|cycloneIII_embedded_evaluation_kit_standard
HC_ADC_DOUT => HC_ADC_DOUT.IN1
HC_ADC_PENIRQ_N => HC_ADC_PENIRQ_N.IN1
HC_RX_CLK => ~NO_FANOUT~
HC_RX_COL => ~NO_FANOUT~
HC_RX_CRS => ~NO_FANOUT~
HC_RX_D[0] => ~NO_FANOUT~
HC_RX_D[1] => ~NO_FANOUT~
HC_RX_D[2] => ~NO_FANOUT~
HC_RX_D[3] => ~NO_FANOUT~
HC_RX_DV => ~NO_FANOUT~
HC_RX_ERR => ~NO_FANOUT~
HC_SD_DAT => HC_SD_DAT.IN1
HC_TX_CLK => ~NO_FANOUT~
button[0] => button[0].IN1
button[1] => button[1].IN1
button[2] => button[2].IN1
button[3] => button[3].IN1
osc_clk => osc_clk.IN1
reset_n => reset_n.IN2
HC_ADC_CS_N <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.SS_n_from_the_touch_panel_spi
HC_ADC_DCLK <= HC_ADC_DCLK.DB_MAX_OUTPUT_PORT_TYPE
HC_ADC_DIN <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.MOSI_from_the_touch_panel_spi
HC_DEN <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.DEN_from_the_lcd_controller
HC_HD <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.HD_from_the_lcd_controller
HC_ID_I2CDAT <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.bidir_port_to_and_from_the_pio_id_eeprom_dat
HC_ID_I2CSCL <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.out_port_from_the_pio_id_eeprom_scl
HC_LCD_DATA[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.RGB_from_the_lcd_controller
HC_LCD_DATA[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.RGB_from_the_lcd_controller
HC_LCD_DATA[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.RGB_from_the_lcd_controller
HC_LCD_DATA[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.RGB_from_the_lcd_controller
HC_LCD_DATA[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.RGB_from_the_lcd_controller
HC_LCD_DATA[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.RGB_from_the_lcd_controller
HC_LCD_DATA[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.RGB_from_the_lcd_controller
HC_LCD_DATA[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.RGB_from_the_lcd_controller
HC_MDC <= <GND>
HC_MDIO <> <UNC>
HC_SCEN <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.SERIAL_SCEN_from_the_lcd_controller
HC_SDA <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.SERIAL_SDA_to_and_from_the_lcd_controller
HC_SD_CLK <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.spi_clk_from_the_sd_card_controller
HC_SD_CMD <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.spi_data_out_from_the_sd_card_controller
HC_SD_DAT3 <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.spi_cs_n_from_the_sd_card_controller
HC_TX_D[0] <= <GND>
HC_TX_D[1] <= <GND>
HC_TX_D[2] <= <GND>
HC_TX_D[3] <= <GND>
HC_TX_EN <= <GND>
HC_VD <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.VD_from_the_lcd_controller
cpu_clk <= cpu_clk.DB_MAX_OUTPUT_PORT_TYPE
flash_cs_n <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.select_n_to_the_ext_flash
flash_oe_n <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.read_n_to_the_ext_flash
flash_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_a[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_a[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_address
flash_ssram_d[0] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[1] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[2] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[3] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[4] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[5] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[6] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[7] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[8] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[9] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[10] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[11] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[12] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[13] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[14] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[15] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[16] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[17] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[18] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[19] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[20] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[21] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[22] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[23] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[24] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[25] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[26] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[27] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[28] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[29] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[30] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_ssram_d[31] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.flash_ssram_tristate_bridge_data
flash_wr_n <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.write_n_to_the_ext_flash
led[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.out_port_from_the_led_pio
led[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.out_port_from_the_led_pio
mem_addr[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_addr_from_the_ddr_sdram
mem_addr[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_addr_from_the_ddr_sdram
mem_addr[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_addr_from_the_ddr_sdram
mem_addr[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_addr_from_the_ddr_sdram
mem_addr[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_addr_from_the_ddr_sdram
mem_addr[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_addr_from_the_ddr_sdram
mem_addr[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_addr_from_the_ddr_sdram
mem_addr[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_addr_from_the_ddr_sdram
mem_addr[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_addr_from_the_ddr_sdram
mem_addr[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_addr_from_the_ddr_sdram
mem_addr[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_addr_from_the_ddr_sdram
mem_addr[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_addr_from_the_ddr_sdram
mem_addr[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_addr_from_the_ddr_sdram
mem_ba[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_ba_from_the_ddr_sdram
mem_ba[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_ba_from_the_ddr_sdram
mem_cas_n <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_cas_n_from_the_ddr_sdram
mem_cke <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_cke_from_the_ddr_sdram
mem_clk <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_clk_to_and_from_the_ddr_sdram
mem_clk_n <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_clk_n_to_and_from_the_ddr_sdram
mem_cs_n <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_cs_n_from_the_ddr_sdram
mem_dm[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dm_from_the_ddr_sdram
mem_dm[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dm_from_the_ddr_sdram
mem_dq[0] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[1] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[2] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[3] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[4] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[5] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[6] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[7] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[8] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[9] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[10] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[11] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[12] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[13] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[14] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dq[15] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dq_to_and_from_the_ddr_sdram
mem_dqs[0] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dqs_to_and_from_the_ddr_sdram
mem_dqs[1] <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_dqs_to_and_from_the_ddr_sdram
mem_ras_n <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_ras_n_from_the_ddr_sdram
mem_we_n <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.mem_we_n_from_the_ddr_sdram
ssram_adsc_n <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.adsc_n_to_the_ssram
ssram_bw_n[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.bw_n_to_the_ssram
ssram_bw_n[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.bw_n_to_the_ssram
ssram_bw_n[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.bw_n_to_the_ssram
ssram_bw_n[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.bw_n_to_the_ssram
ssram_bwe_n <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.bwe_n_to_the_ssram
ssram_ce_n <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.chipenable1_n_to_the_ssram
ssram_clk <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.ssram_clk
ssram_oe_n <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.outputenable_n_to_the_ssram
HC_AUD_ADCDAT => HC_AUD_ADCDAT.IN1
HC_AUD_ADCLRCK <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.adclrck_from_the_audio_controller
HC_AUD_BCLK <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.bclk_from_the_audio_controller
HC_AUD_DACDAT <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.dacdat_from_the_audio_controller
HC_AUD_DACLRCK <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.daclrck_from_the_audio_controller
HC_I2C_SCLK <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.scl_pad_io_from_the_i2c_master
HC_I2C_SDAT <> cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.sda_pad_io_to_and_from_the_i2c_master
HC_AUD_XCK <= cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance.xck_from_the_audio_controller


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance
cpu_clk <= cpu_clk.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_aux_full_rate_clk_out <= ddr_sdram:the_ddr_sdram.aux_full_rate_clk
ddr_sdram_aux_half_rate_clk_out <= ddr_sdram:the_ddr_sdram.aux_half_rate_clk
ddr_sdram_phy_clk_out <= ddr_sdram_phy_clk_out.DB_MAX_OUTPUT_PORT_TYPE
osc_clk => osc_clk.IN6
peripheral_clk <= peripheral_clk.DB_MAX_OUTPUT_PORT_TYPE
remote_update_clk <= pll:the_pll.c3
reset_n => reset_n_sources.IN1
ssram_clk <= pll:the_pll.c1
adcdat_to_the_audio_controller => adcdat_to_the_audio_controller.IN1
adclrck_from_the_audio_controller <= audio_controller:the_audio_controller.adclrck
bclk_from_the_audio_controller <= audio_controller:the_audio_controller.bclk
dacdat_from_the_audio_controller <= audio_controller:the_audio_controller.dacdat
daclrck_from_the_audio_controller <= audio_controller:the_audio_controller.daclrck
xck_from_the_audio_controller <= audio_controller:the_audio_controller.xck
in_port_to_the_button_pio[0] => in_port_to_the_button_pio[0].IN1
in_port_to_the_button_pio[1] => in_port_to_the_button_pio[1].IN1
in_port_to_the_button_pio[2] => in_port_to_the_button_pio[2].IN1
in_port_to_the_button_pio[3] => in_port_to_the_button_pio[3].IN1
global_reset_n_to_the_ddr_sdram => global_reset_n_to_the_ddr_sdram.IN1
local_init_done_from_the_ddr_sdram <= ddr_sdram:the_ddr_sdram.local_init_done
local_refresh_ack_from_the_ddr_sdram <= ddr_sdram:the_ddr_sdram.local_refresh_ack
local_wdata_req_from_the_ddr_sdram <= ddr_sdram:the_ddr_sdram.local_wdata_req
mem_addr_from_the_ddr_sdram[0] <= ddr_sdram:the_ddr_sdram.mem_addr
mem_addr_from_the_ddr_sdram[1] <= ddr_sdram:the_ddr_sdram.mem_addr
mem_addr_from_the_ddr_sdram[2] <= ddr_sdram:the_ddr_sdram.mem_addr
mem_addr_from_the_ddr_sdram[3] <= ddr_sdram:the_ddr_sdram.mem_addr
mem_addr_from_the_ddr_sdram[4] <= ddr_sdram:the_ddr_sdram.mem_addr
mem_addr_from_the_ddr_sdram[5] <= ddr_sdram:the_ddr_sdram.mem_addr
mem_addr_from_the_ddr_sdram[6] <= ddr_sdram:the_ddr_sdram.mem_addr
mem_addr_from_the_ddr_sdram[7] <= ddr_sdram:the_ddr_sdram.mem_addr
mem_addr_from_the_ddr_sdram[8] <= ddr_sdram:the_ddr_sdram.mem_addr
mem_addr_from_the_ddr_sdram[9] <= ddr_sdram:the_ddr_sdram.mem_addr
mem_addr_from_the_ddr_sdram[10] <= ddr_sdram:the_ddr_sdram.mem_addr
mem_addr_from_the_ddr_sdram[11] <= ddr_sdram:the_ddr_sdram.mem_addr
mem_addr_from_the_ddr_sdram[12] <= ddr_sdram:the_ddr_sdram.mem_addr
mem_ba_from_the_ddr_sdram[0] <= ddr_sdram:the_ddr_sdram.mem_ba
mem_ba_from_the_ddr_sdram[1] <= ddr_sdram:the_ddr_sdram.mem_ba
mem_cas_n_from_the_ddr_sdram <= ddr_sdram:the_ddr_sdram.mem_cas_n
mem_cke_from_the_ddr_sdram <= ddr_sdram:the_ddr_sdram.mem_cke
mem_clk_n_to_and_from_the_ddr_sdram <> ddr_sdram:the_ddr_sdram.mem_clk_n
mem_clk_to_and_from_the_ddr_sdram <> ddr_sdram:the_ddr_sdram.mem_clk
mem_cs_n_from_the_ddr_sdram <= ddr_sdram:the_ddr_sdram.mem_cs_n
mem_dm_from_the_ddr_sdram[0] <= ddr_sdram:the_ddr_sdram.mem_dm
mem_dm_from_the_ddr_sdram[1] <= ddr_sdram:the_ddr_sdram.mem_dm
mem_dq_to_and_from_the_ddr_sdram[0] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[1] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[2] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[3] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[4] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[5] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[6] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[7] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[8] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[9] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[10] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[11] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[12] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[13] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[14] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dq_to_and_from_the_ddr_sdram[15] <> ddr_sdram:the_ddr_sdram.mem_dq
mem_dqs_to_and_from_the_ddr_sdram[0] <> ddr_sdram:the_ddr_sdram.mem_dqs
mem_dqs_to_and_from_the_ddr_sdram[1] <> ddr_sdram:the_ddr_sdram.mem_dqs
mem_ras_n_from_the_ddr_sdram <= ddr_sdram:the_ddr_sdram.mem_ras_n
mem_we_n_from_the_ddr_sdram <= ddr_sdram:the_ddr_sdram.mem_we_n
reset_phy_clk_n_from_the_ddr_sdram <= ddr_sdram:the_ddr_sdram.reset_phy_clk_n
adsc_n_to_the_ssram <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.adsc_n_to_the_ssram
bw_n_to_the_ssram[0] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.bw_n_to_the_ssram
bw_n_to_the_ssram[1] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.bw_n_to_the_ssram
bw_n_to_the_ssram[2] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.bw_n_to_the_ssram
bw_n_to_the_ssram[3] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.bw_n_to_the_ssram
bwe_n_to_the_ssram <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.bwe_n_to_the_ssram
chipenable1_n_to_the_ssram <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.chipenable1_n_to_the_ssram
flash_ssram_tristate_bridge_address[0] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[1] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[2] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[3] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[4] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[5] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[6] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[7] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[8] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[9] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[10] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[11] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[12] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[13] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[14] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[15] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[16] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[17] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[18] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[19] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[20] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[21] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[22] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_address[23] <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_address
flash_ssram_tristate_bridge_data[0] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[1] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[2] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[3] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[4] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[5] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[6] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[7] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[8] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[9] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[10] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[11] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[12] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[13] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[14] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[15] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[16] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[17] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[18] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[19] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[20] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[21] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[22] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[23] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[24] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[25] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[26] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[27] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[28] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[29] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[30] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
flash_ssram_tristate_bridge_data[31] <> flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.flash_ssram_tristate_bridge_data
outputenable_n_to_the_ssram <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.outputenable_n_to_the_ssram
read_n_to_the_ext_flash <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.read_n_to_the_ext_flash
select_n_to_the_ext_flash <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.select_n_to_the_ext_flash
write_n_to_the_ext_flash <= flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave.write_n_to_the_ext_flash
scl_pad_io_from_the_i2c_master <= i2c_master:the_i2c_master.scl_pad_io
sda_pad_io_to_and_from_the_i2c_master <> i2c_master:the_i2c_master.sda_pad_io
wb_err_o_from_the_i2c_master <= i2c_master:the_i2c_master.wb_err_o
DEN_from_the_lcd_controller <= lcd_controller:the_lcd_controller.DEN
HD_from_the_lcd_controller <= lcd_controller:the_lcd_controller.HD
LCD_RESET_from_the_lcd_controller <= lcd_controller:the_lcd_controller.LCD_RESET
NCLK_from_the_lcd_controller <= lcd_controller:the_lcd_controller.NCLK
RGB_from_the_lcd_controller[0] <= lcd_controller:the_lcd_controller.RGB
RGB_from_the_lcd_controller[1] <= lcd_controller:the_lcd_controller.RGB
RGB_from_the_lcd_controller[2] <= lcd_controller:the_lcd_controller.RGB
RGB_from_the_lcd_controller[3] <= lcd_controller:the_lcd_controller.RGB
RGB_from_the_lcd_controller[4] <= lcd_controller:the_lcd_controller.RGB
RGB_from_the_lcd_controller[5] <= lcd_controller:the_lcd_controller.RGB
RGB_from_the_lcd_controller[6] <= lcd_controller:the_lcd_controller.RGB
RGB_from_the_lcd_controller[7] <= lcd_controller:the_lcd_controller.RGB
SERIAL_SCEN_from_the_lcd_controller <= lcd_controller:the_lcd_controller.SERIAL_SCEN
SERIAL_SCL_from_the_lcd_controller <= lcd_controller:the_lcd_controller.SERIAL_SCL
SERIAL_SDA_to_and_from_the_lcd_controller <> lcd_controller:the_lcd_controller.SERIAL_SDA
VD_from_the_lcd_controller <= lcd_controller:the_lcd_controller.VD
lcd_clk_in_to_the_lcd_controller => lcd_clk_in_to_the_lcd_controller.IN1
out_port_from_the_lcd_i2c_en <= lcd_i2c_en:the_lcd_i2c_en.out_port
out_port_from_the_lcd_i2c_scl <= lcd_i2c_scl:the_lcd_i2c_scl.out_port
bidir_port_to_and_from_the_lcd_i2c_sdat <> lcd_i2c_sdat:the_lcd_i2c_sdat.bidir_port
out_port_from_the_led_pio[0] <= led_pio:the_led_pio.out_port
out_port_from_the_led_pio[1] <= led_pio:the_led_pio.out_port
bidir_port_to_and_from_the_pio_id_eeprom_dat <> pio_id_eeprom_dat:the_pio_id_eeprom_dat.bidir_port
out_port_from_the_pio_id_eeprom_scl <= pio_id_eeprom_scl:the_pio_id_eeprom_scl.out_port
spi_clk_from_the_sd_card_controller <= sd_card_controller:the_sd_card_controller.spi_clk
spi_cs_n_from_the_sd_card_controller <= sd_card_controller:the_sd_card_controller.spi_cs_n
spi_data_in_to_the_sd_card_controller => spi_data_in_to_the_sd_card_controller.IN1
spi_data_out_from_the_sd_card_controller <= sd_card_controller:the_sd_card_controller.spi_data_out
in_port_to_the_touch_panel_pen_irq_n => in_port_to_the_touch_panel_pen_irq_n.IN1
MISO_to_the_touch_panel_spi => MISO_to_the_touch_panel_spi.IN1
MOSI_from_the_touch_panel_spi <= touch_panel_spi:the_touch_panel_spi.MOSI
SCLK_from_the_touch_panel_spi <= touch_panel_spi:the_touch_panel_spi.SCLK
SS_n_from_the_touch_panel_spi <= touch_panel_spi:the_touch_panel_spi.SS_n


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller_avalon_slave_arbitrator:the_audio_controller_avalon_slave
audio_controller_avalon_slave_irq => audio_controller_avalon_slave_irq_from_sa.DATAIN
audio_controller_avalon_slave_readdata[0] => audio_controller_avalon_slave_readdata_from_sa[0].DATAIN
audio_controller_avalon_slave_readdata[1] => audio_controller_avalon_slave_readdata_from_sa[1].DATAIN
audio_controller_avalon_slave_readdata[2] => audio_controller_avalon_slave_readdata_from_sa[2].DATAIN
audio_controller_avalon_slave_readdata[3] => audio_controller_avalon_slave_readdata_from_sa[3].DATAIN
audio_controller_avalon_slave_readdata[4] => audio_controller_avalon_slave_readdata_from_sa[4].DATAIN
audio_controller_avalon_slave_readdata[5] => audio_controller_avalon_slave_readdata_from_sa[5].DATAIN
audio_controller_avalon_slave_readdata[6] => audio_controller_avalon_slave_readdata_from_sa[6].DATAIN
audio_controller_avalon_slave_readdata[7] => audio_controller_avalon_slave_readdata_from_sa[7].DATAIN
audio_controller_avalon_slave_readdata[8] => audio_controller_avalon_slave_readdata_from_sa[8].DATAIN
audio_controller_avalon_slave_readdata[9] => audio_controller_avalon_slave_readdata_from_sa[9].DATAIN
audio_controller_avalon_slave_readdata[10] => audio_controller_avalon_slave_readdata_from_sa[10].DATAIN
audio_controller_avalon_slave_readdata[11] => audio_controller_avalon_slave_readdata_from_sa[11].DATAIN
audio_controller_avalon_slave_readdata[12] => audio_controller_avalon_slave_readdata_from_sa[12].DATAIN
audio_controller_avalon_slave_readdata[13] => audio_controller_avalon_slave_readdata_from_sa[13].DATAIN
audio_controller_avalon_slave_readdata[14] => audio_controller_avalon_slave_readdata_from_sa[14].DATAIN
audio_controller_avalon_slave_readdata[15] => audio_controller_avalon_slave_readdata_from_sa[15].DATAIN
audio_controller_avalon_slave_readdata[16] => audio_controller_avalon_slave_readdata_from_sa[16].DATAIN
audio_controller_avalon_slave_readdata[17] => audio_controller_avalon_slave_readdata_from_sa[17].DATAIN
audio_controller_avalon_slave_readdata[18] => audio_controller_avalon_slave_readdata_from_sa[18].DATAIN
audio_controller_avalon_slave_readdata[19] => audio_controller_avalon_slave_readdata_from_sa[19].DATAIN
audio_controller_avalon_slave_readdata[20] => audio_controller_avalon_slave_readdata_from_sa[20].DATAIN
audio_controller_avalon_slave_readdata[21] => audio_controller_avalon_slave_readdata_from_sa[21].DATAIN
audio_controller_avalon_slave_readdata[22] => audio_controller_avalon_slave_readdata_from_sa[22].DATAIN
audio_controller_avalon_slave_readdata[23] => audio_controller_avalon_slave_readdata_from_sa[23].DATAIN
audio_controller_avalon_slave_readdata[24] => audio_controller_avalon_slave_readdata_from_sa[24].DATAIN
audio_controller_avalon_slave_readdata[25] => audio_controller_avalon_slave_readdata_from_sa[25].DATAIN
audio_controller_avalon_slave_readdata[26] => audio_controller_avalon_slave_readdata_from_sa[26].DATAIN
audio_controller_avalon_slave_readdata[27] => audio_controller_avalon_slave_readdata_from_sa[27].DATAIN
audio_controller_avalon_slave_readdata[28] => audio_controller_avalon_slave_readdata_from_sa[28].DATAIN
audio_controller_avalon_slave_readdata[29] => audio_controller_avalon_slave_readdata_from_sa[29].DATAIN
audio_controller_avalon_slave_readdata[30] => audio_controller_avalon_slave_readdata_from_sa[30].DATAIN
audio_controller_avalon_slave_readdata[31] => audio_controller_avalon_slave_readdata_from_sa[31].DATAIN
clk => d1_audio_controller_avalon_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[2] => audio_controller_avalon_slave_address[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[3] => audio_controller_avalon_slave_address[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[4] => audio_controller_avalon_slave_address[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_arbitrationshare[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_arbitrationshare[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_arbitrationshare[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_arbitrationshare[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_burstcount => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_byteenable[0] => audio_controller_avalon_slave_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_byteenable[1] => audio_controller_avalon_slave_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_byteenable[2] => audio_controller_avalon_slave_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_byteenable[3] => audio_controller_avalon_slave_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_latency_counter => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_qualified_request_audio_controller_avalon_slave.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_requests_audio_controller_avalon_slave.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_qualified_request_audio_controller_avalon_slave.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_read => audio_controller_avalon_slave_read.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_read => audio_controller_avalon_slave_in_a_read_cycle.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_requests_audio_controller_avalon_slave.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_write => audio_controller_avalon_slave_write.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_write => audio_controller_avalon_slave_in_a_write_cycle.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[0] => audio_controller_avalon_slave_writedata[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[1] => audio_controller_avalon_slave_writedata[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[2] => audio_controller_avalon_slave_writedata[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[3] => audio_controller_avalon_slave_writedata[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[4] => audio_controller_avalon_slave_writedata[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[5] => audio_controller_avalon_slave_writedata[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[6] => audio_controller_avalon_slave_writedata[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[7] => audio_controller_avalon_slave_writedata[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[8] => audio_controller_avalon_slave_writedata[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[9] => audio_controller_avalon_slave_writedata[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[10] => audio_controller_avalon_slave_writedata[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[11] => audio_controller_avalon_slave_writedata[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[12] => audio_controller_avalon_slave_writedata[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[13] => audio_controller_avalon_slave_writedata[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[14] => audio_controller_avalon_slave_writedata[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[15] => audio_controller_avalon_slave_writedata[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[16] => audio_controller_avalon_slave_writedata[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[17] => audio_controller_avalon_slave_writedata[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[18] => audio_controller_avalon_slave_writedata[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[19] => audio_controller_avalon_slave_writedata[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[20] => audio_controller_avalon_slave_writedata[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[21] => audio_controller_avalon_slave_writedata[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[22] => audio_controller_avalon_slave_writedata[22].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[23] => audio_controller_avalon_slave_writedata[23].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[24] => audio_controller_avalon_slave_writedata[24].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[25] => audio_controller_avalon_slave_writedata[25].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[26] => audio_controller_avalon_slave_writedata[26].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[27] => audio_controller_avalon_slave_writedata[27].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[28] => audio_controller_avalon_slave_writedata[28].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[29] => audio_controller_avalon_slave_writedata[29].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[30] => audio_controller_avalon_slave_writedata[30].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[31] => audio_controller_avalon_slave_writedata[31].DATAIN
reset_n => audio_controller_avalon_slave_reset_n.DATAIN
reset_n => d1_audio_controller_avalon_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
audio_controller_avalon_slave_address[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_address[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_address[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_byteenable[0] <= audio_controller_avalon_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_byteenable[1] <= audio_controller_avalon_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_byteenable[2] <= audio_controller_avalon_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_byteenable[3] <= audio_controller_avalon_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_chipselect <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_qualified_request_audio_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_irq_from_sa <= audio_controller_avalon_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_read <= audio_controller_avalon_slave_read.DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[0] <= audio_controller_avalon_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[1] <= audio_controller_avalon_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[2] <= audio_controller_avalon_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[3] <= audio_controller_avalon_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[4] <= audio_controller_avalon_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[5] <= audio_controller_avalon_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[6] <= audio_controller_avalon_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[7] <= audio_controller_avalon_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[8] <= audio_controller_avalon_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[9] <= audio_controller_avalon_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[10] <= audio_controller_avalon_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[11] <= audio_controller_avalon_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[12] <= audio_controller_avalon_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[13] <= audio_controller_avalon_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[14] <= audio_controller_avalon_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[15] <= audio_controller_avalon_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[16] <= audio_controller_avalon_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[17] <= audio_controller_avalon_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[18] <= audio_controller_avalon_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[19] <= audio_controller_avalon_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[20] <= audio_controller_avalon_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[21] <= audio_controller_avalon_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[22] <= audio_controller_avalon_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[23] <= audio_controller_avalon_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[24] <= audio_controller_avalon_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[25] <= audio_controller_avalon_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[26] <= audio_controller_avalon_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[27] <= audio_controller_avalon_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[28] <= audio_controller_avalon_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[29] <= audio_controller_avalon_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[30] <= audio_controller_avalon_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_readdata_from_sa[31] <= audio_controller_avalon_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_write <= audio_controller_avalon_slave_write.DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[24] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[25] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[26] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[27] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[28] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[29] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[30] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
audio_controller_avalon_slave_writedata[31] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_granted_audio_controller_avalon_slave <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_qualified_request_audio_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_qualified_request_audio_controller_avalon_slave <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_qualified_request_audio_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_read_data_valid_audio_controller_avalon_slave <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_read_data_valid_audio_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_requests_audio_controller_avalon_slave <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_requests_audio_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_audio_controller_avalon_slave_end_xfer <= d1_audio_controller_avalon_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller
adcdat => adcdat.IN1
adclrck <= audio_codec_WM8731:audio_controller.adclrck
avalon_slave_address[0] => avalon_slave_address[0].IN1
avalon_slave_address[1] => avalon_slave_address[1].IN1
avalon_slave_address[2] => avalon_slave_address[2].IN1
avalon_slave_byteenable[0] => avalon_slave_byteenable[0].IN1
avalon_slave_byteenable[1] => avalon_slave_byteenable[1].IN1
avalon_slave_byteenable[2] => avalon_slave_byteenable[2].IN1
avalon_slave_byteenable[3] => avalon_slave_byteenable[3].IN1
avalon_slave_chipselect => avalon_slave_chipselect.IN1
avalon_slave_irq <= audio_codec_WM8731:audio_controller.avalon_slave_irq
avalon_slave_read => avalon_slave_read.IN1
avalon_slave_readdata[0] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[1] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[2] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[3] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[4] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[5] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[6] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[7] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[8] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[9] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[10] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[11] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[12] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[13] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[14] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[15] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[16] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[17] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[18] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[19] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[20] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[21] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[22] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[23] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[24] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[25] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[26] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[27] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[28] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[29] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[30] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_readdata[31] <= audio_codec_WM8731:audio_controller.avalon_slave_readdata
avalon_slave_write => avalon_slave_write.IN1
avalon_slave_writedata[0] => avalon_slave_writedata[0].IN1
avalon_slave_writedata[1] => avalon_slave_writedata[1].IN1
avalon_slave_writedata[2] => avalon_slave_writedata[2].IN1
avalon_slave_writedata[3] => avalon_slave_writedata[3].IN1
avalon_slave_writedata[4] => avalon_slave_writedata[4].IN1
avalon_slave_writedata[5] => avalon_slave_writedata[5].IN1
avalon_slave_writedata[6] => avalon_slave_writedata[6].IN1
avalon_slave_writedata[7] => avalon_slave_writedata[7].IN1
avalon_slave_writedata[8] => avalon_slave_writedata[8].IN1
avalon_slave_writedata[9] => avalon_slave_writedata[9].IN1
avalon_slave_writedata[10] => avalon_slave_writedata[10].IN1
avalon_slave_writedata[11] => avalon_slave_writedata[11].IN1
avalon_slave_writedata[12] => avalon_slave_writedata[12].IN1
avalon_slave_writedata[13] => avalon_slave_writedata[13].IN1
avalon_slave_writedata[14] => avalon_slave_writedata[14].IN1
avalon_slave_writedata[15] => avalon_slave_writedata[15].IN1
avalon_slave_writedata[16] => avalon_slave_writedata[16].IN1
avalon_slave_writedata[17] => avalon_slave_writedata[17].IN1
avalon_slave_writedata[18] => avalon_slave_writedata[18].IN1
avalon_slave_writedata[19] => avalon_slave_writedata[19].IN1
avalon_slave_writedata[20] => avalon_slave_writedata[20].IN1
avalon_slave_writedata[21] => avalon_slave_writedata[21].IN1
avalon_slave_writedata[22] => avalon_slave_writedata[22].IN1
avalon_slave_writedata[23] => avalon_slave_writedata[23].IN1
avalon_slave_writedata[24] => avalon_slave_writedata[24].IN1
avalon_slave_writedata[25] => avalon_slave_writedata[25].IN1
avalon_slave_writedata[26] => avalon_slave_writedata[26].IN1
avalon_slave_writedata[27] => avalon_slave_writedata[27].IN1
avalon_slave_writedata[28] => avalon_slave_writedata[28].IN1
avalon_slave_writedata[29] => avalon_slave_writedata[29].IN1
avalon_slave_writedata[30] => avalon_slave_writedata[30].IN1
avalon_slave_writedata[31] => avalon_slave_writedata[31].IN1
bclk <= audio_codec_WM8731:audio_controller.bclk
clk => clk.IN1
dacdat <= audio_codec_WM8731:audio_controller.dacdat
daclrck <= audio_codec_WM8731:audio_controller.daclrck
reset_n => reset_n.IN1
xck <= audio_codec_WM8731:audio_controller.xck


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller
clk => clk.IN3
reset_n => reset_n.IN2
avalon_slave_address[0] => Equal0.IN31
avalon_slave_address[0] => Equal1.IN31
avalon_slave_address[0] => Equal2.IN31
avalon_slave_address[0] => Equal3.IN0
avalon_slave_address[1] => Equal0.IN30
avalon_slave_address[1] => Equal1.IN0
avalon_slave_address[1] => Equal2.IN30
avalon_slave_address[1] => Equal3.IN31
avalon_slave_address[2] => Equal0.IN29
avalon_slave_address[2] => Equal1.IN30
avalon_slave_address[2] => Equal2.IN29
avalon_slave_address[2] => Equal3.IN30
avalon_slave_readdata[0] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[1] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[2] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[3] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[4] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[5] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[6] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[7] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[8] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[9] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[10] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[11] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[12] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[13] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[14] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[15] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[16] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[17] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[18] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[19] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[20] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[21] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[22] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[23] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[24] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[25] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[26] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[27] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[28] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[29] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[30] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[31] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_writedata[0] => avalon_slave_writedata[0].IN2
avalon_slave_writedata[1] => avalon_slave_writedata[1].IN2
avalon_slave_writedata[2] => avalon_slave_writedata[2].IN2
avalon_slave_writedata[3] => avalon_slave_writedata[3].IN2
avalon_slave_writedata[4] => avalon_slave_writedata[4].IN2
avalon_slave_writedata[5] => avalon_slave_writedata[5].IN2
avalon_slave_writedata[6] => avalon_slave_writedata[6].IN2
avalon_slave_writedata[7] => avalon_slave_writedata[7].IN2
avalon_slave_writedata[8] => avalon_slave_writedata[8].IN2
avalon_slave_writedata[9] => avalon_slave_writedata[9].IN2
avalon_slave_writedata[10] => avalon_slave_writedata[10].IN2
avalon_slave_writedata[11] => avalon_slave_writedata[11].IN2
avalon_slave_writedata[12] => avalon_slave_writedata[12].IN2
avalon_slave_writedata[13] => avalon_slave_writedata[13].IN2
avalon_slave_writedata[14] => avalon_slave_writedata[14].IN2
avalon_slave_writedata[15] => avalon_slave_writedata[15].IN2
avalon_slave_writedata[16] => avalon_slave_writedata[16].IN2
avalon_slave_writedata[17] => avalon_slave_writedata[17].IN2
avalon_slave_writedata[18] => avalon_slave_writedata[18].IN2
avalon_slave_writedata[19] => avalon_slave_writedata[19].IN2
avalon_slave_writedata[20] => avalon_slave_writedata[20].IN2
avalon_slave_writedata[21] => avalon_slave_writedata[21].IN2
avalon_slave_writedata[22] => avalon_slave_writedata[22].IN2
avalon_slave_writedata[23] => avalon_slave_writedata[23].IN2
avalon_slave_writedata[24] => avalon_slave_writedata[24].IN2
avalon_slave_writedata[25] => avalon_slave_writedata[25].IN2
avalon_slave_writedata[26] => avalon_slave_writedata[26].IN2
avalon_slave_writedata[27] => avalon_slave_writedata[27].IN2
avalon_slave_writedata[28] => avalon_slave_writedata[28].IN2
avalon_slave_writedata[29] => avalon_slave_writedata[29].IN2
avalon_slave_writedata[30] => avalon_slave_writedata[30].IN2
avalon_slave_writedata[31] => avalon_slave_writedata[31].IN2
avalon_slave_write => avalon_slave_write.IN2
avalon_slave_read => avalon_slave_read.IN1
avalon_slave_chipselect => avalon_slave_chipselect.IN2
avalon_slave_byteenable[0] => avalon_slave_byteenable[0].IN2
avalon_slave_byteenable[1] => avalon_slave_byteenable[1].IN2
avalon_slave_byteenable[2] => avalon_slave_byteenable[2].IN2
avalon_slave_byteenable[3] => avalon_slave_byteenable[3].IN2
avalon_slave_irq <= avalon_mm_read_write_reg_32:control_status_reg_inst.reg_data_out
xck <= clk_12mhz.DB_MAX_OUTPUT_PORT_TYPE
bclk <= clk_12mhz.DB_MAX_OUTPUT_PORT_TYPE
dacdat <= dac_sample_data_shift_reg[31].DB_MAX_OUTPUT_PORT_TYPE
daclrck <= daclrck_reg.DB_MAX_OUTPUT_PORT_TYPE
adcdat => ~NO_FANOUT~
adclrck <= daclrck_reg.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|avalon_mm_read_write_reg_32:control_status_reg_inst
clk => register_data[24].CLK
clk => register_data[25].CLK
clk => register_data[26].CLK
clk => register_data[27].CLK
clk => register_data[28].CLK
clk => register_data[29].CLK
clk => register_data[30].CLK
clk => register_data[31].CLK
clk => register_data[16].CLK
clk => register_data[17].CLK
clk => register_data[18].CLK
clk => register_data[19].CLK
clk => register_data[20].CLK
clk => register_data[21].CLK
clk => register_data[22].CLK
clk => register_data[23].CLK
clk => register_data[8].CLK
clk => register_data[9].CLK
clk => register_data[10].CLK
clk => register_data[11].CLK
clk => register_data[12].CLK
clk => register_data[13].CLK
clk => register_data[14].CLK
clk => register_data[15].CLK
clk => register_data[0].CLK
clk => register_data[1].CLK
clk => register_data[2].CLK
clk => register_data[3].CLK
clk => register_data[4].CLK
clk => register_data[5].CLK
clk => register_data[6].CLK
clk => register_data[7].CLK
reset_n => register_data[24].ACLR
reset_n => register_data[25].ACLR
reset_n => register_data[26].ACLR
reset_n => register_data[27].ACLR
reset_n => register_data[28].ACLR
reset_n => register_data[29].ACLR
reset_n => register_data[30].ACLR
reset_n => register_data[31].ACLR
reset_n => register_data[16].ACLR
reset_n => register_data[17].ACLR
reset_n => register_data[18].ACLR
reset_n => register_data[19].ACLR
reset_n => register_data[20].ACLR
reset_n => register_data[21].ACLR
reset_n => register_data[22].ACLR
reset_n => register_data[23].ACLR
reset_n => register_data[8].ACLR
reset_n => register_data[9].ACLR
reset_n => register_data[10].ACLR
reset_n => register_data[11].ACLR
reset_n => register_data[12].ACLR
reset_n => register_data[13].ACLR
reset_n => register_data[14].ACLR
reset_n => register_data[15].ACLR
reset_n => register_data[0].ACLR
reset_n => register_data[1].ACLR
reset_n => register_data[2].ACLR
reset_n => register_data[3].ACLR
reset_n => register_data[4].ACLR
reset_n => register_data[5].ACLR
reset_n => register_data[6].ACLR
reset_n => register_data[7].ACLR
avalon_slave_address_en => always3.IN1
avalon_slave_writedata[0] => register_data.DATAB
avalon_slave_writedata[1] => register_data.DATAB
avalon_slave_writedata[2] => register_data.DATAB
avalon_slave_writedata[3] => register_data.DATAB
avalon_slave_writedata[4] => register_data.DATAB
avalon_slave_writedata[5] => register_data.DATAB
avalon_slave_writedata[6] => register_data.DATAB
avalon_slave_writedata[7] => register_data.DATAB
avalon_slave_writedata[8] => register_data.DATAB
avalon_slave_writedata[9] => register_data.DATAB
avalon_slave_writedata[10] => register_data.DATAB
avalon_slave_writedata[11] => register_data.DATAB
avalon_slave_writedata[12] => register_data.DATAB
avalon_slave_writedata[13] => register_data.DATAB
avalon_slave_writedata[14] => register_data.DATAB
avalon_slave_writedata[15] => register_data.DATAB
avalon_slave_writedata[16] => register_data.DATAB
avalon_slave_writedata[17] => register_data.DATAB
avalon_slave_writedata[18] => register_data.DATAB
avalon_slave_writedata[19] => register_data.DATAB
avalon_slave_writedata[20] => register_data.DATAB
avalon_slave_writedata[21] => register_data.DATAB
avalon_slave_writedata[22] => register_data.DATAB
avalon_slave_writedata[23] => register_data.DATAB
avalon_slave_writedata[24] => register_data.DATAB
avalon_slave_writedata[25] => register_data.DATAB
avalon_slave_writedata[26] => register_data.DATAB
avalon_slave_writedata[27] => register_data.DATAB
avalon_slave_writedata[28] => register_data.DATAB
avalon_slave_writedata[29] => register_data.DATAB
avalon_slave_writedata[30] => register_data.DATAB
avalon_slave_writedata[31] => register_data.DATAB
avalon_slave_write => always3.IN0
avalon_slave_read => ~NO_FANOUT~
avalon_slave_chipselect => always3.IN1
avalon_slave_byteenable[0] => always0.IN1
avalon_slave_byteenable[1] => always1.IN1
avalon_slave_byteenable[2] => always2.IN1
avalon_slave_byteenable[3] => always3.IN1
reg_data_in[0] => register_data.DATAB
reg_data_in[1] => register_data.DATAB
reg_data_in[2] => register_data.DATAB
reg_data_in[3] => register_data.DATAB
reg_data_in[4] => register_data.DATAB
reg_data_in[5] => register_data.DATAB
reg_data_in[6] => register_data.DATAB
reg_data_in[7] => register_data.DATAB
reg_data_in[8] => register_data.DATAB
reg_data_in[9] => register_data.DATAB
reg_data_in[10] => register_data.DATAB
reg_data_in[11] => register_data.DATAB
reg_data_in[12] => register_data.DATAB
reg_data_in[13] => register_data.DATAB
reg_data_in[14] => register_data.DATAB
reg_data_in[15] => register_data.DATAB
reg_data_in[16] => register_data.DATAB
reg_data_in[17] => register_data.DATAB
reg_data_in[18] => register_data.DATAB
reg_data_in[19] => register_data.DATAB
reg_data_in[20] => register_data.DATAB
reg_data_in[21] => register_data.DATAB
reg_data_in[22] => register_data.DATAB
reg_data_in[23] => register_data.DATAB
reg_data_in[24] => register_data.DATAB
reg_data_in[25] => register_data.DATAB
reg_data_in[26] => register_data.DATAB
reg_data_in[27] => register_data.DATAB
reg_data_in[28] => register_data.DATAB
reg_data_in[29] => register_data.DATAB
reg_data_in[30] => register_data.DATAB
reg_data_in[31] => register_data.DATAB
reg_data_set_en[0] => byte_set_en.IN0
reg_data_set_en[0] => register_data.OUTPUTSELECT
reg_data_set_en[1] => byte_set_en.IN1
reg_data_set_en[1] => register_data.OUTPUTSELECT
reg_data_set_en[2] => byte_set_en.IN1
reg_data_set_en[2] => register_data.OUTPUTSELECT
reg_data_set_en[3] => byte_set_en.IN1
reg_data_set_en[3] => register_data.OUTPUTSELECT
reg_data_set_en[4] => byte_set_en.IN1
reg_data_set_en[4] => register_data.OUTPUTSELECT
reg_data_set_en[5] => byte_set_en.IN1
reg_data_set_en[5] => register_data.OUTPUTSELECT
reg_data_set_en[6] => byte_set_en.IN1
reg_data_set_en[6] => register_data.OUTPUTSELECT
reg_data_set_en[7] => byte_set_en[0].IN1
reg_data_set_en[7] => register_data.OUTPUTSELECT
reg_data_set_en[8] => byte_set_en.IN0
reg_data_set_en[8] => register_data.OUTPUTSELECT
reg_data_set_en[9] => byte_set_en.IN1
reg_data_set_en[9] => register_data.OUTPUTSELECT
reg_data_set_en[10] => byte_set_en.IN1
reg_data_set_en[10] => register_data.OUTPUTSELECT
reg_data_set_en[11] => byte_set_en.IN1
reg_data_set_en[11] => register_data.OUTPUTSELECT
reg_data_set_en[12] => byte_set_en.IN1
reg_data_set_en[12] => register_data.OUTPUTSELECT
reg_data_set_en[13] => byte_set_en.IN1
reg_data_set_en[13] => register_data.OUTPUTSELECT
reg_data_set_en[14] => byte_set_en.IN1
reg_data_set_en[14] => register_data.OUTPUTSELECT
reg_data_set_en[15] => byte_set_en[1].IN1
reg_data_set_en[15] => register_data.OUTPUTSELECT
reg_data_set_en[16] => byte_set_en.IN0
reg_data_set_en[16] => register_data.OUTPUTSELECT
reg_data_set_en[17] => byte_set_en.IN1
reg_data_set_en[17] => register_data.OUTPUTSELECT
reg_data_set_en[18] => byte_set_en.IN1
reg_data_set_en[18] => register_data.OUTPUTSELECT
reg_data_set_en[19] => byte_set_en.IN1
reg_data_set_en[19] => register_data.OUTPUTSELECT
reg_data_set_en[20] => byte_set_en.IN1
reg_data_set_en[20] => register_data.OUTPUTSELECT
reg_data_set_en[21] => byte_set_en.IN1
reg_data_set_en[21] => register_data.OUTPUTSELECT
reg_data_set_en[22] => byte_set_en.IN1
reg_data_set_en[22] => register_data.OUTPUTSELECT
reg_data_set_en[23] => byte_set_en[2].IN1
reg_data_set_en[23] => register_data.OUTPUTSELECT
reg_data_set_en[24] => byte_set_en.IN0
reg_data_set_en[24] => register_data.OUTPUTSELECT
reg_data_set_en[25] => byte_set_en.IN1
reg_data_set_en[25] => register_data.OUTPUTSELECT
reg_data_set_en[26] => byte_set_en.IN1
reg_data_set_en[26] => register_data.OUTPUTSELECT
reg_data_set_en[27] => byte_set_en.IN1
reg_data_set_en[27] => register_data.OUTPUTSELECT
reg_data_set_en[28] => byte_set_en.IN1
reg_data_set_en[28] => register_data.OUTPUTSELECT
reg_data_set_en[29] => byte_set_en.IN1
reg_data_set_en[29] => register_data.OUTPUTSELECT
reg_data_set_en[30] => byte_set_en.IN1
reg_data_set_en[30] => register_data.OUTPUTSELECT
reg_data_set_en[31] => byte_set_en[3].IN1
reg_data_set_en[31] => register_data.OUTPUTSELECT
reg_data_out[0] <= register_data[0].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= register_data[1].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= register_data[2].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= register_data[3].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= register_data[4].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= register_data[5].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= register_data[6].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= register_data[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= register_data[8].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= register_data[9].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= register_data[10].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= register_data[11].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= register_data[12].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= register_data[13].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= register_data[14].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= register_data[15].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[16] <= register_data[16].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[17] <= register_data[17].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[18] <= register_data[18].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[19] <= register_data[19].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[20] <= register_data[20].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[21] <= register_data[21].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[22] <= register_data[22].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[23] <= register_data[23].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[24] <= register_data[24].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[25] <= register_data[25].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[26] <= register_data[26].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[27] <= register_data[27].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[28] <= register_data[28].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[29] <= register_data[29].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[30] <= register_data[30].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[31] <= register_data[31].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|avalon_mm_read_write_reg_32:dac_data_reg_inst
clk => register_data[24].CLK
clk => register_data[25].CLK
clk => register_data[26].CLK
clk => register_data[27].CLK
clk => register_data[28].CLK
clk => register_data[29].CLK
clk => register_data[30].CLK
clk => register_data[31].CLK
clk => register_data[16].CLK
clk => register_data[17].CLK
clk => register_data[18].CLK
clk => register_data[19].CLK
clk => register_data[20].CLK
clk => register_data[21].CLK
clk => register_data[22].CLK
clk => register_data[23].CLK
clk => register_data[8].CLK
clk => register_data[9].CLK
clk => register_data[10].CLK
clk => register_data[11].CLK
clk => register_data[12].CLK
clk => register_data[13].CLK
clk => register_data[14].CLK
clk => register_data[15].CLK
clk => register_data[0].CLK
clk => register_data[1].CLK
clk => register_data[2].CLK
clk => register_data[3].CLK
clk => register_data[4].CLK
clk => register_data[5].CLK
clk => register_data[6].CLK
clk => register_data[7].CLK
reset_n => register_data[24].ACLR
reset_n => register_data[25].ACLR
reset_n => register_data[26].ACLR
reset_n => register_data[27].ACLR
reset_n => register_data[28].ACLR
reset_n => register_data[29].ACLR
reset_n => register_data[30].ACLR
reset_n => register_data[31].ACLR
reset_n => register_data[16].ACLR
reset_n => register_data[17].ACLR
reset_n => register_data[18].ACLR
reset_n => register_data[19].ACLR
reset_n => register_data[20].ACLR
reset_n => register_data[21].ACLR
reset_n => register_data[22].ACLR
reset_n => register_data[23].ACLR
reset_n => register_data[8].ACLR
reset_n => register_data[9].ACLR
reset_n => register_data[10].ACLR
reset_n => register_data[11].ACLR
reset_n => register_data[12].ACLR
reset_n => register_data[13].ACLR
reset_n => register_data[14].ACLR
reset_n => register_data[15].ACLR
reset_n => register_data[0].ACLR
reset_n => register_data[1].ACLR
reset_n => register_data[2].ACLR
reset_n => register_data[3].ACLR
reset_n => register_data[4].ACLR
reset_n => register_data[5].ACLR
reset_n => register_data[6].ACLR
reset_n => register_data[7].ACLR
avalon_slave_address_en => always3.IN1
avalon_slave_writedata[0] => register_data.DATAB
avalon_slave_writedata[1] => register_data.DATAB
avalon_slave_writedata[2] => register_data.DATAB
avalon_slave_writedata[3] => register_data.DATAB
avalon_slave_writedata[4] => register_data.DATAB
avalon_slave_writedata[5] => register_data.DATAB
avalon_slave_writedata[6] => register_data.DATAB
avalon_slave_writedata[7] => register_data.DATAB
avalon_slave_writedata[8] => register_data.DATAB
avalon_slave_writedata[9] => register_data.DATAB
avalon_slave_writedata[10] => register_data.DATAB
avalon_slave_writedata[11] => register_data.DATAB
avalon_slave_writedata[12] => register_data.DATAB
avalon_slave_writedata[13] => register_data.DATAB
avalon_slave_writedata[14] => register_data.DATAB
avalon_slave_writedata[15] => register_data.DATAB
avalon_slave_writedata[16] => register_data.DATAB
avalon_slave_writedata[17] => register_data.DATAB
avalon_slave_writedata[18] => register_data.DATAB
avalon_slave_writedata[19] => register_data.DATAB
avalon_slave_writedata[20] => register_data.DATAB
avalon_slave_writedata[21] => register_data.DATAB
avalon_slave_writedata[22] => register_data.DATAB
avalon_slave_writedata[23] => register_data.DATAB
avalon_slave_writedata[24] => register_data.DATAB
avalon_slave_writedata[25] => register_data.DATAB
avalon_slave_writedata[26] => register_data.DATAB
avalon_slave_writedata[27] => register_data.DATAB
avalon_slave_writedata[28] => register_data.DATAB
avalon_slave_writedata[29] => register_data.DATAB
avalon_slave_writedata[30] => register_data.DATAB
avalon_slave_writedata[31] => register_data.DATAB
avalon_slave_write => always3.IN0
avalon_slave_read => ~NO_FANOUT~
avalon_slave_chipselect => always3.IN1
avalon_slave_byteenable[0] => always0.IN1
avalon_slave_byteenable[1] => always1.IN1
avalon_slave_byteenable[2] => always2.IN1
avalon_slave_byteenable[3] => always3.IN1
reg_data_in[0] => register_data.DATAB
reg_data_in[1] => register_data.DATAB
reg_data_in[2] => register_data.DATAB
reg_data_in[3] => register_data.DATAB
reg_data_in[4] => register_data.DATAB
reg_data_in[5] => register_data.DATAB
reg_data_in[6] => register_data.DATAB
reg_data_in[7] => register_data.DATAB
reg_data_in[8] => register_data.DATAB
reg_data_in[9] => register_data.DATAB
reg_data_in[10] => register_data.DATAB
reg_data_in[11] => register_data.DATAB
reg_data_in[12] => register_data.DATAB
reg_data_in[13] => register_data.DATAB
reg_data_in[14] => register_data.DATAB
reg_data_in[15] => register_data.DATAB
reg_data_in[16] => register_data.DATAB
reg_data_in[17] => register_data.DATAB
reg_data_in[18] => register_data.DATAB
reg_data_in[19] => register_data.DATAB
reg_data_in[20] => register_data.DATAB
reg_data_in[21] => register_data.DATAB
reg_data_in[22] => register_data.DATAB
reg_data_in[23] => register_data.DATAB
reg_data_in[24] => register_data.DATAB
reg_data_in[25] => register_data.DATAB
reg_data_in[26] => register_data.DATAB
reg_data_in[27] => register_data.DATAB
reg_data_in[28] => register_data.DATAB
reg_data_in[29] => register_data.DATAB
reg_data_in[30] => register_data.DATAB
reg_data_in[31] => register_data.DATAB
reg_data_set_en[0] => byte_set_en.IN0
reg_data_set_en[0] => register_data.OUTPUTSELECT
reg_data_set_en[1] => byte_set_en.IN1
reg_data_set_en[1] => register_data.OUTPUTSELECT
reg_data_set_en[2] => byte_set_en.IN1
reg_data_set_en[2] => register_data.OUTPUTSELECT
reg_data_set_en[3] => byte_set_en.IN1
reg_data_set_en[3] => register_data.OUTPUTSELECT
reg_data_set_en[4] => byte_set_en.IN1
reg_data_set_en[4] => register_data.OUTPUTSELECT
reg_data_set_en[5] => byte_set_en.IN1
reg_data_set_en[5] => register_data.OUTPUTSELECT
reg_data_set_en[6] => byte_set_en.IN1
reg_data_set_en[6] => register_data.OUTPUTSELECT
reg_data_set_en[7] => byte_set_en[0].IN1
reg_data_set_en[7] => register_data.OUTPUTSELECT
reg_data_set_en[8] => byte_set_en.IN0
reg_data_set_en[8] => register_data.OUTPUTSELECT
reg_data_set_en[9] => byte_set_en.IN1
reg_data_set_en[9] => register_data.OUTPUTSELECT
reg_data_set_en[10] => byte_set_en.IN1
reg_data_set_en[10] => register_data.OUTPUTSELECT
reg_data_set_en[11] => byte_set_en.IN1
reg_data_set_en[11] => register_data.OUTPUTSELECT
reg_data_set_en[12] => byte_set_en.IN1
reg_data_set_en[12] => register_data.OUTPUTSELECT
reg_data_set_en[13] => byte_set_en.IN1
reg_data_set_en[13] => register_data.OUTPUTSELECT
reg_data_set_en[14] => byte_set_en.IN1
reg_data_set_en[14] => register_data.OUTPUTSELECT
reg_data_set_en[15] => byte_set_en[1].IN1
reg_data_set_en[15] => register_data.OUTPUTSELECT
reg_data_set_en[16] => byte_set_en.IN0
reg_data_set_en[16] => register_data.OUTPUTSELECT
reg_data_set_en[17] => byte_set_en.IN1
reg_data_set_en[17] => register_data.OUTPUTSELECT
reg_data_set_en[18] => byte_set_en.IN1
reg_data_set_en[18] => register_data.OUTPUTSELECT
reg_data_set_en[19] => byte_set_en.IN1
reg_data_set_en[19] => register_data.OUTPUTSELECT
reg_data_set_en[20] => byte_set_en.IN1
reg_data_set_en[20] => register_data.OUTPUTSELECT
reg_data_set_en[21] => byte_set_en.IN1
reg_data_set_en[21] => register_data.OUTPUTSELECT
reg_data_set_en[22] => byte_set_en.IN1
reg_data_set_en[22] => register_data.OUTPUTSELECT
reg_data_set_en[23] => byte_set_en[2].IN1
reg_data_set_en[23] => register_data.OUTPUTSELECT
reg_data_set_en[24] => byte_set_en.IN0
reg_data_set_en[24] => register_data.OUTPUTSELECT
reg_data_set_en[25] => byte_set_en.IN1
reg_data_set_en[25] => register_data.OUTPUTSELECT
reg_data_set_en[26] => byte_set_en.IN1
reg_data_set_en[26] => register_data.OUTPUTSELECT
reg_data_set_en[27] => byte_set_en.IN1
reg_data_set_en[27] => register_data.OUTPUTSELECT
reg_data_set_en[28] => byte_set_en.IN1
reg_data_set_en[28] => register_data.OUTPUTSELECT
reg_data_set_en[29] => byte_set_en.IN1
reg_data_set_en[29] => register_data.OUTPUTSELECT
reg_data_set_en[30] => byte_set_en.IN1
reg_data_set_en[30] => register_data.OUTPUTSELECT
reg_data_set_en[31] => byte_set_en[3].IN1
reg_data_set_en[31] => register_data.OUTPUTSELECT
reg_data_out[0] <= register_data[0].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[1] <= register_data[1].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[2] <= register_data[2].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[3] <= register_data[3].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[4] <= register_data[4].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[5] <= register_data[5].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[6] <= register_data[6].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[7] <= register_data[7].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[8] <= register_data[8].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[9] <= register_data[9].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[10] <= register_data[10].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[11] <= register_data[11].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[12] <= register_data[12].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[13] <= register_data[13].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[14] <= register_data[14].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[15] <= register_data[15].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[16] <= register_data[16].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[17] <= register_data[17].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[18] <= register_data[18].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[19] <= register_data[19].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[20] <= register_data[20].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[21] <= register_data[21].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[22] <= register_data[22].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[23] <= register_data[23].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[24] <= register_data[24].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[25] <= register_data[25].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[26] <= register_data[26].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[27] <= register_data[27].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[28] <= register_data[28].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[29] <= register_data[29].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[30] <= register_data[30].DB_MAX_OUTPUT_PORT_TYPE
reg_data_out[31] <= register_data[31].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo
data[0] => scfifo_37o:auto_generated.data[0]
data[1] => scfifo_37o:auto_generated.data[1]
data[2] => scfifo_37o:auto_generated.data[2]
data[3] => scfifo_37o:auto_generated.data[3]
data[4] => scfifo_37o:auto_generated.data[4]
data[5] => scfifo_37o:auto_generated.data[5]
data[6] => scfifo_37o:auto_generated.data[6]
data[7] => scfifo_37o:auto_generated.data[7]
data[8] => scfifo_37o:auto_generated.data[8]
data[9] => scfifo_37o:auto_generated.data[9]
data[10] => scfifo_37o:auto_generated.data[10]
data[11] => scfifo_37o:auto_generated.data[11]
data[12] => scfifo_37o:auto_generated.data[12]
data[13] => scfifo_37o:auto_generated.data[13]
data[14] => scfifo_37o:auto_generated.data[14]
data[15] => scfifo_37o:auto_generated.data[15]
data[16] => scfifo_37o:auto_generated.data[16]
data[17] => scfifo_37o:auto_generated.data[17]
data[18] => scfifo_37o:auto_generated.data[18]
data[19] => scfifo_37o:auto_generated.data[19]
data[20] => scfifo_37o:auto_generated.data[20]
data[21] => scfifo_37o:auto_generated.data[21]
data[22] => scfifo_37o:auto_generated.data[22]
data[23] => scfifo_37o:auto_generated.data[23]
data[24] => scfifo_37o:auto_generated.data[24]
data[25] => scfifo_37o:auto_generated.data[25]
data[26] => scfifo_37o:auto_generated.data[26]
data[27] => scfifo_37o:auto_generated.data[27]
data[28] => scfifo_37o:auto_generated.data[28]
data[29] => scfifo_37o:auto_generated.data[29]
data[30] => scfifo_37o:auto_generated.data[30]
data[31] => scfifo_37o:auto_generated.data[31]
q[0] <= scfifo_37o:auto_generated.q[0]
q[1] <= scfifo_37o:auto_generated.q[1]
q[2] <= scfifo_37o:auto_generated.q[2]
q[3] <= scfifo_37o:auto_generated.q[3]
q[4] <= scfifo_37o:auto_generated.q[4]
q[5] <= scfifo_37o:auto_generated.q[5]
q[6] <= scfifo_37o:auto_generated.q[6]
q[7] <= scfifo_37o:auto_generated.q[7]
q[8] <= scfifo_37o:auto_generated.q[8]
q[9] <= scfifo_37o:auto_generated.q[9]
q[10] <= scfifo_37o:auto_generated.q[10]
q[11] <= scfifo_37o:auto_generated.q[11]
q[12] <= scfifo_37o:auto_generated.q[12]
q[13] <= scfifo_37o:auto_generated.q[13]
q[14] <= scfifo_37o:auto_generated.q[14]
q[15] <= scfifo_37o:auto_generated.q[15]
q[16] <= scfifo_37o:auto_generated.q[16]
q[17] <= scfifo_37o:auto_generated.q[17]
q[18] <= scfifo_37o:auto_generated.q[18]
q[19] <= scfifo_37o:auto_generated.q[19]
q[20] <= scfifo_37o:auto_generated.q[20]
q[21] <= scfifo_37o:auto_generated.q[21]
q[22] <= scfifo_37o:auto_generated.q[22]
q[23] <= scfifo_37o:auto_generated.q[23]
q[24] <= scfifo_37o:auto_generated.q[24]
q[25] <= scfifo_37o:auto_generated.q[25]
q[26] <= scfifo_37o:auto_generated.q[26]
q[27] <= scfifo_37o:auto_generated.q[27]
q[28] <= scfifo_37o:auto_generated.q[28]
q[29] <= scfifo_37o:auto_generated.q[29]
q[30] <= scfifo_37o:auto_generated.q[30]
q[31] <= scfifo_37o:auto_generated.q[31]
wrreq => scfifo_37o:auto_generated.wrreq
rdreq => scfifo_37o:auto_generated.rdreq
clock => scfifo_37o:auto_generated.clock
aclr => scfifo_37o:auto_generated.aclr
sclr => scfifo_37o:auto_generated.sclr
empty <= scfifo_37o:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_37o:auto_generated.usedw[0]
usedw[1] <= scfifo_37o:auto_generated.usedw[1]
usedw[2] <= scfifo_37o:auto_generated.usedw[2]
usedw[3] <= scfifo_37o:auto_generated.usedw[3]
usedw[4] <= scfifo_37o:auto_generated.usedw[4]
usedw[5] <= scfifo_37o:auto_generated.usedw[5]
usedw[6] <= scfifo_37o:auto_generated.usedw[6]
usedw[7] <= scfifo_37o:auto_generated.usedw[7]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated
aclr => a_dpfifo_4dt:dpfifo.aclr
clock => a_dpfifo_4dt:dpfifo.clock
data[0] => a_dpfifo_4dt:dpfifo.data[0]
data[1] => a_dpfifo_4dt:dpfifo.data[1]
data[2] => a_dpfifo_4dt:dpfifo.data[2]
data[3] => a_dpfifo_4dt:dpfifo.data[3]
data[4] => a_dpfifo_4dt:dpfifo.data[4]
data[5] => a_dpfifo_4dt:dpfifo.data[5]
data[6] => a_dpfifo_4dt:dpfifo.data[6]
data[7] => a_dpfifo_4dt:dpfifo.data[7]
data[8] => a_dpfifo_4dt:dpfifo.data[8]
data[9] => a_dpfifo_4dt:dpfifo.data[9]
data[10] => a_dpfifo_4dt:dpfifo.data[10]
data[11] => a_dpfifo_4dt:dpfifo.data[11]
data[12] => a_dpfifo_4dt:dpfifo.data[12]
data[13] => a_dpfifo_4dt:dpfifo.data[13]
data[14] => a_dpfifo_4dt:dpfifo.data[14]
data[15] => a_dpfifo_4dt:dpfifo.data[15]
data[16] => a_dpfifo_4dt:dpfifo.data[16]
data[17] => a_dpfifo_4dt:dpfifo.data[17]
data[18] => a_dpfifo_4dt:dpfifo.data[18]
data[19] => a_dpfifo_4dt:dpfifo.data[19]
data[20] => a_dpfifo_4dt:dpfifo.data[20]
data[21] => a_dpfifo_4dt:dpfifo.data[21]
data[22] => a_dpfifo_4dt:dpfifo.data[22]
data[23] => a_dpfifo_4dt:dpfifo.data[23]
data[24] => a_dpfifo_4dt:dpfifo.data[24]
data[25] => a_dpfifo_4dt:dpfifo.data[25]
data[26] => a_dpfifo_4dt:dpfifo.data[26]
data[27] => a_dpfifo_4dt:dpfifo.data[27]
data[28] => a_dpfifo_4dt:dpfifo.data[28]
data[29] => a_dpfifo_4dt:dpfifo.data[29]
data[30] => a_dpfifo_4dt:dpfifo.data[30]
data[31] => a_dpfifo_4dt:dpfifo.data[31]
empty <= a_dpfifo_4dt:dpfifo.empty
q[0] <= a_dpfifo_4dt:dpfifo.q[0]
q[1] <= a_dpfifo_4dt:dpfifo.q[1]
q[2] <= a_dpfifo_4dt:dpfifo.q[2]
q[3] <= a_dpfifo_4dt:dpfifo.q[3]
q[4] <= a_dpfifo_4dt:dpfifo.q[4]
q[5] <= a_dpfifo_4dt:dpfifo.q[5]
q[6] <= a_dpfifo_4dt:dpfifo.q[6]
q[7] <= a_dpfifo_4dt:dpfifo.q[7]
q[8] <= a_dpfifo_4dt:dpfifo.q[8]
q[9] <= a_dpfifo_4dt:dpfifo.q[9]
q[10] <= a_dpfifo_4dt:dpfifo.q[10]
q[11] <= a_dpfifo_4dt:dpfifo.q[11]
q[12] <= a_dpfifo_4dt:dpfifo.q[12]
q[13] <= a_dpfifo_4dt:dpfifo.q[13]
q[14] <= a_dpfifo_4dt:dpfifo.q[14]
q[15] <= a_dpfifo_4dt:dpfifo.q[15]
q[16] <= a_dpfifo_4dt:dpfifo.q[16]
q[17] <= a_dpfifo_4dt:dpfifo.q[17]
q[18] <= a_dpfifo_4dt:dpfifo.q[18]
q[19] <= a_dpfifo_4dt:dpfifo.q[19]
q[20] <= a_dpfifo_4dt:dpfifo.q[20]
q[21] <= a_dpfifo_4dt:dpfifo.q[21]
q[22] <= a_dpfifo_4dt:dpfifo.q[22]
q[23] <= a_dpfifo_4dt:dpfifo.q[23]
q[24] <= a_dpfifo_4dt:dpfifo.q[24]
q[25] <= a_dpfifo_4dt:dpfifo.q[25]
q[26] <= a_dpfifo_4dt:dpfifo.q[26]
q[27] <= a_dpfifo_4dt:dpfifo.q[27]
q[28] <= a_dpfifo_4dt:dpfifo.q[28]
q[29] <= a_dpfifo_4dt:dpfifo.q[29]
q[30] <= a_dpfifo_4dt:dpfifo.q[30]
q[31] <= a_dpfifo_4dt:dpfifo.q[31]
rdreq => a_dpfifo_4dt:dpfifo.rreq
sclr => a_dpfifo_4dt:dpfifo.sclr
usedw[0] <= a_dpfifo_4dt:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_4dt:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_4dt:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_4dt:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_4dt:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_4dt:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_4dt:dpfifo.usedw[6]
usedw[7] <= a_dpfifo_4dt:dpfifo.usedw[7]
wrreq => a_dpfifo_4dt:dpfifo.wreq


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[7].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_pmb:rd_ptr_msb.aclr
aclr => cntr_6n7:usedw_counter.aclr
aclr => cntr_qmb:wr_ptr.aclr
clock => altsyncram_ag81:FIFOram.clock0
clock => cntr_pmb:rd_ptr_msb.clock
clock => cntr_6n7:usedw_counter.clock
clock => cntr_qmb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[7].CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_ag81:FIFOram.data_a[0]
data[1] => altsyncram_ag81:FIFOram.data_a[1]
data[2] => altsyncram_ag81:FIFOram.data_a[2]
data[3] => altsyncram_ag81:FIFOram.data_a[3]
data[4] => altsyncram_ag81:FIFOram.data_a[4]
data[5] => altsyncram_ag81:FIFOram.data_a[5]
data[6] => altsyncram_ag81:FIFOram.data_a[6]
data[7] => altsyncram_ag81:FIFOram.data_a[7]
data[8] => altsyncram_ag81:FIFOram.data_a[8]
data[9] => altsyncram_ag81:FIFOram.data_a[9]
data[10] => altsyncram_ag81:FIFOram.data_a[10]
data[11] => altsyncram_ag81:FIFOram.data_a[11]
data[12] => altsyncram_ag81:FIFOram.data_a[12]
data[13] => altsyncram_ag81:FIFOram.data_a[13]
data[14] => altsyncram_ag81:FIFOram.data_a[14]
data[15] => altsyncram_ag81:FIFOram.data_a[15]
data[16] => altsyncram_ag81:FIFOram.data_a[16]
data[17] => altsyncram_ag81:FIFOram.data_a[17]
data[18] => altsyncram_ag81:FIFOram.data_a[18]
data[19] => altsyncram_ag81:FIFOram.data_a[19]
data[20] => altsyncram_ag81:FIFOram.data_a[20]
data[21] => altsyncram_ag81:FIFOram.data_a[21]
data[22] => altsyncram_ag81:FIFOram.data_a[22]
data[23] => altsyncram_ag81:FIFOram.data_a[23]
data[24] => altsyncram_ag81:FIFOram.data_a[24]
data[25] => altsyncram_ag81:FIFOram.data_a[25]
data[26] => altsyncram_ag81:FIFOram.data_a[26]
data[27] => altsyncram_ag81:FIFOram.data_a[27]
data[28] => altsyncram_ag81:FIFOram.data_a[28]
data[29] => altsyncram_ag81:FIFOram.data_a[29]
data[30] => altsyncram_ag81:FIFOram.data_a[30]
data[31] => altsyncram_ag81:FIFOram.data_a[31]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_ag81:FIFOram.q_b[0]
q[1] <= altsyncram_ag81:FIFOram.q_b[1]
q[2] <= altsyncram_ag81:FIFOram.q_b[2]
q[3] <= altsyncram_ag81:FIFOram.q_b[3]
q[4] <= altsyncram_ag81:FIFOram.q_b[4]
q[5] <= altsyncram_ag81:FIFOram.q_b[5]
q[6] <= altsyncram_ag81:FIFOram.q_b[6]
q[7] <= altsyncram_ag81:FIFOram.q_b[7]
q[8] <= altsyncram_ag81:FIFOram.q_b[8]
q[9] <= altsyncram_ag81:FIFOram.q_b[9]
q[10] <= altsyncram_ag81:FIFOram.q_b[10]
q[11] <= altsyncram_ag81:FIFOram.q_b[11]
q[12] <= altsyncram_ag81:FIFOram.q_b[12]
q[13] <= altsyncram_ag81:FIFOram.q_b[13]
q[14] <= altsyncram_ag81:FIFOram.q_b[14]
q[15] <= altsyncram_ag81:FIFOram.q_b[15]
q[16] <= altsyncram_ag81:FIFOram.q_b[16]
q[17] <= altsyncram_ag81:FIFOram.q_b[17]
q[18] <= altsyncram_ag81:FIFOram.q_b[18]
q[19] <= altsyncram_ag81:FIFOram.q_b[19]
q[20] <= altsyncram_ag81:FIFOram.q_b[20]
q[21] <= altsyncram_ag81:FIFOram.q_b[21]
q[22] <= altsyncram_ag81:FIFOram.q_b[22]
q[23] <= altsyncram_ag81:FIFOram.q_b[23]
q[24] <= altsyncram_ag81:FIFOram.q_b[24]
q[25] <= altsyncram_ag81:FIFOram.q_b[25]
q[26] <= altsyncram_ag81:FIFOram.q_b[26]
q[27] <= altsyncram_ag81:FIFOram.q_b[27]
q[28] <= altsyncram_ag81:FIFOram.q_b[28]
q[29] <= altsyncram_ag81:FIFOram.q_b[29]
q[30] <= altsyncram_ag81:FIFOram.q_b[30]
q[31] <= altsyncram_ag81:FIFOram.q_b[31]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_pmb:rd_ptr_msb.sclr
sclr => cntr_6n7:usedw_counter.sclr
sclr => cntr_qmb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_6n7:usedw_counter.q[0]
usedw[1] <= cntr_6n7:usedw_counter.q[1]
usedw[2] <= cntr_6n7:usedw_counter.q[2]
usedw[3] <= cntr_6n7:usedw_counter.q[3]
usedw[4] <= cntr_6n7:usedw_counter.q[4]
usedw[5] <= cntr_6n7:usedw_counter.q[5]
usedw[6] <= cntr_6n7:usedw_counter.q[6]
usedw[7] <= cntr_6n7:usedw_counter.q[7]
wreq => valid_wreq.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo|altsyncram_ag81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo|cmpr_cr8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo|cmpr_cr8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo|cntr_pmb:rd_ptr_msb
aclr => counter_reg_bit[6].IN0
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo|cntr_6n7:usedw_counter
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo|cntr_qmb:wr_ptr
aclr => counter_reg_bit[7].IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|button_pio_s1_arbitrator:the_button_pio_s1
button_pio_s1_irq => button_pio_s1_irq_from_sa.DATAIN
button_pio_s1_readdata[0] => button_pio_s1_readdata_from_sa[0].DATAIN
button_pio_s1_readdata[1] => button_pio_s1_readdata_from_sa[1].DATAIN
button_pio_s1_readdata[2] => button_pio_s1_readdata_from_sa[2].DATAIN
button_pio_s1_readdata[3] => button_pio_s1_readdata_from_sa[3].DATAIN
clk => d1_button_pio_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
reset_n => button_pio_s1_reset_n.DATAIN
reset_n => d1_button_pio_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => Equal0.IN17
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN16
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN15
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN1
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_button_pio_s1.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => button_pio_s1_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => button_pio_s1_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_button_pio_s1.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_button_pio_s1.IN1
slow_peripheral_bridge_m1_read => button_pio_s1_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_button_pio_s1.IN1
slow_peripheral_bridge_m1_write => button_pio_s1_write_n.IN1
slow_peripheral_bridge_m1_writedata[0] => button_pio_s1_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => button_pio_s1_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => button_pio_s1_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => button_pio_s1_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~
button_pio_s1_address[0] <= slow_peripheral_bridge_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_address[1] <= slow_peripheral_bridge_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_chipselect <= slow_peripheral_bridge_m1_qualified_request_button_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_irq_from_sa <= button_pio_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[0] <= button_pio_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[1] <= button_pio_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[2] <= button_pio_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_readdata_from_sa[3] <= button_pio_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_write_n <= button_pio_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[0] <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[1] <= slow_peripheral_bridge_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[2] <= slow_peripheral_bridge_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
button_pio_s1_writedata[3] <= slow_peripheral_bridge_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
d1_button_pio_s1_end_xfer <= d1_button_pio_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_button_pio_s1 <= slow_peripheral_bridge_m1_qualified_request_button_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_button_pio_s1 <= slow_peripheral_bridge_m1_qualified_request_button_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_button_pio_s1 <= slow_peripheral_bridge_m1_read_data_valid_button_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_button_pio_s1 <= slow_peripheral_bridge_m1_requests_button_pio_s1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|button_pio:the_button_pio
address[0] => Equal0.IN31
address[0] => Equal1.IN30
address[0] => Equal2.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN61
address[1] => Equal2.IN60
chipselect => always1.IN0
clk => d2_data_in[0].CLK
clk => d2_data_in[1].CLK
clk => d2_data_in[2].CLK
clk => d2_data_in[3].CLK
clk => d1_data_in[0].CLK
clk => d1_data_in[1].CLK
clk => d1_data_in[2].CLK
clk => d1_data_in[3].CLK
clk => edge_capture[3].CLK
clk => edge_capture[2].CLK
clk => edge_capture[1].CLK
clk => edge_capture[0].CLK
clk => irq_mask[0].CLK
clk => irq_mask[1].CLK
clk => irq_mask[2].CLK
clk => irq_mask[3].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
in_port[0] => read_mux_out.IN1
in_port[0] => d1_data_in[0].DATAIN
in_port[1] => read_mux_out.IN1
in_port[1] => d1_data_in[1].DATAIN
in_port[2] => read_mux_out.IN1
in_port[2] => d1_data_in[2].DATAIN
in_port[3] => read_mux_out.IN1
in_port[3] => d1_data_in[3].DATAIN
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => irq_mask[0].ACLR
reset_n => irq_mask[1].ACLR
reset_n => irq_mask[2].ACLR
reset_n => irq_mask[3].ACLR
reset_n => edge_capture[0].ACLR
reset_n => d2_data_in[0].ACLR
reset_n => d2_data_in[1].ACLR
reset_n => d2_data_in[2].ACLR
reset_n => d2_data_in[3].ACLR
reset_n => d1_data_in[0].ACLR
reset_n => d1_data_in[1].ACLR
reset_n => d1_data_in[2].ACLR
reset_n => d1_data_in[3].ACLR
reset_n => edge_capture[1].ACLR
reset_n => edge_capture[2].ACLR
reset_n => edge_capture[3].ACLR
write_n => always1.IN1
writedata[0] => irq_mask[0].DATAIN
writedata[1] => irq_mask[1].DATAIN
writedata[2] => irq_mask[2].DATAIN
writedata[3] => irq_mask[3].DATAIN
irq <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module
clk => d1_cpu_jtag_debug_module_end_xfer~reg0.CLK
clk => cpu_jtag_debug_module_reg_firsttransfer.CLK
clk => cpu_jtag_debug_module_arb_addend[0].CLK
clk => cpu_jtag_debug_module_arb_addend[1].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[0].CLK
clk => cpu_jtag_debug_module_saved_chosen_master_vector[1].CLK
clk => last_cycle_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_granted_slave_cpu_jtag_debug_module.CLK
clk => last_cycle_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_granted_slave_cpu_jtag_debug_module.CLK
clk => cpu_jtag_debug_module_slavearbiterlockenable.CLK
clk => cpu_jtag_debug_module_arb_share_counter[0].CLK
clk => cpu_jtag_debug_module_arb_share_counter[1].CLK
clk => cpu_jtag_debug_module_arb_share_counter[2].CLK
clk => cpu_jtag_debug_module_arb_share_counter[3].CLK
clk => d1_reasons_to_wait.CLK
cpu_jtag_debug_module_readdata[0] => cpu_jtag_debug_module_readdata_from_sa[0].DATAIN
cpu_jtag_debug_module_readdata[1] => cpu_jtag_debug_module_readdata_from_sa[1].DATAIN
cpu_jtag_debug_module_readdata[2] => cpu_jtag_debug_module_readdata_from_sa[2].DATAIN
cpu_jtag_debug_module_readdata[3] => cpu_jtag_debug_module_readdata_from_sa[3].DATAIN
cpu_jtag_debug_module_readdata[4] => cpu_jtag_debug_module_readdata_from_sa[4].DATAIN
cpu_jtag_debug_module_readdata[5] => cpu_jtag_debug_module_readdata_from_sa[5].DATAIN
cpu_jtag_debug_module_readdata[6] => cpu_jtag_debug_module_readdata_from_sa[6].DATAIN
cpu_jtag_debug_module_readdata[7] => cpu_jtag_debug_module_readdata_from_sa[7].DATAIN
cpu_jtag_debug_module_readdata[8] => cpu_jtag_debug_module_readdata_from_sa[8].DATAIN
cpu_jtag_debug_module_readdata[9] => cpu_jtag_debug_module_readdata_from_sa[9].DATAIN
cpu_jtag_debug_module_readdata[10] => cpu_jtag_debug_module_readdata_from_sa[10].DATAIN
cpu_jtag_debug_module_readdata[11] => cpu_jtag_debug_module_readdata_from_sa[11].DATAIN
cpu_jtag_debug_module_readdata[12] => cpu_jtag_debug_module_readdata_from_sa[12].DATAIN
cpu_jtag_debug_module_readdata[13] => cpu_jtag_debug_module_readdata_from_sa[13].DATAIN
cpu_jtag_debug_module_readdata[14] => cpu_jtag_debug_module_readdata_from_sa[14].DATAIN
cpu_jtag_debug_module_readdata[15] => cpu_jtag_debug_module_readdata_from_sa[15].DATAIN
cpu_jtag_debug_module_readdata[16] => cpu_jtag_debug_module_readdata_from_sa[16].DATAIN
cpu_jtag_debug_module_readdata[17] => cpu_jtag_debug_module_readdata_from_sa[17].DATAIN
cpu_jtag_debug_module_readdata[18] => cpu_jtag_debug_module_readdata_from_sa[18].DATAIN
cpu_jtag_debug_module_readdata[19] => cpu_jtag_debug_module_readdata_from_sa[19].DATAIN
cpu_jtag_debug_module_readdata[20] => cpu_jtag_debug_module_readdata_from_sa[20].DATAIN
cpu_jtag_debug_module_readdata[21] => cpu_jtag_debug_module_readdata_from_sa[21].DATAIN
cpu_jtag_debug_module_readdata[22] => cpu_jtag_debug_module_readdata_from_sa[22].DATAIN
cpu_jtag_debug_module_readdata[23] => cpu_jtag_debug_module_readdata_from_sa[23].DATAIN
cpu_jtag_debug_module_readdata[24] => cpu_jtag_debug_module_readdata_from_sa[24].DATAIN
cpu_jtag_debug_module_readdata[25] => cpu_jtag_debug_module_readdata_from_sa[25].DATAIN
cpu_jtag_debug_module_readdata[26] => cpu_jtag_debug_module_readdata_from_sa[26].DATAIN
cpu_jtag_debug_module_readdata[27] => cpu_jtag_debug_module_readdata_from_sa[27].DATAIN
cpu_jtag_debug_module_readdata[28] => cpu_jtag_debug_module_readdata_from_sa[28].DATAIN
cpu_jtag_debug_module_readdata[29] => cpu_jtag_debug_module_readdata_from_sa[29].DATAIN
cpu_jtag_debug_module_readdata[30] => cpu_jtag_debug_module_readdata_from_sa[30].DATAIN
cpu_jtag_debug_module_readdata[31] => cpu_jtag_debug_module_readdata_from_sa[31].DATAIN
cpu_jtag_debug_module_resetrequest => cpu_jtag_debug_module_resetrequest_from_sa.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[2] => cpu_jtag_debug_module_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[3] => cpu_jtag_debug_module_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[4] => cpu_jtag_debug_module_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[5] => cpu_jtag_debug_module_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[6] => cpu_jtag_debug_module_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[7] => cpu_jtag_debug_module_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[8] => cpu_jtag_debug_module_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[9] => cpu_jtag_debug_module_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[10] => cpu_jtag_debug_module_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_arbitrationshare[0] => cpu_jtag_debug_module_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_arbitrationshare[0] => cpu_jtag_debug_module_arb_share_set_values[0].DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_arbitrationshare[1] => cpu_jtag_debug_module_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_arbitrationshare[1] => cpu_jtag_debug_module_arb_share_set_values[1].DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_arbitrationshare[2] => cpu_jtag_debug_module_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_arbitrationshare[2] => cpu_jtag_debug_module_arb_share_set_values[2].DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_arbitrationshare[3] => cpu_jtag_debug_module_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_arbitrationshare[3] => cpu_jtag_debug_module_arb_share_set_values[3].DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_burstcount => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_byteenable[0] => cpu_jtag_debug_module_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_byteenable[1] => cpu_jtag_debug_module_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_byteenable[2] => cpu_jtag_debug_module_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_byteenable[3] => cpu_jtag_debug_module_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_debugaccess => cpu_jtag_debug_module_debugaccess.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_latency_counter => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_qualified_request_cpu_jtag_debug_module.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_requests_cpu_jtag_debug_module.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_qualified_request_cpu_jtag_debug_module.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_read => cpu_jtag_debug_module_in_a_read_cycle.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_requests_cpu_jtag_debug_module.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_write => cpu_jtag_debug_module_write.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[0] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[1] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[2] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[3] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[4] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[5] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[6] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[7] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[8] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[9] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[10] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[11] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[12] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[13] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[14] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[15] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[16] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[17] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[18] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[19] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[20] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[21] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[22] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[23] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[24] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[25] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[26] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[27] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[28] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[29] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[30] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[31] => cpu_jtag_debug_module_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[2] => cpu_jtag_debug_module_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[3] => cpu_jtag_debug_module_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[4] => cpu_jtag_debug_module_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[5] => cpu_jtag_debug_module_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[6] => cpu_jtag_debug_module_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[7] => cpu_jtag_debug_module_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[8] => cpu_jtag_debug_module_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[9] => cpu_jtag_debug_module_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[10] => cpu_jtag_debug_module_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_arbitrationshare[0] => cpu_jtag_debug_module_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_arbitrationshare[0] => cpu_jtag_debug_module_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_arbitrationshare[1] => cpu_jtag_debug_module_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_arbitrationshare[1] => cpu_jtag_debug_module_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_arbitrationshare[2] => cpu_jtag_debug_module_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_arbitrationshare[2] => cpu_jtag_debug_module_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_arbitrationshare[3] => cpu_jtag_debug_module_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_arbitrationshare[3] => cpu_jtag_debug_module_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_burstcount => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_byteenable[0] => cpu_jtag_debug_module_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_byteenable[1] => cpu_jtag_debug_module_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_byteenable[2] => cpu_jtag_debug_module_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_byteenable[3] => cpu_jtag_debug_module_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_debugaccess => cpu_jtag_debug_module_debugaccess.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_latency_counter => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_qualified_request_cpu_jtag_debug_module.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_requests_cpu_jtag_debug_module.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_qualified_request_cpu_jtag_debug_module.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_read => cpu_jtag_debug_module_in_a_read_cycle.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_requests_cpu_jtag_debug_module.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_write => cpu_jtag_debug_module_write.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[0] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[1] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[2] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[3] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[4] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[5] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[6] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[7] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[8] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[9] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[10] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[11] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[12] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[13] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[14] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[15] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[16] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[17] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[18] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[19] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[20] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[21] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[22] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[23] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[24] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[25] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[26] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[27] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[28] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[29] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[30] => cpu_jtag_debug_module_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[31] => cpu_jtag_debug_module_writedata.DATAA
reset_n => d1_cpu_jtag_debug_module_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[0].ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[1].ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[2].ACLR
reset_n => cpu_jtag_debug_module_arb_share_counter[3].ACLR
reset_n => cpu_jtag_debug_module_slavearbiterlockenable.ACLR
reset_n => last_cycle_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => last_cycle_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_granted_slave_cpu_jtag_debug_module.ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[0].ACLR
reset_n => cpu_jtag_debug_module_saved_chosen_master_vector[1].ACLR
reset_n => cpu_jtag_debug_module_arb_addend[0].PRESET
reset_n => cpu_jtag_debug_module_arb_addend[1].ACLR
reset_n => cpu_jtag_debug_module_reg_firsttransfer.PRESET
reset_n => cpu_jtag_debug_module_reset.DATAIN
cpu_jtag_debug_module_address[0] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[1] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[2] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[3] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[4] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[5] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[6] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[7] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_address[8] <= cpu_jtag_debug_module_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_begintransfer <= cpu_jtag_debug_module_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[0] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[1] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[2] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_byteenable[3] <= cpu_jtag_debug_module_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_chipselect <= cpu_jtag_debug_module_chipselect.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_debugaccess <= cpu_jtag_debug_module_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[0] <= cpu_jtag_debug_module_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[1] <= cpu_jtag_debug_module_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[2] <= cpu_jtag_debug_module_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[3] <= cpu_jtag_debug_module_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[4] <= cpu_jtag_debug_module_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[5] <= cpu_jtag_debug_module_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[6] <= cpu_jtag_debug_module_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[7] <= cpu_jtag_debug_module_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[8] <= cpu_jtag_debug_module_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[9] <= cpu_jtag_debug_module_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[10] <= cpu_jtag_debug_module_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[11] <= cpu_jtag_debug_module_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[12] <= cpu_jtag_debug_module_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[13] <= cpu_jtag_debug_module_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[14] <= cpu_jtag_debug_module_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[15] <= cpu_jtag_debug_module_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[16] <= cpu_jtag_debug_module_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[17] <= cpu_jtag_debug_module_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[18] <= cpu_jtag_debug_module_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[19] <= cpu_jtag_debug_module_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[20] <= cpu_jtag_debug_module_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[21] <= cpu_jtag_debug_module_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[22] <= cpu_jtag_debug_module_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[23] <= cpu_jtag_debug_module_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[24] <= cpu_jtag_debug_module_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[25] <= cpu_jtag_debug_module_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[26] <= cpu_jtag_debug_module_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[27] <= cpu_jtag_debug_module_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[28] <= cpu_jtag_debug_module_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[29] <= cpu_jtag_debug_module_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[30] <= cpu_jtag_debug_module_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_readdata_from_sa[31] <= cpu_jtag_debug_module_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_resetrequest_from_sa <= cpu_jtag_debug_module_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_write <= cpu_jtag_debug_module_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[0] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[1] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[2] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[3] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[4] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[5] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[6] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[7] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[8] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[9] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[10] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[11] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[12] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[13] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[14] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[15] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[16] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[17] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[18] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[19] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[20] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[21] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[22] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[23] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[24] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[25] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[26] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[27] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[28] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[29] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[30] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_jtag_debug_module_writedata[31] <= cpu_jtag_debug_module_writedata.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_qualified_request_cpu_jtag_debug_module <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_qualified_request_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_read_data_valid_cpu_jtag_debug_module <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_read_data_valid_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_requests_cpu_jtag_debug_module <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_requests_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_granted_cpu_jtag_debug_module <= cpu_jtag_debug_module_grant_vector[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_qualified_request_cpu_jtag_debug_module <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_qualified_request_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_read_data_valid_cpu_jtag_debug_module <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_read_data_valid_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_requests_cpu_jtag_debug_module <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_requests_cpu_jtag_debug_module.DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_jtag_debug_module_end_xfer <= d1_cpu_jtag_debug_module_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_custom_instruction_master_arbitrator:the_cpu_custom_instruction_master
clk => ~NO_FANOUT~
cpu_custom_instruction_master_multi_start => cpu_custom_instruction_master_start_cpu_fmul_inst_nios_custom_instruction_slave_0.DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_done_from_sa => cpu_custom_instruction_master_multi_done.DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[0] => cpu_custom_instruction_master_multi_result[0].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[1] => cpu_custom_instruction_master_multi_result[1].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[2] => cpu_custom_instruction_master_multi_result[2].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[3] => cpu_custom_instruction_master_multi_result[3].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[4] => cpu_custom_instruction_master_multi_result[4].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[5] => cpu_custom_instruction_master_multi_result[5].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[6] => cpu_custom_instruction_master_multi_result[6].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[7] => cpu_custom_instruction_master_multi_result[7].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[8] => cpu_custom_instruction_master_multi_result[8].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[9] => cpu_custom_instruction_master_multi_result[9].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[10] => cpu_custom_instruction_master_multi_result[10].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[11] => cpu_custom_instruction_master_multi_result[11].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[12] => cpu_custom_instruction_master_multi_result[12].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[13] => cpu_custom_instruction_master_multi_result[13].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[14] => cpu_custom_instruction_master_multi_result[14].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[15] => cpu_custom_instruction_master_multi_result[15].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[16] => cpu_custom_instruction_master_multi_result[16].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[17] => cpu_custom_instruction_master_multi_result[17].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[18] => cpu_custom_instruction_master_multi_result[18].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[19] => cpu_custom_instruction_master_multi_result[19].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[20] => cpu_custom_instruction_master_multi_result[20].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[21] => cpu_custom_instruction_master_multi_result[21].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[22] => cpu_custom_instruction_master_multi_result[22].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[23] => cpu_custom_instruction_master_multi_result[23].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[24] => cpu_custom_instruction_master_multi_result[24].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[25] => cpu_custom_instruction_master_multi_result[25].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[26] => cpu_custom_instruction_master_multi_result[26].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[27] => cpu_custom_instruction_master_multi_result[27].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[28] => cpu_custom_instruction_master_multi_result[28].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[29] => cpu_custom_instruction_master_multi_result[29].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[30] => cpu_custom_instruction_master_multi_result[30].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[31] => cpu_custom_instruction_master_multi_result[31].DATAIN
reset_n => cpu_custom_instruction_master_reset_n.DATAIN
cpu_custom_instruction_master_multi_done <= cpu_fmul_inst_nios_custom_instruction_slave_0_done_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[0] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[1] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[2] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[3] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[4] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[5] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[6] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[7] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[8] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[9] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[10] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[11] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[12] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[13] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[14] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[15] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[16] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[17] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[18] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[19] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[20] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[21] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[22] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[23] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[24] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[25] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[26] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[27] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[28] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[29] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[30] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_multi_result[31] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_custom_instruction_master_start_cpu_fmul_inst_nios_custom_instruction_slave_0 <= cpu_custom_instruction_master_multi_start.DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_select <= <VCC>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master
audio_controller_avalon_slave_irq_from_sa => cpu_data_master_irq[5].DATAIN
button_pio_s1_irq_from_sa => button_pio_s1_irq_from_sa.IN1
clk => cpu_data_master_latency_counter~reg0.CLK
clk => cpu_data_master_read_but_no_slave_selected.CLK
cpu_clk => cpu_clk.IN7
cpu_clk_reset_n => cpu_clk_reset_n.IN7
cpu_data_master_address[0] => cpu_data_master_address_to_slave[0].DATAIN
cpu_data_master_address[1] => cpu_data_master_address_to_slave[1].DATAIN
cpu_data_master_address[2] => cpu_data_master_address_to_slave[2].DATAIN
cpu_data_master_address[3] => cpu_data_master_address_to_slave[3].DATAIN
cpu_data_master_address[4] => cpu_data_master_address_to_slave[4].DATAIN
cpu_data_master_address[5] => cpu_data_master_address_to_slave[5].DATAIN
cpu_data_master_address[6] => cpu_data_master_address_to_slave[6].DATAIN
cpu_data_master_address[7] => cpu_data_master_address_to_slave[7].DATAIN
cpu_data_master_address[8] => cpu_data_master_address_to_slave[8].DATAIN
cpu_data_master_address[9] => cpu_data_master_address_to_slave[9].DATAIN
cpu_data_master_address[10] => cpu_data_master_address_to_slave[10].DATAIN
cpu_data_master_address[11] => cpu_data_master_address_to_slave[11].DATAIN
cpu_data_master_address[12] => cpu_data_master_address_to_slave[12].DATAIN
cpu_data_master_address[13] => cpu_data_master_address_to_slave[13].DATAIN
cpu_data_master_address[14] => cpu_data_master_address_to_slave[14].DATAIN
cpu_data_master_address[15] => cpu_data_master_address_to_slave[15].DATAIN
cpu_data_master_address[16] => cpu_data_master_address_to_slave[16].DATAIN
cpu_data_master_address[17] => cpu_data_master_address_to_slave[17].DATAIN
cpu_data_master_address[18] => cpu_data_master_address_to_slave[18].DATAIN
cpu_data_master_address[19] => cpu_data_master_address_to_slave[19].DATAIN
cpu_data_master_address[20] => cpu_data_master_address_to_slave[20].DATAIN
cpu_data_master_address[21] => cpu_data_master_address_to_slave[21].DATAIN
cpu_data_master_address[22] => cpu_data_master_address_to_slave[22].DATAIN
cpu_data_master_address[23] => cpu_data_master_address_to_slave[23].DATAIN
cpu_data_master_address[24] => cpu_data_master_address_to_slave[24].DATAIN
cpu_data_master_address[25] => cpu_data_master_address_to_slave[25].DATAIN
cpu_data_master_address[26] => cpu_data_master_address_to_slave[26].DATAIN
cpu_data_master_address[27] => cpu_data_master_address_to_slave[27].DATAIN
cpu_data_master_burstcount[0] => ~NO_FANOUT~
cpu_data_master_burstcount[1] => ~NO_FANOUT~
cpu_data_master_burstcount[2] => ~NO_FANOUT~
cpu_data_master_burstcount[3] => ~NO_FANOUT~
cpu_data_master_byteenable[0] => ~NO_FANOUT~
cpu_data_master_byteenable[1] => ~NO_FANOUT~
cpu_data_master_byteenable[2] => ~NO_FANOUT~
cpu_data_master_byteenable[3] => ~NO_FANOUT~
cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_is_granted_some_slave.IN0
cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_is_granted_some_slave.IN1
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => r_0.IN0
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => r_0.IN1
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => r_0.IN0
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => r_0.IN1
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => r_0.IN0
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => r_0.IN1
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => r_0.IN0
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => r_0.IN1
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => r_0.IN0
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => r_0.IN1
cpu_data_master_read => r_0.IN0
cpu_data_master_read => p1_cpu_data_master_latency_counter.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => pre_flush_cpu_data_master_readdatavalid.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_shift_register => ~NO_FANOUT~
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => pre_flush_cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_shift_register => ~NO_FANOUT~
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => pre_flush_cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_shift_register => ~NO_FANOUT~
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => pre_flush_cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_shift_register => ~NO_FANOUT~
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => pre_flush_cpu_data_master_readdatavalid.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => cpu_data_master_readdata.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_shift_register => ~NO_FANOUT~
cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream => r_0.IN1
cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream => r_0.IN1
cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream => r_0.IN1
cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream => r_0.IN1
cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream => r_0.IN1
cpu_data_master_write => r_0.IN1
cpu_data_master_writedata[0] => ~NO_FANOUT~
cpu_data_master_writedata[1] => ~NO_FANOUT~
cpu_data_master_writedata[2] => ~NO_FANOUT~
cpu_data_master_writedata[3] => ~NO_FANOUT~
cpu_data_master_writedata[4] => ~NO_FANOUT~
cpu_data_master_writedata[5] => ~NO_FANOUT~
cpu_data_master_writedata[6] => ~NO_FANOUT~
cpu_data_master_writedata[7] => ~NO_FANOUT~
cpu_data_master_writedata[8] => ~NO_FANOUT~
cpu_data_master_writedata[9] => ~NO_FANOUT~
cpu_data_master_writedata[10] => ~NO_FANOUT~
cpu_data_master_writedata[11] => ~NO_FANOUT~
cpu_data_master_writedata[12] => ~NO_FANOUT~
cpu_data_master_writedata[13] => ~NO_FANOUT~
cpu_data_master_writedata[14] => ~NO_FANOUT~
cpu_data_master_writedata[15] => ~NO_FANOUT~
cpu_data_master_writedata[16] => ~NO_FANOUT~
cpu_data_master_writedata[17] => ~NO_FANOUT~
cpu_data_master_writedata[18] => ~NO_FANOUT~
cpu_data_master_writedata[19] => ~NO_FANOUT~
cpu_data_master_writedata[20] => ~NO_FANOUT~
cpu_data_master_writedata[21] => ~NO_FANOUT~
cpu_data_master_writedata[22] => ~NO_FANOUT~
cpu_data_master_writedata[23] => ~NO_FANOUT~
cpu_data_master_writedata[24] => ~NO_FANOUT~
cpu_data_master_writedata[25] => ~NO_FANOUT~
cpu_data_master_writedata[26] => ~NO_FANOUT~
cpu_data_master_writedata[27] => ~NO_FANOUT~
cpu_data_master_writedata[28] => ~NO_FANOUT~
cpu_data_master_writedata[29] => ~NO_FANOUT~
cpu_data_master_writedata[30] => ~NO_FANOUT~
cpu_data_master_writedata[31] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[0] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[1] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[2] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[3] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[4] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[5] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[6] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[7] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[8] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[9] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[10] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[11] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[12] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[13] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[14] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[15] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[16] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[17] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[18] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[19] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[20] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[21] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[22] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[23] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[24] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[25] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[26] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[27] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[28] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[29] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[30] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[31] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_waitrequest_from_sa => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[0] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[1] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[2] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[3] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[4] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[5] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[6] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[7] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[8] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[9] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[10] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[11] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[12] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[13] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[14] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[15] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[16] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[17] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[18] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[19] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[20] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[21] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[22] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[23] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[24] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[25] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[26] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[27] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[28] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[29] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[30] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[31] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_waitrequest_from_sa => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[0] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[1] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[2] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[3] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[4] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[5] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[6] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[7] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[8] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[9] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[10] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[11] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[12] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[13] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[14] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[15] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[16] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[17] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[18] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[19] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[20] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[21] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[22] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[23] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[24] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[25] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[26] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[27] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[28] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[29] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[30] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[31] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_waitrequest_from_sa => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[0] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[1] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[2] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[3] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[4] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[5] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[6] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[7] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[8] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[9] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[10] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[11] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[12] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[13] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[14] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[15] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[16] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[17] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[18] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[19] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[20] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[21] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[22] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[23] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[24] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[25] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[26] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[27] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[28] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[29] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[30] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[31] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_waitrequest_from_sa => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[0] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[1] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[2] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[3] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[4] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[5] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[6] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[7] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[8] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[9] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[10] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[11] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[12] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[13] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[14] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[15] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[16] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[17] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[18] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[19] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[20] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[21] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[22] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[23] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[24] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[25] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[26] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[27] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[28] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[29] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[30] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[31] => cpu_data_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_waitrequest_from_sa => r_0.IN1
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_end_xfer => ~NO_FANOUT~
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_end_xfer => ~NO_FANOUT~
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_end_xfer => ~NO_FANOUT~
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_end_xfer => ~NO_FANOUT~
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_end_xfer => ~NO_FANOUT~
i2c_master_avalon_slave_0_irq_from_sa => i2c_master_avalon_slave_0_irq_from_sa.IN1
jtag_uart_avalon_jtag_slave_irq_from_sa => jtag_uart_avalon_jtag_slave_irq_from_sa.IN1
lcd_controller_avalon_slave_irq_from_sa => lcd_controller_avalon_slave_irq_from_sa.IN1
reset_n => cpu_data_master_latency_counter~reg0.ACLR
reset_n => cpu_data_master_read_but_no_slave_selected.ACLR
sys_clk_timer_s1_irq_from_sa => sys_clk_timer_s1_irq_from_sa.IN1
touch_panel_pen_irq_n_s1_irq_from_sa => touch_panel_pen_irq_n_s1_irq_from_sa.IN1
touch_panel_spi_spi_control_port_irq_from_sa => touch_panel_spi_spi_control_port_irq_from_sa.IN1
cpu_data_master_address_to_slave[0] <= cpu_data_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[1] <= cpu_data_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[2] <= cpu_data_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[3] <= cpu_data_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[4] <= cpu_data_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[5] <= cpu_data_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[6] <= cpu_data_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[7] <= cpu_data_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[8] <= cpu_data_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[9] <= cpu_data_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[10] <= cpu_data_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[11] <= cpu_data_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[12] <= cpu_data_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[13] <= cpu_data_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[14] <= cpu_data_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[15] <= cpu_data_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[16] <= cpu_data_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[17] <= cpu_data_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[18] <= cpu_data_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[19] <= cpu_data_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[20] <= cpu_data_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[21] <= cpu_data_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[22] <= cpu_data_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[23] <= cpu_data_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[24] <= cpu_data_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[25] <= cpu_data_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[26] <= cpu_data_master_address[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_address_to_slave[27] <= cpu_data_master_address[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[0] <= <GND>
cpu_data_master_irq[1] <= <GND>
cpu_data_master_irq[2] <= lcd_controller_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:lcd_controller_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master.data_out
cpu_data_master_irq[3] <= <GND>
cpu_data_master_irq[4] <= <GND>
cpu_data_master_irq[5] <= audio_controller_avalon_slave_irq_from_sa.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_irq[6] <= <GND>
cpu_data_master_irq[7] <= <GND>
cpu_data_master_irq[8] <= sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master.data_out
cpu_data_master_irq[9] <= <GND>
cpu_data_master_irq[10] <= jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master.data_out
cpu_data_master_irq[11] <= <GND>
cpu_data_master_irq[12] <= button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master.data_out
cpu_data_master_irq[13] <= <GND>
cpu_data_master_irq[14] <= touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master.data_out
cpu_data_master_irq[15] <= <GND>
cpu_data_master_irq[16] <= touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master.data_out
cpu_data_master_irq[17] <= i2c_master_avalon_slave_0_irq_from_sa_clock_crossing_cpu_data_master_module:i2c_master_avalon_slave_0_irq_from_sa_clock_crossing_cpu_data_master.data_out
cpu_data_master_irq[18] <= <GND>
cpu_data_master_irq[19] <= <GND>
cpu_data_master_irq[20] <= <GND>
cpu_data_master_irq[21] <= <GND>
cpu_data_master_irq[22] <= <GND>
cpu_data_master_irq[23] <= <GND>
cpu_data_master_irq[24] <= <GND>
cpu_data_master_irq[25] <= <GND>
cpu_data_master_irq[26] <= <GND>
cpu_data_master_irq[27] <= <GND>
cpu_data_master_irq[28] <= <GND>
cpu_data_master_irq[29] <= <GND>
cpu_data_master_irq[30] <= <GND>
cpu_data_master_irq[31] <= <GND>
cpu_data_master_latency_counter <= cpu_data_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[0] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[1] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[2] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[3] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[4] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[5] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[6] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[7] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[8] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[9] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[10] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[11] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[12] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[13] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[14] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[15] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[16] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[17] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[18] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[19] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[20] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[21] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[22] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[23] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[24] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[25] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[26] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[27] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[28] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[29] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[30] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdata[31] <= cpu_data_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_readdatavalid <= cpu_data_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_waitrequest <= r_0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|i2c_master_avalon_slave_0_irq_from_sa_clock_crossing_cpu_data_master_module:i2c_master_avalon_slave_0_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|lcd_controller_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:lcd_controller_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master
clk => cpu_instruction_master_latency_counter~reg0.CLK
clk => cpu_instruction_master_read_but_no_slave_selected.CLK
cpu_instruction_master_address[0] => cpu_instruction_master_address_to_slave[0].DATAIN
cpu_instruction_master_address[1] => cpu_instruction_master_address_to_slave[1].DATAIN
cpu_instruction_master_address[2] => cpu_instruction_master_address_to_slave[2].DATAIN
cpu_instruction_master_address[3] => cpu_instruction_master_address_to_slave[3].DATAIN
cpu_instruction_master_address[4] => cpu_instruction_master_address_to_slave[4].DATAIN
cpu_instruction_master_address[5] => cpu_instruction_master_address_to_slave[5].DATAIN
cpu_instruction_master_address[6] => cpu_instruction_master_address_to_slave[6].DATAIN
cpu_instruction_master_address[7] => cpu_instruction_master_address_to_slave[7].DATAIN
cpu_instruction_master_address[8] => cpu_instruction_master_address_to_slave[8].DATAIN
cpu_instruction_master_address[9] => cpu_instruction_master_address_to_slave[9].DATAIN
cpu_instruction_master_address[10] => cpu_instruction_master_address_to_slave[10].DATAIN
cpu_instruction_master_address[11] => cpu_instruction_master_address_to_slave[11].DATAIN
cpu_instruction_master_address[12] => cpu_instruction_master_address_to_slave[12].DATAIN
cpu_instruction_master_address[13] => cpu_instruction_master_address_to_slave[13].DATAIN
cpu_instruction_master_address[14] => cpu_instruction_master_address_to_slave[14].DATAIN
cpu_instruction_master_address[15] => cpu_instruction_master_address_to_slave[15].DATAIN
cpu_instruction_master_address[16] => cpu_instruction_master_address_to_slave[16].DATAIN
cpu_instruction_master_address[17] => cpu_instruction_master_address_to_slave[17].DATAIN
cpu_instruction_master_address[18] => cpu_instruction_master_address_to_slave[18].DATAIN
cpu_instruction_master_address[19] => cpu_instruction_master_address_to_slave[19].DATAIN
cpu_instruction_master_address[20] => cpu_instruction_master_address_to_slave[20].DATAIN
cpu_instruction_master_address[21] => cpu_instruction_master_address_to_slave[21].DATAIN
cpu_instruction_master_address[22] => cpu_instruction_master_address_to_slave[22].DATAIN
cpu_instruction_master_address[23] => cpu_instruction_master_address_to_slave[23].DATAIN
cpu_instruction_master_address[24] => cpu_instruction_master_address_to_slave[24].DATAIN
cpu_instruction_master_address[25] => cpu_instruction_master_address_to_slave[25].DATAIN
cpu_instruction_master_address[26] => cpu_instruction_master_address_to_slave[26].DATAIN
cpu_instruction_master_burstcount[0] => ~NO_FANOUT~
cpu_instruction_master_burstcount[1] => ~NO_FANOUT~
cpu_instruction_master_burstcount[2] => ~NO_FANOUT~
cpu_instruction_master_burstcount[3] => ~NO_FANOUT~
cpu_instruction_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_is_granted_some_slave.IN0
cpu_instruction_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_is_granted_some_slave.IN1
cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => r_0.IN0
cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => r_0.IN0
cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => r_0.IN0
cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => r_0.IN0
cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => r_0.IN0
cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => r_0.IN0
cpu_instruction_master_read => r_0.IN0
cpu_instruction_master_read => r_0.IN0
cpu_instruction_master_read => r_0.IN0
cpu_instruction_master_read => p1_cpu_instruction_master_latency_counter.IN1
cpu_instruction_master_read => r_0.IN1
cpu_instruction_master_read => r_0.IN1
cpu_instruction_master_read => r_0.IN1
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => pre_flush_cpu_instruction_master_readdatavalid.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_shift_register => ~NO_FANOUT~
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => pre_flush_cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_shift_register => ~NO_FANOUT~
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => pre_flush_cpu_instruction_master_readdatavalid.IN1
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => cpu_instruction_master_readdata.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_shift_register => ~NO_FANOUT~
cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream => r_0.IN1
cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream => r_0.IN1
cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_waitrequest_from_sa => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_waitrequest_from_sa => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[0] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[1] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[2] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[3] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[4] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[5] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[6] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[7] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[8] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[9] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[10] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[11] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[12] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[13] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[14] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[15] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[16] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[17] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[18] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[19] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[20] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[21] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[22] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[23] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[24] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[25] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[26] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[27] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[28] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[29] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[30] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[31] => cpu_instruction_master_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_waitrequest_from_sa => r_0.IN1
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_end_xfer => ~NO_FANOUT~
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_end_xfer => ~NO_FANOUT~
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_end_xfer => ~NO_FANOUT~
reset_n => cpu_instruction_master_latency_counter~reg0.ACLR
reset_n => cpu_instruction_master_read_but_no_slave_selected.ACLR
cpu_instruction_master_address_to_slave[0] <= cpu_instruction_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[1] <= cpu_instruction_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[2] <= cpu_instruction_master_address[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[3] <= cpu_instruction_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[4] <= cpu_instruction_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[5] <= cpu_instruction_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[6] <= cpu_instruction_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[7] <= cpu_instruction_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[8] <= cpu_instruction_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[9] <= cpu_instruction_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[10] <= cpu_instruction_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[11] <= cpu_instruction_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[12] <= cpu_instruction_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[13] <= cpu_instruction_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[14] <= cpu_instruction_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[15] <= cpu_instruction_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[16] <= cpu_instruction_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[17] <= cpu_instruction_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[18] <= cpu_instruction_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[19] <= cpu_instruction_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[20] <= cpu_instruction_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[21] <= cpu_instruction_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[22] <= cpu_instruction_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[23] <= cpu_instruction_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[24] <= cpu_instruction_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[25] <= cpu_instruction_master_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_address_to_slave[26] <= cpu_instruction_master_address[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_latency_counter <= cpu_instruction_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[0] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[1] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[2] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[3] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[4] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[5] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[6] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[7] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[8] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[9] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[10] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[11] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[12] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[13] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[14] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[15] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[16] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[17] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[18] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[19] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[20] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[21] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[22] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[23] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[24] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[25] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[26] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[27] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[28] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[29] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[30] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdata[31] <= cpu_instruction_master_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_readdatavalid <= cpu_instruction_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_waitrequest <= r_0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu
A_ci_multi_done => A_ci_multi_stall.DATAB
A_ci_multi_result[0] => A_slow_inst_result_nxt[0].DATAB
A_ci_multi_result[1] => A_slow_inst_result_nxt[1].DATAB
A_ci_multi_result[2] => A_slow_inst_result_nxt[2].DATAB
A_ci_multi_result[3] => A_slow_inst_result_nxt[3].DATAB
A_ci_multi_result[4] => A_slow_inst_result_nxt[4].DATAB
A_ci_multi_result[5] => A_slow_inst_result_nxt[5].DATAB
A_ci_multi_result[6] => A_slow_inst_result_nxt[6].DATAB
A_ci_multi_result[7] => A_slow_inst_result_nxt[7].DATAB
A_ci_multi_result[8] => A_slow_inst_result_nxt[8].DATAB
A_ci_multi_result[9] => A_slow_inst_result_nxt[9].DATAB
A_ci_multi_result[10] => A_slow_inst_result_nxt[10].DATAB
A_ci_multi_result[11] => A_slow_inst_result_nxt[11].DATAB
A_ci_multi_result[12] => A_slow_inst_result_nxt[12].DATAB
A_ci_multi_result[13] => A_slow_inst_result_nxt[13].DATAB
A_ci_multi_result[14] => A_slow_inst_result_nxt[14].DATAB
A_ci_multi_result[15] => A_slow_inst_result_nxt[15].DATAB
A_ci_multi_result[16] => A_slow_inst_result_nxt[16].DATAB
A_ci_multi_result[17] => A_slow_inst_result_nxt[17].DATAB
A_ci_multi_result[18] => A_slow_inst_result_nxt[18].DATAB
A_ci_multi_result[19] => A_slow_inst_result_nxt[19].DATAB
A_ci_multi_result[20] => A_slow_inst_result_nxt[20].DATAB
A_ci_multi_result[21] => A_slow_inst_result_nxt[21].DATAB
A_ci_multi_result[22] => A_slow_inst_result_nxt[22].DATAB
A_ci_multi_result[23] => A_slow_inst_result_nxt[23].DATAB
A_ci_multi_result[24] => A_slow_inst_result_nxt[24].DATAB
A_ci_multi_result[25] => A_slow_inst_result_nxt[25].DATAB
A_ci_multi_result[26] => A_slow_inst_result_nxt[26].DATAB
A_ci_multi_result[27] => A_slow_inst_result_nxt[27].DATAB
A_ci_multi_result[28] => A_slow_inst_result_nxt[28].DATAB
A_ci_multi_result[29] => A_slow_inst_result_nxt[29].DATAB
A_ci_multi_result[30] => A_slow_inst_result_nxt[30].DATAB
A_ci_multi_result[31] => A_slow_inst_result_nxt[31].DATAB
clk => clk.IN10
d_irq[0] => ~NO_FANOUT~
d_irq[1] => ~NO_FANOUT~
d_irq[2] => A_ipending_reg_nxt.IN0
d_irq[3] => ~NO_FANOUT~
d_irq[4] => ~NO_FANOUT~
d_irq[5] => A_ipending_reg_nxt.IN0
d_irq[6] => ~NO_FANOUT~
d_irq[7] => ~NO_FANOUT~
d_irq[8] => A_ipending_reg_nxt.IN0
d_irq[9] => ~NO_FANOUT~
d_irq[10] => A_ipending_reg_nxt.IN0
d_irq[11] => ~NO_FANOUT~
d_irq[12] => A_ipending_reg_nxt.IN0
d_irq[13] => ~NO_FANOUT~
d_irq[14] => A_ipending_reg_nxt.IN0
d_irq[15] => ~NO_FANOUT~
d_irq[16] => A_ipending_reg_nxt.IN0
d_irq[17] => A_ipending_reg_nxt.IN0
d_irq[18] => ~NO_FANOUT~
d_irq[19] => ~NO_FANOUT~
d_irq[20] => ~NO_FANOUT~
d_irq[21] => ~NO_FANOUT~
d_irq[22] => ~NO_FANOUT~
d_irq[23] => ~NO_FANOUT~
d_irq[24] => ~NO_FANOUT~
d_irq[25] => ~NO_FANOUT~
d_irq[26] => ~NO_FANOUT~
d_irq[27] => ~NO_FANOUT~
d_irq[28] => ~NO_FANOUT~
d_irq[29] => ~NO_FANOUT~
d_irq[30] => ~NO_FANOUT~
d_irq[31] => ~NO_FANOUT~
d_readdata[0] => d_readdata_d1[0].DATAIN
d_readdata[1] => d_readdata_d1[1].DATAIN
d_readdata[2] => d_readdata_d1[2].DATAIN
d_readdata[3] => d_readdata_d1[3].DATAIN
d_readdata[4] => d_readdata_d1[4].DATAIN
d_readdata[5] => d_readdata_d1[5].DATAIN
d_readdata[6] => d_readdata_d1[6].DATAIN
d_readdata[7] => d_readdata_d1[7].DATAIN
d_readdata[8] => d_readdata_d1[8].DATAIN
d_readdata[9] => d_readdata_d1[9].DATAIN
d_readdata[10] => d_readdata_d1[10].DATAIN
d_readdata[11] => d_readdata_d1[11].DATAIN
d_readdata[12] => d_readdata_d1[12].DATAIN
d_readdata[13] => d_readdata_d1[13].DATAIN
d_readdata[14] => d_readdata_d1[14].DATAIN
d_readdata[15] => d_readdata_d1[15].DATAIN
d_readdata[16] => d_readdata_d1[16].DATAIN
d_readdata[17] => d_readdata_d1[17].DATAIN
d_readdata[18] => d_readdata_d1[18].DATAIN
d_readdata[19] => d_readdata_d1[19].DATAIN
d_readdata[20] => d_readdata_d1[20].DATAIN
d_readdata[21] => d_readdata_d1[21].DATAIN
d_readdata[22] => d_readdata_d1[22].DATAIN
d_readdata[23] => d_readdata_d1[23].DATAIN
d_readdata[24] => d_readdata_d1[24].DATAIN
d_readdata[25] => d_readdata_d1[25].DATAIN
d_readdata[26] => d_readdata_d1[26].DATAIN
d_readdata[27] => d_readdata_d1[27].DATAIN
d_readdata[28] => d_readdata_d1[28].DATAIN
d_readdata[29] => d_readdata_d1[29].DATAIN
d_readdata[30] => d_readdata_d1[30].DATAIN
d_readdata[31] => d_readdata_d1[31].DATAIN
d_readdatavalid => d_readdatavalid_d1.DATAIN
d_waitrequest => d_write_nxt.IN1
d_waitrequest => d_read_nxt.IN0
d_waitrequest => A_dc_wb_update_av_writedata.IN1
d_waitrequest => A_dc_wr_last_transfer.IN1
d_waitrequest => av_wr_data_transfer.IN0
i_readdata[0] => i_readdata_d1[0].DATAIN
i_readdata[1] => i_readdata_d1[1].DATAIN
i_readdata[2] => i_readdata_d1[2].DATAIN
i_readdata[3] => i_readdata_d1[3].DATAIN
i_readdata[4] => i_readdata_d1[4].DATAIN
i_readdata[5] => i_readdata_d1[5].DATAIN
i_readdata[6] => i_readdata_d1[6].DATAIN
i_readdata[7] => i_readdata_d1[7].DATAIN
i_readdata[8] => i_readdata_d1[8].DATAIN
i_readdata[9] => i_readdata_d1[9].DATAIN
i_readdata[10] => i_readdata_d1[10].DATAIN
i_readdata[11] => i_readdata_d1[11].DATAIN
i_readdata[12] => i_readdata_d1[12].DATAIN
i_readdata[13] => i_readdata_d1[13].DATAIN
i_readdata[14] => i_readdata_d1[14].DATAIN
i_readdata[15] => i_readdata_d1[15].DATAIN
i_readdata[16] => i_readdata_d1[16].DATAIN
i_readdata[17] => i_readdata_d1[17].DATAIN
i_readdata[18] => i_readdata_d1[18].DATAIN
i_readdata[19] => i_readdata_d1[19].DATAIN
i_readdata[20] => i_readdata_d1[20].DATAIN
i_readdata[21] => i_readdata_d1[21].DATAIN
i_readdata[22] => i_readdata_d1[22].DATAIN
i_readdata[23] => i_readdata_d1[23].DATAIN
i_readdata[24] => i_readdata_d1[24].DATAIN
i_readdata[25] => i_readdata_d1[25].DATAIN
i_readdata[26] => i_readdata_d1[26].DATAIN
i_readdata[27] => i_readdata_d1[27].DATAIN
i_readdata[28] => i_readdata_d1[28].DATAIN
i_readdata[29] => i_readdata_d1[29].DATAIN
i_readdata[30] => i_readdata_d1[30].DATAIN
i_readdata[31] => i_readdata_d1[31].DATAIN
i_readdatavalid => i_readdatavalid.IN1
i_waitrequest => i_read_nxt.IN0
jtag_debug_module_address[0] => jtag_debug_module_address[0].IN1
jtag_debug_module_address[1] => jtag_debug_module_address[1].IN1
jtag_debug_module_address[2] => jtag_debug_module_address[2].IN1
jtag_debug_module_address[3] => jtag_debug_module_address[3].IN1
jtag_debug_module_address[4] => jtag_debug_module_address[4].IN1
jtag_debug_module_address[5] => jtag_debug_module_address[5].IN1
jtag_debug_module_address[6] => jtag_debug_module_address[6].IN1
jtag_debug_module_address[7] => jtag_debug_module_address[7].IN1
jtag_debug_module_address[8] => jtag_debug_module_address[8].IN1
jtag_debug_module_begintransfer => jtag_debug_module_begintransfer.IN1
jtag_debug_module_byteenable[0] => jtag_debug_module_byteenable[0].IN1
jtag_debug_module_byteenable[1] => jtag_debug_module_byteenable[1].IN1
jtag_debug_module_byteenable[2] => jtag_debug_module_byteenable[2].IN1
jtag_debug_module_byteenable[3] => jtag_debug_module_byteenable[3].IN1
jtag_debug_module_clk => jtag_debug_module_clk.IN1
jtag_debug_module_debugaccess => jtag_debug_module_debugaccess.IN1
jtag_debug_module_reset => jtag_debug_module_reset.IN1
jtag_debug_module_select => jtag_debug_module_select.IN1
jtag_debug_module_write => jtag_debug_module_write.IN1
jtag_debug_module_writedata[0] => jtag_debug_module_writedata[0].IN1
jtag_debug_module_writedata[1] => jtag_debug_module_writedata[1].IN1
jtag_debug_module_writedata[2] => jtag_debug_module_writedata[2].IN1
jtag_debug_module_writedata[3] => jtag_debug_module_writedata[3].IN1
jtag_debug_module_writedata[4] => jtag_debug_module_writedata[4].IN1
jtag_debug_module_writedata[5] => jtag_debug_module_writedata[5].IN1
jtag_debug_module_writedata[6] => jtag_debug_module_writedata[6].IN1
jtag_debug_module_writedata[7] => jtag_debug_module_writedata[7].IN1
jtag_debug_module_writedata[8] => jtag_debug_module_writedata[8].IN1
jtag_debug_module_writedata[9] => jtag_debug_module_writedata[9].IN1
jtag_debug_module_writedata[10] => jtag_debug_module_writedata[10].IN1
jtag_debug_module_writedata[11] => jtag_debug_module_writedata[11].IN1
jtag_debug_module_writedata[12] => jtag_debug_module_writedata[12].IN1
jtag_debug_module_writedata[13] => jtag_debug_module_writedata[13].IN1
jtag_debug_module_writedata[14] => jtag_debug_module_writedata[14].IN1
jtag_debug_module_writedata[15] => jtag_debug_module_writedata[15].IN1
jtag_debug_module_writedata[16] => jtag_debug_module_writedata[16].IN1
jtag_debug_module_writedata[17] => jtag_debug_module_writedata[17].IN1
jtag_debug_module_writedata[18] => jtag_debug_module_writedata[18].IN1
jtag_debug_module_writedata[19] => jtag_debug_module_writedata[19].IN1
jtag_debug_module_writedata[20] => jtag_debug_module_writedata[20].IN1
jtag_debug_module_writedata[21] => jtag_debug_module_writedata[21].IN1
jtag_debug_module_writedata[22] => jtag_debug_module_writedata[22].IN1
jtag_debug_module_writedata[23] => jtag_debug_module_writedata[23].IN1
jtag_debug_module_writedata[24] => jtag_debug_module_writedata[24].IN1
jtag_debug_module_writedata[25] => jtag_debug_module_writedata[25].IN1
jtag_debug_module_writedata[26] => jtag_debug_module_writedata[26].IN1
jtag_debug_module_writedata[27] => jtag_debug_module_writedata[27].IN1
jtag_debug_module_writedata[28] => jtag_debug_module_writedata[28].IN1
jtag_debug_module_writedata[29] => jtag_debug_module_writedata[29].IN1
jtag_debug_module_writedata[30] => jtag_debug_module_writedata[30].IN1
jtag_debug_module_writedata[31] => jtag_debug_module_writedata[31].IN1
reset_n => reset_n.IN3
A_ci_multi_a[0] <= A_iw_a[0].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_a[1] <= A_iw_a[1].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_a[2] <= A_iw_a[2].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_a[3] <= A_iw_a[3].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_a[4] <= A_iw_a[4].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[0] <= A_iw_b[0].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[1] <= A_iw_b[1].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[2] <= A_iw_b[2].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[3] <= A_iw_b[3].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_b[4] <= A_iw_b[4].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[0] <= A_iw_c[0].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[1] <= A_iw_c[1].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[2] <= A_iw_c[2].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[3] <= A_iw_c[3].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_c[4] <= A_iw_c[4].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_clk_en <= A_ci_multi_stall.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[0] <= A_ci_multi_src1[0].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[1] <= A_ci_multi_src1[1].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[2] <= A_ci_multi_src1[2].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[3] <= A_ci_multi_src1[3].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[4] <= A_ci_multi_src1[4].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[5] <= A_ci_multi_src1[5].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[6] <= A_ci_multi_src1[6].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[7] <= A_ci_multi_src1[7].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[8] <= A_ci_multi_src1[8].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[9] <= A_ci_multi_src1[9].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[10] <= A_ci_multi_src1[10].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[11] <= A_ci_multi_src1[11].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[12] <= A_ci_multi_src1[12].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[13] <= A_ci_multi_src1[13].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[14] <= A_ci_multi_src1[14].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[15] <= A_ci_multi_src1[15].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[16] <= A_ci_multi_src1[16].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[17] <= A_ci_multi_src1[17].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[18] <= A_ci_multi_src1[18].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[19] <= A_ci_multi_src1[19].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[20] <= A_ci_multi_src1[20].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[21] <= A_ci_multi_src1[21].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[22] <= A_ci_multi_src1[22].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[23] <= A_ci_multi_src1[23].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[24] <= A_ci_multi_src1[24].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[25] <= A_ci_multi_src1[25].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[26] <= A_ci_multi_src1[26].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[27] <= A_ci_multi_src1[27].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[28] <= A_ci_multi_src1[28].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[29] <= A_ci_multi_src1[29].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[30] <= A_ci_multi_src1[30].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_dataa[31] <= A_ci_multi_src1[31].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[0] <= A_ci_multi_src2[0].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[1] <= A_ci_multi_src2[1].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[2] <= A_ci_multi_src2[2].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[3] <= A_ci_multi_src2[3].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[4] <= A_ci_multi_src2[4].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[5] <= A_ci_multi_src2[5].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[6] <= A_ci_multi_src2[6].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[7] <= A_ci_multi_src2[7].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[8] <= A_ci_multi_src2[8].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[9] <= A_ci_multi_src2[9].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[10] <= A_ci_multi_src2[10].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[11] <= A_ci_multi_src2[11].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[12] <= A_ci_multi_src2[12].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[13] <= A_ci_multi_src2[13].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[14] <= A_ci_multi_src2[14].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[15] <= A_ci_multi_src2[15].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[16] <= A_ci_multi_src2[16].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[17] <= A_ci_multi_src2[17].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[18] <= A_ci_multi_src2[18].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[19] <= A_ci_multi_src2[19].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[20] <= A_ci_multi_src2[20].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[21] <= A_ci_multi_src2[21].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[22] <= A_ci_multi_src2[22].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[23] <= A_ci_multi_src2[23].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[24] <= A_ci_multi_src2[24].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[25] <= A_ci_multi_src2[25].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[26] <= A_ci_multi_src2[26].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[27] <= A_ci_multi_src2[27].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[28] <= A_ci_multi_src2[28].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[29] <= A_ci_multi_src2[29].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[30] <= A_ci_multi_src2[30].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_datab[31] <= A_ci_multi_src2[31].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_estatus <= <GND>
A_ci_multi_ipending[0] <= <GND>
A_ci_multi_ipending[1] <= <GND>
A_ci_multi_ipending[2] <= <GND>
A_ci_multi_ipending[3] <= <GND>
A_ci_multi_ipending[4] <= <GND>
A_ci_multi_ipending[5] <= <GND>
A_ci_multi_ipending[6] <= <GND>
A_ci_multi_ipending[7] <= <GND>
A_ci_multi_ipending[8] <= <GND>
A_ci_multi_ipending[9] <= <GND>
A_ci_multi_ipending[10] <= <GND>
A_ci_multi_ipending[11] <= <GND>
A_ci_multi_ipending[12] <= <GND>
A_ci_multi_ipending[13] <= <GND>
A_ci_multi_ipending[14] <= <GND>
A_ci_multi_ipending[15] <= <GND>
A_ci_multi_ipending[16] <= <GND>
A_ci_multi_ipending[17] <= <GND>
A_ci_multi_ipending[18] <= <GND>
A_ci_multi_ipending[19] <= <GND>
A_ci_multi_ipending[20] <= <GND>
A_ci_multi_ipending[21] <= <GND>
A_ci_multi_ipending[22] <= <GND>
A_ci_multi_ipending[23] <= <GND>
A_ci_multi_ipending[24] <= <GND>
A_ci_multi_ipending[25] <= <GND>
A_ci_multi_ipending[26] <= <GND>
A_ci_multi_ipending[27] <= <GND>
A_ci_multi_ipending[28] <= <GND>
A_ci_multi_ipending[29] <= <GND>
A_ci_multi_ipending[30] <= <GND>
A_ci_multi_ipending[31] <= <GND>
A_ci_multi_n[0] <= A_iw_custom_n[0].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[1] <= A_iw_custom_n[1].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[2] <= A_iw_custom_n[2].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[3] <= A_iw_custom_n[3].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[4] <= A_iw_custom_n[4].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[5] <= A_iw_custom_n[5].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[6] <= A_iw_custom_n[6].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_n[7] <= A_iw_custom_n[7].DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_readra <= A_iw_custom_readra.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_readrb <= A_iw_custom_readrb.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_start <= A_ci_multi_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
A_ci_multi_status <= <GND>
A_ci_multi_writerc <= A_iw_custom_writerc.DB_MAX_OUTPUT_PORT_TYPE
d_address[0] <= d_address[0].DB_MAX_OUTPUT_PORT_TYPE
d_address[1] <= d_address[1].DB_MAX_OUTPUT_PORT_TYPE
d_address[2] <= d_address[2].DB_MAX_OUTPUT_PORT_TYPE
d_address[3] <= d_address[3].DB_MAX_OUTPUT_PORT_TYPE
d_address[4] <= d_address[4].DB_MAX_OUTPUT_PORT_TYPE
d_address[5] <= d_address[5].DB_MAX_OUTPUT_PORT_TYPE
d_address[6] <= d_address[6].DB_MAX_OUTPUT_PORT_TYPE
d_address[7] <= d_address[7].DB_MAX_OUTPUT_PORT_TYPE
d_address[8] <= d_address[8].DB_MAX_OUTPUT_PORT_TYPE
d_address[9] <= d_address[9].DB_MAX_OUTPUT_PORT_TYPE
d_address[10] <= d_address[10].DB_MAX_OUTPUT_PORT_TYPE
d_address[11] <= d_address[11].DB_MAX_OUTPUT_PORT_TYPE
d_address[12] <= d_address[12].DB_MAX_OUTPUT_PORT_TYPE
d_address[13] <= d_address[13].DB_MAX_OUTPUT_PORT_TYPE
d_address[14] <= d_address[14].DB_MAX_OUTPUT_PORT_TYPE
d_address[15] <= d_address[15].DB_MAX_OUTPUT_PORT_TYPE
d_address[16] <= d_address[16].DB_MAX_OUTPUT_PORT_TYPE
d_address[17] <= d_address[17].DB_MAX_OUTPUT_PORT_TYPE
d_address[18] <= d_address[18].DB_MAX_OUTPUT_PORT_TYPE
d_address[19] <= d_address[19].DB_MAX_OUTPUT_PORT_TYPE
d_address[20] <= d_address[20].DB_MAX_OUTPUT_PORT_TYPE
d_address[21] <= d_address[21].DB_MAX_OUTPUT_PORT_TYPE
d_address[22] <= d_address[22].DB_MAX_OUTPUT_PORT_TYPE
d_address[23] <= d_address[23].DB_MAX_OUTPUT_PORT_TYPE
d_address[24] <= d_address[24].DB_MAX_OUTPUT_PORT_TYPE
d_address[25] <= d_address[25].DB_MAX_OUTPUT_PORT_TYPE
d_address[26] <= d_address[26].DB_MAX_OUTPUT_PORT_TYPE
d_address[27] <= d_address[27].DB_MAX_OUTPUT_PORT_TYPE
d_burstcount[0] <= d_burstcount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_burstcount[1] <= d_burstcount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_burstcount[2] <= d_burstcount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_burstcount[3] <= d_burstcount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[0] <= d_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[1] <= d_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[2] <= d_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
d_byteenable[3] <= d_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
d_read <= d_read.DB_MAX_OUTPUT_PORT_TYPE
d_write <= d_write.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[0] <= d_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[1] <= d_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[2] <= d_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[3] <= d_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[4] <= d_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[5] <= d_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[6] <= d_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[7] <= d_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[8] <= d_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[9] <= d_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[10] <= d_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[11] <= d_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[12] <= d_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[13] <= d_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[14] <= d_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[15] <= d_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[16] <= d_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[17] <= d_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[18] <= d_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[19] <= d_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[20] <= d_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[21] <= d_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[22] <= d_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[23] <= d_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[24] <= d_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[25] <= d_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[26] <= d_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[27] <= d_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[28] <= d_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[29] <= d_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[30] <= d_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
d_writedata[31] <= d_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_address[0] <= i_address[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[1] <= i_address[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[2] <= i_address[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[3] <= i_address[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[4] <= i_address[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[5] <= ic_fill_line[0].DB_MAX_OUTPUT_PORT_TYPE
i_address[6] <= ic_fill_line[1].DB_MAX_OUTPUT_PORT_TYPE
i_address[7] <= ic_fill_line[2].DB_MAX_OUTPUT_PORT_TYPE
i_address[8] <= ic_fill_line[3].DB_MAX_OUTPUT_PORT_TYPE
i_address[9] <= ic_fill_line[4].DB_MAX_OUTPUT_PORT_TYPE
i_address[10] <= ic_fill_line[5].DB_MAX_OUTPUT_PORT_TYPE
i_address[11] <= ic_fill_line[6].DB_MAX_OUTPUT_PORT_TYPE
i_address[12] <= i_address[12].DB_MAX_OUTPUT_PORT_TYPE
i_address[13] <= i_address[13].DB_MAX_OUTPUT_PORT_TYPE
i_address[14] <= i_address[14].DB_MAX_OUTPUT_PORT_TYPE
i_address[15] <= i_address[15].DB_MAX_OUTPUT_PORT_TYPE
i_address[16] <= i_address[16].DB_MAX_OUTPUT_PORT_TYPE
i_address[17] <= i_address[17].DB_MAX_OUTPUT_PORT_TYPE
i_address[18] <= i_address[18].DB_MAX_OUTPUT_PORT_TYPE
i_address[19] <= i_address[19].DB_MAX_OUTPUT_PORT_TYPE
i_address[20] <= i_address[20].DB_MAX_OUTPUT_PORT_TYPE
i_address[21] <= i_address[21].DB_MAX_OUTPUT_PORT_TYPE
i_address[22] <= i_address[22].DB_MAX_OUTPUT_PORT_TYPE
i_address[23] <= i_address[23].DB_MAX_OUTPUT_PORT_TYPE
i_address[24] <= i_address[24].DB_MAX_OUTPUT_PORT_TYPE
i_address[25] <= i_address[25].DB_MAX_OUTPUT_PORT_TYPE
i_address[26] <= i_address[26].DB_MAX_OUTPUT_PORT_TYPE
i_burstcount[0] <= <GND>
i_burstcount[1] <= <GND>
i_burstcount[2] <= <GND>
i_burstcount[3] <= <VCC>
i_read <= i_read.DB_MAX_OUTPUT_PORT_TYPE
jtag_debug_module_debugaccess_to_roms <= cpu_nios2_oci:the_cpu_nios2_oci.jtag_debug_module_debugaccess_to_roms
jtag_debug_module_readdata[0] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[1] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[2] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[3] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[4] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[5] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[6] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[7] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[8] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[9] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[10] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[11] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[12] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[13] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[14] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[15] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[16] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[17] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[18] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[19] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[20] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[21] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[22] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[23] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[24] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[25] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[26] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[27] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[28] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[29] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[30] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_readdata[31] <= cpu_nios2_oci:the_cpu_nios2_oci.readdata
jtag_debug_module_resetrequest <= cpu_nios2_oci:the_cpu_nios2_oci.resetrequest


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench
A_bstatus_reg => ~NO_FANOUT~
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_ctrl_ld_non_bypass => ~NO_FANOUT~
A_dst_regnum[0] => ~NO_FANOUT~
A_dst_regnum[1] => ~NO_FANOUT~
A_dst_regnum[2] => ~NO_FANOUT~
A_dst_regnum[3] => ~NO_FANOUT~
A_dst_regnum[4] => ~NO_FANOUT~
A_en => ~NO_FANOUT~
A_estatus_reg => ~NO_FANOUT~
A_ienable_reg[0] => ~NO_FANOUT~
A_ienable_reg[1] => ~NO_FANOUT~
A_ienable_reg[2] => ~NO_FANOUT~
A_ienable_reg[3] => ~NO_FANOUT~
A_ienable_reg[4] => ~NO_FANOUT~
A_ienable_reg[5] => ~NO_FANOUT~
A_ienable_reg[6] => ~NO_FANOUT~
A_ienable_reg[7] => ~NO_FANOUT~
A_ienable_reg[8] => ~NO_FANOUT~
A_ienable_reg[9] => ~NO_FANOUT~
A_ienable_reg[10] => ~NO_FANOUT~
A_ienable_reg[11] => ~NO_FANOUT~
A_ienable_reg[12] => ~NO_FANOUT~
A_ienable_reg[13] => ~NO_FANOUT~
A_ienable_reg[14] => ~NO_FANOUT~
A_ienable_reg[15] => ~NO_FANOUT~
A_ienable_reg[16] => ~NO_FANOUT~
A_ienable_reg[17] => ~NO_FANOUT~
A_ienable_reg[18] => ~NO_FANOUT~
A_ienable_reg[19] => ~NO_FANOUT~
A_ienable_reg[20] => ~NO_FANOUT~
A_ienable_reg[21] => ~NO_FANOUT~
A_ienable_reg[22] => ~NO_FANOUT~
A_ienable_reg[23] => ~NO_FANOUT~
A_ienable_reg[24] => ~NO_FANOUT~
A_ienable_reg[25] => ~NO_FANOUT~
A_ienable_reg[26] => ~NO_FANOUT~
A_ienable_reg[27] => ~NO_FANOUT~
A_ienable_reg[28] => ~NO_FANOUT~
A_ienable_reg[29] => ~NO_FANOUT~
A_ienable_reg[30] => ~NO_FANOUT~
A_ienable_reg[31] => ~NO_FANOUT~
A_ipending_reg[0] => ~NO_FANOUT~
A_ipending_reg[1] => ~NO_FANOUT~
A_ipending_reg[2] => ~NO_FANOUT~
A_ipending_reg[3] => ~NO_FANOUT~
A_ipending_reg[4] => ~NO_FANOUT~
A_ipending_reg[5] => ~NO_FANOUT~
A_ipending_reg[6] => ~NO_FANOUT~
A_ipending_reg[7] => ~NO_FANOUT~
A_ipending_reg[8] => ~NO_FANOUT~
A_ipending_reg[9] => ~NO_FANOUT~
A_ipending_reg[10] => ~NO_FANOUT~
A_ipending_reg[11] => ~NO_FANOUT~
A_ipending_reg[12] => ~NO_FANOUT~
A_ipending_reg[13] => ~NO_FANOUT~
A_ipending_reg[14] => ~NO_FANOUT~
A_ipending_reg[15] => ~NO_FANOUT~
A_ipending_reg[16] => ~NO_FANOUT~
A_ipending_reg[17] => ~NO_FANOUT~
A_ipending_reg[18] => ~NO_FANOUT~
A_ipending_reg[19] => ~NO_FANOUT~
A_ipending_reg[20] => ~NO_FANOUT~
A_ipending_reg[21] => ~NO_FANOUT~
A_ipending_reg[22] => ~NO_FANOUT~
A_ipending_reg[23] => ~NO_FANOUT~
A_ipending_reg[24] => ~NO_FANOUT~
A_ipending_reg[25] => ~NO_FANOUT~
A_ipending_reg[26] => ~NO_FANOUT~
A_ipending_reg[27] => ~NO_FANOUT~
A_ipending_reg[28] => ~NO_FANOUT~
A_ipending_reg[29] => ~NO_FANOUT~
A_ipending_reg[30] => ~NO_FANOUT~
A_ipending_reg[31] => ~NO_FANOUT~
A_iw[0] => ~NO_FANOUT~
A_iw[1] => ~NO_FANOUT~
A_iw[2] => ~NO_FANOUT~
A_iw[3] => ~NO_FANOUT~
A_iw[4] => ~NO_FANOUT~
A_iw[5] => ~NO_FANOUT~
A_iw[6] => ~NO_FANOUT~
A_iw[7] => ~NO_FANOUT~
A_iw[8] => ~NO_FANOUT~
A_iw[9] => ~NO_FANOUT~
A_iw[10] => ~NO_FANOUT~
A_iw[11] => ~NO_FANOUT~
A_iw[12] => ~NO_FANOUT~
A_iw[13] => ~NO_FANOUT~
A_iw[14] => ~NO_FANOUT~
A_iw[15] => ~NO_FANOUT~
A_iw[16] => ~NO_FANOUT~
A_iw[17] => ~NO_FANOUT~
A_iw[18] => ~NO_FANOUT~
A_iw[19] => ~NO_FANOUT~
A_iw[20] => ~NO_FANOUT~
A_iw[21] => ~NO_FANOUT~
A_iw[22] => ~NO_FANOUT~
A_iw[23] => ~NO_FANOUT~
A_iw[24] => ~NO_FANOUT~
A_iw[25] => ~NO_FANOUT~
A_iw[26] => ~NO_FANOUT~
A_iw[27] => ~NO_FANOUT~
A_iw[28] => ~NO_FANOUT~
A_iw[29] => ~NO_FANOUT~
A_iw[30] => ~NO_FANOUT~
A_iw[31] => ~NO_FANOUT~
A_mem_byte_en[0] => ~NO_FANOUT~
A_mem_byte_en[1] => ~NO_FANOUT~
A_mem_byte_en[2] => ~NO_FANOUT~
A_mem_byte_en[3] => ~NO_FANOUT~
A_op_hbreak => ~NO_FANOUT~
A_op_intr => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_st_data[0] => ~NO_FANOUT~
A_st_data[1] => ~NO_FANOUT~
A_st_data[2] => ~NO_FANOUT~
A_st_data[3] => ~NO_FANOUT~
A_st_data[4] => ~NO_FANOUT~
A_st_data[5] => ~NO_FANOUT~
A_st_data[6] => ~NO_FANOUT~
A_st_data[7] => ~NO_FANOUT~
A_st_data[8] => ~NO_FANOUT~
A_st_data[9] => ~NO_FANOUT~
A_st_data[10] => ~NO_FANOUT~
A_st_data[11] => ~NO_FANOUT~
A_st_data[12] => ~NO_FANOUT~
A_st_data[13] => ~NO_FANOUT~
A_st_data[14] => ~NO_FANOUT~
A_st_data[15] => ~NO_FANOUT~
A_st_data[16] => ~NO_FANOUT~
A_st_data[17] => ~NO_FANOUT~
A_st_data[18] => ~NO_FANOUT~
A_st_data[19] => ~NO_FANOUT~
A_st_data[20] => ~NO_FANOUT~
A_st_data[21] => ~NO_FANOUT~
A_st_data[22] => ~NO_FANOUT~
A_st_data[23] => ~NO_FANOUT~
A_st_data[24] => ~NO_FANOUT~
A_st_data[25] => ~NO_FANOUT~
A_st_data[26] => ~NO_FANOUT~
A_st_data[27] => ~NO_FANOUT~
A_st_data[28] => ~NO_FANOUT~
A_st_data[29] => ~NO_FANOUT~
A_st_data[30] => ~NO_FANOUT~
A_st_data[31] => ~NO_FANOUT~
A_status_reg => ~NO_FANOUT~
A_valid => ~NO_FANOUT~
A_wr_data_unfiltered[0] => A_wr_data_filtered[0].DATAIN
A_wr_data_unfiltered[1] => A_wr_data_filtered[1].DATAIN
A_wr_data_unfiltered[2] => A_wr_data_filtered[2].DATAIN
A_wr_data_unfiltered[3] => A_wr_data_filtered[3].DATAIN
A_wr_data_unfiltered[4] => A_wr_data_filtered[4].DATAIN
A_wr_data_unfiltered[5] => A_wr_data_filtered[5].DATAIN
A_wr_data_unfiltered[6] => A_wr_data_filtered[6].DATAIN
A_wr_data_unfiltered[7] => A_wr_data_filtered[7].DATAIN
A_wr_data_unfiltered[8] => A_wr_data_filtered[8].DATAIN
A_wr_data_unfiltered[9] => A_wr_data_filtered[9].DATAIN
A_wr_data_unfiltered[10] => A_wr_data_filtered[10].DATAIN
A_wr_data_unfiltered[11] => A_wr_data_filtered[11].DATAIN
A_wr_data_unfiltered[12] => A_wr_data_filtered[12].DATAIN
A_wr_data_unfiltered[13] => A_wr_data_filtered[13].DATAIN
A_wr_data_unfiltered[14] => A_wr_data_filtered[14].DATAIN
A_wr_data_unfiltered[15] => A_wr_data_filtered[15].DATAIN
A_wr_data_unfiltered[16] => A_wr_data_filtered[16].DATAIN
A_wr_data_unfiltered[17] => A_wr_data_filtered[17].DATAIN
A_wr_data_unfiltered[18] => A_wr_data_filtered[18].DATAIN
A_wr_data_unfiltered[19] => A_wr_data_filtered[19].DATAIN
A_wr_data_unfiltered[20] => A_wr_data_filtered[20].DATAIN
A_wr_data_unfiltered[21] => A_wr_data_filtered[21].DATAIN
A_wr_data_unfiltered[22] => A_wr_data_filtered[22].DATAIN
A_wr_data_unfiltered[23] => A_wr_data_filtered[23].DATAIN
A_wr_data_unfiltered[24] => A_wr_data_filtered[24].DATAIN
A_wr_data_unfiltered[25] => A_wr_data_filtered[25].DATAIN
A_wr_data_unfiltered[26] => A_wr_data_filtered[26].DATAIN
A_wr_data_unfiltered[27] => A_wr_data_filtered[27].DATAIN
A_wr_data_unfiltered[28] => A_wr_data_filtered[28].DATAIN
A_wr_data_unfiltered[29] => A_wr_data_filtered[29].DATAIN
A_wr_data_unfiltered[30] => A_wr_data_filtered[30].DATAIN
A_wr_data_unfiltered[31] => A_wr_data_filtered[31].DATAIN
A_wr_dst_reg => ~NO_FANOUT~
E_add_br_to_taken_history_unfiltered => E_add_br_to_taken_history_filtered.DATAIN
E_logic_result[0] => Equal0.IN31
E_logic_result[1] => Equal0.IN30
E_logic_result[2] => Equal0.IN29
E_logic_result[3] => Equal0.IN28
E_logic_result[4] => Equal0.IN27
E_logic_result[5] => Equal0.IN26
E_logic_result[6] => Equal0.IN25
E_logic_result[7] => Equal0.IN24
E_logic_result[8] => Equal0.IN23
E_logic_result[9] => Equal0.IN22
E_logic_result[10] => Equal0.IN21
E_logic_result[11] => Equal0.IN20
E_logic_result[12] => Equal0.IN19
E_logic_result[13] => Equal0.IN18
E_logic_result[14] => Equal0.IN17
E_logic_result[15] => Equal0.IN16
E_logic_result[16] => Equal0.IN15
E_logic_result[17] => Equal0.IN14
E_logic_result[18] => Equal0.IN13
E_logic_result[19] => Equal0.IN12
E_logic_result[20] => Equal0.IN11
E_logic_result[21] => Equal0.IN10
E_logic_result[22] => Equal0.IN9
E_logic_result[23] => Equal0.IN8
E_logic_result[24] => Equal0.IN7
E_logic_result[25] => Equal0.IN6
E_logic_result[26] => Equal0.IN5
E_logic_result[27] => Equal0.IN4
E_logic_result[28] => Equal0.IN3
E_logic_result[29] => Equal0.IN2
E_logic_result[30] => Equal0.IN1
E_logic_result[31] => Equal0.IN0
E_valid => ~NO_FANOUT~
M_bht_ptr_unfiltered[0] => M_bht_ptr_filtered[0].DATAIN
M_bht_ptr_unfiltered[1] => M_bht_ptr_filtered[1].DATAIN
M_bht_ptr_unfiltered[2] => M_bht_ptr_filtered[2].DATAIN
M_bht_ptr_unfiltered[3] => M_bht_ptr_filtered[3].DATAIN
M_bht_ptr_unfiltered[4] => M_bht_ptr_filtered[4].DATAIN
M_bht_ptr_unfiltered[5] => M_bht_ptr_filtered[5].DATAIN
M_bht_ptr_unfiltered[6] => M_bht_ptr_filtered[6].DATAIN
M_bht_ptr_unfiltered[7] => M_bht_ptr_filtered[7].DATAIN
M_bht_wr_data_unfiltered[0] => M_bht_wr_data_filtered[0].DATAIN
M_bht_wr_data_unfiltered[1] => M_bht_wr_data_filtered[1].DATAIN
M_bht_wr_en_unfiltered => M_bht_wr_en_filtered.DATAIN
M_mem_baddr[0] => ~NO_FANOUT~
M_mem_baddr[1] => ~NO_FANOUT~
M_mem_baddr[2] => ~NO_FANOUT~
M_mem_baddr[3] => ~NO_FANOUT~
M_mem_baddr[4] => ~NO_FANOUT~
M_mem_baddr[5] => ~NO_FANOUT~
M_mem_baddr[6] => ~NO_FANOUT~
M_mem_baddr[7] => ~NO_FANOUT~
M_mem_baddr[8] => ~NO_FANOUT~
M_mem_baddr[9] => ~NO_FANOUT~
M_mem_baddr[10] => ~NO_FANOUT~
M_mem_baddr[11] => ~NO_FANOUT~
M_mem_baddr[12] => ~NO_FANOUT~
M_mem_baddr[13] => ~NO_FANOUT~
M_mem_baddr[14] => ~NO_FANOUT~
M_mem_baddr[15] => ~NO_FANOUT~
M_mem_baddr[16] => ~NO_FANOUT~
M_mem_baddr[17] => ~NO_FANOUT~
M_mem_baddr[18] => ~NO_FANOUT~
M_mem_baddr[19] => ~NO_FANOUT~
M_mem_baddr[20] => ~NO_FANOUT~
M_mem_baddr[21] => ~NO_FANOUT~
M_mem_baddr[22] => ~NO_FANOUT~
M_mem_baddr[23] => ~NO_FANOUT~
M_mem_baddr[24] => ~NO_FANOUT~
M_mem_baddr[25] => ~NO_FANOUT~
M_mem_baddr[26] => ~NO_FANOUT~
M_mem_baddr[27] => ~NO_FANOUT~
M_target_pcb[0] => ~NO_FANOUT~
M_target_pcb[1] => ~NO_FANOUT~
M_target_pcb[2] => ~NO_FANOUT~
M_target_pcb[3] => ~NO_FANOUT~
M_target_pcb[4] => ~NO_FANOUT~
M_target_pcb[5] => ~NO_FANOUT~
M_target_pcb[6] => ~NO_FANOUT~
M_target_pcb[7] => ~NO_FANOUT~
M_target_pcb[8] => ~NO_FANOUT~
M_target_pcb[9] => ~NO_FANOUT~
M_target_pcb[10] => ~NO_FANOUT~
M_target_pcb[11] => ~NO_FANOUT~
M_target_pcb[12] => ~NO_FANOUT~
M_target_pcb[13] => ~NO_FANOUT~
M_target_pcb[14] => ~NO_FANOUT~
M_target_pcb[15] => ~NO_FANOUT~
M_target_pcb[16] => ~NO_FANOUT~
M_target_pcb[17] => ~NO_FANOUT~
M_target_pcb[18] => ~NO_FANOUT~
M_target_pcb[19] => ~NO_FANOUT~
M_target_pcb[20] => ~NO_FANOUT~
M_target_pcb[21] => ~NO_FANOUT~
M_target_pcb[22] => ~NO_FANOUT~
M_target_pcb[23] => ~NO_FANOUT~
M_target_pcb[24] => ~NO_FANOUT~
M_target_pcb[25] => ~NO_FANOUT~
M_target_pcb[26] => ~NO_FANOUT~
M_valid => ~NO_FANOUT~
W_dst_regnum[0] => ~NO_FANOUT~
W_dst_regnum[1] => ~NO_FANOUT~
W_dst_regnum[2] => ~NO_FANOUT~
W_dst_regnum[3] => ~NO_FANOUT~
W_dst_regnum[4] => ~NO_FANOUT~
W_iw[0] => ~NO_FANOUT~
W_iw[1] => ~NO_FANOUT~
W_iw[2] => ~NO_FANOUT~
W_iw[3] => ~NO_FANOUT~
W_iw[4] => ~NO_FANOUT~
W_iw[5] => ~NO_FANOUT~
W_iw[6] => ~NO_FANOUT~
W_iw[7] => ~NO_FANOUT~
W_iw[8] => ~NO_FANOUT~
W_iw[9] => ~NO_FANOUT~
W_iw[10] => ~NO_FANOUT~
W_iw[11] => ~NO_FANOUT~
W_iw[12] => ~NO_FANOUT~
W_iw[13] => ~NO_FANOUT~
W_iw[14] => ~NO_FANOUT~
W_iw[15] => ~NO_FANOUT~
W_iw[16] => ~NO_FANOUT~
W_iw[17] => ~NO_FANOUT~
W_iw[18] => ~NO_FANOUT~
W_iw[19] => ~NO_FANOUT~
W_iw[20] => ~NO_FANOUT~
W_iw[21] => ~NO_FANOUT~
W_iw[22] => ~NO_FANOUT~
W_iw[23] => ~NO_FANOUT~
W_iw[24] => ~NO_FANOUT~
W_iw[25] => ~NO_FANOUT~
W_iw[26] => ~NO_FANOUT~
W_iw[27] => ~NO_FANOUT~
W_iw[28] => ~NO_FANOUT~
W_iw[29] => ~NO_FANOUT~
W_iw[30] => ~NO_FANOUT~
W_iw[31] => ~NO_FANOUT~
W_iw_op[0] => ~NO_FANOUT~
W_iw_op[1] => ~NO_FANOUT~
W_iw_op[2] => ~NO_FANOUT~
W_iw_op[3] => ~NO_FANOUT~
W_iw_op[4] => ~NO_FANOUT~
W_iw_op[5] => ~NO_FANOUT~
W_iw_opx[0] => ~NO_FANOUT~
W_iw_opx[1] => ~NO_FANOUT~
W_iw_opx[2] => ~NO_FANOUT~
W_iw_opx[3] => ~NO_FANOUT~
W_iw_opx[4] => ~NO_FANOUT~
W_iw_opx[5] => ~NO_FANOUT~
W_pcb[0] => ~NO_FANOUT~
W_pcb[1] => ~NO_FANOUT~
W_pcb[2] => ~NO_FANOUT~
W_pcb[3] => ~NO_FANOUT~
W_pcb[4] => ~NO_FANOUT~
W_pcb[5] => ~NO_FANOUT~
W_pcb[6] => ~NO_FANOUT~
W_pcb[7] => ~NO_FANOUT~
W_pcb[8] => ~NO_FANOUT~
W_pcb[9] => ~NO_FANOUT~
W_pcb[10] => ~NO_FANOUT~
W_pcb[11] => ~NO_FANOUT~
W_pcb[12] => ~NO_FANOUT~
W_pcb[13] => ~NO_FANOUT~
W_pcb[14] => ~NO_FANOUT~
W_pcb[15] => ~NO_FANOUT~
W_pcb[16] => ~NO_FANOUT~
W_pcb[17] => ~NO_FANOUT~
W_pcb[18] => ~NO_FANOUT~
W_pcb[19] => ~NO_FANOUT~
W_pcb[20] => ~NO_FANOUT~
W_pcb[21] => ~NO_FANOUT~
W_pcb[22] => ~NO_FANOUT~
W_pcb[23] => ~NO_FANOUT~
W_pcb[24] => ~NO_FANOUT~
W_pcb[25] => ~NO_FANOUT~
W_pcb[26] => ~NO_FANOUT~
W_valid => ~NO_FANOUT~
W_wr_dst_reg => ~NO_FANOUT~
clk => ~NO_FANOUT~
d_address[0] => ~NO_FANOUT~
d_address[1] => ~NO_FANOUT~
d_address[2] => ~NO_FANOUT~
d_address[3] => ~NO_FANOUT~
d_address[4] => ~NO_FANOUT~
d_address[5] => ~NO_FANOUT~
d_address[6] => ~NO_FANOUT~
d_address[7] => ~NO_FANOUT~
d_address[8] => ~NO_FANOUT~
d_address[9] => ~NO_FANOUT~
d_address[10] => ~NO_FANOUT~
d_address[11] => ~NO_FANOUT~
d_address[12] => ~NO_FANOUT~
d_address[13] => ~NO_FANOUT~
d_address[14] => ~NO_FANOUT~
d_address[15] => ~NO_FANOUT~
d_address[16] => ~NO_FANOUT~
d_address[17] => ~NO_FANOUT~
d_address[18] => ~NO_FANOUT~
d_address[19] => ~NO_FANOUT~
d_address[20] => ~NO_FANOUT~
d_address[21] => ~NO_FANOUT~
d_address[22] => ~NO_FANOUT~
d_address[23] => ~NO_FANOUT~
d_address[24] => ~NO_FANOUT~
d_address[25] => ~NO_FANOUT~
d_address[26] => ~NO_FANOUT~
d_address[27] => ~NO_FANOUT~
d_byteenable[0] => ~NO_FANOUT~
d_byteenable[1] => ~NO_FANOUT~
d_byteenable[2] => ~NO_FANOUT~
d_byteenable[3] => ~NO_FANOUT~
d_read => ~NO_FANOUT~
d_write => ~NO_FANOUT~
i_address[0] => ~NO_FANOUT~
i_address[1] => ~NO_FANOUT~
i_address[2] => ~NO_FANOUT~
i_address[3] => ~NO_FANOUT~
i_address[4] => ~NO_FANOUT~
i_address[5] => ~NO_FANOUT~
i_address[6] => ~NO_FANOUT~
i_address[7] => ~NO_FANOUT~
i_address[8] => ~NO_FANOUT~
i_address[9] => ~NO_FANOUT~
i_address[10] => ~NO_FANOUT~
i_address[11] => ~NO_FANOUT~
i_address[12] => ~NO_FANOUT~
i_address[13] => ~NO_FANOUT~
i_address[14] => ~NO_FANOUT~
i_address[15] => ~NO_FANOUT~
i_address[16] => ~NO_FANOUT~
i_address[17] => ~NO_FANOUT~
i_address[18] => ~NO_FANOUT~
i_address[19] => ~NO_FANOUT~
i_address[20] => ~NO_FANOUT~
i_address[21] => ~NO_FANOUT~
i_address[22] => ~NO_FANOUT~
i_address[23] => ~NO_FANOUT~
i_address[24] => ~NO_FANOUT~
i_address[25] => ~NO_FANOUT~
i_address[26] => ~NO_FANOUT~
i_read => ~NO_FANOUT~
i_readdatavalid => ~NO_FANOUT~
reset_n => ~NO_FANOUT~
A_wr_data_filtered[0] <= A_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[1] <= A_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[2] <= A_wr_data_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[3] <= A_wr_data_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[4] <= A_wr_data_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[5] <= A_wr_data_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[6] <= A_wr_data_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[7] <= A_wr_data_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[8] <= A_wr_data_unfiltered[8].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[9] <= A_wr_data_unfiltered[9].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[10] <= A_wr_data_unfiltered[10].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[11] <= A_wr_data_unfiltered[11].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[12] <= A_wr_data_unfiltered[12].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[13] <= A_wr_data_unfiltered[13].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[14] <= A_wr_data_unfiltered[14].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[15] <= A_wr_data_unfiltered[15].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[16] <= A_wr_data_unfiltered[16].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[17] <= A_wr_data_unfiltered[17].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[18] <= A_wr_data_unfiltered[18].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[19] <= A_wr_data_unfiltered[19].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[20] <= A_wr_data_unfiltered[20].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[21] <= A_wr_data_unfiltered[21].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[22] <= A_wr_data_unfiltered[22].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[23] <= A_wr_data_unfiltered[23].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[24] <= A_wr_data_unfiltered[24].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[25] <= A_wr_data_unfiltered[25].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[26] <= A_wr_data_unfiltered[26].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[27] <= A_wr_data_unfiltered[27].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[28] <= A_wr_data_unfiltered[28].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[29] <= A_wr_data_unfiltered[29].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[30] <= A_wr_data_unfiltered[30].DB_MAX_OUTPUT_PORT_TYPE
A_wr_data_filtered[31] <= A_wr_data_unfiltered[31].DB_MAX_OUTPUT_PORT_TYPE
E_add_br_to_taken_history_filtered <= E_add_br_to_taken_history_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
E_src1_eq_src2 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[0] <= M_bht_ptr_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[1] <= M_bht_ptr_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[2] <= M_bht_ptr_unfiltered[2].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[3] <= M_bht_ptr_unfiltered[3].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[4] <= M_bht_ptr_unfiltered[4].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[5] <= M_bht_ptr_unfiltered[5].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[6] <= M_bht_ptr_unfiltered[6].DB_MAX_OUTPUT_PORT_TYPE
M_bht_ptr_filtered[7] <= M_bht_ptr_unfiltered[7].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[0] <= M_bht_wr_data_unfiltered[0].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_data_filtered[1] <= M_bht_wr_data_unfiltered[1].DB_MAX_OUTPUT_PORT_TYPE
M_bht_wr_en_filtered <= M_bht_wr_en_unfiltered.DB_MAX_OUTPUT_PORT_TYPE
test_has_ended <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram
wren_a => altsyncram_3id1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_3id1:auto_generated.rden_b
data_a[0] => altsyncram_3id1:auto_generated.data_a[0]
data_a[1] => altsyncram_3id1:auto_generated.data_a[1]
data_a[2] => altsyncram_3id1:auto_generated.data_a[2]
data_a[3] => altsyncram_3id1:auto_generated.data_a[3]
data_a[4] => altsyncram_3id1:auto_generated.data_a[4]
data_a[5] => altsyncram_3id1:auto_generated.data_a[5]
data_a[6] => altsyncram_3id1:auto_generated.data_a[6]
data_a[7] => altsyncram_3id1:auto_generated.data_a[7]
data_a[8] => altsyncram_3id1:auto_generated.data_a[8]
data_a[9] => altsyncram_3id1:auto_generated.data_a[9]
data_a[10] => altsyncram_3id1:auto_generated.data_a[10]
data_a[11] => altsyncram_3id1:auto_generated.data_a[11]
data_a[12] => altsyncram_3id1:auto_generated.data_a[12]
data_a[13] => altsyncram_3id1:auto_generated.data_a[13]
data_a[14] => altsyncram_3id1:auto_generated.data_a[14]
data_a[15] => altsyncram_3id1:auto_generated.data_a[15]
data_a[16] => altsyncram_3id1:auto_generated.data_a[16]
data_a[17] => altsyncram_3id1:auto_generated.data_a[17]
data_a[18] => altsyncram_3id1:auto_generated.data_a[18]
data_a[19] => altsyncram_3id1:auto_generated.data_a[19]
data_a[20] => altsyncram_3id1:auto_generated.data_a[20]
data_a[21] => altsyncram_3id1:auto_generated.data_a[21]
data_a[22] => altsyncram_3id1:auto_generated.data_a[22]
data_a[23] => altsyncram_3id1:auto_generated.data_a[23]
data_a[24] => altsyncram_3id1:auto_generated.data_a[24]
data_a[25] => altsyncram_3id1:auto_generated.data_a[25]
data_a[26] => altsyncram_3id1:auto_generated.data_a[26]
data_a[27] => altsyncram_3id1:auto_generated.data_a[27]
data_a[28] => altsyncram_3id1:auto_generated.data_a[28]
data_a[29] => altsyncram_3id1:auto_generated.data_a[29]
data_a[30] => altsyncram_3id1:auto_generated.data_a[30]
data_a[31] => altsyncram_3id1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_3id1:auto_generated.address_a[0]
address_a[1] => altsyncram_3id1:auto_generated.address_a[1]
address_a[2] => altsyncram_3id1:auto_generated.address_a[2]
address_a[3] => altsyncram_3id1:auto_generated.address_a[3]
address_a[4] => altsyncram_3id1:auto_generated.address_a[4]
address_a[5] => altsyncram_3id1:auto_generated.address_a[5]
address_a[6] => altsyncram_3id1:auto_generated.address_a[6]
address_a[7] => altsyncram_3id1:auto_generated.address_a[7]
address_a[8] => altsyncram_3id1:auto_generated.address_a[8]
address_a[9] => altsyncram_3id1:auto_generated.address_a[9]
address_b[0] => altsyncram_3id1:auto_generated.address_b[0]
address_b[1] => altsyncram_3id1:auto_generated.address_b[1]
address_b[2] => altsyncram_3id1:auto_generated.address_b[2]
address_b[3] => altsyncram_3id1:auto_generated.address_b[3]
address_b[4] => altsyncram_3id1:auto_generated.address_b[4]
address_b[5] => altsyncram_3id1:auto_generated.address_b[5]
address_b[6] => altsyncram_3id1:auto_generated.address_b[6]
address_b[7] => altsyncram_3id1:auto_generated.address_b[7]
address_b[8] => altsyncram_3id1:auto_generated.address_b[8]
address_b[9] => altsyncram_3id1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_3id1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_3id1:auto_generated.q_b[0]
q_b[1] <= altsyncram_3id1:auto_generated.q_b[1]
q_b[2] <= altsyncram_3id1:auto_generated.q_b[2]
q_b[3] <= altsyncram_3id1:auto_generated.q_b[3]
q_b[4] <= altsyncram_3id1:auto_generated.q_b[4]
q_b[5] <= altsyncram_3id1:auto_generated.q_b[5]
q_b[6] <= altsyncram_3id1:auto_generated.q_b[6]
q_b[7] <= altsyncram_3id1:auto_generated.q_b[7]
q_b[8] <= altsyncram_3id1:auto_generated.q_b[8]
q_b[9] <= altsyncram_3id1:auto_generated.q_b[9]
q_b[10] <= altsyncram_3id1:auto_generated.q_b[10]
q_b[11] <= altsyncram_3id1:auto_generated.q_b[11]
q_b[12] <= altsyncram_3id1:auto_generated.q_b[12]
q_b[13] <= altsyncram_3id1:auto_generated.q_b[13]
q_b[14] <= altsyncram_3id1:auto_generated.q_b[14]
q_b[15] <= altsyncram_3id1:auto_generated.q_b[15]
q_b[16] <= altsyncram_3id1:auto_generated.q_b[16]
q_b[17] <= altsyncram_3id1:auto_generated.q_b[17]
q_b[18] <= altsyncram_3id1:auto_generated.q_b[18]
q_b[19] <= altsyncram_3id1:auto_generated.q_b[19]
q_b[20] <= altsyncram_3id1:auto_generated.q_b[20]
q_b[21] <= altsyncram_3id1:auto_generated.q_b[21]
q_b[22] <= altsyncram_3id1:auto_generated.q_b[22]
q_b[23] <= altsyncram_3id1:auto_generated.q_b[23]
q_b[24] <= altsyncram_3id1:auto_generated.q_b[24]
q_b[25] <= altsyncram_3id1:auto_generated.q_b[25]
q_b[26] <= altsyncram_3id1:auto_generated.q_b[26]
q_b[27] <= altsyncram_3id1:auto_generated.q_b[27]
q_b[28] <= altsyncram_3id1:auto_generated.q_b[28]
q_b[29] <= altsyncram_3id1:auto_generated.q_b[29]
q_b[30] <= altsyncram_3id1:auto_generated.q_b[30]
q_b[31] <= altsyncram_3id1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
clock0 => rden_b_store.CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.IN1
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
rden_b => rden_b_store.DATAIN
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram
wren_a => altsyncram_b4g1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_b4g1:auto_generated.rden_b
data_a[0] => altsyncram_b4g1:auto_generated.data_a[0]
data_a[1] => altsyncram_b4g1:auto_generated.data_a[1]
data_a[2] => altsyncram_b4g1:auto_generated.data_a[2]
data_a[3] => altsyncram_b4g1:auto_generated.data_a[3]
data_a[4] => altsyncram_b4g1:auto_generated.data_a[4]
data_a[5] => altsyncram_b4g1:auto_generated.data_a[5]
data_a[6] => altsyncram_b4g1:auto_generated.data_a[6]
data_a[7] => altsyncram_b4g1:auto_generated.data_a[7]
data_a[8] => altsyncram_b4g1:auto_generated.data_a[8]
data_a[9] => altsyncram_b4g1:auto_generated.data_a[9]
data_a[10] => altsyncram_b4g1:auto_generated.data_a[10]
data_a[11] => altsyncram_b4g1:auto_generated.data_a[11]
data_a[12] => altsyncram_b4g1:auto_generated.data_a[12]
data_a[13] => altsyncram_b4g1:auto_generated.data_a[13]
data_a[14] => altsyncram_b4g1:auto_generated.data_a[14]
data_a[15] => altsyncram_b4g1:auto_generated.data_a[15]
data_a[16] => altsyncram_b4g1:auto_generated.data_a[16]
data_a[17] => altsyncram_b4g1:auto_generated.data_a[17]
data_a[18] => altsyncram_b4g1:auto_generated.data_a[18]
data_a[19] => altsyncram_b4g1:auto_generated.data_a[19]
data_a[20] => altsyncram_b4g1:auto_generated.data_a[20]
data_a[21] => altsyncram_b4g1:auto_generated.data_a[21]
data_a[22] => altsyncram_b4g1:auto_generated.data_a[22]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
address_a[0] => altsyncram_b4g1:auto_generated.address_a[0]
address_a[1] => altsyncram_b4g1:auto_generated.address_a[1]
address_a[2] => altsyncram_b4g1:auto_generated.address_a[2]
address_a[3] => altsyncram_b4g1:auto_generated.address_a[3]
address_a[4] => altsyncram_b4g1:auto_generated.address_a[4]
address_a[5] => altsyncram_b4g1:auto_generated.address_a[5]
address_a[6] => altsyncram_b4g1:auto_generated.address_a[6]
address_b[0] => altsyncram_b4g1:auto_generated.address_b[0]
address_b[1] => altsyncram_b4g1:auto_generated.address_b[1]
address_b[2] => altsyncram_b4g1:auto_generated.address_b[2]
address_b[3] => altsyncram_b4g1:auto_generated.address_b[3]
address_b[4] => altsyncram_b4g1:auto_generated.address_b[4]
address_b[5] => altsyncram_b4g1:auto_generated.address_b[5]
address_b[6] => altsyncram_b4g1:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b4g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_b[0] <= altsyncram_b4g1:auto_generated.q_b[0]
q_b[1] <= altsyncram_b4g1:auto_generated.q_b[1]
q_b[2] <= altsyncram_b4g1:auto_generated.q_b[2]
q_b[3] <= altsyncram_b4g1:auto_generated.q_b[3]
q_b[4] <= altsyncram_b4g1:auto_generated.q_b[4]
q_b[5] <= altsyncram_b4g1:auto_generated.q_b[5]
q_b[6] <= altsyncram_b4g1:auto_generated.q_b[6]
q_b[7] <= altsyncram_b4g1:auto_generated.q_b[7]
q_b[8] <= altsyncram_b4g1:auto_generated.q_b[8]
q_b[9] <= altsyncram_b4g1:auto_generated.q_b[9]
q_b[10] <= altsyncram_b4g1:auto_generated.q_b[10]
q_b[11] <= altsyncram_b4g1:auto_generated.q_b[11]
q_b[12] <= altsyncram_b4g1:auto_generated.q_b[12]
q_b[13] <= altsyncram_b4g1:auto_generated.q_b[13]
q_b[14] <= altsyncram_b4g1:auto_generated.q_b[14]
q_b[15] <= altsyncram_b4g1:auto_generated.q_b[15]
q_b[16] <= altsyncram_b4g1:auto_generated.q_b[16]
q_b[17] <= altsyncram_b4g1:auto_generated.q_b[17]
q_b[18] <= altsyncram_b4g1:auto_generated.q_b[18]
q_b[19] <= altsyncram_b4g1:auto_generated.q_b[19]
q_b[20] <= altsyncram_b4g1:auto_generated.q_b[20]
q_b[21] <= altsyncram_b4g1:auto_generated.q_b[21]
q_b[22] <= altsyncram_b4g1:auto_generated.q_b[22]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_b4g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram
wren_a => altsyncram_2of1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_2of1:auto_generated.rden_b
data_a[0] => altsyncram_2of1:auto_generated.data_a[0]
data_a[1] => altsyncram_2of1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
address_a[0] => altsyncram_2of1:auto_generated.address_a[0]
address_a[1] => altsyncram_2of1:auto_generated.address_a[1]
address_a[2] => altsyncram_2of1:auto_generated.address_a[2]
address_a[3] => altsyncram_2of1:auto_generated.address_a[3]
address_a[4] => altsyncram_2of1:auto_generated.address_a[4]
address_a[5] => altsyncram_2of1:auto_generated.address_a[5]
address_a[6] => altsyncram_2of1:auto_generated.address_a[6]
address_a[7] => altsyncram_2of1:auto_generated.address_a[7]
address_b[0] => altsyncram_2of1:auto_generated.address_b[0]
address_b[1] => altsyncram_2of1:auto_generated.address_b[1]
address_b[2] => altsyncram_2of1:auto_generated.address_b[2]
address_b[3] => altsyncram_2of1:auto_generated.address_b[3]
address_b[4] => altsyncram_2of1:auto_generated.address_b[4]
address_b[5] => altsyncram_2of1:auto_generated.address_b[5]
address_b[6] => altsyncram_2of1:auto_generated.address_b[6]
address_b[7] => altsyncram_2of1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2of1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_b[0] <= altsyncram_2of1:auto_generated.q_b[0]
q_b[1] <= altsyncram_2of1:auto_generated.q_b[1]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram
wren_a => altsyncram_26f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_26f1:auto_generated.data_a[0]
data_a[1] => altsyncram_26f1:auto_generated.data_a[1]
data_a[2] => altsyncram_26f1:auto_generated.data_a[2]
data_a[3] => altsyncram_26f1:auto_generated.data_a[3]
data_a[4] => altsyncram_26f1:auto_generated.data_a[4]
data_a[5] => altsyncram_26f1:auto_generated.data_a[5]
data_a[6] => altsyncram_26f1:auto_generated.data_a[6]
data_a[7] => altsyncram_26f1:auto_generated.data_a[7]
data_a[8] => altsyncram_26f1:auto_generated.data_a[8]
data_a[9] => altsyncram_26f1:auto_generated.data_a[9]
data_a[10] => altsyncram_26f1:auto_generated.data_a[10]
data_a[11] => altsyncram_26f1:auto_generated.data_a[11]
data_a[12] => altsyncram_26f1:auto_generated.data_a[12]
data_a[13] => altsyncram_26f1:auto_generated.data_a[13]
data_a[14] => altsyncram_26f1:auto_generated.data_a[14]
data_a[15] => altsyncram_26f1:auto_generated.data_a[15]
data_a[16] => altsyncram_26f1:auto_generated.data_a[16]
data_a[17] => altsyncram_26f1:auto_generated.data_a[17]
data_a[18] => altsyncram_26f1:auto_generated.data_a[18]
data_a[19] => altsyncram_26f1:auto_generated.data_a[19]
data_a[20] => altsyncram_26f1:auto_generated.data_a[20]
data_a[21] => altsyncram_26f1:auto_generated.data_a[21]
data_a[22] => altsyncram_26f1:auto_generated.data_a[22]
data_a[23] => altsyncram_26f1:auto_generated.data_a[23]
data_a[24] => altsyncram_26f1:auto_generated.data_a[24]
data_a[25] => altsyncram_26f1:auto_generated.data_a[25]
data_a[26] => altsyncram_26f1:auto_generated.data_a[26]
data_a[27] => altsyncram_26f1:auto_generated.data_a[27]
data_a[28] => altsyncram_26f1:auto_generated.data_a[28]
data_a[29] => altsyncram_26f1:auto_generated.data_a[29]
data_a[30] => altsyncram_26f1:auto_generated.data_a[30]
data_a[31] => altsyncram_26f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_26f1:auto_generated.address_a[0]
address_a[1] => altsyncram_26f1:auto_generated.address_a[1]
address_a[2] => altsyncram_26f1:auto_generated.address_a[2]
address_a[3] => altsyncram_26f1:auto_generated.address_a[3]
address_a[4] => altsyncram_26f1:auto_generated.address_a[4]
address_b[0] => altsyncram_26f1:auto_generated.address_b[0]
address_b[1] => altsyncram_26f1:auto_generated.address_b[1]
address_b[2] => altsyncram_26f1:auto_generated.address_b[2]
address_b[3] => altsyncram_26f1:auto_generated.address_b[3]
address_b[4] => altsyncram_26f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_26f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_26f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_26f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_26f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_26f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_26f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_26f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_26f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_26f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_26f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_26f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_26f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_26f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_26f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_26f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_26f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_26f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_26f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_26f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_26f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_26f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_26f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_26f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_26f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_26f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_26f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_26f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_26f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_26f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_26f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_26f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_26f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_26f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram
wren_a => altsyncram_36f1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_36f1:auto_generated.data_a[0]
data_a[1] => altsyncram_36f1:auto_generated.data_a[1]
data_a[2] => altsyncram_36f1:auto_generated.data_a[2]
data_a[3] => altsyncram_36f1:auto_generated.data_a[3]
data_a[4] => altsyncram_36f1:auto_generated.data_a[4]
data_a[5] => altsyncram_36f1:auto_generated.data_a[5]
data_a[6] => altsyncram_36f1:auto_generated.data_a[6]
data_a[7] => altsyncram_36f1:auto_generated.data_a[7]
data_a[8] => altsyncram_36f1:auto_generated.data_a[8]
data_a[9] => altsyncram_36f1:auto_generated.data_a[9]
data_a[10] => altsyncram_36f1:auto_generated.data_a[10]
data_a[11] => altsyncram_36f1:auto_generated.data_a[11]
data_a[12] => altsyncram_36f1:auto_generated.data_a[12]
data_a[13] => altsyncram_36f1:auto_generated.data_a[13]
data_a[14] => altsyncram_36f1:auto_generated.data_a[14]
data_a[15] => altsyncram_36f1:auto_generated.data_a[15]
data_a[16] => altsyncram_36f1:auto_generated.data_a[16]
data_a[17] => altsyncram_36f1:auto_generated.data_a[17]
data_a[18] => altsyncram_36f1:auto_generated.data_a[18]
data_a[19] => altsyncram_36f1:auto_generated.data_a[19]
data_a[20] => altsyncram_36f1:auto_generated.data_a[20]
data_a[21] => altsyncram_36f1:auto_generated.data_a[21]
data_a[22] => altsyncram_36f1:auto_generated.data_a[22]
data_a[23] => altsyncram_36f1:auto_generated.data_a[23]
data_a[24] => altsyncram_36f1:auto_generated.data_a[24]
data_a[25] => altsyncram_36f1:auto_generated.data_a[25]
data_a[26] => altsyncram_36f1:auto_generated.data_a[26]
data_a[27] => altsyncram_36f1:auto_generated.data_a[27]
data_a[28] => altsyncram_36f1:auto_generated.data_a[28]
data_a[29] => altsyncram_36f1:auto_generated.data_a[29]
data_a[30] => altsyncram_36f1:auto_generated.data_a[30]
data_a[31] => altsyncram_36f1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_36f1:auto_generated.address_a[0]
address_a[1] => altsyncram_36f1:auto_generated.address_a[1]
address_a[2] => altsyncram_36f1:auto_generated.address_a[2]
address_a[3] => altsyncram_36f1:auto_generated.address_a[3]
address_a[4] => altsyncram_36f1:auto_generated.address_a[4]
address_b[0] => altsyncram_36f1:auto_generated.address_b[0]
address_b[1] => altsyncram_36f1:auto_generated.address_b[1]
address_b[2] => altsyncram_36f1:auto_generated.address_b[2]
address_b[3] => altsyncram_36f1:auto_generated.address_b[3]
address_b[4] => altsyncram_36f1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_36f1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_36f1:auto_generated.q_b[0]
q_b[1] <= altsyncram_36f1:auto_generated.q_b[1]
q_b[2] <= altsyncram_36f1:auto_generated.q_b[2]
q_b[3] <= altsyncram_36f1:auto_generated.q_b[3]
q_b[4] <= altsyncram_36f1:auto_generated.q_b[4]
q_b[5] <= altsyncram_36f1:auto_generated.q_b[5]
q_b[6] <= altsyncram_36f1:auto_generated.q_b[6]
q_b[7] <= altsyncram_36f1:auto_generated.q_b[7]
q_b[8] <= altsyncram_36f1:auto_generated.q_b[8]
q_b[9] <= altsyncram_36f1:auto_generated.q_b[9]
q_b[10] <= altsyncram_36f1:auto_generated.q_b[10]
q_b[11] <= altsyncram_36f1:auto_generated.q_b[11]
q_b[12] <= altsyncram_36f1:auto_generated.q_b[12]
q_b[13] <= altsyncram_36f1:auto_generated.q_b[13]
q_b[14] <= altsyncram_36f1:auto_generated.q_b[14]
q_b[15] <= altsyncram_36f1:auto_generated.q_b[15]
q_b[16] <= altsyncram_36f1:auto_generated.q_b[16]
q_b[17] <= altsyncram_36f1:auto_generated.q_b[17]
q_b[18] <= altsyncram_36f1:auto_generated.q_b[18]
q_b[19] <= altsyncram_36f1:auto_generated.q_b[19]
q_b[20] <= altsyncram_36f1:auto_generated.q_b[20]
q_b[21] <= altsyncram_36f1:auto_generated.q_b[21]
q_b[22] <= altsyncram_36f1:auto_generated.q_b[22]
q_b[23] <= altsyncram_36f1:auto_generated.q_b[23]
q_b[24] <= altsyncram_36f1:auto_generated.q_b[24]
q_b[25] <= altsyncram_36f1:auto_generated.q_b[25]
q_b[26] <= altsyncram_36f1:auto_generated.q_b[26]
q_b[27] <= altsyncram_36f1:auto_generated.q_b[27]
q_b[28] <= altsyncram_36f1:auto_generated.q_b[28]
q_b[29] <= altsyncram_36f1:auto_generated.q_b[29]
q_b[30] <= altsyncram_36f1:auto_generated.q_b[30]
q_b[31] <= altsyncram_36f1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram
wren_a => altsyncram_uff1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uff1:auto_generated.data_a[0]
data_a[1] => altsyncram_uff1:auto_generated.data_a[1]
data_a[2] => altsyncram_uff1:auto_generated.data_a[2]
data_a[3] => altsyncram_uff1:auto_generated.data_a[3]
data_a[4] => altsyncram_uff1:auto_generated.data_a[4]
data_a[5] => altsyncram_uff1:auto_generated.data_a[5]
data_a[6] => altsyncram_uff1:auto_generated.data_a[6]
data_a[7] => altsyncram_uff1:auto_generated.data_a[7]
data_a[8] => altsyncram_uff1:auto_generated.data_a[8]
data_a[9] => altsyncram_uff1:auto_generated.data_a[9]
data_a[10] => altsyncram_uff1:auto_generated.data_a[10]
data_a[11] => altsyncram_uff1:auto_generated.data_a[11]
data_a[12] => altsyncram_uff1:auto_generated.data_a[12]
data_a[13] => altsyncram_uff1:auto_generated.data_a[13]
data_a[14] => altsyncram_uff1:auto_generated.data_a[14]
data_a[15] => altsyncram_uff1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
address_a[0] => altsyncram_uff1:auto_generated.address_a[0]
address_a[1] => altsyncram_uff1:auto_generated.address_a[1]
address_a[2] => altsyncram_uff1:auto_generated.address_a[2]
address_a[3] => altsyncram_uff1:auto_generated.address_a[3]
address_a[4] => altsyncram_uff1:auto_generated.address_a[4]
address_a[5] => altsyncram_uff1:auto_generated.address_a[5]
address_a[6] => altsyncram_uff1:auto_generated.address_a[6]
address_a[7] => altsyncram_uff1:auto_generated.address_a[7]
address_a[8] => altsyncram_uff1:auto_generated.address_a[8]
address_b[0] => altsyncram_uff1:auto_generated.address_b[0]
address_b[1] => altsyncram_uff1:auto_generated.address_b[1]
address_b[2] => altsyncram_uff1:auto_generated.address_b[2]
address_b[3] => altsyncram_uff1:auto_generated.address_b[3]
address_b[4] => altsyncram_uff1:auto_generated.address_b[4]
address_b[5] => altsyncram_uff1:auto_generated.address_b[5]
address_b[6] => altsyncram_uff1:auto_generated.address_b[6]
address_b[7] => altsyncram_uff1:auto_generated.address_b[7]
address_b[8] => altsyncram_uff1:auto_generated.address_b[8]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uff1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_b[0] <= altsyncram_uff1:auto_generated.q_b[0]
q_b[1] <= altsyncram_uff1:auto_generated.q_b[1]
q_b[2] <= altsyncram_uff1:auto_generated.q_b[2]
q_b[3] <= altsyncram_uff1:auto_generated.q_b[3]
q_b[4] <= altsyncram_uff1:auto_generated.q_b[4]
q_b[5] <= altsyncram_uff1:auto_generated.q_b[5]
q_b[6] <= altsyncram_uff1:auto_generated.q_b[6]
q_b[7] <= altsyncram_uff1:auto_generated.q_b[7]
q_b[8] <= altsyncram_uff1:auto_generated.q_b[8]
q_b[9] <= altsyncram_uff1:auto_generated.q_b[9]
q_b[10] <= altsyncram_uff1:auto_generated.q_b[10]
q_b[11] <= altsyncram_uff1:auto_generated.q_b[11]
q_b[12] <= altsyncram_uff1:auto_generated.q_b[12]
q_b[13] <= altsyncram_uff1:auto_generated.q_b[13]
q_b[14] <= altsyncram_uff1:auto_generated.q_b[14]
q_b[15] <= altsyncram_uff1:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_uff1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
rdaddress[10] => rdaddress[10].IN1
rdaddress[11] => rdaddress[11].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wraddress[10] => wraddress[10].IN1
wraddress[11] => wraddress[11].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram
wren_a => altsyncram_lif1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_lif1:auto_generated.data_a[0]
data_a[1] => altsyncram_lif1:auto_generated.data_a[1]
data_a[2] => altsyncram_lif1:auto_generated.data_a[2]
data_a[3] => altsyncram_lif1:auto_generated.data_a[3]
data_a[4] => altsyncram_lif1:auto_generated.data_a[4]
data_a[5] => altsyncram_lif1:auto_generated.data_a[5]
data_a[6] => altsyncram_lif1:auto_generated.data_a[6]
data_a[7] => altsyncram_lif1:auto_generated.data_a[7]
data_a[8] => altsyncram_lif1:auto_generated.data_a[8]
data_a[9] => altsyncram_lif1:auto_generated.data_a[9]
data_a[10] => altsyncram_lif1:auto_generated.data_a[10]
data_a[11] => altsyncram_lif1:auto_generated.data_a[11]
data_a[12] => altsyncram_lif1:auto_generated.data_a[12]
data_a[13] => altsyncram_lif1:auto_generated.data_a[13]
data_a[14] => altsyncram_lif1:auto_generated.data_a[14]
data_a[15] => altsyncram_lif1:auto_generated.data_a[15]
data_a[16] => altsyncram_lif1:auto_generated.data_a[16]
data_a[17] => altsyncram_lif1:auto_generated.data_a[17]
data_a[18] => altsyncram_lif1:auto_generated.data_a[18]
data_a[19] => altsyncram_lif1:auto_generated.data_a[19]
data_a[20] => altsyncram_lif1:auto_generated.data_a[20]
data_a[21] => altsyncram_lif1:auto_generated.data_a[21]
data_a[22] => altsyncram_lif1:auto_generated.data_a[22]
data_a[23] => altsyncram_lif1:auto_generated.data_a[23]
data_a[24] => altsyncram_lif1:auto_generated.data_a[24]
data_a[25] => altsyncram_lif1:auto_generated.data_a[25]
data_a[26] => altsyncram_lif1:auto_generated.data_a[26]
data_a[27] => altsyncram_lif1:auto_generated.data_a[27]
data_a[28] => altsyncram_lif1:auto_generated.data_a[28]
data_a[29] => altsyncram_lif1:auto_generated.data_a[29]
data_a[30] => altsyncram_lif1:auto_generated.data_a[30]
data_a[31] => altsyncram_lif1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_lif1:auto_generated.address_a[0]
address_a[1] => altsyncram_lif1:auto_generated.address_a[1]
address_a[2] => altsyncram_lif1:auto_generated.address_a[2]
address_a[3] => altsyncram_lif1:auto_generated.address_a[3]
address_a[4] => altsyncram_lif1:auto_generated.address_a[4]
address_a[5] => altsyncram_lif1:auto_generated.address_a[5]
address_a[6] => altsyncram_lif1:auto_generated.address_a[6]
address_a[7] => altsyncram_lif1:auto_generated.address_a[7]
address_a[8] => altsyncram_lif1:auto_generated.address_a[8]
address_a[9] => altsyncram_lif1:auto_generated.address_a[9]
address_a[10] => altsyncram_lif1:auto_generated.address_a[10]
address_a[11] => altsyncram_lif1:auto_generated.address_a[11]
address_b[0] => altsyncram_lif1:auto_generated.address_b[0]
address_b[1] => altsyncram_lif1:auto_generated.address_b[1]
address_b[2] => altsyncram_lif1:auto_generated.address_b[2]
address_b[3] => altsyncram_lif1:auto_generated.address_b[3]
address_b[4] => altsyncram_lif1:auto_generated.address_b[4]
address_b[5] => altsyncram_lif1:auto_generated.address_b[5]
address_b[6] => altsyncram_lif1:auto_generated.address_b[6]
address_b[7] => altsyncram_lif1:auto_generated.address_b[7]
address_b[8] => altsyncram_lif1:auto_generated.address_b[8]
address_b[9] => altsyncram_lif1:auto_generated.address_b[9]
address_b[10] => altsyncram_lif1:auto_generated.address_b[10]
address_b[11] => altsyncram_lif1:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lif1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_lif1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_lif1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_lif1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_lif1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_lif1:auto_generated.q_b[0]
q_b[1] <= altsyncram_lif1:auto_generated.q_b[1]
q_b[2] <= altsyncram_lif1:auto_generated.q_b[2]
q_b[3] <= altsyncram_lif1:auto_generated.q_b[3]
q_b[4] <= altsyncram_lif1:auto_generated.q_b[4]
q_b[5] <= altsyncram_lif1:auto_generated.q_b[5]
q_b[6] <= altsyncram_lif1:auto_generated.q_b[6]
q_b[7] <= altsyncram_lif1:auto_generated.q_b[7]
q_b[8] <= altsyncram_lif1:auto_generated.q_b[8]
q_b[9] <= altsyncram_lif1:auto_generated.q_b[9]
q_b[10] <= altsyncram_lif1:auto_generated.q_b[10]
q_b[11] <= altsyncram_lif1:auto_generated.q_b[11]
q_b[12] <= altsyncram_lif1:auto_generated.q_b[12]
q_b[13] <= altsyncram_lif1:auto_generated.q_b[13]
q_b[14] <= altsyncram_lif1:auto_generated.q_b[14]
q_b[15] <= altsyncram_lif1:auto_generated.q_b[15]
q_b[16] <= altsyncram_lif1:auto_generated.q_b[16]
q_b[17] <= altsyncram_lif1:auto_generated.q_b[17]
q_b[18] <= altsyncram_lif1:auto_generated.q_b[18]
q_b[19] <= altsyncram_lif1:auto_generated.q_b[19]
q_b[20] <= altsyncram_lif1:auto_generated.q_b[20]
q_b[21] <= altsyncram_lif1:auto_generated.q_b[21]
q_b[22] <= altsyncram_lif1:auto_generated.q_b[22]
q_b[23] <= altsyncram_lif1:auto_generated.q_b[23]
q_b[24] <= altsyncram_lif1:auto_generated.q_b[24]
q_b[25] <= altsyncram_lif1:auto_generated.q_b[25]
q_b[26] <= altsyncram_lif1:auto_generated.q_b[26]
q_b[27] <= altsyncram_lif1:auto_generated.q_b[27]
q_b[28] <= altsyncram_lif1:auto_generated.q_b[28]
q_b[29] <= altsyncram_lif1:auto_generated.q_b[29]
q_b[30] <= altsyncram_lif1:auto_generated.q_b[30]
q_b[31] <= altsyncram_lif1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_lif1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a24.CLK1
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a25.CLK1
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a26.CLK1
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a27.CLK1
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a28.CLK1
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a29.CLK1
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a30.CLK1
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wren => wren.IN1
q[0] <= altsyncram:the_altsyncram.q_b
q[1] <= altsyncram:the_altsyncram.q_b
q[2] <= altsyncram:the_altsyncram.q_b
q[3] <= altsyncram:the_altsyncram.q_b
q[4] <= altsyncram:the_altsyncram.q_b
q[5] <= altsyncram:the_altsyncram.q_b
q[6] <= altsyncram:the_altsyncram.q_b
q[7] <= altsyncram:the_altsyncram.q_b
q[8] <= altsyncram:the_altsyncram.q_b
q[9] <= altsyncram:the_altsyncram.q_b
q[10] <= altsyncram:the_altsyncram.q_b
q[11] <= altsyncram:the_altsyncram.q_b
q[12] <= altsyncram:the_altsyncram.q_b
q[13] <= altsyncram:the_altsyncram.q_b
q[14] <= altsyncram:the_altsyncram.q_b
q[15] <= altsyncram:the_altsyncram.q_b
q[16] <= altsyncram:the_altsyncram.q_b
q[17] <= altsyncram:the_altsyncram.q_b
q[18] <= altsyncram:the_altsyncram.q_b
q[19] <= altsyncram:the_altsyncram.q_b
q[20] <= altsyncram:the_altsyncram.q_b
q[21] <= altsyncram:the_altsyncram.q_b
q[22] <= altsyncram:the_altsyncram.q_b
q[23] <= altsyncram:the_altsyncram.q_b
q[24] <= altsyncram:the_altsyncram.q_b
q[25] <= altsyncram:the_altsyncram.q_b
q[26] <= altsyncram:the_altsyncram.q_b
q[27] <= altsyncram:the_altsyncram.q_b
q[28] <= altsyncram:the_altsyncram.q_b
q[29] <= altsyncram:the_altsyncram.q_b
q[30] <= altsyncram:the_altsyncram.q_b
q[31] <= altsyncram:the_altsyncram.q_b


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram
wren_a => altsyncram_i2d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_i2d1:auto_generated.rden_b
data_a[0] => altsyncram_i2d1:auto_generated.data_a[0]
data_a[1] => altsyncram_i2d1:auto_generated.data_a[1]
data_a[2] => altsyncram_i2d1:auto_generated.data_a[2]
data_a[3] => altsyncram_i2d1:auto_generated.data_a[3]
data_a[4] => altsyncram_i2d1:auto_generated.data_a[4]
data_a[5] => altsyncram_i2d1:auto_generated.data_a[5]
data_a[6] => altsyncram_i2d1:auto_generated.data_a[6]
data_a[7] => altsyncram_i2d1:auto_generated.data_a[7]
data_a[8] => altsyncram_i2d1:auto_generated.data_a[8]
data_a[9] => altsyncram_i2d1:auto_generated.data_a[9]
data_a[10] => altsyncram_i2d1:auto_generated.data_a[10]
data_a[11] => altsyncram_i2d1:auto_generated.data_a[11]
data_a[12] => altsyncram_i2d1:auto_generated.data_a[12]
data_a[13] => altsyncram_i2d1:auto_generated.data_a[13]
data_a[14] => altsyncram_i2d1:auto_generated.data_a[14]
data_a[15] => altsyncram_i2d1:auto_generated.data_a[15]
data_a[16] => altsyncram_i2d1:auto_generated.data_a[16]
data_a[17] => altsyncram_i2d1:auto_generated.data_a[17]
data_a[18] => altsyncram_i2d1:auto_generated.data_a[18]
data_a[19] => altsyncram_i2d1:auto_generated.data_a[19]
data_a[20] => altsyncram_i2d1:auto_generated.data_a[20]
data_a[21] => altsyncram_i2d1:auto_generated.data_a[21]
data_a[22] => altsyncram_i2d1:auto_generated.data_a[22]
data_a[23] => altsyncram_i2d1:auto_generated.data_a[23]
data_a[24] => altsyncram_i2d1:auto_generated.data_a[24]
data_a[25] => altsyncram_i2d1:auto_generated.data_a[25]
data_a[26] => altsyncram_i2d1:auto_generated.data_a[26]
data_a[27] => altsyncram_i2d1:auto_generated.data_a[27]
data_a[28] => altsyncram_i2d1:auto_generated.data_a[28]
data_a[29] => altsyncram_i2d1:auto_generated.data_a[29]
data_a[30] => altsyncram_i2d1:auto_generated.data_a[30]
data_a[31] => altsyncram_i2d1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_i2d1:auto_generated.address_a[0]
address_a[1] => altsyncram_i2d1:auto_generated.address_a[1]
address_a[2] => altsyncram_i2d1:auto_generated.address_a[2]
address_b[0] => altsyncram_i2d1:auto_generated.address_b[0]
address_b[1] => altsyncram_i2d1:auto_generated.address_b[1]
address_b[2] => altsyncram_i2d1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i2d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_i2d1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i2d1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i2d1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i2d1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i2d1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i2d1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i2d1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i2d1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i2d1:auto_generated.q_b[8]
q_b[9] <= altsyncram_i2d1:auto_generated.q_b[9]
q_b[10] <= altsyncram_i2d1:auto_generated.q_b[10]
q_b[11] <= altsyncram_i2d1:auto_generated.q_b[11]
q_b[12] <= altsyncram_i2d1:auto_generated.q_b[12]
q_b[13] <= altsyncram_i2d1:auto_generated.q_b[13]
q_b[14] <= altsyncram_i2d1:auto_generated.q_b[14]
q_b[15] <= altsyncram_i2d1:auto_generated.q_b[15]
q_b[16] <= altsyncram_i2d1:auto_generated.q_b[16]
q_b[17] <= altsyncram_i2d1:auto_generated.q_b[17]
q_b[18] <= altsyncram_i2d1:auto_generated.q_b[18]
q_b[19] <= altsyncram_i2d1:auto_generated.q_b[19]
q_b[20] <= altsyncram_i2d1:auto_generated.q_b[20]
q_b[21] <= altsyncram_i2d1:auto_generated.q_b[21]
q_b[22] <= altsyncram_i2d1:auto_generated.q_b[22]
q_b[23] <= altsyncram_i2d1:auto_generated.q_b[23]
q_b[24] <= altsyncram_i2d1:auto_generated.q_b[24]
q_b[25] <= altsyncram_i2d1:auto_generated.q_b[25]
q_b[26] <= altsyncram_i2d1:auto_generated.q_b[26]
q_b[27] <= altsyncram_i2d1:auto_generated.q_b[27]
q_b[28] <= altsyncram_i2d1:auto_generated.q_b[28]
q_b[29] <= altsyncram_i2d1:auto_generated.q_b[29]
q_b[30] <= altsyncram_i2d1:auto_generated.q_b[30]
q_b[31] <= altsyncram_i2d1:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell
A_mul_src1[0] => A_mul_src1[0].IN1
A_mul_src1[1] => A_mul_src1[1].IN1
A_mul_src1[2] => A_mul_src1[2].IN1
A_mul_src1[3] => A_mul_src1[3].IN1
A_mul_src1[4] => A_mul_src1[4].IN1
A_mul_src1[5] => A_mul_src1[5].IN1
A_mul_src1[6] => A_mul_src1[6].IN1
A_mul_src1[7] => A_mul_src1[7].IN1
A_mul_src1[8] => A_mul_src1[8].IN1
A_mul_src1[9] => A_mul_src1[9].IN1
A_mul_src1[10] => A_mul_src1[10].IN1
A_mul_src1[11] => A_mul_src1[11].IN1
A_mul_src1[12] => A_mul_src1[12].IN1
A_mul_src1[13] => A_mul_src1[13].IN1
A_mul_src1[14] => A_mul_src1[14].IN1
A_mul_src1[15] => A_mul_src1[15].IN1
A_mul_src1[16] => A_mul_src1[16].IN1
A_mul_src1[17] => A_mul_src1[17].IN1
A_mul_src1[18] => A_mul_src1[18].IN1
A_mul_src1[19] => A_mul_src1[19].IN1
A_mul_src1[20] => A_mul_src1[20].IN1
A_mul_src1[21] => A_mul_src1[21].IN1
A_mul_src1[22] => A_mul_src1[22].IN1
A_mul_src1[23] => A_mul_src1[23].IN1
A_mul_src1[24] => A_mul_src1[24].IN1
A_mul_src1[25] => A_mul_src1[25].IN1
A_mul_src1[26] => A_mul_src1[26].IN1
A_mul_src1[27] => A_mul_src1[27].IN1
A_mul_src1[28] => A_mul_src1[28].IN1
A_mul_src1[29] => A_mul_src1[29].IN1
A_mul_src1[30] => A_mul_src1[30].IN1
A_mul_src1[31] => A_mul_src1[31].IN1
A_mul_src2[0] => A_mul_src2[0].IN2
A_mul_src2[1] => A_mul_src2[1].IN2
A_mul_src2[2] => A_mul_src2[2].IN2
A_mul_src2[3] => A_mul_src2[3].IN2
A_mul_src2[4] => A_mul_src2[4].IN2
A_mul_src2[5] => A_mul_src2[5].IN2
A_mul_src2[6] => A_mul_src2[6].IN2
A_mul_src2[7] => A_mul_src2[7].IN2
A_mul_src2[8] => A_mul_src2[8].IN2
A_mul_src2[9] => A_mul_src2[9].IN2
A_mul_src2[10] => A_mul_src2[10].IN2
A_mul_src2[11] => A_mul_src2[11].IN2
A_mul_src2[12] => A_mul_src2[12].IN2
A_mul_src2[13] => A_mul_src2[13].IN2
A_mul_src2[14] => A_mul_src2[14].IN2
A_mul_src2[15] => A_mul_src2[15].IN2
A_mul_src2[16] => ~NO_FANOUT~
A_mul_src2[17] => ~NO_FANOUT~
A_mul_src2[18] => ~NO_FANOUT~
A_mul_src2[19] => ~NO_FANOUT~
A_mul_src2[20] => ~NO_FANOUT~
A_mul_src2[21] => ~NO_FANOUT~
A_mul_src2[22] => ~NO_FANOUT~
A_mul_src2[23] => ~NO_FANOUT~
A_mul_src2[24] => ~NO_FANOUT~
A_mul_src2[25] => ~NO_FANOUT~
A_mul_src2[26] => ~NO_FANOUT~
A_mul_src2[27] => ~NO_FANOUT~
A_mul_src2[28] => ~NO_FANOUT~
A_mul_src2[29] => ~NO_FANOUT~
A_mul_src2[30] => ~NO_FANOUT~
A_mul_src2[31] => ~NO_FANOUT~
clk => clk.IN2
reset_n => mul_clr.IN2
A_mul_cell_result[0] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[1] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[2] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[3] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[4] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[5] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[6] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[7] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[8] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[9] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[10] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[11] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[12] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[13] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[14] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[15] <= altmult_add:the_altmult_add_part_1.result
A_mul_cell_result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A_mul_cell_result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_dfr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_dfr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_dfr2:auto_generated.dataa[0]
dataa[1] => mult_add_dfr2:auto_generated.dataa[1]
dataa[2] => mult_add_dfr2:auto_generated.dataa[2]
dataa[3] => mult_add_dfr2:auto_generated.dataa[3]
dataa[4] => mult_add_dfr2:auto_generated.dataa[4]
dataa[5] => mult_add_dfr2:auto_generated.dataa[5]
dataa[6] => mult_add_dfr2:auto_generated.dataa[6]
dataa[7] => mult_add_dfr2:auto_generated.dataa[7]
dataa[8] => mult_add_dfr2:auto_generated.dataa[8]
dataa[9] => mult_add_dfr2:auto_generated.dataa[9]
dataa[10] => mult_add_dfr2:auto_generated.dataa[10]
dataa[11] => mult_add_dfr2:auto_generated.dataa[11]
dataa[12] => mult_add_dfr2:auto_generated.dataa[12]
dataa[13] => mult_add_dfr2:auto_generated.dataa[13]
dataa[14] => mult_add_dfr2:auto_generated.dataa[14]
dataa[15] => mult_add_dfr2:auto_generated.dataa[15]
datab[0] => mult_add_dfr2:auto_generated.datab[0]
datab[1] => mult_add_dfr2:auto_generated.datab[1]
datab[2] => mult_add_dfr2:auto_generated.datab[2]
datab[3] => mult_add_dfr2:auto_generated.datab[3]
datab[4] => mult_add_dfr2:auto_generated.datab[4]
datab[5] => mult_add_dfr2:auto_generated.datab[5]
datab[6] => mult_add_dfr2:auto_generated.datab[6]
datab[7] => mult_add_dfr2:auto_generated.datab[7]
datab[8] => mult_add_dfr2:auto_generated.datab[8]
datab[9] => mult_add_dfr2:auto_generated.datab[9]
datab[10] => mult_add_dfr2:auto_generated.datab[10]
datab[11] => mult_add_dfr2:auto_generated.datab[11]
datab[12] => mult_add_dfr2:auto_generated.datab[12]
datab[13] => mult_add_dfr2:auto_generated.datab[13]
datab[14] => mult_add_dfr2:auto_generated.datab[14]
datab[15] => mult_add_dfr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_dfr2:auto_generated.result[0]
result[1] <= mult_add_dfr2:auto_generated.result[1]
result[2] <= mult_add_dfr2:auto_generated.result[2]
result[3] <= mult_add_dfr2:auto_generated.result[3]
result[4] <= mult_add_dfr2:auto_generated.result[4]
result[5] <= mult_add_dfr2:auto_generated.result[5]
result[6] <= mult_add_dfr2:auto_generated.result[6]
result[7] <= mult_add_dfr2:auto_generated.result[7]
result[8] <= mult_add_dfr2:auto_generated.result[8]
result[9] <= mult_add_dfr2:auto_generated.result[9]
result[10] <= mult_add_dfr2:auto_generated.result[10]
result[11] <= mult_add_dfr2:auto_generated.result[11]
result[12] <= mult_add_dfr2:auto_generated.result[12]
result[13] <= mult_add_dfr2:auto_generated.result[13]
result[14] <= mult_add_dfr2:auto_generated.result[14]
result[15] <= mult_add_dfr2:auto_generated.result[15]
result[16] <= mult_add_dfr2:auto_generated.result[16]
result[17] <= mult_add_dfr2:auto_generated.result[17]
result[18] <= mult_add_dfr2:auto_generated.result[18]
result[19] <= mult_add_dfr2:auto_generated.result[19]
result[20] <= mult_add_dfr2:auto_generated.result[20]
result[21] <= mult_add_dfr2:auto_generated.result[21]
result[22] <= mult_add_dfr2:auto_generated.result[22]
result[23] <= mult_add_dfr2:auto_generated.result[23]
result[24] <= mult_add_dfr2:auto_generated.result[24]
result[25] <= mult_add_dfr2:auto_generated.result[25]
result[26] <= mult_add_dfr2:auto_generated.result[26]
result[27] <= mult_add_dfr2:auto_generated.result[27]
result[28] <= mult_add_dfr2:auto_generated.result[28]
result[29] <= mult_add_dfr2:auto_generated.result[29]
result[30] <= mult_add_dfr2:auto_generated.result[30]
result[31] <= mult_add_dfr2:auto_generated.result[31]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated
aclr0 => ded_mult_br81:ded_mult1.aclr[0]
clock0 => ded_mult_br81:ded_mult1.clock[0]
dataa[0] => ded_mult_br81:ded_mult1.dataa[0]
dataa[1] => ded_mult_br81:ded_mult1.dataa[1]
dataa[2] => ded_mult_br81:ded_mult1.dataa[2]
dataa[3] => ded_mult_br81:ded_mult1.dataa[3]
dataa[4] => ded_mult_br81:ded_mult1.dataa[4]
dataa[5] => ded_mult_br81:ded_mult1.dataa[5]
dataa[6] => ded_mult_br81:ded_mult1.dataa[6]
dataa[7] => ded_mult_br81:ded_mult1.dataa[7]
dataa[8] => ded_mult_br81:ded_mult1.dataa[8]
dataa[9] => ded_mult_br81:ded_mult1.dataa[9]
dataa[10] => ded_mult_br81:ded_mult1.dataa[10]
dataa[11] => ded_mult_br81:ded_mult1.dataa[11]
dataa[12] => ded_mult_br81:ded_mult1.dataa[12]
dataa[13] => ded_mult_br81:ded_mult1.dataa[13]
dataa[14] => ded_mult_br81:ded_mult1.dataa[14]
dataa[15] => ded_mult_br81:ded_mult1.dataa[15]
datab[0] => ded_mult_br81:ded_mult1.datab[0]
datab[1] => ded_mult_br81:ded_mult1.datab[1]
datab[2] => ded_mult_br81:ded_mult1.datab[2]
datab[3] => ded_mult_br81:ded_mult1.datab[3]
datab[4] => ded_mult_br81:ded_mult1.datab[4]
datab[5] => ded_mult_br81:ded_mult1.datab[5]
datab[6] => ded_mult_br81:ded_mult1.datab[6]
datab[7] => ded_mult_br81:ded_mult1.datab[7]
datab[8] => ded_mult_br81:ded_mult1.datab[8]
datab[9] => ded_mult_br81:ded_mult1.datab[9]
datab[10] => ded_mult_br81:ded_mult1.datab[10]
datab[11] => ded_mult_br81:ded_mult1.datab[11]
datab[12] => ded_mult_br81:ded_mult1.datab[12]
datab[13] => ded_mult_br81:ded_mult1.datab[13]
datab[14] => ded_mult_br81:ded_mult1.datab[14]
datab[15] => ded_mult_br81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pre_result[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pre_result[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pre_result[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pre_result[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pre_result[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pre_result[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pre_result[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pre_result[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pre_result[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pre_result[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pre_result[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pre_result[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pre_result[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pre_result[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pre_result[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pre_result[31].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_ffr2:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_ffr2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_ffr2:auto_generated.dataa[0]
dataa[1] => mult_add_ffr2:auto_generated.dataa[1]
dataa[2] => mult_add_ffr2:auto_generated.dataa[2]
dataa[3] => mult_add_ffr2:auto_generated.dataa[3]
dataa[4] => mult_add_ffr2:auto_generated.dataa[4]
dataa[5] => mult_add_ffr2:auto_generated.dataa[5]
dataa[6] => mult_add_ffr2:auto_generated.dataa[6]
dataa[7] => mult_add_ffr2:auto_generated.dataa[7]
dataa[8] => mult_add_ffr2:auto_generated.dataa[8]
dataa[9] => mult_add_ffr2:auto_generated.dataa[9]
dataa[10] => mult_add_ffr2:auto_generated.dataa[10]
dataa[11] => mult_add_ffr2:auto_generated.dataa[11]
dataa[12] => mult_add_ffr2:auto_generated.dataa[12]
dataa[13] => mult_add_ffr2:auto_generated.dataa[13]
dataa[14] => mult_add_ffr2:auto_generated.dataa[14]
dataa[15] => mult_add_ffr2:auto_generated.dataa[15]
datab[0] => mult_add_ffr2:auto_generated.datab[0]
datab[1] => mult_add_ffr2:auto_generated.datab[1]
datab[2] => mult_add_ffr2:auto_generated.datab[2]
datab[3] => mult_add_ffr2:auto_generated.datab[3]
datab[4] => mult_add_ffr2:auto_generated.datab[4]
datab[5] => mult_add_ffr2:auto_generated.datab[5]
datab[6] => mult_add_ffr2:auto_generated.datab[6]
datab[7] => mult_add_ffr2:auto_generated.datab[7]
datab[8] => mult_add_ffr2:auto_generated.datab[8]
datab[9] => mult_add_ffr2:auto_generated.datab[9]
datab[10] => mult_add_ffr2:auto_generated.datab[10]
datab[11] => mult_add_ffr2:auto_generated.datab[11]
datab[12] => mult_add_ffr2:auto_generated.datab[12]
datab[13] => mult_add_ffr2:auto_generated.datab[13]
datab[14] => mult_add_ffr2:auto_generated.datab[14]
datab[15] => mult_add_ffr2:auto_generated.datab[15]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_ffr2:auto_generated.result[0]
result[1] <= mult_add_ffr2:auto_generated.result[1]
result[2] <= mult_add_ffr2:auto_generated.result[2]
result[3] <= mult_add_ffr2:auto_generated.result[3]
result[4] <= mult_add_ffr2:auto_generated.result[4]
result[5] <= mult_add_ffr2:auto_generated.result[5]
result[6] <= mult_add_ffr2:auto_generated.result[6]
result[7] <= mult_add_ffr2:auto_generated.result[7]
result[8] <= mult_add_ffr2:auto_generated.result[8]
result[9] <= mult_add_ffr2:auto_generated.result[9]
result[10] <= mult_add_ffr2:auto_generated.result[10]
result[11] <= mult_add_ffr2:auto_generated.result[11]
result[12] <= mult_add_ffr2:auto_generated.result[12]
result[13] <= mult_add_ffr2:auto_generated.result[13]
result[14] <= mult_add_ffr2:auto_generated.result[14]
result[15] <= mult_add_ffr2:auto_generated.result[15]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated
aclr0 => ded_mult_br81:ded_mult1.aclr[0]
clock0 => ded_mult_br81:ded_mult1.clock[0]
dataa[0] => ded_mult_br81:ded_mult1.dataa[0]
dataa[1] => ded_mult_br81:ded_mult1.dataa[1]
dataa[2] => ded_mult_br81:ded_mult1.dataa[2]
dataa[3] => ded_mult_br81:ded_mult1.dataa[3]
dataa[4] => ded_mult_br81:ded_mult1.dataa[4]
dataa[5] => ded_mult_br81:ded_mult1.dataa[5]
dataa[6] => ded_mult_br81:ded_mult1.dataa[6]
dataa[7] => ded_mult_br81:ded_mult1.dataa[7]
dataa[8] => ded_mult_br81:ded_mult1.dataa[8]
dataa[9] => ded_mult_br81:ded_mult1.dataa[9]
dataa[10] => ded_mult_br81:ded_mult1.dataa[10]
dataa[11] => ded_mult_br81:ded_mult1.dataa[11]
dataa[12] => ded_mult_br81:ded_mult1.dataa[12]
dataa[13] => ded_mult_br81:ded_mult1.dataa[13]
dataa[14] => ded_mult_br81:ded_mult1.dataa[14]
dataa[15] => ded_mult_br81:ded_mult1.dataa[15]
datab[0] => ded_mult_br81:ded_mult1.datab[0]
datab[1] => ded_mult_br81:ded_mult1.datab[1]
datab[2] => ded_mult_br81:ded_mult1.datab[2]
datab[3] => ded_mult_br81:ded_mult1.datab[3]
datab[4] => ded_mult_br81:ded_mult1.datab[4]
datab[5] => ded_mult_br81:ded_mult1.datab[5]
datab[6] => ded_mult_br81:ded_mult1.datab[6]
datab[7] => ded_mult_br81:ded_mult1.datab[7]
datab[8] => ded_mult_br81:ded_mult1.datab[8]
datab[9] => ded_mult_br81:ded_mult1.datab[9]
datab[10] => ded_mult_br81:ded_mult1.datab[10]
datab[11] => ded_mult_br81:ded_mult1.datab[11]
datab[12] => ded_mult_br81:ded_mult1.datab[12]
datab[13] => ded_mult_br81:ded_mult1.datab[13]
datab[14] => ded_mult_br81:ded_mult1.datab[14]
datab[15] => ded_mult_br81:ded_mult1.datab[15]
result[0] <= pre_result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pre_result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pre_result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pre_result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pre_result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pre_result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pre_result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pre_result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pre_result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pre_result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pre_result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pre_result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pre_result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pre_result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pre_result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pre_result[15].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1
aclr[0] => mac_mult2.ACLR
aclr[0] => mac_out3.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult2.CLK
clock[0] => mac_out3.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult2.DATAA
dataa[1] => mac_mult2.DATAA1
dataa[2] => mac_mult2.DATAA2
dataa[3] => mac_mult2.DATAA3
dataa[4] => mac_mult2.DATAA4
dataa[5] => mac_mult2.DATAA5
dataa[6] => mac_mult2.DATAA6
dataa[7] => mac_mult2.DATAA7
dataa[8] => mac_mult2.DATAA8
dataa[9] => mac_mult2.DATAA9
dataa[10] => mac_mult2.DATAA10
dataa[11] => mac_mult2.DATAA11
dataa[12] => mac_mult2.DATAA12
dataa[13] => mac_mult2.DATAA13
dataa[14] => mac_mult2.DATAA14
dataa[15] => mac_mult2.DATAA15
datab[0] => mac_mult2.DATAB
datab[1] => mac_mult2.DATAB1
datab[2] => mac_mult2.DATAB2
datab[3] => mac_mult2.DATAB3
datab[4] => mac_mult2.DATAB4
datab[5] => mac_mult2.DATAB5
datab[6] => mac_mult2.DATAB6
datab[7] => mac_mult2.DATAB7
datab[8] => mac_mult2.DATAB8
datab[9] => mac_mult2.DATAB9
datab[10] => mac_mult2.DATAB10
datab[11] => mac_mult2.DATAB11
datab[12] => mac_mult2.DATAB12
datab[13] => mac_mult2.DATAB13
datab[14] => mac_mult2.DATAB14
datab[15] => mac_mult2.DATAB15
ena[0] => mac_mult2.ENA
ena[0] => mac_out3.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci
A_cmp_result => A_cmp_result.IN1
A_ctrl_exception => A_ctrl_exception.IN1
A_ctrl_ld => A_ctrl_ld.IN1
A_ctrl_st => A_ctrl_st.IN1
A_en => A_en.IN2
A_mem_baddr[0] => A_mem_baddr[0].IN1
A_mem_baddr[1] => A_mem_baddr[1].IN1
A_mem_baddr[2] => A_mem_baddr[2].IN1
A_mem_baddr[3] => A_mem_baddr[3].IN1
A_mem_baddr[4] => A_mem_baddr[4].IN1
A_mem_baddr[5] => A_mem_baddr[5].IN1
A_mem_baddr[6] => A_mem_baddr[6].IN1
A_mem_baddr[7] => A_mem_baddr[7].IN1
A_mem_baddr[8] => A_mem_baddr[8].IN1
A_mem_baddr[9] => A_mem_baddr[9].IN1
A_mem_baddr[10] => A_mem_baddr[10].IN1
A_mem_baddr[11] => A_mem_baddr[11].IN1
A_mem_baddr[12] => A_mem_baddr[12].IN1
A_mem_baddr[13] => A_mem_baddr[13].IN1
A_mem_baddr[14] => A_mem_baddr[14].IN1
A_mem_baddr[15] => A_mem_baddr[15].IN1
A_mem_baddr[16] => A_mem_baddr[16].IN1
A_mem_baddr[17] => A_mem_baddr[17].IN1
A_mem_baddr[18] => A_mem_baddr[18].IN1
A_mem_baddr[19] => A_mem_baddr[19].IN1
A_mem_baddr[20] => A_mem_baddr[20].IN1
A_mem_baddr[21] => A_mem_baddr[21].IN1
A_mem_baddr[22] => A_mem_baddr[22].IN1
A_mem_baddr[23] => A_mem_baddr[23].IN1
A_mem_baddr[24] => A_mem_baddr[24].IN1
A_mem_baddr[25] => A_mem_baddr[25].IN1
A_mem_baddr[26] => A_mem_baddr[26].IN1
A_mem_baddr[27] => A_mem_baddr[27].IN1
A_op_beq => A_op_beq.IN1
A_op_bge => A_op_bge.IN1
A_op_bgeu => A_op_bgeu.IN1
A_op_blt => A_op_blt.IN1
A_op_bltu => A_op_bltu.IN1
A_op_bne => A_op_bne.IN1
A_op_br => A_op_br.IN1
A_op_bret => A_op_bret.IN1
A_op_call => A_op_call.IN1
A_op_callr => A_op_callr.IN1
A_op_eret => A_op_eret.IN1
A_op_jmp => A_op_jmp.IN1
A_op_jmpi => A_op_jmpi.IN1
A_op_ret => A_op_ret.IN1
A_pcb[0] => A_pcb[0].IN1
A_pcb[1] => A_pcb[1].IN1
A_pcb[2] => A_pcb[2].IN1
A_pcb[3] => A_pcb[3].IN1
A_pcb[4] => A_pcb[4].IN1
A_pcb[5] => A_pcb[5].IN1
A_pcb[6] => A_pcb[6].IN1
A_pcb[7] => A_pcb[7].IN1
A_pcb[8] => A_pcb[8].IN1
A_pcb[9] => A_pcb[9].IN1
A_pcb[10] => A_pcb[10].IN1
A_pcb[11] => A_pcb[11].IN1
A_pcb[12] => A_pcb[12].IN1
A_pcb[13] => A_pcb[13].IN1
A_pcb[14] => A_pcb[14].IN1
A_pcb[15] => A_pcb[15].IN1
A_pcb[16] => A_pcb[16].IN1
A_pcb[17] => A_pcb[17].IN1
A_pcb[18] => A_pcb[18].IN1
A_pcb[19] => A_pcb[19].IN1
A_pcb[20] => A_pcb[20].IN1
A_pcb[21] => A_pcb[21].IN1
A_pcb[22] => A_pcb[22].IN1
A_pcb[23] => A_pcb[23].IN1
A_pcb[24] => A_pcb[24].IN1
A_pcb[25] => A_pcb[25].IN1
A_pcb[26] => A_pcb[26].IN1
A_st_data[0] => A_st_data[0].IN1
A_st_data[1] => A_st_data[1].IN1
A_st_data[2] => A_st_data[2].IN1
A_st_data[3] => A_st_data[3].IN1
A_st_data[4] => A_st_data[4].IN1
A_st_data[5] => A_st_data[5].IN1
A_st_data[6] => A_st_data[6].IN1
A_st_data[7] => A_st_data[7].IN1
A_st_data[8] => A_st_data[8].IN1
A_st_data[9] => A_st_data[9].IN1
A_st_data[10] => A_st_data[10].IN1
A_st_data[11] => A_st_data[11].IN1
A_st_data[12] => A_st_data[12].IN1
A_st_data[13] => A_st_data[13].IN1
A_st_data[14] => A_st_data[14].IN1
A_st_data[15] => A_st_data[15].IN1
A_st_data[16] => A_st_data[16].IN1
A_st_data[17] => A_st_data[17].IN1
A_st_data[18] => A_st_data[18].IN1
A_st_data[19] => A_st_data[19].IN1
A_st_data[20] => A_st_data[20].IN1
A_st_data[21] => A_st_data[21].IN1
A_st_data[22] => A_st_data[22].IN1
A_st_data[23] => A_st_data[23].IN1
A_st_data[24] => A_st_data[24].IN1
A_st_data[25] => A_st_data[25].IN1
A_st_data[26] => A_st_data[26].IN1
A_st_data[27] => A_st_data[27].IN1
A_st_data[28] => A_st_data[28].IN1
A_st_data[29] => A_st_data[29].IN1
A_st_data[30] => A_st_data[30].IN1
A_st_data[31] => A_st_data[31].IN1
A_valid => A_valid.IN2
A_wr_data_filtered[0] => A_wr_data_filtered[0].IN2
A_wr_data_filtered[1] => A_wr_data_filtered[1].IN2
A_wr_data_filtered[2] => A_wr_data_filtered[2].IN2
A_wr_data_filtered[3] => A_wr_data_filtered[3].IN2
A_wr_data_filtered[4] => A_wr_data_filtered[4].IN2
A_wr_data_filtered[5] => A_wr_data_filtered[5].IN2
A_wr_data_filtered[6] => A_wr_data_filtered[6].IN2
A_wr_data_filtered[7] => A_wr_data_filtered[7].IN2
A_wr_data_filtered[8] => A_wr_data_filtered[8].IN2
A_wr_data_filtered[9] => A_wr_data_filtered[9].IN2
A_wr_data_filtered[10] => A_wr_data_filtered[10].IN2
A_wr_data_filtered[11] => A_wr_data_filtered[11].IN2
A_wr_data_filtered[12] => A_wr_data_filtered[12].IN2
A_wr_data_filtered[13] => A_wr_data_filtered[13].IN2
A_wr_data_filtered[14] => A_wr_data_filtered[14].IN2
A_wr_data_filtered[15] => A_wr_data_filtered[15].IN2
A_wr_data_filtered[16] => A_wr_data_filtered[16].IN2
A_wr_data_filtered[17] => A_wr_data_filtered[17].IN2
A_wr_data_filtered[18] => A_wr_data_filtered[18].IN2
A_wr_data_filtered[19] => A_wr_data_filtered[19].IN2
A_wr_data_filtered[20] => A_wr_data_filtered[20].IN2
A_wr_data_filtered[21] => A_wr_data_filtered[21].IN2
A_wr_data_filtered[22] => A_wr_data_filtered[22].IN2
A_wr_data_filtered[23] => A_wr_data_filtered[23].IN2
A_wr_data_filtered[24] => A_wr_data_filtered[24].IN2
A_wr_data_filtered[25] => A_wr_data_filtered[25].IN2
A_wr_data_filtered[26] => A_wr_data_filtered[26].IN2
A_wr_data_filtered[27] => A_wr_data_filtered[27].IN2
A_wr_data_filtered[28] => A_wr_data_filtered[28].IN2
A_wr_data_filtered[29] => A_wr_data_filtered[29].IN2
A_wr_data_filtered[30] => A_wr_data_filtered[30].IN2
A_wr_data_filtered[31] => A_wr_data_filtered[31].IN2
D_en => D_en.IN1
E_en => E_en.IN1
E_valid => E_valid.IN1
F_pc[0] => F_pc[0].IN1
F_pc[1] => F_pc[1].IN1
F_pc[2] => F_pc[2].IN1
F_pc[3] => F_pc[3].IN1
F_pc[4] => F_pc[4].IN1
F_pc[5] => F_pc[5].IN1
F_pc[6] => F_pc[6].IN1
F_pc[7] => F_pc[7].IN1
F_pc[8] => F_pc[8].IN1
F_pc[9] => F_pc[9].IN1
F_pc[10] => F_pc[10].IN1
F_pc[11] => F_pc[11].IN1
F_pc[12] => F_pc[12].IN1
F_pc[13] => F_pc[13].IN1
F_pc[14] => F_pc[14].IN1
F_pc[15] => F_pc[15].IN1
F_pc[16] => F_pc[16].IN1
F_pc[17] => F_pc[17].IN1
F_pc[18] => F_pc[18].IN1
F_pc[19] => F_pc[19].IN1
F_pc[20] => F_pc[20].IN1
F_pc[21] => F_pc[21].IN1
F_pc[22] => F_pc[22].IN1
F_pc[23] => F_pc[23].IN1
F_pc[24] => F_pc[24].IN1
M_en => M_en.IN1
address[0] => address[0].IN2
address[1] => address[1].IN2
address[2] => address[2].IN2
address[3] => address[3].IN2
address[4] => address[4].IN2
address[5] => address[5].IN2
address[6] => address[6].IN2
address[7] => address[7].IN2
address[8] => address[8].IN2
begintransfer => begintransfer.IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => chipselect.IN2
clk => clk.IN12
debugaccess => debugaccess.IN2
hbreak_enabled => hbreak_enabled.IN1
reset => reset.IN1
reset_n => reset_n.IN8
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
write => write.IN2
writedata[0] => writedata[0].IN2
writedata[1] => writedata[1].IN2
writedata[2] => writedata[2].IN2
writedata[3] => writedata[3].IN2
writedata[4] => writedata[4].IN2
writedata[5] => writedata[5].IN2
writedata[6] => writedata[6].IN2
writedata[7] => writedata[7].IN2
writedata[8] => writedata[8].IN2
writedata[9] => writedata[9].IN2
writedata[10] => writedata[10].IN2
writedata[11] => writedata[11].IN2
writedata[12] => writedata[12].IN2
writedata[13] => writedata[13].IN2
writedata[14] => writedata[14].IN2
writedata[15] => writedata[15].IN2
writedata[16] => writedata[16].IN2
writedata[17] => writedata[17].IN2
writedata[18] => writedata[18].IN2
writedata[19] => writedata[19].IN2
writedata[20] => writedata[20].IN2
writedata[21] => writedata[21].IN2
writedata[22] => writedata[22].IN2
writedata[23] => writedata[23].IN2
writedata[24] => writedata[24].IN2
writedata[25] => writedata[25].IN2
writedata[26] => writedata[26].IN2
writedata[27] => writedata[27].IN2
writedata[28] => writedata[28].IN2
writedata[29] => writedata[29].IN2
writedata[30] => writedata[30].IN2
writedata[31] => writedata[31].IN2
jtag_debug_module_debugaccess_to_roms <= debugack.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= cpu_nios2_oci_debug:the_cpu_nios2_oci_debug.oci_hbreak_req
oci_ienable[0] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[1] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[2] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[3] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[4] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[5] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[6] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[7] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[8] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[9] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[10] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[11] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[12] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[13] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[14] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[15] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[16] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[17] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[18] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[19] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[20] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[21] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[22] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[23] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[24] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[25] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[26] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[27] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[28] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[29] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[30] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_ienable[31] <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_ienable
oci_single_step_mode <= cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg.oci_single_step_mode
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug
clk => monitor_go~reg0.CLK
clk => monitor_error~reg0.CLK
clk => monitor_ready~reg0.CLK
clk => resetlatch~reg0.CLK
clk => jtag_break.CLK
clk => resetrequest~reg0.CLK
clk => probepresent.CLK
dbrk_break => oci_hbreak_req.IN1
debugreq => always0.IN0
debugreq => oci_hbreak_req.IN1
hbreak_enabled => always0.IN1
hbreak_enabled => debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jdo[16] => ~NO_FANOUT~
jdo[17] => ~NO_FANOUT~
jdo[18] => probepresent.OUTPUTSELECT
jdo[19] => probepresent.OUTPUTSELECT
jdo[20] => jtag_break.OUTPUTSELECT
jdo[21] => jtag_break.OUTPUTSELECT
jdo[22] => resetrequest~reg0.DATAIN
jdo[23] => always1.IN0
jdo[24] => resetlatch.OUTPUTSELECT
jdo[25] => always1.IN0
jdo[26] => ~NO_FANOUT~
jdo[27] => ~NO_FANOUT~
jdo[28] => ~NO_FANOUT~
jdo[29] => ~NO_FANOUT~
jdo[30] => ~NO_FANOUT~
jdo[31] => ~NO_FANOUT~
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => monitor_go~reg0.ACLR
jrst_n => monitor_error~reg0.ACLR
jrst_n => monitor_ready~reg0.ACLR
jrst_n => jtag_break.ACLR
jrst_n => resetrequest~reg0.ACLR
jrst_n => probepresent.ACLR
jrst_n => resetlatch~reg0.ENA
ocireg_ers => always1.IN0
ocireg_mrs => always1.IN0
reset => jtag_break.OUTPUTSELECT
reset => resetlatch.OUTPUTSELECT
st_ready_test_idle => monitor_go.OUTPUTSELECT
take_action_ocimem_a => jtag_break.OUTPUTSELECT
take_action_ocimem_a => resetlatch.OUTPUTSELECT
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => always1.IN1
take_action_ocimem_a => probepresent.ENA
take_action_ocimem_a => resetrequest~reg0.ENA
take_action_ocireg => always1.IN1
take_action_ocireg => always1.IN1
xbrk_break => oci_hbreak_req.IN1
debugack <= hbreak_enabled.DB_MAX_OUTPUT_PORT_TYPE
monitor_error <= monitor_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_go <= monitor_go~reg0.DB_MAX_OUTPUT_PORT_TYPE
monitor_ready <= monitor_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_hbreak_req <= oci_hbreak_req.DB_MAX_OUTPUT_PORT_TYPE
resetlatch <= resetlatch~reg0.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= resetrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => comb.IN1
begintransfer => avalon.IN0
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
chipselect => comb.IN0
clk => clk.IN2
debugaccess => comb.IN1
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => MonDReg.DATAB
jdo[4] => MonDReg.DATAB
jdo[5] => MonDReg.DATAB
jdo[6] => MonDReg.DATAB
jdo[7] => MonDReg.DATAB
jdo[8] => MonDReg.DATAB
jdo[9] => MonDReg.DATAB
jdo[10] => MonDReg.DATAB
jdo[11] => MonDReg.DATAB
jdo[12] => MonDReg.DATAB
jdo[13] => MonDReg.DATAB
jdo[14] => MonDReg.DATAB
jdo[15] => MonDReg.DATAB
jdo[16] => MonDReg.DATAB
jdo[17] => MonDReg.DATAB
jdo[17] => MonAReg.DATAB
jdo[18] => MonDReg.DATAB
jdo[19] => MonDReg.DATAB
jdo[20] => MonDReg.DATAB
jdo[21] => MonDReg.DATAB
jdo[22] => MonDReg.DATAB
jdo[23] => MonDReg.DATAB
jdo[24] => MonDReg.DATAB
jdo[25] => MonDReg.DATAB
jdo[26] => MonDReg.DATAB
jdo[26] => MonAReg.DATAB
jdo[27] => MonDReg.DATAB
jdo[27] => MonAReg.DATAB
jdo[28] => MonDReg.DATAB
jdo[28] => MonAReg.DATAB
jdo[29] => MonDReg.DATAB
jdo[29] => MonAReg.DATAB
jdo[30] => MonDReg.DATAB
jdo[30] => MonAReg.DATAB
jdo[31] => MonDReg.DATAB
jdo[31] => MonAReg.DATAB
jdo[32] => MonDReg.DATAB
jdo[32] => MonAReg.DATAB
jdo[33] => MonDReg.DATAB
jdo[33] => MonAReg.DATAB
jdo[34] => MonDReg.DATAB
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => MonDReg[0]~reg0.ACLR
jrst_n => MonDReg[1]~reg0.ACLR
jrst_n => MonDReg[2]~reg0.ACLR
jrst_n => MonDReg[3]~reg0.ACLR
jrst_n => MonDReg[4]~reg0.ACLR
jrst_n => MonDReg[5]~reg0.ACLR
jrst_n => MonDReg[6]~reg0.ACLR
jrst_n => MonDReg[7]~reg0.ACLR
jrst_n => MonDReg[8]~reg0.ACLR
jrst_n => MonDReg[9]~reg0.ACLR
jrst_n => MonDReg[10]~reg0.ACLR
jrst_n => MonDReg[11]~reg0.ACLR
jrst_n => MonDReg[12]~reg0.ACLR
jrst_n => MonDReg[13]~reg0.ACLR
jrst_n => MonDReg[14]~reg0.ACLR
jrst_n => MonDReg[15]~reg0.ACLR
jrst_n => MonDReg[16]~reg0.ACLR
jrst_n => MonDReg[17]~reg0.ACLR
jrst_n => MonDReg[18]~reg0.ACLR
jrst_n => MonDReg[19]~reg0.ACLR
jrst_n => MonDReg[20]~reg0.ACLR
jrst_n => MonDReg[21]~reg0.ACLR
jrst_n => MonDReg[22]~reg0.ACLR
jrst_n => MonDReg[23]~reg0.ACLR
jrst_n => MonDReg[24]~reg0.ACLR
jrst_n => MonDReg[25]~reg0.ACLR
jrst_n => MonDReg[26]~reg0.ACLR
jrst_n => MonDReg[27]~reg0.ACLR
jrst_n => MonDReg[28]~reg0.ACLR
jrst_n => MonDReg[29]~reg0.ACLR
jrst_n => MonDReg[30]~reg0.ACLR
jrst_n => MonDReg[31]~reg0.ACLR
jrst_n => MonAReg[2].ACLR
jrst_n => MonAReg[3].ACLR
jrst_n => MonAReg[4].ACLR
jrst_n => MonAReg[5].ACLR
jrst_n => MonAReg[6].ACLR
jrst_n => MonAReg[7].ACLR
jrst_n => MonAReg[8].ACLR
jrst_n => MonAReg[9].ACLR
jrst_n => MonAReg[10].ACLR
jrst_n => MonRd1.ACLR
jrst_n => MonRd.ACLR
jrst_n => MonWr.ACLR
resetrequest => avalon.IN1
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonAReg.OUTPUTSELECT
take_action_ocimem_a => MonRd.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonDReg.OUTPUTSELECT
take_action_ocimem_a => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonAReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonDReg.OUTPUTSELECT
take_action_ocimem_b => MonWr.OUTPUTSELECT
take_action_ocimem_b => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonAReg.OUTPUTSELECT
take_no_action_ocimem_a => MonRd.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonDReg.OUTPUTSELECT
take_no_action_ocimem_a => MonWr.OUTPUTSELECT
write => comb.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
MonDReg[0] <= MonDReg[0].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[1] <= MonDReg[1].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[2] <= MonDReg[2].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[3] <= MonDReg[3].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[4] <= MonDReg[4].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[5] <= MonDReg[5].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[6] <= MonDReg[6].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[7] <= MonDReg[7].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[8] <= MonDReg[8].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[9] <= MonDReg[9].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[10] <= MonDReg[10].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[11] <= MonDReg[11].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[12] <= MonDReg[12].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[13] <= MonDReg[13].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[14] <= MonDReg[14].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[15] <= MonDReg[15].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[16] <= MonDReg[16].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[17] <= MonDReg[17].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[18] <= MonDReg[18].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[19] <= MonDReg[19].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[20] <= MonDReg[20].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[21] <= MonDReg[21].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[22] <= MonDReg[22].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[23] <= MonDReg[23].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[24] <= MonDReg[24].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[25] <= MonDReg[25].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[26] <= MonDReg[26].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[27] <= MonDReg[27].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[28] <= MonDReg[28].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[29] <= MonDReg[29].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[30] <= MonDReg[30].DB_MAX_OUTPUT_PORT_TYPE
MonDReg[31] <= MonDReg[31].DB_MAX_OUTPUT_PORT_TYPE
oci_ram_readdata[0] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[1] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[2] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[3] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[4] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[5] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[6] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[7] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[8] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[9] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[10] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[11] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[12] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[13] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[14] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[15] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[16] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[17] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[18] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[19] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[20] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[21] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[22] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[23] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[24] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[25] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[26] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[27] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[28] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[29] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[30] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a
oci_ram_readdata[31] <= cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component.q_a


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
byteena_a[0] => byteena_a[0].IN1
byteena_a[1] => byteena_a[1].IN1
byteena_a[2] => byteena_a[2].IN1
byteena_a[3] => byteena_a[3].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_6472:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_6472:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_6472:auto_generated.data_a[0]
data_a[1] => altsyncram_6472:auto_generated.data_a[1]
data_a[2] => altsyncram_6472:auto_generated.data_a[2]
data_a[3] => altsyncram_6472:auto_generated.data_a[3]
data_a[4] => altsyncram_6472:auto_generated.data_a[4]
data_a[5] => altsyncram_6472:auto_generated.data_a[5]
data_a[6] => altsyncram_6472:auto_generated.data_a[6]
data_a[7] => altsyncram_6472:auto_generated.data_a[7]
data_a[8] => altsyncram_6472:auto_generated.data_a[8]
data_a[9] => altsyncram_6472:auto_generated.data_a[9]
data_a[10] => altsyncram_6472:auto_generated.data_a[10]
data_a[11] => altsyncram_6472:auto_generated.data_a[11]
data_a[12] => altsyncram_6472:auto_generated.data_a[12]
data_a[13] => altsyncram_6472:auto_generated.data_a[13]
data_a[14] => altsyncram_6472:auto_generated.data_a[14]
data_a[15] => altsyncram_6472:auto_generated.data_a[15]
data_a[16] => altsyncram_6472:auto_generated.data_a[16]
data_a[17] => altsyncram_6472:auto_generated.data_a[17]
data_a[18] => altsyncram_6472:auto_generated.data_a[18]
data_a[19] => altsyncram_6472:auto_generated.data_a[19]
data_a[20] => altsyncram_6472:auto_generated.data_a[20]
data_a[21] => altsyncram_6472:auto_generated.data_a[21]
data_a[22] => altsyncram_6472:auto_generated.data_a[22]
data_a[23] => altsyncram_6472:auto_generated.data_a[23]
data_a[24] => altsyncram_6472:auto_generated.data_a[24]
data_a[25] => altsyncram_6472:auto_generated.data_a[25]
data_a[26] => altsyncram_6472:auto_generated.data_a[26]
data_a[27] => altsyncram_6472:auto_generated.data_a[27]
data_a[28] => altsyncram_6472:auto_generated.data_a[28]
data_a[29] => altsyncram_6472:auto_generated.data_a[29]
data_a[30] => altsyncram_6472:auto_generated.data_a[30]
data_a[31] => altsyncram_6472:auto_generated.data_a[31]
data_b[0] => altsyncram_6472:auto_generated.data_b[0]
data_b[1] => altsyncram_6472:auto_generated.data_b[1]
data_b[2] => altsyncram_6472:auto_generated.data_b[2]
data_b[3] => altsyncram_6472:auto_generated.data_b[3]
data_b[4] => altsyncram_6472:auto_generated.data_b[4]
data_b[5] => altsyncram_6472:auto_generated.data_b[5]
data_b[6] => altsyncram_6472:auto_generated.data_b[6]
data_b[7] => altsyncram_6472:auto_generated.data_b[7]
data_b[8] => altsyncram_6472:auto_generated.data_b[8]
data_b[9] => altsyncram_6472:auto_generated.data_b[9]
data_b[10] => altsyncram_6472:auto_generated.data_b[10]
data_b[11] => altsyncram_6472:auto_generated.data_b[11]
data_b[12] => altsyncram_6472:auto_generated.data_b[12]
data_b[13] => altsyncram_6472:auto_generated.data_b[13]
data_b[14] => altsyncram_6472:auto_generated.data_b[14]
data_b[15] => altsyncram_6472:auto_generated.data_b[15]
data_b[16] => altsyncram_6472:auto_generated.data_b[16]
data_b[17] => altsyncram_6472:auto_generated.data_b[17]
data_b[18] => altsyncram_6472:auto_generated.data_b[18]
data_b[19] => altsyncram_6472:auto_generated.data_b[19]
data_b[20] => altsyncram_6472:auto_generated.data_b[20]
data_b[21] => altsyncram_6472:auto_generated.data_b[21]
data_b[22] => altsyncram_6472:auto_generated.data_b[22]
data_b[23] => altsyncram_6472:auto_generated.data_b[23]
data_b[24] => altsyncram_6472:auto_generated.data_b[24]
data_b[25] => altsyncram_6472:auto_generated.data_b[25]
data_b[26] => altsyncram_6472:auto_generated.data_b[26]
data_b[27] => altsyncram_6472:auto_generated.data_b[27]
data_b[28] => altsyncram_6472:auto_generated.data_b[28]
data_b[29] => altsyncram_6472:auto_generated.data_b[29]
data_b[30] => altsyncram_6472:auto_generated.data_b[30]
data_b[31] => altsyncram_6472:auto_generated.data_b[31]
address_a[0] => altsyncram_6472:auto_generated.address_a[0]
address_a[1] => altsyncram_6472:auto_generated.address_a[1]
address_a[2] => altsyncram_6472:auto_generated.address_a[2]
address_a[3] => altsyncram_6472:auto_generated.address_a[3]
address_a[4] => altsyncram_6472:auto_generated.address_a[4]
address_a[5] => altsyncram_6472:auto_generated.address_a[5]
address_a[6] => altsyncram_6472:auto_generated.address_a[6]
address_a[7] => altsyncram_6472:auto_generated.address_a[7]
address_b[0] => altsyncram_6472:auto_generated.address_b[0]
address_b[1] => altsyncram_6472:auto_generated.address_b[1]
address_b[2] => altsyncram_6472:auto_generated.address_b[2]
address_b[3] => altsyncram_6472:auto_generated.address_b[3]
address_b[4] => altsyncram_6472:auto_generated.address_b[4]
address_b[5] => altsyncram_6472:auto_generated.address_b[5]
address_b[6] => altsyncram_6472:auto_generated.address_b[6]
address_b[7] => altsyncram_6472:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6472:auto_generated.clock0
clock1 => altsyncram_6472:auto_generated.clock1
clocken0 => altsyncram_6472:auto_generated.clocken0
clocken1 => altsyncram_6472:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_6472:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_6472:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_6472:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_6472:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_6472:auto_generated.q_a[0]
q_a[1] <= altsyncram_6472:auto_generated.q_a[1]
q_a[2] <= altsyncram_6472:auto_generated.q_a[2]
q_a[3] <= altsyncram_6472:auto_generated.q_a[3]
q_a[4] <= altsyncram_6472:auto_generated.q_a[4]
q_a[5] <= altsyncram_6472:auto_generated.q_a[5]
q_a[6] <= altsyncram_6472:auto_generated.q_a[6]
q_a[7] <= altsyncram_6472:auto_generated.q_a[7]
q_a[8] <= altsyncram_6472:auto_generated.q_a[8]
q_a[9] <= altsyncram_6472:auto_generated.q_a[9]
q_a[10] <= altsyncram_6472:auto_generated.q_a[10]
q_a[11] <= altsyncram_6472:auto_generated.q_a[11]
q_a[12] <= altsyncram_6472:auto_generated.q_a[12]
q_a[13] <= altsyncram_6472:auto_generated.q_a[13]
q_a[14] <= altsyncram_6472:auto_generated.q_a[14]
q_a[15] <= altsyncram_6472:auto_generated.q_a[15]
q_a[16] <= altsyncram_6472:auto_generated.q_a[16]
q_a[17] <= altsyncram_6472:auto_generated.q_a[17]
q_a[18] <= altsyncram_6472:auto_generated.q_a[18]
q_a[19] <= altsyncram_6472:auto_generated.q_a[19]
q_a[20] <= altsyncram_6472:auto_generated.q_a[20]
q_a[21] <= altsyncram_6472:auto_generated.q_a[21]
q_a[22] <= altsyncram_6472:auto_generated.q_a[22]
q_a[23] <= altsyncram_6472:auto_generated.q_a[23]
q_a[24] <= altsyncram_6472:auto_generated.q_a[24]
q_a[25] <= altsyncram_6472:auto_generated.q_a[25]
q_a[26] <= altsyncram_6472:auto_generated.q_a[26]
q_a[27] <= altsyncram_6472:auto_generated.q_a[27]
q_a[28] <= altsyncram_6472:auto_generated.q_a[28]
q_a[29] <= altsyncram_6472:auto_generated.q_a[29]
q_a[30] <= altsyncram_6472:auto_generated.q_a[30]
q_a[31] <= altsyncram_6472:auto_generated.q_a[31]
q_b[0] <= altsyncram_6472:auto_generated.q_b[0]
q_b[1] <= altsyncram_6472:auto_generated.q_b[1]
q_b[2] <= altsyncram_6472:auto_generated.q_b[2]
q_b[3] <= altsyncram_6472:auto_generated.q_b[3]
q_b[4] <= altsyncram_6472:auto_generated.q_b[4]
q_b[5] <= altsyncram_6472:auto_generated.q_b[5]
q_b[6] <= altsyncram_6472:auto_generated.q_b[6]
q_b[7] <= altsyncram_6472:auto_generated.q_b[7]
q_b[8] <= altsyncram_6472:auto_generated.q_b[8]
q_b[9] <= altsyncram_6472:auto_generated.q_b[9]
q_b[10] <= altsyncram_6472:auto_generated.q_b[10]
q_b[11] <= altsyncram_6472:auto_generated.q_b[11]
q_b[12] <= altsyncram_6472:auto_generated.q_b[12]
q_b[13] <= altsyncram_6472:auto_generated.q_b[13]
q_b[14] <= altsyncram_6472:auto_generated.q_b[14]
q_b[15] <= altsyncram_6472:auto_generated.q_b[15]
q_b[16] <= altsyncram_6472:auto_generated.q_b[16]
q_b[17] <= altsyncram_6472:auto_generated.q_b[17]
q_b[18] <= altsyncram_6472:auto_generated.q_b[18]
q_b[19] <= altsyncram_6472:auto_generated.q_b[19]
q_b[20] <= altsyncram_6472:auto_generated.q_b[20]
q_b[21] <= altsyncram_6472:auto_generated.q_b[21]
q_b[22] <= altsyncram_6472:auto_generated.q_b[22]
q_b[23] <= altsyncram_6472:auto_generated.q_b[23]
q_b[24] <= altsyncram_6472:auto_generated.q_b[24]
q_b[25] <= altsyncram_6472:auto_generated.q_b[25]
q_b[26] <= altsyncram_6472:auto_generated.q_b[26]
q_b[27] <= altsyncram_6472:auto_generated.q_b[27]
q_b[28] <= altsyncram_6472:auto_generated.q_b[28]
q_b[29] <= altsyncram_6472:auto_generated.q_b[29]
q_b[30] <= altsyncram_6472:auto_generated.q_b[30]
q_b[31] <= altsyncram_6472:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg
address[0] => Equal0.IN8
address[0] => Equal1.IN1
address[1] => Equal0.IN7
address[1] => Equal1.IN8
address[2] => Equal0.IN6
address[2] => Equal1.IN7
address[3] => Equal0.IN5
address[3] => Equal1.IN6
address[4] => Equal0.IN4
address[4] => Equal1.IN5
address[5] => Equal0.IN3
address[5] => Equal1.IN4
address[6] => Equal0.IN2
address[6] => Equal1.IN3
address[7] => Equal0.IN1
address[7] => Equal1.IN2
address[8] => Equal0.IN0
address[8] => Equal1.IN0
chipselect => write_strobe.IN0
clk => oci_ienable[0]~reg0.CLK
clk => oci_ienable[1]~reg0.CLK
clk => oci_ienable[2]~reg0.CLK
clk => oci_ienable[3]~reg0.CLK
clk => oci_ienable[4]~reg0.CLK
clk => oci_ienable[5]~reg0.CLK
clk => oci_ienable[6]~reg0.CLK
clk => oci_ienable[7]~reg0.CLK
clk => oci_ienable[8]~reg0.CLK
clk => oci_ienable[9]~reg0.CLK
clk => oci_ienable[10]~reg0.CLK
clk => oci_ienable[11]~reg0.CLK
clk => oci_ienable[12]~reg0.CLK
clk => oci_ienable[13]~reg0.CLK
clk => oci_ienable[14]~reg0.CLK
clk => oci_ienable[15]~reg0.CLK
clk => oci_ienable[16]~reg0.CLK
clk => oci_ienable[17]~reg0.CLK
clk => oci_ienable[18]~reg0.CLK
clk => oci_ienable[19]~reg0.CLK
clk => oci_ienable[20]~reg0.CLK
clk => oci_ienable[21]~reg0.CLK
clk => oci_ienable[22]~reg0.CLK
clk => oci_ienable[23]~reg0.CLK
clk => oci_ienable[24]~reg0.CLK
clk => oci_ienable[25]~reg0.CLK
clk => oci_ienable[26]~reg0.CLK
clk => oci_ienable[27]~reg0.CLK
clk => oci_ienable[28]~reg0.CLK
clk => oci_ienable[29]~reg0.CLK
clk => oci_ienable[30]~reg0.CLK
clk => oci_ienable[31]~reg0.CLK
clk => oci_single_step_mode~reg0.CLK
debugaccess => write_strobe.IN1
monitor_error => oci_reg_readdata.DATAB
monitor_go => oci_reg_readdata.DATAB
monitor_ready => oci_reg_readdata.DATAB
reset_n => oci_ienable[0]~reg0.PRESET
reset_n => oci_ienable[1]~reg0.PRESET
reset_n => oci_ienable[2]~reg0.PRESET
reset_n => oci_ienable[3]~reg0.PRESET
reset_n => oci_ienable[4]~reg0.PRESET
reset_n => oci_ienable[5]~reg0.PRESET
reset_n => oci_ienable[6]~reg0.PRESET
reset_n => oci_ienable[7]~reg0.PRESET
reset_n => oci_ienable[8]~reg0.PRESET
reset_n => oci_ienable[9]~reg0.PRESET
reset_n => oci_ienable[10]~reg0.PRESET
reset_n => oci_ienable[11]~reg0.PRESET
reset_n => oci_ienable[12]~reg0.PRESET
reset_n => oci_ienable[13]~reg0.PRESET
reset_n => oci_ienable[14]~reg0.PRESET
reset_n => oci_ienable[15]~reg0.PRESET
reset_n => oci_ienable[16]~reg0.PRESET
reset_n => oci_ienable[17]~reg0.PRESET
reset_n => oci_ienable[18]~reg0.PRESET
reset_n => oci_ienable[19]~reg0.PRESET
reset_n => oci_ienable[20]~reg0.PRESET
reset_n => oci_ienable[21]~reg0.PRESET
reset_n => oci_ienable[22]~reg0.PRESET
reset_n => oci_ienable[23]~reg0.PRESET
reset_n => oci_ienable[24]~reg0.PRESET
reset_n => oci_ienable[25]~reg0.PRESET
reset_n => oci_ienable[26]~reg0.PRESET
reset_n => oci_ienable[27]~reg0.PRESET
reset_n => oci_ienable[28]~reg0.PRESET
reset_n => oci_ienable[29]~reg0.PRESET
reset_n => oci_ienable[30]~reg0.PRESET
reset_n => oci_ienable[31]~reg0.PRESET
reset_n => oci_single_step_mode~reg0.ACLR
write => write_strobe.IN1
writedata[0] => ocireg_mrs.DATAIN
writedata[1] => ocireg_ers.DATAIN
writedata[2] => oci_ienable[2]~reg0.DATAIN
writedata[3] => oci_single_step_mode~reg0.DATAIN
writedata[4] => ~NO_FANOUT~
writedata[5] => oci_ienable[5]~reg0.DATAIN
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => oci_ienable[8]~reg0.DATAIN
writedata[9] => ~NO_FANOUT~
writedata[10] => oci_ienable[10]~reg0.DATAIN
writedata[11] => ~NO_FANOUT~
writedata[12] => oci_ienable[12]~reg0.DATAIN
writedata[13] => ~NO_FANOUT~
writedata[14] => oci_ienable[14]~reg0.DATAIN
writedata[15] => ~NO_FANOUT~
writedata[16] => oci_ienable[16]~reg0.DATAIN
writedata[17] => oci_ienable[17]~reg0.DATAIN
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
oci_ienable[0] <= oci_ienable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[1] <= oci_ienable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[2] <= oci_ienable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[3] <= oci_ienable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[4] <= oci_ienable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[5] <= oci_ienable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[6] <= oci_ienable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[7] <= oci_ienable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[8] <= oci_ienable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[9] <= oci_ienable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[10] <= oci_ienable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[11] <= oci_ienable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[12] <= oci_ienable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[13] <= oci_ienable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[14] <= oci_ienable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[15] <= oci_ienable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[16] <= oci_ienable[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[17] <= oci_ienable[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[18] <= oci_ienable[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[19] <= oci_ienable[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[20] <= oci_ienable[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[21] <= oci_ienable[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[22] <= oci_ienable[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[23] <= oci_ienable[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[24] <= oci_ienable[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[25] <= oci_ienable[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[26] <= oci_ienable[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[27] <= oci_ienable[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[28] <= oci_ienable[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[29] <= oci_ienable[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[30] <= oci_ienable[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_ienable[31] <= oci_ienable[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[0] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[1] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[2] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[3] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[4] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[5] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[6] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[7] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[8] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[9] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[10] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[11] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[12] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[13] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[14] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[15] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[16] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[17] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[18] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[19] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[20] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[21] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[22] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[23] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[24] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[25] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[26] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[27] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[28] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[29] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[30] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_reg_readdata[31] <= oci_reg_readdata.DB_MAX_OUTPUT_PORT_TYPE
oci_single_step_mode <= oci_single_step_mode~reg0.DB_MAX_OUTPUT_PORT_TYPE
ocireg_ers <= writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ocireg_mrs <= writedata[0].DB_MAX_OUTPUT_PORT_TYPE
take_action_ocireg <= take_action_ocireg.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break
clk => trigger_state.CLK
clk => break_readreg[0]~reg0.CLK
clk => break_readreg[1]~reg0.CLK
clk => break_readreg[2]~reg0.CLK
clk => break_readreg[3]~reg0.CLK
clk => break_readreg[4]~reg0.CLK
clk => break_readreg[5]~reg0.CLK
clk => break_readreg[6]~reg0.CLK
clk => break_readreg[7]~reg0.CLK
clk => break_readreg[8]~reg0.CLK
clk => break_readreg[9]~reg0.CLK
clk => break_readreg[10]~reg0.CLK
clk => break_readreg[11]~reg0.CLK
clk => break_readreg[12]~reg0.CLK
clk => break_readreg[13]~reg0.CLK
clk => break_readreg[14]~reg0.CLK
clk => break_readreg[15]~reg0.CLK
clk => break_readreg[16]~reg0.CLK
clk => break_readreg[17]~reg0.CLK
clk => break_readreg[18]~reg0.CLK
clk => break_readreg[19]~reg0.CLK
clk => break_readreg[20]~reg0.CLK
clk => break_readreg[21]~reg0.CLK
clk => break_readreg[22]~reg0.CLK
clk => break_readreg[23]~reg0.CLK
clk => break_readreg[24]~reg0.CLK
clk => break_readreg[25]~reg0.CLK
clk => break_readreg[26]~reg0.CLK
clk => break_readreg[27]~reg0.CLK
clk => break_readreg[28]~reg0.CLK
clk => break_readreg[29]~reg0.CLK
clk => break_readreg[30]~reg0.CLK
clk => break_readreg[31]~reg0.CLK
clk => trigbrktype~reg0.CLK
dbrk_break => trigbrktype.OUTPUTSELECT
dbrk_goto0 => always2.IN0
dbrk_goto1 => always2.IN0
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[0] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[1] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[2] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[3] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[4] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[5] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[6] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[7] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[8] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[9] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[10] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[11] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[12] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[13] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[14] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[15] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[16] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[17] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[18] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[19] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[20] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[21] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[22] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[23] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[24] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[25] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[26] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[27] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[28] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[29] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[30] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[31] => break_readreg.DATAB
jdo[32] => ~NO_FANOUT~
jdo[33] => ~NO_FANOUT~
jdo[34] => ~NO_FANOUT~
jdo[35] => ~NO_FANOUT~
jdo[36] => ~NO_FANOUT~
jdo[37] => ~NO_FANOUT~
jrst_n => break_readreg[0]~reg0.ACLR
jrst_n => break_readreg[1]~reg0.ACLR
jrst_n => break_readreg[2]~reg0.ACLR
jrst_n => break_readreg[3]~reg0.ACLR
jrst_n => break_readreg[4]~reg0.ACLR
jrst_n => break_readreg[5]~reg0.ACLR
jrst_n => break_readreg[6]~reg0.ACLR
jrst_n => break_readreg[7]~reg0.ACLR
jrst_n => break_readreg[8]~reg0.ACLR
jrst_n => break_readreg[9]~reg0.ACLR
jrst_n => break_readreg[10]~reg0.ACLR
jrst_n => break_readreg[11]~reg0.ACLR
jrst_n => break_readreg[12]~reg0.ACLR
jrst_n => break_readreg[13]~reg0.ACLR
jrst_n => break_readreg[14]~reg0.ACLR
jrst_n => break_readreg[15]~reg0.ACLR
jrst_n => break_readreg[16]~reg0.ACLR
jrst_n => break_readreg[17]~reg0.ACLR
jrst_n => break_readreg[18]~reg0.ACLR
jrst_n => break_readreg[19]~reg0.ACLR
jrst_n => break_readreg[20]~reg0.ACLR
jrst_n => break_readreg[21]~reg0.ACLR
jrst_n => break_readreg[22]~reg0.ACLR
jrst_n => break_readreg[23]~reg0.ACLR
jrst_n => break_readreg[24]~reg0.ACLR
jrst_n => break_readreg[25]~reg0.ACLR
jrst_n => break_readreg[26]~reg0.ACLR
jrst_n => break_readreg[27]~reg0.ACLR
jrst_n => break_readreg[28]~reg0.ACLR
jrst_n => break_readreg[29]~reg0.ACLR
jrst_n => break_readreg[30]~reg0.ACLR
jrst_n => break_readreg[31]~reg0.ACLR
jrst_n => trigbrktype~reg0.ACLR
reset_n => trigger_state.ACLR
take_action_break_a => take_action_any_break.IN0
take_action_break_b => take_action_any_break.IN1
take_action_break_c => take_action_any_break.IN1
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_a => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_b => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
take_no_action_break_c => break_readreg.OUTPUTSELECT
xbrk_goto0 => always2.IN1
xbrk_goto1 => always2.IN1
break_readreg[0] <= break_readreg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[1] <= break_readreg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[2] <= break_readreg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[3] <= break_readreg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[4] <= break_readreg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[5] <= break_readreg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[6] <= break_readreg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[7] <= break_readreg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[8] <= break_readreg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[9] <= break_readreg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[10] <= break_readreg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[11] <= break_readreg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[12] <= break_readreg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[13] <= break_readreg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[14] <= break_readreg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[15] <= break_readreg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[16] <= break_readreg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[17] <= break_readreg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[18] <= break_readreg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[19] <= break_readreg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[20] <= break_readreg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[21] <= break_readreg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[22] <= break_readreg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[23] <= break_readreg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[24] <= break_readreg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[25] <= break_readreg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[26] <= break_readreg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[27] <= break_readreg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[28] <= break_readreg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[29] <= break_readreg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[30] <= break_readreg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
break_readreg[31] <= break_readreg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_hit0_latch <= <GND>
dbrk_hit1_latch <= <GND>
dbrk_hit2_latch <= <GND>
dbrk_hit3_latch <= <GND>
trigbrktype <= trigbrktype~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_0 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
trigger_state_1 <= trigger_state.DB_MAX_OUTPUT_PORT_TYPE
xbrk_ctrl0[0] <= <GND>
xbrk_ctrl0[1] <= <GND>
xbrk_ctrl0[2] <= <GND>
xbrk_ctrl0[3] <= <GND>
xbrk_ctrl0[4] <= <GND>
xbrk_ctrl0[5] <= <GND>
xbrk_ctrl0[6] <= <GND>
xbrk_ctrl0[7] <= <GND>
xbrk_ctrl1[0] <= <GND>
xbrk_ctrl1[1] <= <GND>
xbrk_ctrl1[2] <= <GND>
xbrk_ctrl1[3] <= <GND>
xbrk_ctrl1[4] <= <GND>
xbrk_ctrl1[5] <= <GND>
xbrk_ctrl1[6] <= <GND>
xbrk_ctrl1[7] <= <GND>
xbrk_ctrl2[0] <= <GND>
xbrk_ctrl2[1] <= <GND>
xbrk_ctrl2[2] <= <GND>
xbrk_ctrl2[3] <= <GND>
xbrk_ctrl2[4] <= <GND>
xbrk_ctrl2[5] <= <GND>
xbrk_ctrl2[6] <= <GND>
xbrk_ctrl2[7] <= <GND>
xbrk_ctrl3[0] <= <GND>
xbrk_ctrl3[1] <= <GND>
xbrk_ctrl3[2] <= <GND>
xbrk_ctrl3[3] <= <GND>
xbrk_ctrl3[4] <= <GND>
xbrk_ctrl3[5] <= <GND>
xbrk_ctrl3[6] <= <GND>
xbrk_ctrl3[7] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk
D_en => ~NO_FANOUT~
E_en => xbrk_break~reg0.ENA
E_en => E_xbrk_traceon.ENA
E_en => E_xbrk_traceoff.ENA
E_en => E_xbrk_trigout.ENA
E_en => E_xbrk_goto0.ENA
E_en => E_xbrk_goto1.ENA
E_valid => M_xbrk_traceon.IN1
E_valid => M_xbrk_traceoff.IN1
E_valid => M_xbrk_trigout.IN1
E_valid => M_xbrk_goto0.IN1
E_valid => M_xbrk_goto1.IN1
F_pc[0] => ~NO_FANOUT~
F_pc[1] => ~NO_FANOUT~
F_pc[2] => ~NO_FANOUT~
F_pc[3] => ~NO_FANOUT~
F_pc[4] => ~NO_FANOUT~
F_pc[5] => ~NO_FANOUT~
F_pc[6] => ~NO_FANOUT~
F_pc[7] => ~NO_FANOUT~
F_pc[8] => ~NO_FANOUT~
F_pc[9] => ~NO_FANOUT~
F_pc[10] => ~NO_FANOUT~
F_pc[11] => ~NO_FANOUT~
F_pc[12] => ~NO_FANOUT~
F_pc[13] => ~NO_FANOUT~
F_pc[14] => ~NO_FANOUT~
F_pc[15] => ~NO_FANOUT~
F_pc[16] => ~NO_FANOUT~
F_pc[17] => ~NO_FANOUT~
F_pc[18] => ~NO_FANOUT~
F_pc[19] => ~NO_FANOUT~
F_pc[20] => ~NO_FANOUT~
F_pc[21] => ~NO_FANOUT~
F_pc[22] => ~NO_FANOUT~
F_pc[23] => ~NO_FANOUT~
F_pc[24] => ~NO_FANOUT~
M_en => M_xbrk_traceon.ENA
M_en => M_xbrk_traceoff.ENA
M_en => M_xbrk_trigout.ENA
M_en => M_xbrk_goto0.ENA
M_en => M_xbrk_goto1.ENA
clk => M_xbrk_goto1.CLK
clk => M_xbrk_goto0.CLK
clk => M_xbrk_trigout.CLK
clk => M_xbrk_traceoff.CLK
clk => M_xbrk_traceon.CLK
clk => E_xbrk_goto1.CLK
clk => E_xbrk_goto0.CLK
clk => E_xbrk_trigout.CLK
clk => E_xbrk_traceoff.CLK
clk => E_xbrk_traceon.CLK
clk => xbrk_break~reg0.CLK
reset_n => xbrk_break~reg0.ACLR
reset_n => M_xbrk_goto0.ACLR
reset_n => M_xbrk_goto1.ACLR
reset_n => M_xbrk_traceoff.ACLR
reset_n => M_xbrk_traceon.ACLR
reset_n => M_xbrk_trigout.ACLR
reset_n => E_xbrk_traceon.ACLR
reset_n => E_xbrk_traceoff.ACLR
reset_n => E_xbrk_trigout.ACLR
reset_n => E_xbrk_goto0.ACLR
reset_n => E_xbrk_goto1.ACLR
trigger_state_0 => ~NO_FANOUT~
trigger_state_1 => ~NO_FANOUT~
xbrk_ctrl0[0] => ~NO_FANOUT~
xbrk_ctrl0[1] => ~NO_FANOUT~
xbrk_ctrl0[2] => ~NO_FANOUT~
xbrk_ctrl0[3] => ~NO_FANOUT~
xbrk_ctrl0[4] => ~NO_FANOUT~
xbrk_ctrl0[5] => ~NO_FANOUT~
xbrk_ctrl0[6] => ~NO_FANOUT~
xbrk_ctrl0[7] => ~NO_FANOUT~
xbrk_ctrl1[0] => ~NO_FANOUT~
xbrk_ctrl1[1] => ~NO_FANOUT~
xbrk_ctrl1[2] => ~NO_FANOUT~
xbrk_ctrl1[3] => ~NO_FANOUT~
xbrk_ctrl1[4] => ~NO_FANOUT~
xbrk_ctrl1[5] => ~NO_FANOUT~
xbrk_ctrl1[6] => ~NO_FANOUT~
xbrk_ctrl1[7] => ~NO_FANOUT~
xbrk_ctrl2[0] => ~NO_FANOUT~
xbrk_ctrl2[1] => ~NO_FANOUT~
xbrk_ctrl2[2] => ~NO_FANOUT~
xbrk_ctrl2[3] => ~NO_FANOUT~
xbrk_ctrl2[4] => ~NO_FANOUT~
xbrk_ctrl2[5] => ~NO_FANOUT~
xbrk_ctrl2[6] => ~NO_FANOUT~
xbrk_ctrl2[7] => ~NO_FANOUT~
xbrk_ctrl3[0] => ~NO_FANOUT~
xbrk_ctrl3[1] => ~NO_FANOUT~
xbrk_ctrl3[2] => ~NO_FANOUT~
xbrk_ctrl3[3] => ~NO_FANOUT~
xbrk_ctrl3[4] => ~NO_FANOUT~
xbrk_ctrl3[5] => ~NO_FANOUT~
xbrk_ctrl3[6] => ~NO_FANOUT~
xbrk_ctrl3[7] => ~NO_FANOUT~
xbrk_break <= xbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto0 <= M_xbrk_goto0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_goto1 <= M_xbrk_goto1.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceoff <= M_xbrk_traceoff.DB_MAX_OUTPUT_PORT_TYPE
xbrk_traceon <= M_xbrk_traceon.DB_MAX_OUTPUT_PORT_TYPE
xbrk_trigout <= M_xbrk_trigout.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk
A_ctrl_ld => cpu_d_read.IN0
A_ctrl_st => cpu_d_write.IN0
A_en => cpu_d_wait.DATAIN
A_mem_baddr[0] => cpu_d_address[0].DATAIN
A_mem_baddr[1] => cpu_d_address[1].DATAIN
A_mem_baddr[2] => cpu_d_address[2].DATAIN
A_mem_baddr[3] => cpu_d_address[3].DATAIN
A_mem_baddr[4] => cpu_d_address[4].DATAIN
A_mem_baddr[5] => cpu_d_address[5].DATAIN
A_mem_baddr[6] => cpu_d_address[6].DATAIN
A_mem_baddr[7] => cpu_d_address[7].DATAIN
A_mem_baddr[8] => cpu_d_address[8].DATAIN
A_mem_baddr[9] => cpu_d_address[9].DATAIN
A_mem_baddr[10] => cpu_d_address[10].DATAIN
A_mem_baddr[11] => cpu_d_address[11].DATAIN
A_mem_baddr[12] => cpu_d_address[12].DATAIN
A_mem_baddr[13] => cpu_d_address[13].DATAIN
A_mem_baddr[14] => cpu_d_address[14].DATAIN
A_mem_baddr[15] => cpu_d_address[15].DATAIN
A_mem_baddr[16] => cpu_d_address[16].DATAIN
A_mem_baddr[17] => cpu_d_address[17].DATAIN
A_mem_baddr[18] => cpu_d_address[18].DATAIN
A_mem_baddr[19] => cpu_d_address[19].DATAIN
A_mem_baddr[20] => cpu_d_address[20].DATAIN
A_mem_baddr[21] => cpu_d_address[21].DATAIN
A_mem_baddr[22] => cpu_d_address[22].DATAIN
A_mem_baddr[23] => cpu_d_address[23].DATAIN
A_mem_baddr[24] => cpu_d_address[24].DATAIN
A_mem_baddr[25] => cpu_d_address[25].DATAIN
A_mem_baddr[26] => cpu_d_address[26].DATAIN
A_mem_baddr[27] => cpu_d_address[27].DATAIN
A_st_data[0] => cpu_d_writedata[0].DATAIN
A_st_data[1] => cpu_d_writedata[1].DATAIN
A_st_data[2] => cpu_d_writedata[2].DATAIN
A_st_data[3] => cpu_d_writedata[3].DATAIN
A_st_data[4] => cpu_d_writedata[4].DATAIN
A_st_data[5] => cpu_d_writedata[5].DATAIN
A_st_data[6] => cpu_d_writedata[6].DATAIN
A_st_data[7] => cpu_d_writedata[7].DATAIN
A_st_data[8] => cpu_d_writedata[8].DATAIN
A_st_data[9] => cpu_d_writedata[9].DATAIN
A_st_data[10] => cpu_d_writedata[10].DATAIN
A_st_data[11] => cpu_d_writedata[11].DATAIN
A_st_data[12] => cpu_d_writedata[12].DATAIN
A_st_data[13] => cpu_d_writedata[13].DATAIN
A_st_data[14] => cpu_d_writedata[14].DATAIN
A_st_data[15] => cpu_d_writedata[15].DATAIN
A_st_data[16] => cpu_d_writedata[16].DATAIN
A_st_data[17] => cpu_d_writedata[17].DATAIN
A_st_data[18] => cpu_d_writedata[18].DATAIN
A_st_data[19] => cpu_d_writedata[19].DATAIN
A_st_data[20] => cpu_d_writedata[20].DATAIN
A_st_data[21] => cpu_d_writedata[21].DATAIN
A_st_data[22] => cpu_d_writedata[22].DATAIN
A_st_data[23] => cpu_d_writedata[23].DATAIN
A_st_data[24] => cpu_d_writedata[24].DATAIN
A_st_data[25] => cpu_d_writedata[25].DATAIN
A_st_data[26] => cpu_d_writedata[26].DATAIN
A_st_data[27] => cpu_d_writedata[27].DATAIN
A_st_data[28] => cpu_d_writedata[28].DATAIN
A_st_data[29] => cpu_d_writedata[29].DATAIN
A_st_data[30] => cpu_d_writedata[30].DATAIN
A_st_data[31] => cpu_d_writedata[31].DATAIN
A_valid => cpu_d_read.IN1
A_valid => cpu_d_write.IN1
A_wr_data_filtered[0] => cpu_d_readdata[0].DATAIN
A_wr_data_filtered[1] => cpu_d_readdata[1].DATAIN
A_wr_data_filtered[2] => cpu_d_readdata[2].DATAIN
A_wr_data_filtered[3] => cpu_d_readdata[3].DATAIN
A_wr_data_filtered[4] => cpu_d_readdata[4].DATAIN
A_wr_data_filtered[5] => cpu_d_readdata[5].DATAIN
A_wr_data_filtered[6] => cpu_d_readdata[6].DATAIN
A_wr_data_filtered[7] => cpu_d_readdata[7].DATAIN
A_wr_data_filtered[8] => cpu_d_readdata[8].DATAIN
A_wr_data_filtered[9] => cpu_d_readdata[9].DATAIN
A_wr_data_filtered[10] => cpu_d_readdata[10].DATAIN
A_wr_data_filtered[11] => cpu_d_readdata[11].DATAIN
A_wr_data_filtered[12] => cpu_d_readdata[12].DATAIN
A_wr_data_filtered[13] => cpu_d_readdata[13].DATAIN
A_wr_data_filtered[14] => cpu_d_readdata[14].DATAIN
A_wr_data_filtered[15] => cpu_d_readdata[15].DATAIN
A_wr_data_filtered[16] => cpu_d_readdata[16].DATAIN
A_wr_data_filtered[17] => cpu_d_readdata[17].DATAIN
A_wr_data_filtered[18] => cpu_d_readdata[18].DATAIN
A_wr_data_filtered[19] => cpu_d_readdata[19].DATAIN
A_wr_data_filtered[20] => cpu_d_readdata[20].DATAIN
A_wr_data_filtered[21] => cpu_d_readdata[21].DATAIN
A_wr_data_filtered[22] => cpu_d_readdata[22].DATAIN
A_wr_data_filtered[23] => cpu_d_readdata[23].DATAIN
A_wr_data_filtered[24] => cpu_d_readdata[24].DATAIN
A_wr_data_filtered[25] => cpu_d_readdata[25].DATAIN
A_wr_data_filtered[26] => cpu_d_readdata[26].DATAIN
A_wr_data_filtered[27] => cpu_d_readdata[27].DATAIN
A_wr_data_filtered[28] => cpu_d_readdata[28].DATAIN
A_wr_data_filtered[29] => cpu_d_readdata[29].DATAIN
A_wr_data_filtered[30] => cpu_d_readdata[30].DATAIN
A_wr_data_filtered[31] => cpu_d_readdata[31].DATAIN
clk => dbrk_goto1~reg0.CLK
clk => dbrk_goto0~reg0.CLK
clk => dbrk_traceme~reg0.CLK
clk => dbrk_traceon~reg0.CLK
clk => dbrk_traceoff~reg0.CLK
clk => dbrk_break_pulse.CLK
clk => dbrk_trigout~reg0.CLK
clk => dbrk_break~reg0.CLK
debugack => dbrk_break.DATAB
reset_n => dbrk_goto1~reg0.ACLR
reset_n => dbrk_goto0~reg0.ACLR
reset_n => dbrk_traceme~reg0.ACLR
reset_n => dbrk_traceon~reg0.ACLR
reset_n => dbrk_traceoff~reg0.ACLR
reset_n => dbrk_break_pulse.ACLR
reset_n => dbrk_trigout~reg0.ACLR
reset_n => dbrk_break~reg0.ACLR
cpu_d_address[0] <= A_mem_baddr[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[1] <= A_mem_baddr[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[2] <= A_mem_baddr[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[3] <= A_mem_baddr[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[4] <= A_mem_baddr[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[5] <= A_mem_baddr[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[6] <= A_mem_baddr[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[7] <= A_mem_baddr[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[8] <= A_mem_baddr[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[9] <= A_mem_baddr[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[10] <= A_mem_baddr[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[11] <= A_mem_baddr[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[12] <= A_mem_baddr[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[13] <= A_mem_baddr[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[14] <= A_mem_baddr[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[15] <= A_mem_baddr[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[16] <= A_mem_baddr[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[17] <= A_mem_baddr[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[18] <= A_mem_baddr[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[19] <= A_mem_baddr[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[20] <= A_mem_baddr[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[21] <= A_mem_baddr[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[22] <= A_mem_baddr[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[23] <= A_mem_baddr[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[24] <= A_mem_baddr[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[25] <= A_mem_baddr[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[26] <= A_mem_baddr[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_address[27] <= A_mem_baddr[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_read <= cpu_d_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[0] <= A_wr_data_filtered[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[1] <= A_wr_data_filtered[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[2] <= A_wr_data_filtered[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[3] <= A_wr_data_filtered[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[4] <= A_wr_data_filtered[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[5] <= A_wr_data_filtered[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[6] <= A_wr_data_filtered[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[7] <= A_wr_data_filtered[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[8] <= A_wr_data_filtered[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[9] <= A_wr_data_filtered[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[10] <= A_wr_data_filtered[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[11] <= A_wr_data_filtered[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[12] <= A_wr_data_filtered[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[13] <= A_wr_data_filtered[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[14] <= A_wr_data_filtered[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[15] <= A_wr_data_filtered[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[16] <= A_wr_data_filtered[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[17] <= A_wr_data_filtered[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[18] <= A_wr_data_filtered[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[19] <= A_wr_data_filtered[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[20] <= A_wr_data_filtered[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[21] <= A_wr_data_filtered[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[22] <= A_wr_data_filtered[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[23] <= A_wr_data_filtered[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[24] <= A_wr_data_filtered[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[25] <= A_wr_data_filtered[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[26] <= A_wr_data_filtered[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[27] <= A_wr_data_filtered[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[28] <= A_wr_data_filtered[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[29] <= A_wr_data_filtered[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[30] <= A_wr_data_filtered[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_readdata[31] <= A_wr_data_filtered[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_wait <= A_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_write <= cpu_d_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[0] <= A_st_data[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[1] <= A_st_data[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[2] <= A_st_data[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[3] <= A_st_data[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[4] <= A_st_data[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[5] <= A_st_data[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[6] <= A_st_data[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[7] <= A_st_data[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[8] <= A_st_data[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[9] <= A_st_data[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[10] <= A_st_data[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[11] <= A_st_data[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[12] <= A_st_data[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[13] <= A_st_data[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[14] <= A_st_data[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[15] <= A_st_data[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[16] <= A_st_data[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[17] <= A_st_data[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[18] <= A_st_data[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[19] <= A_st_data[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[20] <= A_st_data[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[21] <= A_st_data[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[22] <= A_st_data[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[23] <= A_st_data[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[24] <= A_st_data[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[25] <= A_st_data[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[26] <= A_st_data[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[27] <= A_st_data[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[28] <= A_st_data[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[29] <= A_st_data[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[30] <= A_st_data[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_d_writedata[31] <= A_st_data[31].DB_MAX_OUTPUT_PORT_TYPE
dbrk_break <= dbrk_break~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto0 <= dbrk_goto0~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_goto1 <= dbrk_goto1~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceme <= dbrk_traceme~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceoff <= dbrk_traceoff~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_traceon <= dbrk_traceon~reg0.DB_MAX_OUTPUT_PORT_TYPE
dbrk_trigout <= dbrk_trigout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace
A_cmp_result => ~NO_FANOUT~
A_ctrl_exception => ~NO_FANOUT~
A_en => instr_retired.IN0
A_op_beq => ~NO_FANOUT~
A_op_bge => ~NO_FANOUT~
A_op_bgeu => ~NO_FANOUT~
A_op_blt => ~NO_FANOUT~
A_op_bltu => ~NO_FANOUT~
A_op_bne => ~NO_FANOUT~
A_op_br => ~NO_FANOUT~
A_op_bret => ~NO_FANOUT~
A_op_call => ~NO_FANOUT~
A_op_callr => ~NO_FANOUT~
A_op_eret => ~NO_FANOUT~
A_op_jmp => ~NO_FANOUT~
A_op_jmpi => ~NO_FANOUT~
A_op_ret => ~NO_FANOUT~
A_pcb[0] => ~NO_FANOUT~
A_pcb[1] => ~NO_FANOUT~
A_pcb[2] => ~NO_FANOUT~
A_pcb[3] => ~NO_FANOUT~
A_pcb[4] => ~NO_FANOUT~
A_pcb[5] => ~NO_FANOUT~
A_pcb[6] => ~NO_FANOUT~
A_pcb[7] => ~NO_FANOUT~
A_pcb[8] => ~NO_FANOUT~
A_pcb[9] => ~NO_FANOUT~
A_pcb[10] => ~NO_FANOUT~
A_pcb[11] => ~NO_FANOUT~
A_pcb[12] => ~NO_FANOUT~
A_pcb[13] => ~NO_FANOUT~
A_pcb[14] => ~NO_FANOUT~
A_pcb[15] => ~NO_FANOUT~
A_pcb[16] => ~NO_FANOUT~
A_pcb[17] => ~NO_FANOUT~
A_pcb[18] => ~NO_FANOUT~
A_pcb[19] => ~NO_FANOUT~
A_pcb[20] => ~NO_FANOUT~
A_pcb[21] => ~NO_FANOUT~
A_pcb[22] => ~NO_FANOUT~
A_pcb[23] => ~NO_FANOUT~
A_pcb[24] => ~NO_FANOUT~
A_pcb[25] => ~NO_FANOUT~
A_pcb[26] => ~NO_FANOUT~
A_valid => instr_retired.IN1
A_wr_data_filtered[0] => ~NO_FANOUT~
A_wr_data_filtered[1] => ~NO_FANOUT~
A_wr_data_filtered[2] => ~NO_FANOUT~
A_wr_data_filtered[3] => ~NO_FANOUT~
A_wr_data_filtered[4] => ~NO_FANOUT~
A_wr_data_filtered[5] => ~NO_FANOUT~
A_wr_data_filtered[6] => ~NO_FANOUT~
A_wr_data_filtered[7] => ~NO_FANOUT~
A_wr_data_filtered[8] => ~NO_FANOUT~
A_wr_data_filtered[9] => ~NO_FANOUT~
A_wr_data_filtered[10] => ~NO_FANOUT~
A_wr_data_filtered[11] => ~NO_FANOUT~
A_wr_data_filtered[12] => ~NO_FANOUT~
A_wr_data_filtered[13] => ~NO_FANOUT~
A_wr_data_filtered[14] => ~NO_FANOUT~
A_wr_data_filtered[15] => ~NO_FANOUT~
A_wr_data_filtered[16] => ~NO_FANOUT~
A_wr_data_filtered[17] => ~NO_FANOUT~
A_wr_data_filtered[18] => ~NO_FANOUT~
A_wr_data_filtered[19] => ~NO_FANOUT~
A_wr_data_filtered[20] => ~NO_FANOUT~
A_wr_data_filtered[21] => ~NO_FANOUT~
A_wr_data_filtered[22] => ~NO_FANOUT~
A_wr_data_filtered[23] => ~NO_FANOUT~
A_wr_data_filtered[24] => ~NO_FANOUT~
A_wr_data_filtered[25] => ~NO_FANOUT~
A_wr_data_filtered[26] => ~NO_FANOUT~
A_wr_data_filtered[27] => ~NO_FANOUT~
A_wr_data_filtered[28] => ~NO_FANOUT~
A_wr_data_filtered[29] => ~NO_FANOUT~
A_wr_data_filtered[30] => ~NO_FANOUT~
A_wr_data_filtered[31] => ~NO_FANOUT~
clk => dct_count[0]~reg0.CLK
clk => dct_count[1]~reg0.CLK
clk => dct_count[2]~reg0.CLK
clk => dct_count[3]~reg0.CLK
clk => dct_buffer[0]~reg0.CLK
clk => dct_buffer[1]~reg0.CLK
clk => dct_buffer[2]~reg0.CLK
clk => dct_buffer[3]~reg0.CLK
clk => dct_buffer[4]~reg0.CLK
clk => dct_buffer[5]~reg0.CLK
clk => dct_buffer[6]~reg0.CLK
clk => dct_buffer[7]~reg0.CLK
clk => dct_buffer[8]~reg0.CLK
clk => dct_buffer[9]~reg0.CLK
clk => dct_buffer[10]~reg0.CLK
clk => dct_buffer[11]~reg0.CLK
clk => dct_buffer[12]~reg0.CLK
clk => dct_buffer[13]~reg0.CLK
clk => dct_buffer[14]~reg0.CLK
clk => dct_buffer[15]~reg0.CLK
clk => dct_buffer[16]~reg0.CLK
clk => dct_buffer[17]~reg0.CLK
clk => dct_buffer[18]~reg0.CLK
clk => dct_buffer[19]~reg0.CLK
clk => dct_buffer[20]~reg0.CLK
clk => dct_buffer[21]~reg0.CLK
clk => dct_buffer[22]~reg0.CLK
clk => dct_buffer[23]~reg0.CLK
clk => dct_buffer[24]~reg0.CLK
clk => dct_buffer[25]~reg0.CLK
clk => dct_buffer[26]~reg0.CLK
clk => dct_buffer[27]~reg0.CLK
clk => dct_buffer[28]~reg0.CLK
clk => dct_buffer[29]~reg0.CLK
clk => itm[0]~reg0.CLK
clk => itm[1]~reg0.CLK
clk => itm[2]~reg0.CLK
clk => itm[3]~reg0.CLK
clk => itm[4]~reg0.CLK
clk => itm[5]~reg0.CLK
clk => itm[6]~reg0.CLK
clk => itm[7]~reg0.CLK
clk => itm[8]~reg0.CLK
clk => itm[9]~reg0.CLK
clk => itm[10]~reg0.CLK
clk => itm[11]~reg0.CLK
clk => itm[12]~reg0.CLK
clk => itm[13]~reg0.CLK
clk => itm[14]~reg0.CLK
clk => itm[15]~reg0.CLK
clk => itm[16]~reg0.CLK
clk => itm[17]~reg0.CLK
clk => itm[18]~reg0.CLK
clk => itm[19]~reg0.CLK
clk => itm[20]~reg0.CLK
clk => itm[21]~reg0.CLK
clk => itm[22]~reg0.CLK
clk => itm[23]~reg0.CLK
clk => itm[24]~reg0.CLK
clk => itm[25]~reg0.CLK
clk => itm[26]~reg0.CLK
clk => itm[27]~reg0.CLK
clk => itm[28]~reg0.CLK
clk => itm[29]~reg0.CLK
clk => itm[30]~reg0.CLK
clk => itm[31]~reg0.CLK
clk => itm[32]~reg0.CLK
clk => itm[33]~reg0.CLK
clk => itm[34]~reg0.CLK
clk => itm[35]~reg0.CLK
clk => d1_debugack.CLK
dbrk_traceoff => ~NO_FANOUT~
dbrk_traceon => ~NO_FANOUT~
debugack => d1_debugack.DATAIN
jdo[0] => ~NO_FANOUT~
jdo[1] => ~NO_FANOUT~
jdo[2] => ~NO_FANOUT~
jdo[3] => ~NO_FANOUT~
jdo[4] => ~NO_FANOUT~
jdo[5] => ~NO_FANOUT~
jdo[6] => ~NO_FANOUT~
jdo[7] => ~NO_FANOUT~
jdo[8] => ~NO_FANOUT~
jdo[9] => ~NO_FANOUT~
jdo[10] => ~NO_FANOUT~
jdo[11] => ~NO_FANOUT~
jdo[12] => ~NO_FANOUT~
jdo[13] => ~NO_FANOUT~
jdo[14] => ~NO_FANOUT~
jdo[15] => ~NO_FANOUT~
jrst_n => dct_count[0]~reg0.ACLR
jrst_n => dct_count[1]~reg0.ACLR
jrst_n => dct_count[2]~reg0.ACLR
jrst_n => dct_count[3]~reg0.ACLR
jrst_n => dct_buffer[0]~reg0.ACLR
jrst_n => dct_buffer[1]~reg0.ACLR
jrst_n => dct_buffer[2]~reg0.ACLR
jrst_n => dct_buffer[3]~reg0.ACLR
jrst_n => dct_buffer[4]~reg0.ACLR
jrst_n => dct_buffer[5]~reg0.ACLR
jrst_n => dct_buffer[6]~reg0.ACLR
jrst_n => dct_buffer[7]~reg0.ACLR
jrst_n => dct_buffer[8]~reg0.ACLR
jrst_n => dct_buffer[9]~reg0.ACLR
jrst_n => dct_buffer[10]~reg0.ACLR
jrst_n => dct_buffer[11]~reg0.ACLR
jrst_n => dct_buffer[12]~reg0.ACLR
jrst_n => dct_buffer[13]~reg0.ACLR
jrst_n => dct_buffer[14]~reg0.ACLR
jrst_n => dct_buffer[15]~reg0.ACLR
jrst_n => dct_buffer[16]~reg0.ACLR
jrst_n => dct_buffer[17]~reg0.ACLR
jrst_n => dct_buffer[18]~reg0.ACLR
jrst_n => dct_buffer[19]~reg0.ACLR
jrst_n => dct_buffer[20]~reg0.ACLR
jrst_n => dct_buffer[21]~reg0.ACLR
jrst_n => dct_buffer[22]~reg0.ACLR
jrst_n => dct_buffer[23]~reg0.ACLR
jrst_n => dct_buffer[24]~reg0.ACLR
jrst_n => dct_buffer[25]~reg0.ACLR
jrst_n => dct_buffer[26]~reg0.ACLR
jrst_n => dct_buffer[27]~reg0.ACLR
jrst_n => dct_buffer[28]~reg0.ACLR
jrst_n => dct_buffer[29]~reg0.ACLR
jrst_n => itm[0]~reg0.ACLR
jrst_n => itm[1]~reg0.ACLR
jrst_n => itm[2]~reg0.ACLR
jrst_n => itm[3]~reg0.ACLR
jrst_n => itm[4]~reg0.ACLR
jrst_n => itm[5]~reg0.ACLR
jrst_n => itm[6]~reg0.ACLR
jrst_n => itm[7]~reg0.ACLR
jrst_n => itm[8]~reg0.ACLR
jrst_n => itm[9]~reg0.ACLR
jrst_n => itm[10]~reg0.ACLR
jrst_n => itm[11]~reg0.ACLR
jrst_n => itm[12]~reg0.ACLR
jrst_n => itm[13]~reg0.ACLR
jrst_n => itm[14]~reg0.ACLR
jrst_n => itm[15]~reg0.ACLR
jrst_n => itm[16]~reg0.ACLR
jrst_n => itm[17]~reg0.ACLR
jrst_n => itm[18]~reg0.ACLR
jrst_n => itm[19]~reg0.ACLR
jrst_n => itm[20]~reg0.ACLR
jrst_n => itm[21]~reg0.ACLR
jrst_n => itm[22]~reg0.ACLR
jrst_n => itm[23]~reg0.ACLR
jrst_n => itm[24]~reg0.ACLR
jrst_n => itm[25]~reg0.ACLR
jrst_n => itm[26]~reg0.ACLR
jrst_n => itm[27]~reg0.ACLR
jrst_n => itm[28]~reg0.ACLR
jrst_n => itm[29]~reg0.ACLR
jrst_n => itm[30]~reg0.ACLR
jrst_n => itm[31]~reg0.ACLR
jrst_n => itm[32]~reg0.ACLR
jrst_n => itm[33]~reg0.ACLR
jrst_n => itm[34]~reg0.ACLR
jrst_n => itm[35]~reg0.ACLR
reset_n => d1_debugack.ACLR
take_action_tracectrl => ~NO_FANOUT~
trc_enb => ~NO_FANOUT~
xbrk_traceoff => ~NO_FANOUT~
xbrk_traceon => ~NO_FANOUT~
xbrk_wrap_traceoff => ~NO_FANOUT~
dct_buffer[0] <= dct_buffer[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[1] <= dct_buffer[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[2] <= dct_buffer[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[3] <= dct_buffer[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[4] <= dct_buffer[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[5] <= dct_buffer[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[6] <= dct_buffer[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[7] <= dct_buffer[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[8] <= dct_buffer[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[9] <= dct_buffer[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[10] <= dct_buffer[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[11] <= dct_buffer[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[12] <= dct_buffer[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[13] <= dct_buffer[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[14] <= dct_buffer[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[15] <= dct_buffer[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[16] <= dct_buffer[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[17] <= dct_buffer[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[18] <= dct_buffer[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[19] <= dct_buffer[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[20] <= dct_buffer[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[21] <= dct_buffer[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[22] <= dct_buffer[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[23] <= dct_buffer[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[24] <= dct_buffer[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[25] <= dct_buffer[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[26] <= dct_buffer[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[27] <= dct_buffer[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[28] <= dct_buffer[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_buffer[29] <= dct_buffer[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[0] <= dct_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[1] <= dct_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[2] <= dct_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dct_count[3] <= dct_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[0] <= itm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[1] <= itm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[2] <= itm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[3] <= itm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[4] <= itm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[5] <= itm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[6] <= itm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[7] <= itm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[8] <= itm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[9] <= itm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[10] <= itm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[11] <= itm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[12] <= itm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[13] <= itm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[14] <= itm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[15] <= itm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[16] <= itm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[17] <= itm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[18] <= itm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[19] <= itm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[20] <= itm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[21] <= itm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[22] <= itm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[23] <= itm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[24] <= itm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[25] <= itm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[26] <= itm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[27] <= itm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[28] <= itm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[29] <= itm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[30] <= itm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[31] <= itm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[32] <= itm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[33] <= itm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[34] <= itm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
itm[35] <= itm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
trc_ctrl[0] <= <GND>
trc_ctrl[1] <= <GND>
trc_ctrl[2] <= <GND>
trc_ctrl[3] <= <GND>
trc_ctrl[4] <= <GND>
trc_ctrl[5] <= <GND>
trc_ctrl[6] <= <GND>
trc_ctrl[7] <= <GND>
trc_ctrl[8] <= <GND>
trc_ctrl[9] <= <GND>
trc_ctrl[10] <= <GND>
trc_ctrl[11] <= <GND>
trc_ctrl[12] <= <GND>
trc_ctrl[13] <= <GND>
trc_ctrl[14] <= <GND>
trc_ctrl[15] <= <GND>
trc_on <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace
clk => dtm[0]~reg0.CLK
clk => dtm[1]~reg0.CLK
clk => dtm[2]~reg0.CLK
clk => dtm[3]~reg0.CLK
clk => dtm[4]~reg0.CLK
clk => dtm[5]~reg0.CLK
clk => dtm[6]~reg0.CLK
clk => dtm[7]~reg0.CLK
clk => dtm[8]~reg0.CLK
clk => dtm[9]~reg0.CLK
clk => dtm[10]~reg0.CLK
clk => dtm[11]~reg0.CLK
clk => dtm[12]~reg0.CLK
clk => dtm[13]~reg0.CLK
clk => dtm[14]~reg0.CLK
clk => dtm[15]~reg0.CLK
clk => dtm[16]~reg0.CLK
clk => dtm[17]~reg0.CLK
clk => dtm[18]~reg0.CLK
clk => dtm[19]~reg0.CLK
clk => dtm[20]~reg0.CLK
clk => dtm[21]~reg0.CLK
clk => dtm[22]~reg0.CLK
clk => dtm[23]~reg0.CLK
clk => dtm[24]~reg0.CLK
clk => dtm[25]~reg0.CLK
clk => dtm[26]~reg0.CLK
clk => dtm[27]~reg0.CLK
clk => dtm[28]~reg0.CLK
clk => dtm[29]~reg0.CLK
clk => dtm[30]~reg0.CLK
clk => dtm[31]~reg0.CLK
clk => dtm[32]~reg0.CLK
clk => dtm[33]~reg0.CLK
clk => dtm[34]~reg0.CLK
clk => dtm[35]~reg0.CLK
clk => atm[0]~reg0.CLK
clk => atm[1]~reg0.CLK
clk => atm[2]~reg0.CLK
clk => atm[3]~reg0.CLK
clk => atm[4]~reg0.CLK
clk => atm[5]~reg0.CLK
clk => atm[6]~reg0.CLK
clk => atm[7]~reg0.CLK
clk => atm[8]~reg0.CLK
clk => atm[9]~reg0.CLK
clk => atm[10]~reg0.CLK
clk => atm[11]~reg0.CLK
clk => atm[12]~reg0.CLK
clk => atm[13]~reg0.CLK
clk => atm[14]~reg0.CLK
clk => atm[15]~reg0.CLK
clk => atm[16]~reg0.CLK
clk => atm[17]~reg0.CLK
clk => atm[18]~reg0.CLK
clk => atm[19]~reg0.CLK
clk => atm[20]~reg0.CLK
clk => atm[21]~reg0.CLK
clk => atm[22]~reg0.CLK
clk => atm[23]~reg0.CLK
clk => atm[24]~reg0.CLK
clk => atm[25]~reg0.CLK
clk => atm[26]~reg0.CLK
clk => atm[27]~reg0.CLK
clk => atm[28]~reg0.CLK
clk => atm[29]~reg0.CLK
clk => atm[30]~reg0.CLK
clk => atm[31]~reg0.CLK
clk => atm[32]~reg0.CLK
clk => atm[33]~reg0.CLK
clk => atm[34]~reg0.CLK
clk => atm[35]~reg0.CLK
cpu_d_address[0] => ~NO_FANOUT~
cpu_d_address[1] => ~NO_FANOUT~
cpu_d_address[2] => ~NO_FANOUT~
cpu_d_address[3] => ~NO_FANOUT~
cpu_d_address[4] => ~NO_FANOUT~
cpu_d_address[5] => ~NO_FANOUT~
cpu_d_address[6] => ~NO_FANOUT~
cpu_d_address[7] => ~NO_FANOUT~
cpu_d_address[8] => ~NO_FANOUT~
cpu_d_address[9] => ~NO_FANOUT~
cpu_d_address[10] => ~NO_FANOUT~
cpu_d_address[11] => ~NO_FANOUT~
cpu_d_address[12] => ~NO_FANOUT~
cpu_d_address[13] => ~NO_FANOUT~
cpu_d_address[14] => ~NO_FANOUT~
cpu_d_address[15] => ~NO_FANOUT~
cpu_d_address[16] => ~NO_FANOUT~
cpu_d_address[17] => ~NO_FANOUT~
cpu_d_address[18] => ~NO_FANOUT~
cpu_d_address[19] => ~NO_FANOUT~
cpu_d_address[20] => ~NO_FANOUT~
cpu_d_address[21] => ~NO_FANOUT~
cpu_d_address[22] => ~NO_FANOUT~
cpu_d_address[23] => ~NO_FANOUT~
cpu_d_address[24] => ~NO_FANOUT~
cpu_d_address[25] => ~NO_FANOUT~
cpu_d_address[26] => ~NO_FANOUT~
cpu_d_address[27] => ~NO_FANOUT~
cpu_d_read => ~NO_FANOUT~
cpu_d_readdata[0] => ~NO_FANOUT~
cpu_d_readdata[1] => ~NO_FANOUT~
cpu_d_readdata[2] => ~NO_FANOUT~
cpu_d_readdata[3] => ~NO_FANOUT~
cpu_d_readdata[4] => ~NO_FANOUT~
cpu_d_readdata[5] => ~NO_FANOUT~
cpu_d_readdata[6] => ~NO_FANOUT~
cpu_d_readdata[7] => ~NO_FANOUT~
cpu_d_readdata[8] => ~NO_FANOUT~
cpu_d_readdata[9] => ~NO_FANOUT~
cpu_d_readdata[10] => ~NO_FANOUT~
cpu_d_readdata[11] => ~NO_FANOUT~
cpu_d_readdata[12] => ~NO_FANOUT~
cpu_d_readdata[13] => ~NO_FANOUT~
cpu_d_readdata[14] => ~NO_FANOUT~
cpu_d_readdata[15] => ~NO_FANOUT~
cpu_d_readdata[16] => ~NO_FANOUT~
cpu_d_readdata[17] => ~NO_FANOUT~
cpu_d_readdata[18] => ~NO_FANOUT~
cpu_d_readdata[19] => ~NO_FANOUT~
cpu_d_readdata[20] => ~NO_FANOUT~
cpu_d_readdata[21] => ~NO_FANOUT~
cpu_d_readdata[22] => ~NO_FANOUT~
cpu_d_readdata[23] => ~NO_FANOUT~
cpu_d_readdata[24] => ~NO_FANOUT~
cpu_d_readdata[25] => ~NO_FANOUT~
cpu_d_readdata[26] => ~NO_FANOUT~
cpu_d_readdata[27] => ~NO_FANOUT~
cpu_d_readdata[28] => ~NO_FANOUT~
cpu_d_readdata[29] => ~NO_FANOUT~
cpu_d_readdata[30] => ~NO_FANOUT~
cpu_d_readdata[31] => ~NO_FANOUT~
cpu_d_wait => ~NO_FANOUT~
cpu_d_write => ~NO_FANOUT~
cpu_d_writedata[0] => ~NO_FANOUT~
cpu_d_writedata[1] => ~NO_FANOUT~
cpu_d_writedata[2] => ~NO_FANOUT~
cpu_d_writedata[3] => ~NO_FANOUT~
cpu_d_writedata[4] => ~NO_FANOUT~
cpu_d_writedata[5] => ~NO_FANOUT~
cpu_d_writedata[6] => ~NO_FANOUT~
cpu_d_writedata[7] => ~NO_FANOUT~
cpu_d_writedata[8] => ~NO_FANOUT~
cpu_d_writedata[9] => ~NO_FANOUT~
cpu_d_writedata[10] => ~NO_FANOUT~
cpu_d_writedata[11] => ~NO_FANOUT~
cpu_d_writedata[12] => ~NO_FANOUT~
cpu_d_writedata[13] => ~NO_FANOUT~
cpu_d_writedata[14] => ~NO_FANOUT~
cpu_d_writedata[15] => ~NO_FANOUT~
cpu_d_writedata[16] => ~NO_FANOUT~
cpu_d_writedata[17] => ~NO_FANOUT~
cpu_d_writedata[18] => ~NO_FANOUT~
cpu_d_writedata[19] => ~NO_FANOUT~
cpu_d_writedata[20] => ~NO_FANOUT~
cpu_d_writedata[21] => ~NO_FANOUT~
cpu_d_writedata[22] => ~NO_FANOUT~
cpu_d_writedata[23] => ~NO_FANOUT~
cpu_d_writedata[24] => ~NO_FANOUT~
cpu_d_writedata[25] => ~NO_FANOUT~
cpu_d_writedata[26] => ~NO_FANOUT~
cpu_d_writedata[27] => ~NO_FANOUT~
cpu_d_writedata[28] => ~NO_FANOUT~
cpu_d_writedata[29] => ~NO_FANOUT~
cpu_d_writedata[30] => ~NO_FANOUT~
cpu_d_writedata[31] => ~NO_FANOUT~
jrst_n => dtm[0]~reg0.ACLR
jrst_n => dtm[1]~reg0.ACLR
jrst_n => dtm[2]~reg0.ACLR
jrst_n => dtm[3]~reg0.ACLR
jrst_n => dtm[4]~reg0.ACLR
jrst_n => dtm[5]~reg0.ACLR
jrst_n => dtm[6]~reg0.ACLR
jrst_n => dtm[7]~reg0.ACLR
jrst_n => dtm[8]~reg0.ACLR
jrst_n => dtm[9]~reg0.ACLR
jrst_n => dtm[10]~reg0.ACLR
jrst_n => dtm[11]~reg0.ACLR
jrst_n => dtm[12]~reg0.ACLR
jrst_n => dtm[13]~reg0.ACLR
jrst_n => dtm[14]~reg0.ACLR
jrst_n => dtm[15]~reg0.ACLR
jrst_n => dtm[16]~reg0.ACLR
jrst_n => dtm[17]~reg0.ACLR
jrst_n => dtm[18]~reg0.ACLR
jrst_n => dtm[19]~reg0.ACLR
jrst_n => dtm[20]~reg0.ACLR
jrst_n => dtm[21]~reg0.ACLR
jrst_n => dtm[22]~reg0.ACLR
jrst_n => dtm[23]~reg0.ACLR
jrst_n => dtm[24]~reg0.ACLR
jrst_n => dtm[25]~reg0.ACLR
jrst_n => dtm[26]~reg0.ACLR
jrst_n => dtm[27]~reg0.ACLR
jrst_n => dtm[28]~reg0.ACLR
jrst_n => dtm[29]~reg0.ACLR
jrst_n => dtm[30]~reg0.ACLR
jrst_n => dtm[31]~reg0.ACLR
jrst_n => dtm[32]~reg0.ACLR
jrst_n => dtm[33]~reg0.ACLR
jrst_n => dtm[34]~reg0.ACLR
jrst_n => dtm[35]~reg0.ACLR
jrst_n => atm[0]~reg0.ACLR
jrst_n => atm[1]~reg0.ACLR
jrst_n => atm[2]~reg0.ACLR
jrst_n => atm[3]~reg0.ACLR
jrst_n => atm[4]~reg0.ACLR
jrst_n => atm[5]~reg0.ACLR
jrst_n => atm[6]~reg0.ACLR
jrst_n => atm[7]~reg0.ACLR
jrst_n => atm[8]~reg0.ACLR
jrst_n => atm[9]~reg0.ACLR
jrst_n => atm[10]~reg0.ACLR
jrst_n => atm[11]~reg0.ACLR
jrst_n => atm[12]~reg0.ACLR
jrst_n => atm[13]~reg0.ACLR
jrst_n => atm[14]~reg0.ACLR
jrst_n => atm[15]~reg0.ACLR
jrst_n => atm[16]~reg0.ACLR
jrst_n => atm[17]~reg0.ACLR
jrst_n => atm[18]~reg0.ACLR
jrst_n => atm[19]~reg0.ACLR
jrst_n => atm[20]~reg0.ACLR
jrst_n => atm[21]~reg0.ACLR
jrst_n => atm[22]~reg0.ACLR
jrst_n => atm[23]~reg0.ACLR
jrst_n => atm[24]~reg0.ACLR
jrst_n => atm[25]~reg0.ACLR
jrst_n => atm[26]~reg0.ACLR
jrst_n => atm[27]~reg0.ACLR
jrst_n => atm[28]~reg0.ACLR
jrst_n => atm[29]~reg0.ACLR
jrst_n => atm[30]~reg0.ACLR
jrst_n => atm[31]~reg0.ACLR
jrst_n => atm[32]~reg0.ACLR
jrst_n => atm[33]~reg0.ACLR
jrst_n => atm[34]~reg0.ACLR
jrst_n => atm[35]~reg0.ACLR
trc_ctrl[0] => trc_ctrl[0].IN1
trc_ctrl[1] => trc_ctrl[1].IN1
trc_ctrl[2] => trc_ctrl[2].IN1
trc_ctrl[3] => trc_ctrl[3].IN1
trc_ctrl[4] => trc_ctrl[4].IN1
trc_ctrl[5] => trc_ctrl[5].IN1
trc_ctrl[6] => trc_ctrl[6].IN1
trc_ctrl[7] => trc_ctrl[7].IN1
trc_ctrl[8] => trc_ctrl[8].IN1
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => ~NO_FANOUT~
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
atm[0] <= atm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[1] <= atm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[2] <= atm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[3] <= atm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[4] <= atm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[5] <= atm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[6] <= atm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[7] <= atm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[8] <= atm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[9] <= atm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[10] <= atm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[11] <= atm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[12] <= atm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[13] <= atm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[14] <= atm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[15] <= atm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[16] <= atm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[17] <= atm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[18] <= atm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[19] <= atm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[20] <= atm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[21] <= atm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[22] <= atm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[23] <= atm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[24] <= atm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[25] <= atm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[26] <= atm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[27] <= atm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[28] <= atm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[29] <= atm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[30] <= atm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[31] <= atm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[32] <= atm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[33] <= atm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[34] <= atm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atm[35] <= atm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[0] <= dtm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[1] <= dtm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[2] <= dtm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[3] <= dtm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[4] <= dtm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[5] <= dtm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[6] <= dtm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[7] <= dtm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[8] <= dtm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[9] <= dtm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[10] <= dtm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[11] <= dtm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[12] <= dtm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[13] <= dtm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[14] <= dtm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[15] <= dtm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[16] <= dtm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[17] <= dtm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[18] <= dtm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[19] <= dtm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[20] <= dtm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[21] <= dtm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[22] <= dtm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[23] <= dtm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[24] <= dtm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[25] <= dtm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[26] <= dtm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[27] <= dtm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[28] <= dtm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[29] <= dtm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[30] <= dtm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[31] <= dtm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[32] <= dtm[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[33] <= dtm[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[34] <= dtm[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dtm[35] <= dtm[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode
ctrl[0] => ~NO_FANOUT~
ctrl[1] => ~NO_FANOUT~
ctrl[2] => ~NO_FANOUT~
ctrl[3] => ~NO_FANOUT~
ctrl[4] => ~NO_FANOUT~
ctrl[5] => Decoder0.IN2
ctrl[5] => td_mode[3].DATAIN
ctrl[6] => Decoder0.IN1
ctrl[6] => Decoder1.IN1
ctrl[6] => td_mode[2].DATAIN
ctrl[7] => Decoder0.IN0
ctrl[7] => Decoder1.IN0
ctrl[8] => ~NO_FANOUT~
td_mode[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
td_mode[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
td_mode[2] <= ctrl[6].DB_MAX_OUTPUT_PORT_TYPE
td_mode[3] <= ctrl[5].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo
atm[0] => ~NO_FANOUT~
atm[1] => ~NO_FANOUT~
atm[2] => ~NO_FANOUT~
atm[3] => ~NO_FANOUT~
atm[4] => ~NO_FANOUT~
atm[5] => ~NO_FANOUT~
atm[6] => ~NO_FANOUT~
atm[7] => ~NO_FANOUT~
atm[8] => ~NO_FANOUT~
atm[9] => ~NO_FANOUT~
atm[10] => ~NO_FANOUT~
atm[11] => ~NO_FANOUT~
atm[12] => ~NO_FANOUT~
atm[13] => ~NO_FANOUT~
atm[14] => ~NO_FANOUT~
atm[15] => ~NO_FANOUT~
atm[16] => ~NO_FANOUT~
atm[17] => ~NO_FANOUT~
atm[18] => ~NO_FANOUT~
atm[19] => ~NO_FANOUT~
atm[20] => ~NO_FANOUT~
atm[21] => ~NO_FANOUT~
atm[22] => ~NO_FANOUT~
atm[23] => ~NO_FANOUT~
atm[24] => ~NO_FANOUT~
atm[25] => ~NO_FANOUT~
atm[26] => ~NO_FANOUT~
atm[27] => ~NO_FANOUT~
atm[28] => ~NO_FANOUT~
atm[29] => ~NO_FANOUT~
atm[30] => ~NO_FANOUT~
atm[31] => ~NO_FANOUT~
atm[32] => WideOr1.IN0
atm[33] => WideOr1.IN1
atm[34] => WideOr1.IN2
atm[35] => WideOr1.IN3
clk => fifocount[0].CLK
clk => fifocount[1].CLK
clk => fifocount[2].CLK
clk => fifocount[3].CLK
clk => fifocount[4].CLK
dbrk_traceme => trc_this.IN1
dbrk_traceoff => trc_this.IN0
dbrk_traceon => trc_this.IN1
dct_buffer[0] => dct_buffer[0].IN1
dct_buffer[1] => dct_buffer[1].IN1
dct_buffer[2] => dct_buffer[2].IN1
dct_buffer[3] => dct_buffer[3].IN1
dct_buffer[4] => dct_buffer[4].IN1
dct_buffer[5] => dct_buffer[5].IN1
dct_buffer[6] => dct_buffer[6].IN1
dct_buffer[7] => dct_buffer[7].IN1
dct_buffer[8] => dct_buffer[8].IN1
dct_buffer[9] => dct_buffer[9].IN1
dct_buffer[10] => dct_buffer[10].IN1
dct_buffer[11] => dct_buffer[11].IN1
dct_buffer[12] => dct_buffer[12].IN1
dct_buffer[13] => dct_buffer[13].IN1
dct_buffer[14] => dct_buffer[14].IN1
dct_buffer[15] => dct_buffer[15].IN1
dct_buffer[16] => dct_buffer[16].IN1
dct_buffer[17] => dct_buffer[17].IN1
dct_buffer[18] => dct_buffer[18].IN1
dct_buffer[19] => dct_buffer[19].IN1
dct_buffer[20] => dct_buffer[20].IN1
dct_buffer[21] => dct_buffer[21].IN1
dct_buffer[22] => dct_buffer[22].IN1
dct_buffer[23] => dct_buffer[23].IN1
dct_buffer[24] => dct_buffer[24].IN1
dct_buffer[25] => dct_buffer[25].IN1
dct_buffer[26] => dct_buffer[26].IN1
dct_buffer[27] => dct_buffer[27].IN1
dct_buffer[28] => dct_buffer[28].IN1
dct_buffer[29] => dct_buffer[29].IN1
dct_count[0] => dct_count[0].IN1
dct_count[1] => dct_count[1].IN1
dct_count[2] => dct_count[2].IN1
dct_count[3] => dct_count[3].IN1
dtm[0] => ~NO_FANOUT~
dtm[1] => ~NO_FANOUT~
dtm[2] => ~NO_FANOUT~
dtm[3] => ~NO_FANOUT~
dtm[4] => ~NO_FANOUT~
dtm[5] => ~NO_FANOUT~
dtm[6] => ~NO_FANOUT~
dtm[7] => ~NO_FANOUT~
dtm[8] => ~NO_FANOUT~
dtm[9] => ~NO_FANOUT~
dtm[10] => ~NO_FANOUT~
dtm[11] => ~NO_FANOUT~
dtm[12] => ~NO_FANOUT~
dtm[13] => ~NO_FANOUT~
dtm[14] => ~NO_FANOUT~
dtm[15] => ~NO_FANOUT~
dtm[16] => ~NO_FANOUT~
dtm[17] => ~NO_FANOUT~
dtm[18] => ~NO_FANOUT~
dtm[19] => ~NO_FANOUT~
dtm[20] => ~NO_FANOUT~
dtm[21] => ~NO_FANOUT~
dtm[22] => ~NO_FANOUT~
dtm[23] => ~NO_FANOUT~
dtm[24] => ~NO_FANOUT~
dtm[25] => ~NO_FANOUT~
dtm[26] => ~NO_FANOUT~
dtm[27] => ~NO_FANOUT~
dtm[28] => ~NO_FANOUT~
dtm[29] => ~NO_FANOUT~
dtm[30] => ~NO_FANOUT~
dtm[31] => ~NO_FANOUT~
dtm[32] => WideOr2.IN0
dtm[33] => WideOr2.IN1
dtm[34] => WideOr2.IN2
dtm[35] => WideOr2.IN3
itm[0] => tw[0].DATAIN
itm[1] => tw[1].DATAIN
itm[2] => tw[2].DATAIN
itm[3] => tw[3].DATAIN
itm[4] => tw[4].DATAIN
itm[5] => tw[5].DATAIN
itm[6] => tw[6].DATAIN
itm[7] => tw[7].DATAIN
itm[8] => tw[8].DATAIN
itm[9] => tw[9].DATAIN
itm[10] => tw[10].DATAIN
itm[11] => tw[11].DATAIN
itm[12] => tw[12].DATAIN
itm[13] => tw[13].DATAIN
itm[14] => tw[14].DATAIN
itm[15] => tw[15].DATAIN
itm[16] => tw[16].DATAIN
itm[17] => tw[17].DATAIN
itm[18] => tw[18].DATAIN
itm[19] => tw[19].DATAIN
itm[20] => tw[20].DATAIN
itm[21] => tw[21].DATAIN
itm[22] => tw[22].DATAIN
itm[23] => tw[23].DATAIN
itm[24] => tw[24].DATAIN
itm[25] => tw[25].DATAIN
itm[26] => tw[26].DATAIN
itm[27] => tw[27].DATAIN
itm[28] => tw[28].DATAIN
itm[29] => tw[29].DATAIN
itm[30] => tw[30].DATAIN
itm[31] => tw[31].DATAIN
itm[32] => WideOr0.IN0
itm[32] => tw[32].DATAIN
itm[33] => WideOr0.IN1
itm[33] => tw[33].DATAIN
itm[34] => WideOr0.IN2
itm[34] => tw[34].DATAIN
itm[35] => WideOr0.IN3
itm[35] => tw[35].DATAIN
jrst_n => fifocount[0].ACLR
jrst_n => fifocount[1].ACLR
jrst_n => fifocount[2].ACLR
jrst_n => fifocount[3].ACLR
jrst_n => fifocount[4].ACLR
reset_n => ~NO_FANOUT~
test_ending => test_ending.IN1
test_has_ended => test_has_ended.IN1
trc_on => trc_this.IN1
tw[0] <= itm[0].DB_MAX_OUTPUT_PORT_TYPE
tw[1] <= itm[1].DB_MAX_OUTPUT_PORT_TYPE
tw[2] <= itm[2].DB_MAX_OUTPUT_PORT_TYPE
tw[3] <= itm[3].DB_MAX_OUTPUT_PORT_TYPE
tw[4] <= itm[4].DB_MAX_OUTPUT_PORT_TYPE
tw[5] <= itm[5].DB_MAX_OUTPUT_PORT_TYPE
tw[6] <= itm[6].DB_MAX_OUTPUT_PORT_TYPE
tw[7] <= itm[7].DB_MAX_OUTPUT_PORT_TYPE
tw[8] <= itm[8].DB_MAX_OUTPUT_PORT_TYPE
tw[9] <= itm[9].DB_MAX_OUTPUT_PORT_TYPE
tw[10] <= itm[10].DB_MAX_OUTPUT_PORT_TYPE
tw[11] <= itm[11].DB_MAX_OUTPUT_PORT_TYPE
tw[12] <= itm[12].DB_MAX_OUTPUT_PORT_TYPE
tw[13] <= itm[13].DB_MAX_OUTPUT_PORT_TYPE
tw[14] <= itm[14].DB_MAX_OUTPUT_PORT_TYPE
tw[15] <= itm[15].DB_MAX_OUTPUT_PORT_TYPE
tw[16] <= itm[16].DB_MAX_OUTPUT_PORT_TYPE
tw[17] <= itm[17].DB_MAX_OUTPUT_PORT_TYPE
tw[18] <= itm[18].DB_MAX_OUTPUT_PORT_TYPE
tw[19] <= itm[19].DB_MAX_OUTPUT_PORT_TYPE
tw[20] <= itm[20].DB_MAX_OUTPUT_PORT_TYPE
tw[21] <= itm[21].DB_MAX_OUTPUT_PORT_TYPE
tw[22] <= itm[22].DB_MAX_OUTPUT_PORT_TYPE
tw[23] <= itm[23].DB_MAX_OUTPUT_PORT_TYPE
tw[24] <= itm[24].DB_MAX_OUTPUT_PORT_TYPE
tw[25] <= itm[25].DB_MAX_OUTPUT_PORT_TYPE
tw[26] <= itm[26].DB_MAX_OUTPUT_PORT_TYPE
tw[27] <= itm[27].DB_MAX_OUTPUT_PORT_TYPE
tw[28] <= itm[28].DB_MAX_OUTPUT_PORT_TYPE
tw[29] <= itm[29].DB_MAX_OUTPUT_PORT_TYPE
tw[30] <= itm[30].DB_MAX_OUTPUT_PORT_TYPE
tw[31] <= itm[31].DB_MAX_OUTPUT_PORT_TYPE
tw[32] <= itm[32].DB_MAX_OUTPUT_PORT_TYPE
tw[33] <= itm[33].DB_MAX_OUTPUT_PORT_TYPE
tw[34] <= itm[34].DB_MAX_OUTPUT_PORT_TYPE
tw[35] <= itm[35].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count
atm_valid => Decoder0.IN1
dtm_valid => Decoder0.IN2
itm_valid => Decoder0.IN0
compute_tm_count[0] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
compute_tm_count[1] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => Equal0.IN0
fifowp_inc[0] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[1] <= fifowp_inc.DB_MAX_OUTPUT_PORT_TYPE
fifowp_inc[2] <= <GND>
fifowp_inc[3] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
empty => fifocount_inc.OUTPUTSELECT
free2 => always0.IN1
free3 => always0.IN1
tm_count[0] => LessThan0.IN4
tm_count[0] => LessThan1.IN4
tm_count[0] => fifocount_inc.DATAB
tm_count[0] => Equal0.IN1
tm_count[1] => LessThan0.IN3
tm_count[1] => LessThan1.IN3
tm_count[1] => fifocount_inc.DATAB
tm_count[1] => Equal0.IN0
fifocount_inc[0] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[1] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[2] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[3] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE
fifocount_inc[4] <= fifocount_inc.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench
dct_buffer[0] => ~NO_FANOUT~
dct_buffer[1] => ~NO_FANOUT~
dct_buffer[2] => ~NO_FANOUT~
dct_buffer[3] => ~NO_FANOUT~
dct_buffer[4] => ~NO_FANOUT~
dct_buffer[5] => ~NO_FANOUT~
dct_buffer[6] => ~NO_FANOUT~
dct_buffer[7] => ~NO_FANOUT~
dct_buffer[8] => ~NO_FANOUT~
dct_buffer[9] => ~NO_FANOUT~
dct_buffer[10] => ~NO_FANOUT~
dct_buffer[11] => ~NO_FANOUT~
dct_buffer[12] => ~NO_FANOUT~
dct_buffer[13] => ~NO_FANOUT~
dct_buffer[14] => ~NO_FANOUT~
dct_buffer[15] => ~NO_FANOUT~
dct_buffer[16] => ~NO_FANOUT~
dct_buffer[17] => ~NO_FANOUT~
dct_buffer[18] => ~NO_FANOUT~
dct_buffer[19] => ~NO_FANOUT~
dct_buffer[20] => ~NO_FANOUT~
dct_buffer[21] => ~NO_FANOUT~
dct_buffer[22] => ~NO_FANOUT~
dct_buffer[23] => ~NO_FANOUT~
dct_buffer[24] => ~NO_FANOUT~
dct_buffer[25] => ~NO_FANOUT~
dct_buffer[26] => ~NO_FANOUT~
dct_buffer[27] => ~NO_FANOUT~
dct_buffer[28] => ~NO_FANOUT~
dct_buffer[29] => ~NO_FANOUT~
dct_count[0] => ~NO_FANOUT~
dct_count[1] => ~NO_FANOUT~
dct_count[2] => ~NO_FANOUT~
dct_count[3] => ~NO_FANOUT~
test_ending => ~NO_FANOUT~
test_has_ended => ~NO_FANOUT~


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib
clk => ~NO_FANOUT~
clkx2 => ~NO_FANOUT~
jrst_n => ~NO_FANOUT~
tw[0] => ~NO_FANOUT~
tw[1] => ~NO_FANOUT~
tw[2] => ~NO_FANOUT~
tw[3] => ~NO_FANOUT~
tw[4] => ~NO_FANOUT~
tw[5] => ~NO_FANOUT~
tw[6] => ~NO_FANOUT~
tw[7] => ~NO_FANOUT~
tw[8] => ~NO_FANOUT~
tw[9] => ~NO_FANOUT~
tw[10] => ~NO_FANOUT~
tw[11] => ~NO_FANOUT~
tw[12] => ~NO_FANOUT~
tw[13] => ~NO_FANOUT~
tw[14] => ~NO_FANOUT~
tw[15] => ~NO_FANOUT~
tw[16] => ~NO_FANOUT~
tw[17] => ~NO_FANOUT~
tw[18] => ~NO_FANOUT~
tw[19] => ~NO_FANOUT~
tw[20] => ~NO_FANOUT~
tw[21] => ~NO_FANOUT~
tw[22] => ~NO_FANOUT~
tw[23] => ~NO_FANOUT~
tw[24] => ~NO_FANOUT~
tw[25] => ~NO_FANOUT~
tw[26] => ~NO_FANOUT~
tw[27] => ~NO_FANOUT~
tw[28] => ~NO_FANOUT~
tw[29] => ~NO_FANOUT~
tw[30] => ~NO_FANOUT~
tw[31] => ~NO_FANOUT~
tw[32] => ~NO_FANOUT~
tw[33] => ~NO_FANOUT~
tw[34] => ~NO_FANOUT~
tw[35] => ~NO_FANOUT~
tr_clk <= <GND>
tr_data[0] <= <GND>
tr_data[1] <= <GND>
tr_data[2] <= <GND>
tr_data[3] <= <GND>
tr_data[4] <= <GND>
tr_data[5] <= <GND>
tr_data[6] <= <GND>
tr_data[7] <= <GND>
tr_data[8] <= <GND>
tr_data[9] <= <GND>
tr_data[10] <= <GND>
tr_data[11] <= <GND>
tr_data[12] <= <GND>
tr_data[13] <= <GND>
tr_data[14] <= <GND>
tr_data[15] <= <GND>
tr_data[16] <= <GND>
tr_data[17] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im
clk => clk.IN2
jdo[0] => ~NO_FANOUT~
jdo[1] => jdo[1].IN1
jdo[2] => jdo[2].IN1
jdo[3] => jdo[3].IN1
jdo[4] => jdo[4].IN1
jdo[5] => jdo[5].IN1
jdo[6] => jdo[6].IN1
jdo[7] => jdo[7].IN1
jdo[8] => jdo[8].IN1
jdo[9] => jdo[9].IN1
jdo[10] => jdo[10].IN1
jdo[11] => jdo[11].IN1
jdo[12] => jdo[12].IN1
jdo[13] => jdo[13].IN1
jdo[14] => jdo[14].IN1
jdo[15] => jdo[15].IN1
jdo[16] => jdo[16].IN1
jdo[17] => jdo[17].IN1
jdo[18] => jdo[18].IN1
jdo[19] => jdo[19].IN1
jdo[20] => jdo[20].IN1
jdo[21] => jdo[21].IN1
jdo[22] => jdo[22].IN1
jdo[23] => jdo[23].IN1
jdo[24] => jdo[24].IN1
jdo[25] => jdo[25].IN1
jdo[26] => jdo[26].IN1
jdo[27] => jdo[27].IN1
jdo[28] => jdo[28].IN1
jdo[29] => jdo[29].IN1
jdo[30] => jdo[30].IN1
jdo[31] => jdo[31].IN1
jdo[32] => jdo[32].IN1
jdo[33] => jdo[33].IN1
jdo[34] => jdo[34].IN1
jdo[35] => jdo[35].IN1
jdo[36] => jdo[36].IN1
jdo[37] => ~NO_FANOUT~
jrst_n => trc_wrap~reg0.ACLR
jrst_n => trc_im_addr[0]~reg0.ACLR
jrst_n => trc_im_addr[1]~reg0.ACLR
jrst_n => trc_im_addr[2]~reg0.ACLR
jrst_n => trc_im_addr[3]~reg0.ACLR
jrst_n => trc_im_addr[4]~reg0.ACLR
jrst_n => trc_im_addr[5]~reg0.ACLR
jrst_n => trc_im_addr[6]~reg0.ACLR
reset_n => trc_jtag_addr[0].ACLR
reset_n => trc_jtag_addr[1].ACLR
reset_n => trc_jtag_addr[2].ACLR
reset_n => trc_jtag_addr[3].ACLR
reset_n => trc_jtag_addr[4].ACLR
reset_n => trc_jtag_addr[5].ACLR
reset_n => trc_jtag_addr[6].ACLR
reset_n => trc_jtag_addr[7].ACLR
reset_n => trc_jtag_addr[8].ACLR
reset_n => trc_jtag_addr[9].ACLR
reset_n => trc_jtag_addr[10].ACLR
reset_n => trc_jtag_addr[11].ACLR
reset_n => trc_jtag_addr[12].ACLR
reset_n => trc_jtag_addr[13].ACLR
reset_n => trc_jtag_addr[14].ACLR
reset_n => trc_jtag_addr[15].ACLR
reset_n => trc_jtag_addr[16].ACLR
take_action_tracectrl => ~NO_FANOUT~
take_action_tracemem_a => always1.IN0
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_a => trc_jtag_addr.OUTPUTSELECT
take_action_tracemem_b => take_action_tracemem_b.IN1
take_no_action_tracemem_a => always1.IN1
trc_ctrl[0] => comb.IN1
trc_ctrl[0] => trc_enb.DATAIN
trc_ctrl[0] => tracemem_on.DATAIN
trc_ctrl[1] => ~NO_FANOUT~
trc_ctrl[2] => ~NO_FANOUT~
trc_ctrl[3] => ~NO_FANOUT~
trc_ctrl[4] => ~NO_FANOUT~
trc_ctrl[5] => ~NO_FANOUT~
trc_ctrl[6] => ~NO_FANOUT~
trc_ctrl[7] => ~NO_FANOUT~
trc_ctrl[8] => ~NO_FANOUT~
trc_ctrl[9] => ~NO_FANOUT~
trc_ctrl[10] => xbrk_wrap_traceoff.IN1
trc_ctrl[11] => ~NO_FANOUT~
trc_ctrl[12] => ~NO_FANOUT~
trc_ctrl[13] => ~NO_FANOUT~
trc_ctrl[14] => ~NO_FANOUT~
trc_ctrl[15] => ~NO_FANOUT~
tw[0] => trc_im_data[0].IN1
tw[1] => trc_im_data[1].IN1
tw[2] => trc_im_data[2].IN1
tw[3] => trc_im_data[3].IN1
tw[4] => trc_im_data[4].IN1
tw[5] => trc_im_data[5].IN1
tw[6] => trc_im_data[6].IN1
tw[7] => trc_im_data[7].IN1
tw[8] => trc_im_data[8].IN1
tw[9] => trc_im_data[9].IN1
tw[10] => trc_im_data[10].IN1
tw[11] => trc_im_data[11].IN1
tw[12] => trc_im_data[12].IN1
tw[13] => trc_im_data[13].IN1
tw[14] => trc_im_data[14].IN1
tw[15] => trc_im_data[15].IN1
tw[16] => trc_im_data[16].IN1
tw[17] => trc_im_data[17].IN1
tw[18] => trc_im_data[18].IN1
tw[19] => trc_im_data[19].IN1
tw[20] => trc_im_data[20].IN1
tw[21] => trc_im_data[21].IN1
tw[22] => trc_im_data[22].IN1
tw[23] => trc_im_data[23].IN1
tw[24] => trc_im_data[24].IN1
tw[25] => trc_im_data[25].IN1
tw[26] => trc_im_data[26].IN1
tw[27] => trc_im_data[27].IN1
tw[28] => trc_im_data[28].IN1
tw[29] => trc_im_data[29].IN1
tw[30] => trc_im_data[30].IN1
tw[31] => trc_im_data[31].IN1
tw[32] => trc_im_data[32].IN1
tw[33] => trc_im_data[33].IN1
tw[34] => trc_im_data[34].IN1
tw[35] => trc_im_data[35].IN1
tracemem_on <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
tracemem_trcdata[0] <= <GND>
tracemem_trcdata[1] <= <GND>
tracemem_trcdata[2] <= <GND>
tracemem_trcdata[3] <= <GND>
tracemem_trcdata[4] <= <GND>
tracemem_trcdata[5] <= <GND>
tracemem_trcdata[6] <= <GND>
tracemem_trcdata[7] <= <GND>
tracemem_trcdata[8] <= <GND>
tracemem_trcdata[9] <= <GND>
tracemem_trcdata[10] <= <GND>
tracemem_trcdata[11] <= <GND>
tracemem_trcdata[12] <= <GND>
tracemem_trcdata[13] <= <GND>
tracemem_trcdata[14] <= <GND>
tracemem_trcdata[15] <= <GND>
tracemem_trcdata[16] <= <GND>
tracemem_trcdata[17] <= <GND>
tracemem_trcdata[18] <= <GND>
tracemem_trcdata[19] <= <GND>
tracemem_trcdata[20] <= <GND>
tracemem_trcdata[21] <= <GND>
tracemem_trcdata[22] <= <GND>
tracemem_trcdata[23] <= <GND>
tracemem_trcdata[24] <= <GND>
tracemem_trcdata[25] <= <GND>
tracemem_trcdata[26] <= <GND>
tracemem_trcdata[27] <= <GND>
tracemem_trcdata[28] <= <GND>
tracemem_trcdata[29] <= <GND>
tracemem_trcdata[30] <= <GND>
tracemem_trcdata[31] <= <GND>
tracemem_trcdata[32] <= <GND>
tracemem_trcdata[33] <= <GND>
tracemem_trcdata[34] <= <GND>
tracemem_trcdata[35] <= <GND>
tracemem_tw <= tracemem_tw.DB_MAX_OUTPUT_PORT_TYPE
trc_enb <= trc_ctrl[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[0] <= trc_im_addr[0].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[1] <= trc_im_addr[1].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[2] <= trc_im_addr[2].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[3] <= trc_im_addr[3].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[4] <= trc_im_addr[4].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[5] <= trc_im_addr[5].DB_MAX_OUTPUT_PORT_TYPE
trc_im_addr[6] <= trc_im_addr[6].DB_MAX_OUTPUT_PORT_TYPE
trc_wrap <= trc_wrap~reg0.DB_MAX_OUTPUT_PORT_TYPE
xbrk_wrap_traceoff <= xbrk_wrap_traceoff.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
clock0 => clock0.IN1
clock1 => clock1.IN1
clocken0 => clocken0.IN1
clocken1 => clocken1.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_a[32] => data_a[32].IN1
data_a[33] => data_a[33].IN1
data_a[34] => data_a[34].IN1
data_a[35] => data_a[35].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:the_altsyncram.q_a
q_a[1] <= altsyncram:the_altsyncram.q_a
q_a[2] <= altsyncram:the_altsyncram.q_a
q_a[3] <= altsyncram:the_altsyncram.q_a
q_a[4] <= altsyncram:the_altsyncram.q_a
q_a[5] <= altsyncram:the_altsyncram.q_a
q_a[6] <= altsyncram:the_altsyncram.q_a
q_a[7] <= altsyncram:the_altsyncram.q_a
q_a[8] <= altsyncram:the_altsyncram.q_a
q_a[9] <= altsyncram:the_altsyncram.q_a
q_a[10] <= altsyncram:the_altsyncram.q_a
q_a[11] <= altsyncram:the_altsyncram.q_a
q_a[12] <= altsyncram:the_altsyncram.q_a
q_a[13] <= altsyncram:the_altsyncram.q_a
q_a[14] <= altsyncram:the_altsyncram.q_a
q_a[15] <= altsyncram:the_altsyncram.q_a
q_a[16] <= altsyncram:the_altsyncram.q_a
q_a[17] <= altsyncram:the_altsyncram.q_a
q_a[18] <= altsyncram:the_altsyncram.q_a
q_a[19] <= altsyncram:the_altsyncram.q_a
q_a[20] <= altsyncram:the_altsyncram.q_a
q_a[21] <= altsyncram:the_altsyncram.q_a
q_a[22] <= altsyncram:the_altsyncram.q_a
q_a[23] <= altsyncram:the_altsyncram.q_a
q_a[24] <= altsyncram:the_altsyncram.q_a
q_a[25] <= altsyncram:the_altsyncram.q_a
q_a[26] <= altsyncram:the_altsyncram.q_a
q_a[27] <= altsyncram:the_altsyncram.q_a
q_a[28] <= altsyncram:the_altsyncram.q_a
q_a[29] <= altsyncram:the_altsyncram.q_a
q_a[30] <= altsyncram:the_altsyncram.q_a
q_a[31] <= altsyncram:the_altsyncram.q_a
q_a[32] <= altsyncram:the_altsyncram.q_a
q_a[33] <= altsyncram:the_altsyncram.q_a
q_a[34] <= altsyncram:the_altsyncram.q_a
q_a[35] <= altsyncram:the_altsyncram.q_a
q_b[0] <= altsyncram:the_altsyncram.q_b
q_b[1] <= altsyncram:the_altsyncram.q_b
q_b[2] <= altsyncram:the_altsyncram.q_b
q_b[3] <= altsyncram:the_altsyncram.q_b
q_b[4] <= altsyncram:the_altsyncram.q_b
q_b[5] <= altsyncram:the_altsyncram.q_b
q_b[6] <= altsyncram:the_altsyncram.q_b
q_b[7] <= altsyncram:the_altsyncram.q_b
q_b[8] <= altsyncram:the_altsyncram.q_b
q_b[9] <= altsyncram:the_altsyncram.q_b
q_b[10] <= altsyncram:the_altsyncram.q_b
q_b[11] <= altsyncram:the_altsyncram.q_b
q_b[12] <= altsyncram:the_altsyncram.q_b
q_b[13] <= altsyncram:the_altsyncram.q_b
q_b[14] <= altsyncram:the_altsyncram.q_b
q_b[15] <= altsyncram:the_altsyncram.q_b
q_b[16] <= altsyncram:the_altsyncram.q_b
q_b[17] <= altsyncram:the_altsyncram.q_b
q_b[18] <= altsyncram:the_altsyncram.q_b
q_b[19] <= altsyncram:the_altsyncram.q_b
q_b[20] <= altsyncram:the_altsyncram.q_b
q_b[21] <= altsyncram:the_altsyncram.q_b
q_b[22] <= altsyncram:the_altsyncram.q_b
q_b[23] <= altsyncram:the_altsyncram.q_b
q_b[24] <= altsyncram:the_altsyncram.q_b
q_b[25] <= altsyncram:the_altsyncram.q_b
q_b[26] <= altsyncram:the_altsyncram.q_b
q_b[27] <= altsyncram:the_altsyncram.q_b
q_b[28] <= altsyncram:the_altsyncram.q_b
q_b[29] <= altsyncram:the_altsyncram.q_b
q_b[30] <= altsyncram:the_altsyncram.q_b
q_b[31] <= altsyncram:the_altsyncram.q_b
q_b[32] <= altsyncram:the_altsyncram.q_b
q_b[33] <= altsyncram:the_altsyncram.q_b
q_b[34] <= altsyncram:the_altsyncram.q_b
q_b[35] <= altsyncram:the_altsyncram.q_b


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
wren_a => altsyncram_n802:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_n802:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_n802:auto_generated.data_a[0]
data_a[1] => altsyncram_n802:auto_generated.data_a[1]
data_a[2] => altsyncram_n802:auto_generated.data_a[2]
data_a[3] => altsyncram_n802:auto_generated.data_a[3]
data_a[4] => altsyncram_n802:auto_generated.data_a[4]
data_a[5] => altsyncram_n802:auto_generated.data_a[5]
data_a[6] => altsyncram_n802:auto_generated.data_a[6]
data_a[7] => altsyncram_n802:auto_generated.data_a[7]
data_a[8] => altsyncram_n802:auto_generated.data_a[8]
data_a[9] => altsyncram_n802:auto_generated.data_a[9]
data_a[10] => altsyncram_n802:auto_generated.data_a[10]
data_a[11] => altsyncram_n802:auto_generated.data_a[11]
data_a[12] => altsyncram_n802:auto_generated.data_a[12]
data_a[13] => altsyncram_n802:auto_generated.data_a[13]
data_a[14] => altsyncram_n802:auto_generated.data_a[14]
data_a[15] => altsyncram_n802:auto_generated.data_a[15]
data_a[16] => altsyncram_n802:auto_generated.data_a[16]
data_a[17] => altsyncram_n802:auto_generated.data_a[17]
data_a[18] => altsyncram_n802:auto_generated.data_a[18]
data_a[19] => altsyncram_n802:auto_generated.data_a[19]
data_a[20] => altsyncram_n802:auto_generated.data_a[20]
data_a[21] => altsyncram_n802:auto_generated.data_a[21]
data_a[22] => altsyncram_n802:auto_generated.data_a[22]
data_a[23] => altsyncram_n802:auto_generated.data_a[23]
data_a[24] => altsyncram_n802:auto_generated.data_a[24]
data_a[25] => altsyncram_n802:auto_generated.data_a[25]
data_a[26] => altsyncram_n802:auto_generated.data_a[26]
data_a[27] => altsyncram_n802:auto_generated.data_a[27]
data_a[28] => altsyncram_n802:auto_generated.data_a[28]
data_a[29] => altsyncram_n802:auto_generated.data_a[29]
data_a[30] => altsyncram_n802:auto_generated.data_a[30]
data_a[31] => altsyncram_n802:auto_generated.data_a[31]
data_a[32] => altsyncram_n802:auto_generated.data_a[32]
data_a[33] => altsyncram_n802:auto_generated.data_a[33]
data_a[34] => altsyncram_n802:auto_generated.data_a[34]
data_a[35] => altsyncram_n802:auto_generated.data_a[35]
data_b[0] => altsyncram_n802:auto_generated.data_b[0]
data_b[1] => altsyncram_n802:auto_generated.data_b[1]
data_b[2] => altsyncram_n802:auto_generated.data_b[2]
data_b[3] => altsyncram_n802:auto_generated.data_b[3]
data_b[4] => altsyncram_n802:auto_generated.data_b[4]
data_b[5] => altsyncram_n802:auto_generated.data_b[5]
data_b[6] => altsyncram_n802:auto_generated.data_b[6]
data_b[7] => altsyncram_n802:auto_generated.data_b[7]
data_b[8] => altsyncram_n802:auto_generated.data_b[8]
data_b[9] => altsyncram_n802:auto_generated.data_b[9]
data_b[10] => altsyncram_n802:auto_generated.data_b[10]
data_b[11] => altsyncram_n802:auto_generated.data_b[11]
data_b[12] => altsyncram_n802:auto_generated.data_b[12]
data_b[13] => altsyncram_n802:auto_generated.data_b[13]
data_b[14] => altsyncram_n802:auto_generated.data_b[14]
data_b[15] => altsyncram_n802:auto_generated.data_b[15]
data_b[16] => altsyncram_n802:auto_generated.data_b[16]
data_b[17] => altsyncram_n802:auto_generated.data_b[17]
data_b[18] => altsyncram_n802:auto_generated.data_b[18]
data_b[19] => altsyncram_n802:auto_generated.data_b[19]
data_b[20] => altsyncram_n802:auto_generated.data_b[20]
data_b[21] => altsyncram_n802:auto_generated.data_b[21]
data_b[22] => altsyncram_n802:auto_generated.data_b[22]
data_b[23] => altsyncram_n802:auto_generated.data_b[23]
data_b[24] => altsyncram_n802:auto_generated.data_b[24]
data_b[25] => altsyncram_n802:auto_generated.data_b[25]
data_b[26] => altsyncram_n802:auto_generated.data_b[26]
data_b[27] => altsyncram_n802:auto_generated.data_b[27]
data_b[28] => altsyncram_n802:auto_generated.data_b[28]
data_b[29] => altsyncram_n802:auto_generated.data_b[29]
data_b[30] => altsyncram_n802:auto_generated.data_b[30]
data_b[31] => altsyncram_n802:auto_generated.data_b[31]
data_b[32] => altsyncram_n802:auto_generated.data_b[32]
data_b[33] => altsyncram_n802:auto_generated.data_b[33]
data_b[34] => altsyncram_n802:auto_generated.data_b[34]
data_b[35] => altsyncram_n802:auto_generated.data_b[35]
address_a[0] => altsyncram_n802:auto_generated.address_a[0]
address_a[1] => altsyncram_n802:auto_generated.address_a[1]
address_a[2] => altsyncram_n802:auto_generated.address_a[2]
address_a[3] => altsyncram_n802:auto_generated.address_a[3]
address_a[4] => altsyncram_n802:auto_generated.address_a[4]
address_a[5] => altsyncram_n802:auto_generated.address_a[5]
address_a[6] => altsyncram_n802:auto_generated.address_a[6]
address_b[0] => altsyncram_n802:auto_generated.address_b[0]
address_b[1] => altsyncram_n802:auto_generated.address_b[1]
address_b[2] => altsyncram_n802:auto_generated.address_b[2]
address_b[3] => altsyncram_n802:auto_generated.address_b[3]
address_b[4] => altsyncram_n802:auto_generated.address_b[4]
address_b[5] => altsyncram_n802:auto_generated.address_b[5]
address_b[6] => altsyncram_n802:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_n802:auto_generated.clock0
clock1 => altsyncram_n802:auto_generated.clock1
clocken0 => altsyncram_n802:auto_generated.clocken0
clocken1 => altsyncram_n802:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_n802:auto_generated.q_a[0]
q_a[1] <= altsyncram_n802:auto_generated.q_a[1]
q_a[2] <= altsyncram_n802:auto_generated.q_a[2]
q_a[3] <= altsyncram_n802:auto_generated.q_a[3]
q_a[4] <= altsyncram_n802:auto_generated.q_a[4]
q_a[5] <= altsyncram_n802:auto_generated.q_a[5]
q_a[6] <= altsyncram_n802:auto_generated.q_a[6]
q_a[7] <= altsyncram_n802:auto_generated.q_a[7]
q_a[8] <= altsyncram_n802:auto_generated.q_a[8]
q_a[9] <= altsyncram_n802:auto_generated.q_a[9]
q_a[10] <= altsyncram_n802:auto_generated.q_a[10]
q_a[11] <= altsyncram_n802:auto_generated.q_a[11]
q_a[12] <= altsyncram_n802:auto_generated.q_a[12]
q_a[13] <= altsyncram_n802:auto_generated.q_a[13]
q_a[14] <= altsyncram_n802:auto_generated.q_a[14]
q_a[15] <= altsyncram_n802:auto_generated.q_a[15]
q_a[16] <= altsyncram_n802:auto_generated.q_a[16]
q_a[17] <= altsyncram_n802:auto_generated.q_a[17]
q_a[18] <= altsyncram_n802:auto_generated.q_a[18]
q_a[19] <= altsyncram_n802:auto_generated.q_a[19]
q_a[20] <= altsyncram_n802:auto_generated.q_a[20]
q_a[21] <= altsyncram_n802:auto_generated.q_a[21]
q_a[22] <= altsyncram_n802:auto_generated.q_a[22]
q_a[23] <= altsyncram_n802:auto_generated.q_a[23]
q_a[24] <= altsyncram_n802:auto_generated.q_a[24]
q_a[25] <= altsyncram_n802:auto_generated.q_a[25]
q_a[26] <= altsyncram_n802:auto_generated.q_a[26]
q_a[27] <= altsyncram_n802:auto_generated.q_a[27]
q_a[28] <= altsyncram_n802:auto_generated.q_a[28]
q_a[29] <= altsyncram_n802:auto_generated.q_a[29]
q_a[30] <= altsyncram_n802:auto_generated.q_a[30]
q_a[31] <= altsyncram_n802:auto_generated.q_a[31]
q_a[32] <= altsyncram_n802:auto_generated.q_a[32]
q_a[33] <= altsyncram_n802:auto_generated.q_a[33]
q_a[34] <= altsyncram_n802:auto_generated.q_a[34]
q_a[35] <= altsyncram_n802:auto_generated.q_a[35]
q_b[0] <= altsyncram_n802:auto_generated.q_b[0]
q_b[1] <= altsyncram_n802:auto_generated.q_b[1]
q_b[2] <= altsyncram_n802:auto_generated.q_b[2]
q_b[3] <= altsyncram_n802:auto_generated.q_b[3]
q_b[4] <= altsyncram_n802:auto_generated.q_b[4]
q_b[5] <= altsyncram_n802:auto_generated.q_b[5]
q_b[6] <= altsyncram_n802:auto_generated.q_b[6]
q_b[7] <= altsyncram_n802:auto_generated.q_b[7]
q_b[8] <= altsyncram_n802:auto_generated.q_b[8]
q_b[9] <= altsyncram_n802:auto_generated.q_b[9]
q_b[10] <= altsyncram_n802:auto_generated.q_b[10]
q_b[11] <= altsyncram_n802:auto_generated.q_b[11]
q_b[12] <= altsyncram_n802:auto_generated.q_b[12]
q_b[13] <= altsyncram_n802:auto_generated.q_b[13]
q_b[14] <= altsyncram_n802:auto_generated.q_b[14]
q_b[15] <= altsyncram_n802:auto_generated.q_b[15]
q_b[16] <= altsyncram_n802:auto_generated.q_b[16]
q_b[17] <= altsyncram_n802:auto_generated.q_b[17]
q_b[18] <= altsyncram_n802:auto_generated.q_b[18]
q_b[19] <= altsyncram_n802:auto_generated.q_b[19]
q_b[20] <= altsyncram_n802:auto_generated.q_b[20]
q_b[21] <= altsyncram_n802:auto_generated.q_b[21]
q_b[22] <= altsyncram_n802:auto_generated.q_b[22]
q_b[23] <= altsyncram_n802:auto_generated.q_b[23]
q_b[24] <= altsyncram_n802:auto_generated.q_b[24]
q_b[25] <= altsyncram_n802:auto_generated.q_b[25]
q_b[26] <= altsyncram_n802:auto_generated.q_b[26]
q_b[27] <= altsyncram_n802:auto_generated.q_b[27]
q_b[28] <= altsyncram_n802:auto_generated.q_b[28]
q_b[29] <= altsyncram_n802:auto_generated.q_b[29]
q_b[30] <= altsyncram_n802:auto_generated.q_b[30]
q_b[31] <= altsyncram_n802:auto_generated.q_b[31]
q_b[32] <= altsyncram_n802:auto_generated.q_b[32]
q_b[33] <= altsyncram_n802:auto_generated.q_b[33]
q_b[34] <= altsyncram_n802:auto_generated.q_b[34]
q_b[35] <= altsyncram_n802:auto_generated.q_b[35]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a32.PORTBDATAIN
data_b[33] => ram_block1a33.PORTBDATAIN
data_b[34] => ram_block1a34.PORTBDATAIN
data_b[35] => ram_block1a35.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE
wren_b => ram_block1a32.PORTBWE
wren_b => ram_block1a33.PORTBWE
wren_b => ram_block1a34.PORTBWE
wren_b => ram_block1a35.PORTBWE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper
MonDReg[0] => MonDReg[0].IN1
MonDReg[1] => MonDReg[1].IN1
MonDReg[2] => MonDReg[2].IN1
MonDReg[3] => MonDReg[3].IN1
MonDReg[4] => MonDReg[4].IN1
MonDReg[5] => MonDReg[5].IN1
MonDReg[6] => MonDReg[6].IN1
MonDReg[7] => MonDReg[7].IN1
MonDReg[8] => MonDReg[8].IN1
MonDReg[9] => MonDReg[9].IN1
MonDReg[10] => MonDReg[10].IN1
MonDReg[11] => MonDReg[11].IN1
MonDReg[12] => MonDReg[12].IN1
MonDReg[13] => MonDReg[13].IN1
MonDReg[14] => MonDReg[14].IN1
MonDReg[15] => MonDReg[15].IN1
MonDReg[16] => MonDReg[16].IN1
MonDReg[17] => MonDReg[17].IN1
MonDReg[18] => MonDReg[18].IN1
MonDReg[19] => MonDReg[19].IN1
MonDReg[20] => MonDReg[20].IN1
MonDReg[21] => MonDReg[21].IN1
MonDReg[22] => MonDReg[22].IN1
MonDReg[23] => MonDReg[23].IN1
MonDReg[24] => MonDReg[24].IN1
MonDReg[25] => MonDReg[25].IN1
MonDReg[26] => MonDReg[26].IN1
MonDReg[27] => MonDReg[27].IN1
MonDReg[28] => MonDReg[28].IN1
MonDReg[29] => MonDReg[29].IN1
MonDReg[30] => MonDReg[30].IN1
MonDReg[31] => MonDReg[31].IN1
break_readreg[0] => break_readreg[0].IN1
break_readreg[1] => break_readreg[1].IN1
break_readreg[2] => break_readreg[2].IN1
break_readreg[3] => break_readreg[3].IN1
break_readreg[4] => break_readreg[4].IN1
break_readreg[5] => break_readreg[5].IN1
break_readreg[6] => break_readreg[6].IN1
break_readreg[7] => break_readreg[7].IN1
break_readreg[8] => break_readreg[8].IN1
break_readreg[9] => break_readreg[9].IN1
break_readreg[10] => break_readreg[10].IN1
break_readreg[11] => break_readreg[11].IN1
break_readreg[12] => break_readreg[12].IN1
break_readreg[13] => break_readreg[13].IN1
break_readreg[14] => break_readreg[14].IN1
break_readreg[15] => break_readreg[15].IN1
break_readreg[16] => break_readreg[16].IN1
break_readreg[17] => break_readreg[17].IN1
break_readreg[18] => break_readreg[18].IN1
break_readreg[19] => break_readreg[19].IN1
break_readreg[20] => break_readreg[20].IN1
break_readreg[21] => break_readreg[21].IN1
break_readreg[22] => break_readreg[22].IN1
break_readreg[23] => break_readreg[23].IN1
break_readreg[24] => break_readreg[24].IN1
break_readreg[25] => break_readreg[25].IN1
break_readreg[26] => break_readreg[26].IN1
break_readreg[27] => break_readreg[27].IN1
break_readreg[28] => break_readreg[28].IN1
break_readreg[29] => break_readreg[29].IN1
break_readreg[30] => break_readreg[30].IN1
break_readreg[31] => break_readreg[31].IN1
clk => clk.IN1
dbrk_hit0_latch => dbrk_hit0_latch.IN1
dbrk_hit1_latch => dbrk_hit1_latch.IN1
dbrk_hit2_latch => dbrk_hit2_latch.IN1
dbrk_hit3_latch => dbrk_hit3_latch.IN1
debugack => debugack.IN1
monitor_error => monitor_error.IN1
monitor_ready => monitor_ready.IN1
reset_n => reset_n.IN1
resetlatch => resetlatch.IN1
tracemem_on => tracemem_on.IN1
tracemem_trcdata[0] => tracemem_trcdata[0].IN1
tracemem_trcdata[1] => tracemem_trcdata[1].IN1
tracemem_trcdata[2] => tracemem_trcdata[2].IN1
tracemem_trcdata[3] => tracemem_trcdata[3].IN1
tracemem_trcdata[4] => tracemem_trcdata[4].IN1
tracemem_trcdata[5] => tracemem_trcdata[5].IN1
tracemem_trcdata[6] => tracemem_trcdata[6].IN1
tracemem_trcdata[7] => tracemem_trcdata[7].IN1
tracemem_trcdata[8] => tracemem_trcdata[8].IN1
tracemem_trcdata[9] => tracemem_trcdata[9].IN1
tracemem_trcdata[10] => tracemem_trcdata[10].IN1
tracemem_trcdata[11] => tracemem_trcdata[11].IN1
tracemem_trcdata[12] => tracemem_trcdata[12].IN1
tracemem_trcdata[13] => tracemem_trcdata[13].IN1
tracemem_trcdata[14] => tracemem_trcdata[14].IN1
tracemem_trcdata[15] => tracemem_trcdata[15].IN1
tracemem_trcdata[16] => tracemem_trcdata[16].IN1
tracemem_trcdata[17] => tracemem_trcdata[17].IN1
tracemem_trcdata[18] => tracemem_trcdata[18].IN1
tracemem_trcdata[19] => tracemem_trcdata[19].IN1
tracemem_trcdata[20] => tracemem_trcdata[20].IN1
tracemem_trcdata[21] => tracemem_trcdata[21].IN1
tracemem_trcdata[22] => tracemem_trcdata[22].IN1
tracemem_trcdata[23] => tracemem_trcdata[23].IN1
tracemem_trcdata[24] => tracemem_trcdata[24].IN1
tracemem_trcdata[25] => tracemem_trcdata[25].IN1
tracemem_trcdata[26] => tracemem_trcdata[26].IN1
tracemem_trcdata[27] => tracemem_trcdata[27].IN1
tracemem_trcdata[28] => tracemem_trcdata[28].IN1
tracemem_trcdata[29] => tracemem_trcdata[29].IN1
tracemem_trcdata[30] => tracemem_trcdata[30].IN1
tracemem_trcdata[31] => tracemem_trcdata[31].IN1
tracemem_trcdata[32] => tracemem_trcdata[32].IN1
tracemem_trcdata[33] => tracemem_trcdata[33].IN1
tracemem_trcdata[34] => tracemem_trcdata[34].IN1
tracemem_trcdata[35] => tracemem_trcdata[35].IN1
tracemem_tw => tracemem_tw.IN1
trc_im_addr[0] => trc_im_addr[0].IN1
trc_im_addr[1] => trc_im_addr[1].IN1
trc_im_addr[2] => trc_im_addr[2].IN1
trc_im_addr[3] => trc_im_addr[3].IN1
trc_im_addr[4] => trc_im_addr[4].IN1
trc_im_addr[5] => trc_im_addr[5].IN1
trc_im_addr[6] => trc_im_addr[6].IN1
trc_on => trc_on.IN1
trc_wrap => trc_wrap.IN1
trigbrktype => trigbrktype.IN1
trigger_state_1 => trigger_state_1.IN1
jdo[0] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[1] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[2] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[3] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[4] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[5] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[6] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[7] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[8] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[9] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[10] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[11] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[12] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[13] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[14] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[15] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[16] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[17] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[18] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[19] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[20] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[21] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[22] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[23] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[24] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[25] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[26] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[27] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[28] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[29] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[30] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[31] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[32] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[33] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[34] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[35] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[36] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jdo[37] <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.jdo
jrst_n <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.jrst_n
st_ready_test_idle <= cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck.st_ready_test_idle
take_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_a
take_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_b
take_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_break_c
take_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_a
take_action_ocimem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_ocimem_b
take_action_tracectrl <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracectrl
take_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_a
take_action_tracemem_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_action_tracemem_b
take_no_action_break_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_a
take_no_action_break_b <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_b
take_no_action_break_c <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_break_c
take_no_action_ocimem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_ocimem_a
take_no_action_tracemem_a <= cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk.take_no_action_tracemem_a


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck
MonDReg[0] => Mux36.IN0
MonDReg[1] => Mux35.IN0
MonDReg[2] => Mux34.IN0
MonDReg[3] => Mux33.IN0
MonDReg[4] => Mux32.IN0
MonDReg[5] => Mux31.IN0
MonDReg[6] => Mux30.IN0
MonDReg[7] => Mux29.IN0
MonDReg[8] => Mux28.IN1
MonDReg[9] => Mux27.IN1
MonDReg[10] => Mux26.IN1
MonDReg[11] => Mux25.IN1
MonDReg[12] => Mux24.IN1
MonDReg[13] => Mux23.IN1
MonDReg[14] => Mux22.IN1
MonDReg[15] => Mux21.IN1
MonDReg[16] => Mux20.IN1
MonDReg[17] => Mux19.IN1
MonDReg[18] => Mux18.IN1
MonDReg[19] => Mux17.IN1
MonDReg[20] => Mux16.IN1
MonDReg[21] => Mux15.IN1
MonDReg[22] => Mux14.IN1
MonDReg[23] => Mux13.IN1
MonDReg[24] => Mux12.IN1
MonDReg[25] => Mux11.IN1
MonDReg[26] => Mux10.IN1
MonDReg[27] => Mux9.IN1
MonDReg[28] => Mux8.IN1
MonDReg[29] => Mux7.IN1
MonDReg[30] => Mux6.IN1
MonDReg[31] => Mux5.IN1
break_readreg[0] => Mux36.IN1
break_readreg[1] => Mux35.IN1
break_readreg[2] => Mux34.IN1
break_readreg[3] => Mux33.IN1
break_readreg[4] => Mux32.IN1
break_readreg[5] => Mux31.IN1
break_readreg[6] => Mux30.IN1
break_readreg[7] => Mux29.IN1
break_readreg[8] => Mux28.IN2
break_readreg[9] => Mux27.IN2
break_readreg[10] => Mux26.IN2
break_readreg[11] => Mux25.IN2
break_readreg[12] => Mux24.IN2
break_readreg[13] => Mux23.IN2
break_readreg[14] => Mux22.IN2
break_readreg[15] => Mux21.IN2
break_readreg[16] => Mux20.IN2
break_readreg[17] => Mux19.IN2
break_readreg[18] => Mux18.IN2
break_readreg[19] => Mux17.IN2
break_readreg[20] => Mux16.IN2
break_readreg[21] => Mux15.IN2
break_readreg[22] => Mux14.IN2
break_readreg[23] => Mux13.IN2
break_readreg[24] => Mux12.IN2
break_readreg[25] => Mux11.IN2
break_readreg[26] => Mux10.IN2
break_readreg[27] => Mux9.IN2
break_readreg[28] => Mux8.IN2
break_readreg[29] => Mux7.IN2
break_readreg[30] => Mux6.IN2
break_readreg[31] => Mux5.IN2
dbrk_hit0_latch => Mux4.IN1
dbrk_hit1_latch => Mux3.IN1
dbrk_hit2_latch => Mux2.IN1
dbrk_hit3_latch => Mux1.IN2
debugack => debugack_sync1.DATAIN
ir_in[0] => Mux0.IN3
ir_in[0] => Mux1.IN4
ir_in[0] => Mux2.IN3
ir_in[0] => Mux3.IN3
ir_in[0] => Mux4.IN3
ir_in[0] => Mux5.IN4
ir_in[0] => Mux6.IN4
ir_in[0] => Mux7.IN4
ir_in[0] => Mux8.IN4
ir_in[0] => Mux9.IN4
ir_in[0] => Mux10.IN4
ir_in[0] => Mux11.IN4
ir_in[0] => Mux12.IN4
ir_in[0] => Mux13.IN4
ir_in[0] => Mux14.IN4
ir_in[0] => Mux15.IN4
ir_in[0] => Mux16.IN4
ir_in[0] => Mux17.IN4
ir_in[0] => Mux18.IN4
ir_in[0] => Mux19.IN4
ir_in[0] => Mux20.IN4
ir_in[0] => Mux21.IN4
ir_in[0] => Mux22.IN4
ir_in[0] => Mux23.IN4
ir_in[0] => Mux24.IN4
ir_in[0] => Mux25.IN4
ir_in[0] => Mux26.IN4
ir_in[0] => Mux27.IN4
ir_in[0] => Mux28.IN4
ir_in[0] => Mux29.IN3
ir_in[0] => Mux30.IN3
ir_in[0] => Mux31.IN3
ir_in[0] => Mux32.IN3
ir_in[0] => Mux33.IN3
ir_in[0] => Mux34.IN3
ir_in[0] => Mux35.IN3
ir_in[0] => Mux36.IN3
ir_in[0] => Mux37.IN1
ir_in[0] => Decoder0.IN1
ir_in[1] => Mux0.IN2
ir_in[1] => Mux1.IN3
ir_in[1] => Mux2.IN2
ir_in[1] => Mux3.IN2
ir_in[1] => Mux4.IN2
ir_in[1] => Mux5.IN3
ir_in[1] => Mux6.IN3
ir_in[1] => Mux7.IN3
ir_in[1] => Mux8.IN3
ir_in[1] => Mux9.IN3
ir_in[1] => Mux10.IN3
ir_in[1] => Mux11.IN3
ir_in[1] => Mux12.IN3
ir_in[1] => Mux13.IN3
ir_in[1] => Mux14.IN3
ir_in[1] => Mux15.IN3
ir_in[1] => Mux16.IN3
ir_in[1] => Mux17.IN3
ir_in[1] => Mux18.IN3
ir_in[1] => Mux19.IN3
ir_in[1] => Mux20.IN3
ir_in[1] => Mux21.IN3
ir_in[1] => Mux22.IN3
ir_in[1] => Mux23.IN3
ir_in[1] => Mux24.IN3
ir_in[1] => Mux25.IN3
ir_in[1] => Mux26.IN3
ir_in[1] => Mux27.IN3
ir_in[1] => Mux28.IN3
ir_in[1] => Mux29.IN2
ir_in[1] => Mux30.IN2
ir_in[1] => Mux31.IN2
ir_in[1] => Mux32.IN2
ir_in[1] => Mux33.IN2
ir_in[1] => Mux34.IN2
ir_in[1] => Mux35.IN2
ir_in[1] => Mux36.IN2
ir_in[1] => Mux37.IN0
ir_in[1] => Decoder0.IN0
jtag_state_rti => st_ready_test_idle.DATAIN
monitor_error => Mux3.IN4
monitor_ready => Mux37.IN2
monitor_ready => monitor_ready_sync1.DATAIN
reset_n => ~NO_FANOUT~
resetlatch => Mux4.IN4
tck => ir_out[0]~reg0.CLK
tck => ir_out[1]~reg0.CLK
tck => monitor_ready_sync1.CLK
tck => debugack_sync2.CLK
tck => debugack_sync1.CLK
tck => sr[0]~reg0.CLK
tck => sr[1]~reg0.CLK
tck => sr[2]~reg0.CLK
tck => sr[3]~reg0.CLK
tck => sr[4]~reg0.CLK
tck => sr[5]~reg0.CLK
tck => sr[6]~reg0.CLK
tck => sr[7]~reg0.CLK
tck => sr[8]~reg0.CLK
tck => sr[9]~reg0.CLK
tck => sr[10]~reg0.CLK
tck => sr[11]~reg0.CLK
tck => sr[12]~reg0.CLK
tck => sr[13]~reg0.CLK
tck => sr[14]~reg0.CLK
tck => sr[15]~reg0.CLK
tck => sr[16]~reg0.CLK
tck => sr[17]~reg0.CLK
tck => sr[18]~reg0.CLK
tck => sr[19]~reg0.CLK
tck => sr[20]~reg0.CLK
tck => sr[21]~reg0.CLK
tck => sr[22]~reg0.CLK
tck => sr[23]~reg0.CLK
tck => sr[24]~reg0.CLK
tck => sr[25]~reg0.CLK
tck => sr[26]~reg0.CLK
tck => sr[27]~reg0.CLK
tck => sr[28]~reg0.CLK
tck => sr[29]~reg0.CLK
tck => sr[30]~reg0.CLK
tck => sr[31]~reg0.CLK
tck => sr[32]~reg0.CLK
tck => sr[33]~reg0.CLK
tck => sr[34]~reg0.CLK
tck => sr[35]~reg0.CLK
tck => sr[36]~reg0.CLK
tck => sr[37]~reg0.CLK
tck => DRsize~2.DATAIN
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tdi => sr.DATAB
tracemem_on => Mux1.IN5
tracemem_trcdata[0] => Mux37.IN3
tracemem_trcdata[1] => Mux36.IN4
tracemem_trcdata[2] => Mux35.IN4
tracemem_trcdata[3] => Mux34.IN4
tracemem_trcdata[4] => Mux33.IN4
tracemem_trcdata[5] => Mux32.IN4
tracemem_trcdata[6] => Mux31.IN4
tracemem_trcdata[7] => Mux30.IN4
tracemem_trcdata[8] => Mux29.IN4
tracemem_trcdata[9] => Mux28.IN5
tracemem_trcdata[10] => Mux27.IN5
tracemem_trcdata[11] => Mux26.IN5
tracemem_trcdata[12] => Mux25.IN5
tracemem_trcdata[13] => Mux24.IN5
tracemem_trcdata[14] => Mux23.IN5
tracemem_trcdata[15] => Mux22.IN5
tracemem_trcdata[16] => Mux21.IN5
tracemem_trcdata[17] => Mux20.IN5
tracemem_trcdata[18] => Mux19.IN5
tracemem_trcdata[19] => Mux18.IN5
tracemem_trcdata[20] => Mux17.IN5
tracemem_trcdata[21] => Mux16.IN5
tracemem_trcdata[22] => Mux15.IN5
tracemem_trcdata[23] => Mux14.IN5
tracemem_trcdata[24] => Mux13.IN5
tracemem_trcdata[25] => Mux12.IN5
tracemem_trcdata[26] => Mux11.IN5
tracemem_trcdata[27] => Mux10.IN5
tracemem_trcdata[28] => Mux9.IN5
tracemem_trcdata[29] => Mux8.IN5
tracemem_trcdata[30] => Mux7.IN5
tracemem_trcdata[31] => Mux6.IN5
tracemem_trcdata[32] => Mux5.IN5
tracemem_trcdata[33] => Mux4.IN5
tracemem_trcdata[34] => Mux3.IN5
tracemem_trcdata[35] => Mux2.IN4
tracemem_tw => Mux0.IN4
trc_im_addr[0] => Mux35.IN5
trc_im_addr[1] => Mux34.IN5
trc_im_addr[2] => Mux33.IN5
trc_im_addr[3] => Mux32.IN5
trc_im_addr[4] => Mux31.IN5
trc_im_addr[5] => Mux30.IN5
trc_im_addr[6] => Mux29.IN5
trc_on => Mux37.IN4
trc_wrap => Mux36.IN5
trigbrktype => Mux37.IN5
trigger_state_1 => Mux0.IN5
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_cdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_sdr => sr.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
vs_uir => DRsize.OUTPUTSELECT
ir_out[0] <= ir_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jrst_n <= <VCC>
sr[0] <= sr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[1] <= sr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[2] <= sr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[3] <= sr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[4] <= sr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[5] <= sr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[6] <= sr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[7] <= sr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[8] <= sr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[9] <= sr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[10] <= sr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[11] <= sr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[12] <= sr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[13] <= sr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[14] <= sr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[15] <= sr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[16] <= sr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[17] <= sr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[18] <= sr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[19] <= sr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[20] <= sr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[21] <= sr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[22] <= sr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[23] <= sr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[24] <= sr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[25] <= sr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[26] <= sr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[27] <= sr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[28] <= sr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[29] <= sr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[30] <= sr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[31] <= sr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[32] <= sr[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[33] <= sr[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[34] <= sr[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[35] <= sr[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[36] <= sr[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sr[37] <= sr[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
st_ready_test_idle <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk
clk => jdo[0]~reg0.CLK
clk => jdo[1]~reg0.CLK
clk => jdo[2]~reg0.CLK
clk => jdo[3]~reg0.CLK
clk => jdo[4]~reg0.CLK
clk => jdo[5]~reg0.CLK
clk => jdo[6]~reg0.CLK
clk => jdo[7]~reg0.CLK
clk => jdo[8]~reg0.CLK
clk => jdo[9]~reg0.CLK
clk => jdo[10]~reg0.CLK
clk => jdo[11]~reg0.CLK
clk => jdo[12]~reg0.CLK
clk => jdo[13]~reg0.CLK
clk => jdo[14]~reg0.CLK
clk => jdo[15]~reg0.CLK
clk => jdo[16]~reg0.CLK
clk => jdo[17]~reg0.CLK
clk => jdo[18]~reg0.CLK
clk => jdo[19]~reg0.CLK
clk => jdo[20]~reg0.CLK
clk => jdo[21]~reg0.CLK
clk => jdo[22]~reg0.CLK
clk => jdo[23]~reg0.CLK
clk => jdo[24]~reg0.CLK
clk => jdo[25]~reg0.CLK
clk => jdo[26]~reg0.CLK
clk => jdo[27]~reg0.CLK
clk => jdo[28]~reg0.CLK
clk => jdo[29]~reg0.CLK
clk => jdo[30]~reg0.CLK
clk => jdo[31]~reg0.CLK
clk => jdo[32]~reg0.CLK
clk => jdo[33]~reg0.CLK
clk => jdo[34]~reg0.CLK
clk => jdo[35]~reg0.CLK
clk => jdo[36]~reg0.CLK
clk => jdo[37]~reg0.CLK
clk => ir[0].CLK
clk => ir[1].CLK
clk => jxuir.CLK
clk => uir_sync3.CLK
clk => uir_sync2.CLK
clk => uir_sync1.CLK
clk => enable_action_strobe.CLK
clk => update_jdo_strobe.CLK
clk => udr_sync3.CLK
clk => udr_sync2.CLK
clk => udr_sync1.CLK
ir_in[0] => ir[0].DATAIN
ir_in[1] => ir[1].DATAIN
sr[0] => jdo[0]~reg0.DATAIN
sr[1] => jdo[1]~reg0.DATAIN
sr[2] => jdo[2]~reg0.DATAIN
sr[3] => jdo[3]~reg0.DATAIN
sr[4] => jdo[4]~reg0.DATAIN
sr[5] => jdo[5]~reg0.DATAIN
sr[6] => jdo[6]~reg0.DATAIN
sr[7] => jdo[7]~reg0.DATAIN
sr[8] => jdo[8]~reg0.DATAIN
sr[9] => jdo[9]~reg0.DATAIN
sr[10] => jdo[10]~reg0.DATAIN
sr[11] => jdo[11]~reg0.DATAIN
sr[12] => jdo[12]~reg0.DATAIN
sr[13] => jdo[13]~reg0.DATAIN
sr[14] => jdo[14]~reg0.DATAIN
sr[15] => jdo[15]~reg0.DATAIN
sr[16] => jdo[16]~reg0.DATAIN
sr[17] => jdo[17]~reg0.DATAIN
sr[18] => jdo[18]~reg0.DATAIN
sr[19] => jdo[19]~reg0.DATAIN
sr[20] => jdo[20]~reg0.DATAIN
sr[21] => jdo[21]~reg0.DATAIN
sr[22] => jdo[22]~reg0.DATAIN
sr[23] => jdo[23]~reg0.DATAIN
sr[24] => jdo[24]~reg0.DATAIN
sr[25] => jdo[25]~reg0.DATAIN
sr[26] => jdo[26]~reg0.DATAIN
sr[27] => jdo[27]~reg0.DATAIN
sr[28] => jdo[28]~reg0.DATAIN
sr[29] => jdo[29]~reg0.DATAIN
sr[30] => jdo[30]~reg0.DATAIN
sr[31] => jdo[31]~reg0.DATAIN
sr[32] => jdo[32]~reg0.DATAIN
sr[33] => jdo[33]~reg0.DATAIN
sr[34] => jdo[34]~reg0.DATAIN
sr[35] => jdo[35]~reg0.DATAIN
sr[36] => jdo[36]~reg0.DATAIN
sr[37] => jdo[37]~reg0.DATAIN
vs_udr => udr_sync1.DATAIN
vs_uir => uir_sync1.DATAIN
jdo[0] <= jdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[1] <= jdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[2] <= jdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[3] <= jdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[4] <= jdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[5] <= jdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[6] <= jdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[7] <= jdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[8] <= jdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[9] <= jdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[10] <= jdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[11] <= jdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[12] <= jdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[13] <= jdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[14] <= jdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[15] <= jdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[16] <= jdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[17] <= jdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[18] <= jdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[19] <= jdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[20] <= jdo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[21] <= jdo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[22] <= jdo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[23] <= jdo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[24] <= jdo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[25] <= jdo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[26] <= jdo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[27] <= jdo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[28] <= jdo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[29] <= jdo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[30] <= jdo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[31] <= jdo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[32] <= jdo[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[33] <= jdo[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[34] <= jdo[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[35] <= jdo[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[36] <= jdo[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jdo[37] <= jdo[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_a <= take_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_b <= take_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_break_c <= take_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_a <= take_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_ocimem_b <= take_action_ocimem_b.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracectrl <= take_action_tracectrl.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_a <= take_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE
take_action_tracemem_b <= take_action_tracemem_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_a <= take_no_action_break_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_b <= take_no_action_break_b.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_break_c <= take_no_action_break_c.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_ocimem_a <= take_no_action_ocimem_a.DB_MAX_OUTPUT_PORT_TYPE
take_no_action_tracemem_a <= take_no_action_tracemem_a.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
usr_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
usr_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
usr_tdo => tdo.DATAIN
usr_ir_out[0] => ir_out[0].DATAIN
usr_ir_out[1] => ir_out[1].DATAIN
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
usr_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
raw_tck => usr_tck.DATAIN
raw_tms => usr_tms.DATAIN
tdi => usr_tdi.DATAIN
jtag_state_tlr => usr_jtag_state_tlr.DATAIN
jtag_state_rti => usr_jtag_state_rti.DATAIN
jtag_state_sdrs => usr_jtag_state_sdrs.DATAIN
jtag_state_cdr => virtual_state_cdr.IN1
jtag_state_cdr => usr_virtual_state_cir.DATAIN
jtag_state_cdr => usr_jtag_state_cdr.DATAIN
jtag_state_sdr => virtual_state_sdr.IN1
jtag_state_sdr => usr_jtag_state_sdr.DATAIN
jtag_state_e1dr => virtual_state_e1dr.IN1
jtag_state_e1dr => usr_jtag_state_e1dr.DATAIN
jtag_state_pdr => virtual_state_pdr.IN1
jtag_state_pdr => usr_jtag_state_pdr.DATAIN
jtag_state_e2dr => virtual_state_e2dr.IN1
jtag_state_e2dr => usr_jtag_state_e2dr.DATAIN
jtag_state_udr => virtual_state_udr.IN1
jtag_state_udr => virtual_state_uir.IN1
jtag_state_udr => usr_jtag_state_udr.DATAIN
jtag_state_sirs => usr_jtag_state_sirs.DATAIN
jtag_state_cir => usr_jtag_state_cir.DATAIN
jtag_state_sir => usr_jtag_state_sir.DATAIN
jtag_state_e1ir => usr_jtag_state_e1ir.DATAIN
jtag_state_pir => usr_jtag_state_pir.DATAIN
jtag_state_e2ir => usr_jtag_state_e2ir.DATAIN
jtag_state_uir => usr_jtag_state_uir.DATAIN
usr1 => virtual_ir_scan.IN0
usr1 => virtual_dr_scan.IN0
clr => ~NO_FANOUT~
ena => virtual_dr_scan.IN1
ena => virtual_ir_scan.IN1
ir_in[0] => usr_ir_in[0].DATAIN
ir_in[1] => usr_ir_in[1].DATAIN
tdo <= usr_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= usr_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= usr_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1
clk => clk.IN2
cpu_ddr_clock_bridge_s1_endofpacket => cpu_ddr_clock_bridge_s1_endofpacket_from_sa.DATAIN
cpu_ddr_clock_bridge_s1_readdata[0] => cpu_ddr_clock_bridge_s1_readdata_from_sa[0].DATAIN
cpu_ddr_clock_bridge_s1_readdata[1] => cpu_ddr_clock_bridge_s1_readdata_from_sa[1].DATAIN
cpu_ddr_clock_bridge_s1_readdata[2] => cpu_ddr_clock_bridge_s1_readdata_from_sa[2].DATAIN
cpu_ddr_clock_bridge_s1_readdata[3] => cpu_ddr_clock_bridge_s1_readdata_from_sa[3].DATAIN
cpu_ddr_clock_bridge_s1_readdata[4] => cpu_ddr_clock_bridge_s1_readdata_from_sa[4].DATAIN
cpu_ddr_clock_bridge_s1_readdata[5] => cpu_ddr_clock_bridge_s1_readdata_from_sa[5].DATAIN
cpu_ddr_clock_bridge_s1_readdata[6] => cpu_ddr_clock_bridge_s1_readdata_from_sa[6].DATAIN
cpu_ddr_clock_bridge_s1_readdata[7] => cpu_ddr_clock_bridge_s1_readdata_from_sa[7].DATAIN
cpu_ddr_clock_bridge_s1_readdata[8] => cpu_ddr_clock_bridge_s1_readdata_from_sa[8].DATAIN
cpu_ddr_clock_bridge_s1_readdata[9] => cpu_ddr_clock_bridge_s1_readdata_from_sa[9].DATAIN
cpu_ddr_clock_bridge_s1_readdata[10] => cpu_ddr_clock_bridge_s1_readdata_from_sa[10].DATAIN
cpu_ddr_clock_bridge_s1_readdata[11] => cpu_ddr_clock_bridge_s1_readdata_from_sa[11].DATAIN
cpu_ddr_clock_bridge_s1_readdata[12] => cpu_ddr_clock_bridge_s1_readdata_from_sa[12].DATAIN
cpu_ddr_clock_bridge_s1_readdata[13] => cpu_ddr_clock_bridge_s1_readdata_from_sa[13].DATAIN
cpu_ddr_clock_bridge_s1_readdata[14] => cpu_ddr_clock_bridge_s1_readdata_from_sa[14].DATAIN
cpu_ddr_clock_bridge_s1_readdata[15] => cpu_ddr_clock_bridge_s1_readdata_from_sa[15].DATAIN
cpu_ddr_clock_bridge_s1_readdata[16] => cpu_ddr_clock_bridge_s1_readdata_from_sa[16].DATAIN
cpu_ddr_clock_bridge_s1_readdata[17] => cpu_ddr_clock_bridge_s1_readdata_from_sa[17].DATAIN
cpu_ddr_clock_bridge_s1_readdata[18] => cpu_ddr_clock_bridge_s1_readdata_from_sa[18].DATAIN
cpu_ddr_clock_bridge_s1_readdata[19] => cpu_ddr_clock_bridge_s1_readdata_from_sa[19].DATAIN
cpu_ddr_clock_bridge_s1_readdata[20] => cpu_ddr_clock_bridge_s1_readdata_from_sa[20].DATAIN
cpu_ddr_clock_bridge_s1_readdata[21] => cpu_ddr_clock_bridge_s1_readdata_from_sa[21].DATAIN
cpu_ddr_clock_bridge_s1_readdata[22] => cpu_ddr_clock_bridge_s1_readdata_from_sa[22].DATAIN
cpu_ddr_clock_bridge_s1_readdata[23] => cpu_ddr_clock_bridge_s1_readdata_from_sa[23].DATAIN
cpu_ddr_clock_bridge_s1_readdata[24] => cpu_ddr_clock_bridge_s1_readdata_from_sa[24].DATAIN
cpu_ddr_clock_bridge_s1_readdata[25] => cpu_ddr_clock_bridge_s1_readdata_from_sa[25].DATAIN
cpu_ddr_clock_bridge_s1_readdata[26] => cpu_ddr_clock_bridge_s1_readdata_from_sa[26].DATAIN
cpu_ddr_clock_bridge_s1_readdata[27] => cpu_ddr_clock_bridge_s1_readdata_from_sa[27].DATAIN
cpu_ddr_clock_bridge_s1_readdata[28] => cpu_ddr_clock_bridge_s1_readdata_from_sa[28].DATAIN
cpu_ddr_clock_bridge_s1_readdata[29] => cpu_ddr_clock_bridge_s1_readdata_from_sa[29].DATAIN
cpu_ddr_clock_bridge_s1_readdata[30] => cpu_ddr_clock_bridge_s1_readdata_from_sa[30].DATAIN
cpu_ddr_clock_bridge_s1_readdata[31] => cpu_ddr_clock_bridge_s1_readdata_from_sa[31].DATAIN
cpu_ddr_clock_bridge_s1_readdatavalid => cpu_ddr_clock_bridge_s1_move_on_to_next_transaction.IN2
cpu_ddr_clock_bridge_s1_waitrequest => cpu_ddr_clock_bridge_s1_waits_for_read.IN1
cpu_ddr_clock_bridge_s1_waitrequest => cpu_ddr_clock_bridge_s1_waits_for_write.IN1
cpu_ddr_clock_bridge_s1_waitrequest => cpu_ddr_clock_bridge_s1_waitrequest_from_sa.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[2] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[3] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[4] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[5] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[6] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[7] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[8] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[9] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[10] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[11] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[12] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[13] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[14] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[15] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[16] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[17] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[18] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[19] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[20] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[21] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[22] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[23] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[24] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[25] => cpu_ddr_clock_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_arbitrationshare[0] => cpu_ddr_clock_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_arbitrationshare[0] => cpu_ddr_clock_bridge_s1_arb_share_set_values[0].DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_arbitrationshare[1] => cpu_ddr_clock_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_arbitrationshare[1] => cpu_ddr_clock_bridge_s1_arb_share_set_values[1].DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_arbitrationshare[2] => cpu_ddr_clock_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_arbitrationshare[2] => cpu_ddr_clock_bridge_s1_arb_share_set_values[2].DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_arbitrationshare[3] => cpu_ddr_clock_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_arbitrationshare[3] => cpu_ddr_clock_bridge_s1_arb_share_set_values[3].DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_burstcount => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_byteenable[0] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_byteenable[1] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_byteenable[2] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_byteenable[3] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_latency_counter => LessThan0.IN2
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_latency_counter => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_qualified_request_cpu_ddr_clock_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[0] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[1] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[2] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[3] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[4] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[5] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[6] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[7] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[8] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[9] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[10] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[11] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[12] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[13] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[14] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[15] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[16] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[17] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[18] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[19] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[20] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[21] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[22] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[23] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[24] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_nativeaddress[25] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_requests_cpu_ddr_clock_bridge_s1.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_qualified_request_cpu_ddr_clock_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_read => cpu_ddr_clock_bridge_s1_read.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_requests_cpu_ddr_clock_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_write => cpu_ddr_clock_bridge_s1_write.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[0] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[1] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[2] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[3] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[4] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[5] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[6] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[7] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[8] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[9] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[10] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[11] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[12] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[13] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[14] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[15] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[16] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[17] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[18] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[19] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[20] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[21] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[22] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[23] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[24] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[25] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[26] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[27] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[28] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[29] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[30] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[31] => cpu_ddr_clock_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[2] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[3] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[4] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[5] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[6] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[7] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[8] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[9] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[10] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[11] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[12] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[13] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[14] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[15] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[16] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[17] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[18] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[19] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[20] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[21] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[22] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[23] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[24] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[25] => cpu_ddr_clock_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_arbitrationshare[0] => cpu_ddr_clock_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_arbitrationshare[0] => cpu_ddr_clock_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_arbitrationshare[1] => cpu_ddr_clock_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_arbitrationshare[1] => cpu_ddr_clock_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_arbitrationshare[2] => cpu_ddr_clock_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_arbitrationshare[2] => cpu_ddr_clock_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_arbitrationshare[3] => cpu_ddr_clock_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_arbitrationshare[3] => cpu_ddr_clock_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_burstcount => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_byteenable[0] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_byteenable[1] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_byteenable[2] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_byteenable[3] => cpu_ddr_clock_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_latency_counter => LessThan1.IN2
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_latency_counter => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_qualified_request_cpu_ddr_clock_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[0] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[1] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[2] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[3] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[4] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[5] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[6] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[7] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[8] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[9] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[10] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[11] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[12] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[13] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[14] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[15] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[16] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[17] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[18] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[19] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[20] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[21] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[22] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[23] => cpu_ddr_clock_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[24] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_nativeaddress[25] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_requests_cpu_ddr_clock_bridge_s1.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_qualified_request_cpu_ddr_clock_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_read => cpu_ddr_clock_bridge_s1_read.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_requests_cpu_ddr_clock_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_write => cpu_ddr_clock_bridge_s1_write.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[0] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[1] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[2] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[3] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[4] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[5] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[6] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[7] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[8] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[9] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[10] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[11] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[12] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[13] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[14] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[15] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[16] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[17] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[18] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[19] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[20] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[21] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[22] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[23] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[24] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[25] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[26] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[27] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[28] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[29] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[30] => cpu_ddr_clock_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[31] => cpu_ddr_clock_bridge_s1_writedata.DATAA
reset_n => reset_n.IN2
cpu_ddr_clock_bridge_s1_address[0] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[1] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[2] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[3] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[4] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[5] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[6] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[7] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[8] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[9] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[10] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[11] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[12] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[13] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[14] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[15] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[16] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[17] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[18] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[19] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[20] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[21] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[22] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_address[23] <= cpu_ddr_clock_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_byteenable[0] <= cpu_ddr_clock_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_byteenable[1] <= cpu_ddr_clock_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_byteenable[2] <= cpu_ddr_clock_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_byteenable[3] <= cpu_ddr_clock_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_endofpacket_from_sa <= cpu_ddr_clock_bridge_s1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[0] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[1] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[2] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[3] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[4] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[5] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[6] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[7] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[8] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[9] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[10] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[11] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[12] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[13] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[14] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[15] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[16] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[17] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[18] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[19] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[20] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[21] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[22] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_nativeaddress[23] <= cpu_ddr_clock_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_read <= cpu_ddr_clock_bridge_s1_read.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[0] <= cpu_ddr_clock_bridge_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[1] <= cpu_ddr_clock_bridge_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[2] <= cpu_ddr_clock_bridge_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[3] <= cpu_ddr_clock_bridge_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[4] <= cpu_ddr_clock_bridge_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[5] <= cpu_ddr_clock_bridge_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[6] <= cpu_ddr_clock_bridge_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[7] <= cpu_ddr_clock_bridge_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[8] <= cpu_ddr_clock_bridge_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[9] <= cpu_ddr_clock_bridge_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[10] <= cpu_ddr_clock_bridge_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[11] <= cpu_ddr_clock_bridge_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[12] <= cpu_ddr_clock_bridge_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[13] <= cpu_ddr_clock_bridge_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[14] <= cpu_ddr_clock_bridge_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[15] <= cpu_ddr_clock_bridge_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[16] <= cpu_ddr_clock_bridge_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[17] <= cpu_ddr_clock_bridge_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[18] <= cpu_ddr_clock_bridge_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[19] <= cpu_ddr_clock_bridge_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[20] <= cpu_ddr_clock_bridge_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[21] <= cpu_ddr_clock_bridge_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[22] <= cpu_ddr_clock_bridge_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[23] <= cpu_ddr_clock_bridge_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[24] <= cpu_ddr_clock_bridge_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[25] <= cpu_ddr_clock_bridge_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[26] <= cpu_ddr_clock_bridge_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[27] <= cpu_ddr_clock_bridge_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[28] <= cpu_ddr_clock_bridge_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[29] <= cpu_ddr_clock_bridge_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[30] <= cpu_ddr_clock_bridge_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_readdata_from_sa[31] <= cpu_ddr_clock_bridge_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_waitrequest_from_sa <= cpu_ddr_clock_bridge_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_write <= cpu_ddr_clock_bridge_s1_write.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[0] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[1] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[2] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[3] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[4] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[5] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[6] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[7] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[8] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[9] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[10] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[11] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[12] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[13] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[14] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[15] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[16] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[17] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[18] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[19] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[20] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[21] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[22] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[23] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[24] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[25] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[26] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[27] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[28] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[29] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[30] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_s1_writedata[31] <= cpu_ddr_clock_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_granted_cpu_ddr_clock_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_granted_cpu_ddr_clock_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_qualified_request_cpu_ddr_clock_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_qualified_request_cpu_ddr_clock_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_read_data_valid_cpu_ddr_clock_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_read_data_valid_cpu_ddr_clock_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register <= rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_to_cpu_ddr_clock_bridge_s1.fifo_contains_ones_n
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_requests_cpu_ddr_clock_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_requests_cpu_ddr_clock_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_granted_cpu_ddr_clock_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_granted_cpu_ddr_clock_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_qualified_request_cpu_ddr_clock_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_qualified_request_cpu_ddr_clock_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_read_data_valid_cpu_ddr_clock_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_read_data_valid_cpu_ddr_clock_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register <= rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_to_cpu_ddr_clock_bridge_s1.fifo_contains_ones_n
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_requests_cpu_ddr_clock_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_requests_cpu_ddr_clock_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_cpu_ddr_clock_bridge_s1_end_xfer <= d1_cpu_ddr_clock_bridge_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_to_cpu_ddr_clock_bridge_s1
clear_fifo => always1.IN1
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always94.IN0
clear_fifo => always95.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_47.DATAA
read => p47_full_47.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always94.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_47.ACLR
reset_n => stage_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always94.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always97.IN1
write => updated_one_count.IN1
write => p47_full_47.IN1
write => always95.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_47.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_to_cpu_ddr_clock_bridge_s1
clear_fifo => always1.IN1
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always94.IN0
clear_fifo => always95.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_47.DATAA
read => p47_full_47.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always94.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_47.ACLR
reset_n => stage_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always94.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always97.IN1
write => updated_one_count.IN1
write => p47_full_47.IN1
write => always95.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_47.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1
clk => clk.IN1
cpu_ddr_clock_bridge_m1_address[0] => cpu_ddr_clock_bridge_m1_address_to_slave[0].DATAIN
cpu_ddr_clock_bridge_m1_address[1] => cpu_ddr_clock_bridge_m1_address_to_slave[1].DATAIN
cpu_ddr_clock_bridge_m1_address[2] => cpu_ddr_clock_bridge_m1_address_to_slave[2].IN1
cpu_ddr_clock_bridge_m1_address[3] => cpu_ddr_clock_bridge_m1_address_to_slave[3].DATAIN
cpu_ddr_clock_bridge_m1_address[4] => cpu_ddr_clock_bridge_m1_address_to_slave[4].DATAIN
cpu_ddr_clock_bridge_m1_address[5] => cpu_ddr_clock_bridge_m1_address_to_slave[5].DATAIN
cpu_ddr_clock_bridge_m1_address[6] => cpu_ddr_clock_bridge_m1_address_to_slave[6].DATAIN
cpu_ddr_clock_bridge_m1_address[7] => cpu_ddr_clock_bridge_m1_address_to_slave[7].DATAIN
cpu_ddr_clock_bridge_m1_address[8] => cpu_ddr_clock_bridge_m1_address_to_slave[8].DATAIN
cpu_ddr_clock_bridge_m1_address[9] => cpu_ddr_clock_bridge_m1_address_to_slave[9].DATAIN
cpu_ddr_clock_bridge_m1_address[10] => cpu_ddr_clock_bridge_m1_address_to_slave[10].DATAIN
cpu_ddr_clock_bridge_m1_address[11] => cpu_ddr_clock_bridge_m1_address_to_slave[11].DATAIN
cpu_ddr_clock_bridge_m1_address[12] => cpu_ddr_clock_bridge_m1_address_to_slave[12].DATAIN
cpu_ddr_clock_bridge_m1_address[13] => cpu_ddr_clock_bridge_m1_address_to_slave[13].DATAIN
cpu_ddr_clock_bridge_m1_address[14] => cpu_ddr_clock_bridge_m1_address_to_slave[14].DATAIN
cpu_ddr_clock_bridge_m1_address[15] => cpu_ddr_clock_bridge_m1_address_to_slave[15].DATAIN
cpu_ddr_clock_bridge_m1_address[16] => cpu_ddr_clock_bridge_m1_address_to_slave[16].DATAIN
cpu_ddr_clock_bridge_m1_address[17] => cpu_ddr_clock_bridge_m1_address_to_slave[17].DATAIN
cpu_ddr_clock_bridge_m1_address[18] => cpu_ddr_clock_bridge_m1_address_to_slave[18].DATAIN
cpu_ddr_clock_bridge_m1_address[19] => cpu_ddr_clock_bridge_m1_address_to_slave[19].DATAIN
cpu_ddr_clock_bridge_m1_address[20] => cpu_ddr_clock_bridge_m1_address_to_slave[20].DATAIN
cpu_ddr_clock_bridge_m1_address[21] => cpu_ddr_clock_bridge_m1_address_to_slave[21].DATAIN
cpu_ddr_clock_bridge_m1_address[22] => cpu_ddr_clock_bridge_m1_address_to_slave[22].DATAIN
cpu_ddr_clock_bridge_m1_address[23] => cpu_ddr_clock_bridge_m1_address_to_slave[23].DATAIN
cpu_ddr_clock_bridge_m1_address[24] => cpu_ddr_clock_bridge_m1_address_to_slave[24].DATAIN
cpu_ddr_clock_bridge_m1_address[25] => cpu_ddr_clock_bridge_m1_address_to_slave[25].DATAIN
cpu_ddr_clock_bridge_m1_byteenable[0] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_byteenable[1] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_byteenable[2] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_byteenable[3] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_granted_ddr_sdram_s1 => r_1.IN0
cpu_ddr_clock_bridge_m1_granted_ddr_sdram_s1 => cpu_ddr_clock_bridge_m1_is_granted_some_slave.IN0
cpu_ddr_clock_bridge_m1_granted_lcd_controller_avalon_slave => cpu_ddr_clock_bridge_m1_is_granted_some_slave.IN1
cpu_ddr_clock_bridge_m1_qualified_request_ddr_sdram_s1 => r_1.IN0
cpu_ddr_clock_bridge_m1_qualified_request_ddr_sdram_s1 => r_1.IN1
cpu_ddr_clock_bridge_m1_qualified_request_ddr_sdram_s1 => r_1.IN1
cpu_ddr_clock_bridge_m1_qualified_request_lcd_controller_avalon_slave => r_1.IN0
cpu_ddr_clock_bridge_m1_qualified_request_lcd_controller_avalon_slave => cpu_ddr_clock_bridge_m1_readdata.IN0
cpu_ddr_clock_bridge_m1_qualified_request_lcd_controller_avalon_slave => r_1.IN1
cpu_ddr_clock_bridge_m1_read => r_1.IN0
cpu_ddr_clock_bridge_m1_read => write_selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo.IN1
cpu_ddr_clock_bridge_m1_read => cpu_ddr_clock_bridge_m1_readdata.IN1
cpu_ddr_clock_bridge_m1_read => p1_cpu_ddr_clock_bridge_m1_latency_counter.IN1
cpu_ddr_clock_bridge_m1_read_data_valid_ddr_sdram_s1 => read_selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo.IN1
cpu_ddr_clock_bridge_m1_read_data_valid_ddr_sdram_s1_shift_register => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_read_data_valid_lcd_controller_avalon_slave => cpu_ddr_clock_bridge_m1_readdatavalid.IN1
cpu_ddr_clock_bridge_m1_requests_ddr_sdram_s1 => write_selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo.IN1
cpu_ddr_clock_bridge_m1_requests_ddr_sdram_s1 => r_1.IN1
cpu_ddr_clock_bridge_m1_requests_lcd_controller_avalon_slave => r_1.IN1
cpu_ddr_clock_bridge_m1_write => r_1.IN1
cpu_ddr_clock_bridge_m1_writedata[0] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[1] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[2] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[3] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[4] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[5] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[6] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[7] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[8] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[9] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[10] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[11] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[12] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[13] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[14] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[15] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[16] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[17] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[18] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[19] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[20] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[21] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[22] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[23] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[24] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[25] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[26] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[27] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[28] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[29] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[30] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_writedata[31] => ~NO_FANOUT~
d1_ddr_sdram_s1_end_xfer => ~NO_FANOUT~
d1_lcd_controller_avalon_slave_end_xfer => r_1.IN1
ddr_sdram_s1_readdata_from_sa[0] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[0].DATAB
ddr_sdram_s1_readdata_from_sa[1] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[1].DATAB
ddr_sdram_s1_readdata_from_sa[2] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[2].DATAB
ddr_sdram_s1_readdata_from_sa[3] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[3].DATAB
ddr_sdram_s1_readdata_from_sa[4] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[4].DATAB
ddr_sdram_s1_readdata_from_sa[5] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[5].DATAB
ddr_sdram_s1_readdata_from_sa[6] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[6].DATAB
ddr_sdram_s1_readdata_from_sa[7] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[7].DATAB
ddr_sdram_s1_readdata_from_sa[8] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[8].DATAB
ddr_sdram_s1_readdata_from_sa[9] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[9].DATAB
ddr_sdram_s1_readdata_from_sa[10] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[10].DATAB
ddr_sdram_s1_readdata_from_sa[11] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[11].DATAB
ddr_sdram_s1_readdata_from_sa[12] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[12].DATAB
ddr_sdram_s1_readdata_from_sa[13] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[13].DATAB
ddr_sdram_s1_readdata_from_sa[14] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[14].DATAB
ddr_sdram_s1_readdata_from_sa[15] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[15].DATAB
ddr_sdram_s1_readdata_from_sa[16] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[16].DATAB
ddr_sdram_s1_readdata_from_sa[17] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[17].DATAB
ddr_sdram_s1_readdata_from_sa[18] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[18].DATAB
ddr_sdram_s1_readdata_from_sa[19] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[19].DATAB
ddr_sdram_s1_readdata_from_sa[20] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[20].DATAB
ddr_sdram_s1_readdata_from_sa[21] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[21].DATAB
ddr_sdram_s1_readdata_from_sa[22] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[22].DATAB
ddr_sdram_s1_readdata_from_sa[23] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[23].DATAB
ddr_sdram_s1_readdata_from_sa[24] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[24].DATAB
ddr_sdram_s1_readdata_from_sa[25] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[25].DATAB
ddr_sdram_s1_readdata_from_sa[26] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[26].DATAB
ddr_sdram_s1_readdata_from_sa[27] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[27].DATAB
ddr_sdram_s1_readdata_from_sa[28] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[28].DATAB
ddr_sdram_s1_readdata_from_sa[29] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[29].DATAB
ddr_sdram_s1_readdata_from_sa[30] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[30].DATAB
ddr_sdram_s1_readdata_from_sa[31] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[31].DATAB
ddr_sdram_s1_readdata_from_sa[32] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[0].DATAA
ddr_sdram_s1_readdata_from_sa[33] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[1].DATAA
ddr_sdram_s1_readdata_from_sa[34] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[2].DATAA
ddr_sdram_s1_readdata_from_sa[35] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[3].DATAA
ddr_sdram_s1_readdata_from_sa[36] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[4].DATAA
ddr_sdram_s1_readdata_from_sa[37] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[5].DATAA
ddr_sdram_s1_readdata_from_sa[38] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[6].DATAA
ddr_sdram_s1_readdata_from_sa[39] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[7].DATAA
ddr_sdram_s1_readdata_from_sa[40] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[8].DATAA
ddr_sdram_s1_readdata_from_sa[41] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[9].DATAA
ddr_sdram_s1_readdata_from_sa[42] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[10].DATAA
ddr_sdram_s1_readdata_from_sa[43] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[11].DATAA
ddr_sdram_s1_readdata_from_sa[44] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[12].DATAA
ddr_sdram_s1_readdata_from_sa[45] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[13].DATAA
ddr_sdram_s1_readdata_from_sa[46] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[14].DATAA
ddr_sdram_s1_readdata_from_sa[47] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[15].DATAA
ddr_sdram_s1_readdata_from_sa[48] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[16].DATAA
ddr_sdram_s1_readdata_from_sa[49] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[17].DATAA
ddr_sdram_s1_readdata_from_sa[50] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[18].DATAA
ddr_sdram_s1_readdata_from_sa[51] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[19].DATAA
ddr_sdram_s1_readdata_from_sa[52] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[20].DATAA
ddr_sdram_s1_readdata_from_sa[53] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[21].DATAA
ddr_sdram_s1_readdata_from_sa[54] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[22].DATAA
ddr_sdram_s1_readdata_from_sa[55] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[23].DATAA
ddr_sdram_s1_readdata_from_sa[56] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[24].DATAA
ddr_sdram_s1_readdata_from_sa[57] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[25].DATAA
ddr_sdram_s1_readdata_from_sa[58] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[26].DATAA
ddr_sdram_s1_readdata_from_sa[59] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[27].DATAA
ddr_sdram_s1_readdata_from_sa[60] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[28].DATAA
ddr_sdram_s1_readdata_from_sa[61] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[29].DATAA
ddr_sdram_s1_readdata_from_sa[62] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[30].DATAA
ddr_sdram_s1_readdata_from_sa[63] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs[31].DATAA
ddr_sdram_s1_waitrequest_n_from_sa => r_1.IN1
lcd_controller_avalon_slave_readdata_from_sa[0] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[1] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[2] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[3] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[4] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[5] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[6] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[7] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[8] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[9] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[10] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[11] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[12] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[13] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[14] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[15] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[16] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[17] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[18] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[19] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[20] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[21] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[22] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[23] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[24] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[25] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[26] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[27] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[28] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[29] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[30] => cpu_ddr_clock_bridge_m1_readdata.IN1
lcd_controller_avalon_slave_readdata_from_sa[31] => cpu_ddr_clock_bridge_m1_readdata.IN1
reset_n => reset_n.IN1
cpu_ddr_clock_bridge_m1_address_to_slave[0] <= cpu_ddr_clock_bridge_m1_address[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[1] <= cpu_ddr_clock_bridge_m1_address[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[2] <= cpu_ddr_clock_bridge_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[3] <= cpu_ddr_clock_bridge_m1_address[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[4] <= cpu_ddr_clock_bridge_m1_address[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[5] <= cpu_ddr_clock_bridge_m1_address[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[6] <= cpu_ddr_clock_bridge_m1_address[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[7] <= cpu_ddr_clock_bridge_m1_address[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[8] <= cpu_ddr_clock_bridge_m1_address[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[9] <= cpu_ddr_clock_bridge_m1_address[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[10] <= cpu_ddr_clock_bridge_m1_address[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[11] <= cpu_ddr_clock_bridge_m1_address[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[12] <= cpu_ddr_clock_bridge_m1_address[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[13] <= cpu_ddr_clock_bridge_m1_address[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[14] <= cpu_ddr_clock_bridge_m1_address[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[15] <= cpu_ddr_clock_bridge_m1_address[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[16] <= cpu_ddr_clock_bridge_m1_address[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[17] <= cpu_ddr_clock_bridge_m1_address[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[18] <= cpu_ddr_clock_bridge_m1_address[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[19] <= cpu_ddr_clock_bridge_m1_address[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[20] <= cpu_ddr_clock_bridge_m1_address[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[21] <= cpu_ddr_clock_bridge_m1_address[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[22] <= cpu_ddr_clock_bridge_m1_address[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[23] <= cpu_ddr_clock_bridge_m1_address[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[24] <= cpu_ddr_clock_bridge_m1_address[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_address_to_slave[25] <= cpu_ddr_clock_bridge_m1_address[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_latency_counter <= cpu_ddr_clock_bridge_m1_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[0] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[1] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[2] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[3] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[4] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[5] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[6] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[7] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[8] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[9] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[10] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[11] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[12] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[13] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[14] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[15] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[16] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[17] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[18] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[19] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[20] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[21] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[22] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[23] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[24] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[25] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[26] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[27] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[28] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[29] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[30] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdata[31] <= cpu_ddr_clock_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_readdatavalid <= cpu_ddr_clock_bridge_m1_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo
clear_fifo => always1.IN1
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always62.IN0
clear_fifo => always63.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_31.DATAA
read => p31_full_31.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always62.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_31.ACLR
reset_n => stage_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always62.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always65.IN1
write => updated_one_count.IN1
write => p31_full_31.IN1
write => always63.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_31.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge
master_clk => master_clk.IN2
master_endofpacket => upstream_data_in[0].IN1
master_readdata[0] => upstream_data_in[1].IN1
master_readdata[1] => upstream_data_in[2].IN1
master_readdata[2] => upstream_data_in[3].IN1
master_readdata[3] => upstream_data_in[4].IN1
master_readdata[4] => upstream_data_in[5].IN1
master_readdata[5] => upstream_data_in[6].IN1
master_readdata[6] => upstream_data_in[7].IN1
master_readdata[7] => upstream_data_in[8].IN1
master_readdata[8] => upstream_data_in[9].IN1
master_readdata[9] => upstream_data_in[10].IN1
master_readdata[10] => upstream_data_in[11].IN1
master_readdata[11] => upstream_data_in[12].IN1
master_readdata[12] => upstream_data_in[13].IN1
master_readdata[13] => upstream_data_in[14].IN1
master_readdata[14] => upstream_data_in[15].IN1
master_readdata[15] => upstream_data_in[16].IN1
master_readdata[16] => upstream_data_in[17].IN1
master_readdata[17] => upstream_data_in[18].IN1
master_readdata[18] => upstream_data_in[19].IN1
master_readdata[19] => upstream_data_in[20].IN1
master_readdata[20] => upstream_data_in[21].IN1
master_readdata[21] => upstream_data_in[22].IN1
master_readdata[22] => upstream_data_in[23].IN1
master_readdata[23] => upstream_data_in[24].IN1
master_readdata[24] => upstream_data_in[25].IN1
master_readdata[25] => upstream_data_in[26].IN1
master_readdata[26] => upstream_data_in[27].IN1
master_readdata[27] => upstream_data_in[28].IN1
master_readdata[28] => upstream_data_in[29].IN1
master_readdata[29] => upstream_data_in[30].IN1
master_readdata[30] => upstream_data_in[31].IN1
master_readdata[31] => upstream_data_in[32].IN1
master_readdatavalid => upstream_wrreq.IN1
master_reset_n => _.IN1
master_reset_n => slave_readdatavalid~reg0.ACLR
master_reset_n => master_waitrequest_delayed.ACLR
master_reset_n => downstream_rdempty_delayed_n.ACLR
master_reset_n => upstream_write_almost_full_delayed.ACLR
master_waitrequest => master_waitrequest_delayed.DATAIN
master_waitrequest => downstream_rdreq.IN1
slave_address[0] => downstream_data_in[30].IN1
slave_address[1] => downstream_data_in[31].IN1
slave_address[2] => downstream_data_in[32].IN1
slave_address[3] => downstream_data_in[33].IN1
slave_address[4] => downstream_data_in[34].IN1
slave_address[5] => downstream_data_in[35].IN1
slave_address[6] => downstream_data_in[36].IN1
slave_address[7] => downstream_data_in[37].IN1
slave_address[8] => downstream_data_in[38].IN1
slave_address[9] => downstream_data_in[39].IN1
slave_address[10] => downstream_data_in[40].IN1
slave_address[11] => downstream_data_in[41].IN1
slave_address[12] => downstream_data_in[42].IN1
slave_address[13] => downstream_data_in[43].IN1
slave_address[14] => downstream_data_in[44].IN1
slave_address[15] => downstream_data_in[45].IN1
slave_address[16] => downstream_data_in[46].IN1
slave_address[17] => downstream_data_in[47].IN1
slave_address[18] => downstream_data_in[48].IN1
slave_address[19] => downstream_data_in[49].IN1
slave_address[20] => downstream_data_in[50].IN1
slave_address[21] => downstream_data_in[51].IN1
slave_address[22] => downstream_data_in[52].IN1
slave_address[23] => downstream_data_in[53].IN1
slave_byteenable[0] => downstream_data_in[0].IN1
slave_byteenable[1] => downstream_data_in[1].IN1
slave_byteenable[2] => downstream_data_in[2].IN1
slave_byteenable[3] => downstream_data_in[3].IN1
slave_clk => slave_clk.IN2
slave_nativeaddress[0] => downstream_data_in[4].IN1
slave_nativeaddress[1] => downstream_data_in[5].IN1
slave_nativeaddress[2] => downstream_data_in[6].IN1
slave_nativeaddress[3] => downstream_data_in[7].IN1
slave_nativeaddress[4] => downstream_data_in[8].IN1
slave_nativeaddress[5] => downstream_data_in[9].IN1
slave_nativeaddress[6] => downstream_data_in[10].IN1
slave_nativeaddress[7] => downstream_data_in[11].IN1
slave_nativeaddress[8] => downstream_data_in[12].IN1
slave_nativeaddress[9] => downstream_data_in[13].IN1
slave_nativeaddress[10] => downstream_data_in[14].IN1
slave_nativeaddress[11] => downstream_data_in[15].IN1
slave_nativeaddress[12] => downstream_data_in[16].IN1
slave_nativeaddress[13] => downstream_data_in[17].IN1
slave_nativeaddress[14] => downstream_data_in[18].IN1
slave_nativeaddress[15] => downstream_data_in[19].IN1
slave_nativeaddress[16] => downstream_data_in[20].IN1
slave_nativeaddress[17] => downstream_data_in[21].IN1
slave_nativeaddress[18] => downstream_data_in[22].IN1
slave_nativeaddress[19] => downstream_data_in[23].IN1
slave_nativeaddress[20] => downstream_data_in[24].IN1
slave_nativeaddress[21] => downstream_data_in[25].IN1
slave_nativeaddress[22] => downstream_data_in[26].IN1
slave_nativeaddress[23] => downstream_data_in[27].IN1
slave_read => downstream_data_in[29].IN1
slave_reset_n => _.IN1
slave_reset_n => downstream_wrreq_delayed.ACLR
slave_write => downstream_data_in[28].IN1
slave_writedata[0] => downstream_data_in[54].IN1
slave_writedata[1] => downstream_data_in[55].IN1
slave_writedata[2] => downstream_data_in[56].IN1
slave_writedata[3] => downstream_data_in[57].IN1
slave_writedata[4] => downstream_data_in[58].IN1
slave_writedata[5] => downstream_data_in[59].IN1
slave_writedata[6] => downstream_data_in[60].IN1
slave_writedata[7] => downstream_data_in[61].IN1
slave_writedata[8] => downstream_data_in[62].IN1
slave_writedata[9] => downstream_data_in[63].IN1
slave_writedata[10] => downstream_data_in[64].IN1
slave_writedata[11] => downstream_data_in[65].IN1
slave_writedata[12] => downstream_data_in[66].IN1
slave_writedata[13] => downstream_data_in[67].IN1
slave_writedata[14] => downstream_data_in[68].IN1
slave_writedata[15] => downstream_data_in[69].IN1
slave_writedata[16] => downstream_data_in[70].IN1
slave_writedata[17] => downstream_data_in[71].IN1
slave_writedata[18] => downstream_data_in[72].IN1
slave_writedata[19] => downstream_data_in[73].IN1
slave_writedata[20] => downstream_data_in[74].IN1
slave_writedata[21] => downstream_data_in[75].IN1
slave_writedata[22] => downstream_data_in[76].IN1
slave_writedata[23] => downstream_data_in[77].IN1
slave_writedata[24] => downstream_data_in[78].IN1
slave_writedata[25] => downstream_data_in[79].IN1
slave_writedata[26] => downstream_data_in[80].IN1
slave_writedata[27] => downstream_data_in[81].IN1
slave_writedata[28] => downstream_data_in[82].IN1
slave_writedata[29] => downstream_data_in[83].IN1
slave_writedata[30] => downstream_data_in[84].IN1
slave_writedata[31] => downstream_data_in[85].IN1
master_address[0] <= <GND>
master_address[1] <= <GND>
master_address[2] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[3] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[4] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[5] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[6] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[7] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[8] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[9] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[10] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[11] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[12] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[13] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[14] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[15] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[16] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[17] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[18] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[19] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[20] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[21] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[22] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[23] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[24] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_address[25] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_byteenable[0] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_byteenable[1] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_byteenable[2] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_byteenable[3] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[0] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[1] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[2] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[3] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[4] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[5] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[6] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[7] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[8] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[9] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[10] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[11] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[12] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[13] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[14] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[15] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[16] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[17] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[18] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[19] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[20] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[21] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[22] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[23] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_read <= master_read.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[0] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[1] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[2] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[3] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[4] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[5] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[6] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[7] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[8] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[9] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[10] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[11] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[12] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[13] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[14] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[15] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[16] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[17] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[18] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[19] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[20] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[21] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[22] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[23] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[24] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[25] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[26] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[27] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[28] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[29] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[30] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[31] <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.q
slave_endofpacket <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[0] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[1] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[2] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[3] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[4] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[5] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[6] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[7] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[8] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[9] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[10] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[11] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[12] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[13] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[14] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[15] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[16] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[17] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[18] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[19] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[20] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[21] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[22] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[23] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[24] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[25] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[26] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[27] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[28] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[29] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[30] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[31] <= cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdatavalid <= slave_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo.wrfull


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
data[72] => data[72].IN1
data[73] => data[73].IN1
data[74] => data[74].IN1
data[75] => data[75].IN1
data[76] => data[76].IN1
data[77] => data[77].IN1
data[78] => data[78].IN1
data[79] => data[79].IN1
data[80] => data[80].IN1
data[81] => data[81].IN1
data[82] => data[82].IN1
data[83] => data[83].IN1
data[84] => data[84].IN1
data[85] => data[85].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:downstream_fifo.q
q[1] <= dcfifo:downstream_fifo.q
q[2] <= dcfifo:downstream_fifo.q
q[3] <= dcfifo:downstream_fifo.q
q[4] <= dcfifo:downstream_fifo.q
q[5] <= dcfifo:downstream_fifo.q
q[6] <= dcfifo:downstream_fifo.q
q[7] <= dcfifo:downstream_fifo.q
q[8] <= dcfifo:downstream_fifo.q
q[9] <= dcfifo:downstream_fifo.q
q[10] <= dcfifo:downstream_fifo.q
q[11] <= dcfifo:downstream_fifo.q
q[12] <= dcfifo:downstream_fifo.q
q[13] <= dcfifo:downstream_fifo.q
q[14] <= dcfifo:downstream_fifo.q
q[15] <= dcfifo:downstream_fifo.q
q[16] <= dcfifo:downstream_fifo.q
q[17] <= dcfifo:downstream_fifo.q
q[18] <= dcfifo:downstream_fifo.q
q[19] <= dcfifo:downstream_fifo.q
q[20] <= dcfifo:downstream_fifo.q
q[21] <= dcfifo:downstream_fifo.q
q[22] <= dcfifo:downstream_fifo.q
q[23] <= dcfifo:downstream_fifo.q
q[24] <= dcfifo:downstream_fifo.q
q[25] <= dcfifo:downstream_fifo.q
q[26] <= dcfifo:downstream_fifo.q
q[27] <= dcfifo:downstream_fifo.q
q[28] <= dcfifo:downstream_fifo.q
q[29] <= dcfifo:downstream_fifo.q
q[30] <= dcfifo:downstream_fifo.q
q[31] <= dcfifo:downstream_fifo.q
q[32] <= dcfifo:downstream_fifo.q
q[33] <= dcfifo:downstream_fifo.q
q[34] <= dcfifo:downstream_fifo.q
q[35] <= dcfifo:downstream_fifo.q
q[36] <= dcfifo:downstream_fifo.q
q[37] <= dcfifo:downstream_fifo.q
q[38] <= dcfifo:downstream_fifo.q
q[39] <= dcfifo:downstream_fifo.q
q[40] <= dcfifo:downstream_fifo.q
q[41] <= dcfifo:downstream_fifo.q
q[42] <= dcfifo:downstream_fifo.q
q[43] <= dcfifo:downstream_fifo.q
q[44] <= dcfifo:downstream_fifo.q
q[45] <= dcfifo:downstream_fifo.q
q[46] <= dcfifo:downstream_fifo.q
q[47] <= dcfifo:downstream_fifo.q
q[48] <= dcfifo:downstream_fifo.q
q[49] <= dcfifo:downstream_fifo.q
q[50] <= dcfifo:downstream_fifo.q
q[51] <= dcfifo:downstream_fifo.q
q[52] <= dcfifo:downstream_fifo.q
q[53] <= dcfifo:downstream_fifo.q
q[54] <= dcfifo:downstream_fifo.q
q[55] <= dcfifo:downstream_fifo.q
q[56] <= dcfifo:downstream_fifo.q
q[57] <= dcfifo:downstream_fifo.q
q[58] <= dcfifo:downstream_fifo.q
q[59] <= dcfifo:downstream_fifo.q
q[60] <= dcfifo:downstream_fifo.q
q[61] <= dcfifo:downstream_fifo.q
q[62] <= dcfifo:downstream_fifo.q
q[63] <= dcfifo:downstream_fifo.q
q[64] <= dcfifo:downstream_fifo.q
q[65] <= dcfifo:downstream_fifo.q
q[66] <= dcfifo:downstream_fifo.q
q[67] <= dcfifo:downstream_fifo.q
q[68] <= dcfifo:downstream_fifo.q
q[69] <= dcfifo:downstream_fifo.q
q[70] <= dcfifo:downstream_fifo.q
q[71] <= dcfifo:downstream_fifo.q
q[72] <= dcfifo:downstream_fifo.q
q[73] <= dcfifo:downstream_fifo.q
q[74] <= dcfifo:downstream_fifo.q
q[75] <= dcfifo:downstream_fifo.q
q[76] <= dcfifo:downstream_fifo.q
q[77] <= dcfifo:downstream_fifo.q
q[78] <= dcfifo:downstream_fifo.q
q[79] <= dcfifo:downstream_fifo.q
q[80] <= dcfifo:downstream_fifo.q
q[81] <= dcfifo:downstream_fifo.q
q[82] <= dcfifo:downstream_fifo.q
q[83] <= dcfifo:downstream_fifo.q
q[84] <= dcfifo:downstream_fifo.q
q[85] <= dcfifo:downstream_fifo.q
rdempty <= dcfifo:downstream_fifo.rdempty
wrfull <= dcfifo:downstream_fifo.wrfull


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
data[0] => dcfifo_1tf1:auto_generated.data[0]
data[1] => dcfifo_1tf1:auto_generated.data[1]
data[2] => dcfifo_1tf1:auto_generated.data[2]
data[3] => dcfifo_1tf1:auto_generated.data[3]
data[4] => dcfifo_1tf1:auto_generated.data[4]
data[5] => dcfifo_1tf1:auto_generated.data[5]
data[6] => dcfifo_1tf1:auto_generated.data[6]
data[7] => dcfifo_1tf1:auto_generated.data[7]
data[8] => dcfifo_1tf1:auto_generated.data[8]
data[9] => dcfifo_1tf1:auto_generated.data[9]
data[10] => dcfifo_1tf1:auto_generated.data[10]
data[11] => dcfifo_1tf1:auto_generated.data[11]
data[12] => dcfifo_1tf1:auto_generated.data[12]
data[13] => dcfifo_1tf1:auto_generated.data[13]
data[14] => dcfifo_1tf1:auto_generated.data[14]
data[15] => dcfifo_1tf1:auto_generated.data[15]
data[16] => dcfifo_1tf1:auto_generated.data[16]
data[17] => dcfifo_1tf1:auto_generated.data[17]
data[18] => dcfifo_1tf1:auto_generated.data[18]
data[19] => dcfifo_1tf1:auto_generated.data[19]
data[20] => dcfifo_1tf1:auto_generated.data[20]
data[21] => dcfifo_1tf1:auto_generated.data[21]
data[22] => dcfifo_1tf1:auto_generated.data[22]
data[23] => dcfifo_1tf1:auto_generated.data[23]
data[24] => dcfifo_1tf1:auto_generated.data[24]
data[25] => dcfifo_1tf1:auto_generated.data[25]
data[26] => dcfifo_1tf1:auto_generated.data[26]
data[27] => dcfifo_1tf1:auto_generated.data[27]
data[28] => dcfifo_1tf1:auto_generated.data[28]
data[29] => dcfifo_1tf1:auto_generated.data[29]
data[30] => dcfifo_1tf1:auto_generated.data[30]
data[31] => dcfifo_1tf1:auto_generated.data[31]
data[32] => dcfifo_1tf1:auto_generated.data[32]
data[33] => dcfifo_1tf1:auto_generated.data[33]
data[34] => dcfifo_1tf1:auto_generated.data[34]
data[35] => dcfifo_1tf1:auto_generated.data[35]
data[36] => dcfifo_1tf1:auto_generated.data[36]
data[37] => dcfifo_1tf1:auto_generated.data[37]
data[38] => dcfifo_1tf1:auto_generated.data[38]
data[39] => dcfifo_1tf1:auto_generated.data[39]
data[40] => dcfifo_1tf1:auto_generated.data[40]
data[41] => dcfifo_1tf1:auto_generated.data[41]
data[42] => dcfifo_1tf1:auto_generated.data[42]
data[43] => dcfifo_1tf1:auto_generated.data[43]
data[44] => dcfifo_1tf1:auto_generated.data[44]
data[45] => dcfifo_1tf1:auto_generated.data[45]
data[46] => dcfifo_1tf1:auto_generated.data[46]
data[47] => dcfifo_1tf1:auto_generated.data[47]
data[48] => dcfifo_1tf1:auto_generated.data[48]
data[49] => dcfifo_1tf1:auto_generated.data[49]
data[50] => dcfifo_1tf1:auto_generated.data[50]
data[51] => dcfifo_1tf1:auto_generated.data[51]
data[52] => dcfifo_1tf1:auto_generated.data[52]
data[53] => dcfifo_1tf1:auto_generated.data[53]
data[54] => dcfifo_1tf1:auto_generated.data[54]
data[55] => dcfifo_1tf1:auto_generated.data[55]
data[56] => dcfifo_1tf1:auto_generated.data[56]
data[57] => dcfifo_1tf1:auto_generated.data[57]
data[58] => dcfifo_1tf1:auto_generated.data[58]
data[59] => dcfifo_1tf1:auto_generated.data[59]
data[60] => dcfifo_1tf1:auto_generated.data[60]
data[61] => dcfifo_1tf1:auto_generated.data[61]
data[62] => dcfifo_1tf1:auto_generated.data[62]
data[63] => dcfifo_1tf1:auto_generated.data[63]
data[64] => dcfifo_1tf1:auto_generated.data[64]
data[65] => dcfifo_1tf1:auto_generated.data[65]
data[66] => dcfifo_1tf1:auto_generated.data[66]
data[67] => dcfifo_1tf1:auto_generated.data[67]
data[68] => dcfifo_1tf1:auto_generated.data[68]
data[69] => dcfifo_1tf1:auto_generated.data[69]
data[70] => dcfifo_1tf1:auto_generated.data[70]
data[71] => dcfifo_1tf1:auto_generated.data[71]
data[72] => dcfifo_1tf1:auto_generated.data[72]
data[73] => dcfifo_1tf1:auto_generated.data[73]
data[74] => dcfifo_1tf1:auto_generated.data[74]
data[75] => dcfifo_1tf1:auto_generated.data[75]
data[76] => dcfifo_1tf1:auto_generated.data[76]
data[77] => dcfifo_1tf1:auto_generated.data[77]
data[78] => dcfifo_1tf1:auto_generated.data[78]
data[79] => dcfifo_1tf1:auto_generated.data[79]
data[80] => dcfifo_1tf1:auto_generated.data[80]
data[81] => dcfifo_1tf1:auto_generated.data[81]
data[82] => dcfifo_1tf1:auto_generated.data[82]
data[83] => dcfifo_1tf1:auto_generated.data[83]
data[84] => dcfifo_1tf1:auto_generated.data[84]
data[85] => dcfifo_1tf1:auto_generated.data[85]
q[0] <= dcfifo_1tf1:auto_generated.q[0]
q[1] <= dcfifo_1tf1:auto_generated.q[1]
q[2] <= dcfifo_1tf1:auto_generated.q[2]
q[3] <= dcfifo_1tf1:auto_generated.q[3]
q[4] <= dcfifo_1tf1:auto_generated.q[4]
q[5] <= dcfifo_1tf1:auto_generated.q[5]
q[6] <= dcfifo_1tf1:auto_generated.q[6]
q[7] <= dcfifo_1tf1:auto_generated.q[7]
q[8] <= dcfifo_1tf1:auto_generated.q[8]
q[9] <= dcfifo_1tf1:auto_generated.q[9]
q[10] <= dcfifo_1tf1:auto_generated.q[10]
q[11] <= dcfifo_1tf1:auto_generated.q[11]
q[12] <= dcfifo_1tf1:auto_generated.q[12]
q[13] <= dcfifo_1tf1:auto_generated.q[13]
q[14] <= dcfifo_1tf1:auto_generated.q[14]
q[15] <= dcfifo_1tf1:auto_generated.q[15]
q[16] <= dcfifo_1tf1:auto_generated.q[16]
q[17] <= dcfifo_1tf1:auto_generated.q[17]
q[18] <= dcfifo_1tf1:auto_generated.q[18]
q[19] <= dcfifo_1tf1:auto_generated.q[19]
q[20] <= dcfifo_1tf1:auto_generated.q[20]
q[21] <= dcfifo_1tf1:auto_generated.q[21]
q[22] <= dcfifo_1tf1:auto_generated.q[22]
q[23] <= dcfifo_1tf1:auto_generated.q[23]
q[24] <= dcfifo_1tf1:auto_generated.q[24]
q[25] <= dcfifo_1tf1:auto_generated.q[25]
q[26] <= dcfifo_1tf1:auto_generated.q[26]
q[27] <= dcfifo_1tf1:auto_generated.q[27]
q[28] <= dcfifo_1tf1:auto_generated.q[28]
q[29] <= dcfifo_1tf1:auto_generated.q[29]
q[30] <= dcfifo_1tf1:auto_generated.q[30]
q[31] <= dcfifo_1tf1:auto_generated.q[31]
q[32] <= dcfifo_1tf1:auto_generated.q[32]
q[33] <= dcfifo_1tf1:auto_generated.q[33]
q[34] <= dcfifo_1tf1:auto_generated.q[34]
q[35] <= dcfifo_1tf1:auto_generated.q[35]
q[36] <= dcfifo_1tf1:auto_generated.q[36]
q[37] <= dcfifo_1tf1:auto_generated.q[37]
q[38] <= dcfifo_1tf1:auto_generated.q[38]
q[39] <= dcfifo_1tf1:auto_generated.q[39]
q[40] <= dcfifo_1tf1:auto_generated.q[40]
q[41] <= dcfifo_1tf1:auto_generated.q[41]
q[42] <= dcfifo_1tf1:auto_generated.q[42]
q[43] <= dcfifo_1tf1:auto_generated.q[43]
q[44] <= dcfifo_1tf1:auto_generated.q[44]
q[45] <= dcfifo_1tf1:auto_generated.q[45]
q[46] <= dcfifo_1tf1:auto_generated.q[46]
q[47] <= dcfifo_1tf1:auto_generated.q[47]
q[48] <= dcfifo_1tf1:auto_generated.q[48]
q[49] <= dcfifo_1tf1:auto_generated.q[49]
q[50] <= dcfifo_1tf1:auto_generated.q[50]
q[51] <= dcfifo_1tf1:auto_generated.q[51]
q[52] <= dcfifo_1tf1:auto_generated.q[52]
q[53] <= dcfifo_1tf1:auto_generated.q[53]
q[54] <= dcfifo_1tf1:auto_generated.q[54]
q[55] <= dcfifo_1tf1:auto_generated.q[55]
q[56] <= dcfifo_1tf1:auto_generated.q[56]
q[57] <= dcfifo_1tf1:auto_generated.q[57]
q[58] <= dcfifo_1tf1:auto_generated.q[58]
q[59] <= dcfifo_1tf1:auto_generated.q[59]
q[60] <= dcfifo_1tf1:auto_generated.q[60]
q[61] <= dcfifo_1tf1:auto_generated.q[61]
q[62] <= dcfifo_1tf1:auto_generated.q[62]
q[63] <= dcfifo_1tf1:auto_generated.q[63]
q[64] <= dcfifo_1tf1:auto_generated.q[64]
q[65] <= dcfifo_1tf1:auto_generated.q[65]
q[66] <= dcfifo_1tf1:auto_generated.q[66]
q[67] <= dcfifo_1tf1:auto_generated.q[67]
q[68] <= dcfifo_1tf1:auto_generated.q[68]
q[69] <= dcfifo_1tf1:auto_generated.q[69]
q[70] <= dcfifo_1tf1:auto_generated.q[70]
q[71] <= dcfifo_1tf1:auto_generated.q[71]
q[72] <= dcfifo_1tf1:auto_generated.q[72]
q[73] <= dcfifo_1tf1:auto_generated.q[73]
q[74] <= dcfifo_1tf1:auto_generated.q[74]
q[75] <= dcfifo_1tf1:auto_generated.q[75]
q[76] <= dcfifo_1tf1:auto_generated.q[76]
q[77] <= dcfifo_1tf1:auto_generated.q[77]
q[78] <= dcfifo_1tf1:auto_generated.q[78]
q[79] <= dcfifo_1tf1:auto_generated.q[79]
q[80] <= dcfifo_1tf1:auto_generated.q[80]
q[81] <= dcfifo_1tf1:auto_generated.q[81]
q[82] <= dcfifo_1tf1:auto_generated.q[82]
q[83] <= dcfifo_1tf1:auto_generated.q[83]
q[84] <= dcfifo_1tf1:auto_generated.q[84]
q[85] <= dcfifo_1tf1:auto_generated.q[85]
rdclk => dcfifo_1tf1:auto_generated.rdclk
rdreq => dcfifo_1tf1:auto_generated.rdreq
wrclk => dcfifo_1tf1:auto_generated.wrclk
wrreq => dcfifo_1tf1:auto_generated.wrreq
aclr => dcfifo_1tf1:auto_generated.aclr
rdempty <= dcfifo_1tf1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_1tf1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated
aclr => a_graycounter_f47:rdptr_g1p.aclr
aclr => a_graycounter_bic:wrptr_g1p.aclr
aclr => altsyncram_ni31:fifo_ram.aclr1
aclr => delayed_wrptr_g[3].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[3].IN0
aclr => rs_dgwp_reg[3].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[3].IN0
aclr => ws_dgrp_reg[3].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ni31:fifo_ram.data_a[0]
data[1] => altsyncram_ni31:fifo_ram.data_a[1]
data[2] => altsyncram_ni31:fifo_ram.data_a[2]
data[3] => altsyncram_ni31:fifo_ram.data_a[3]
data[4] => altsyncram_ni31:fifo_ram.data_a[4]
data[5] => altsyncram_ni31:fifo_ram.data_a[5]
data[6] => altsyncram_ni31:fifo_ram.data_a[6]
data[7] => altsyncram_ni31:fifo_ram.data_a[7]
data[8] => altsyncram_ni31:fifo_ram.data_a[8]
data[9] => altsyncram_ni31:fifo_ram.data_a[9]
data[10] => altsyncram_ni31:fifo_ram.data_a[10]
data[11] => altsyncram_ni31:fifo_ram.data_a[11]
data[12] => altsyncram_ni31:fifo_ram.data_a[12]
data[13] => altsyncram_ni31:fifo_ram.data_a[13]
data[14] => altsyncram_ni31:fifo_ram.data_a[14]
data[15] => altsyncram_ni31:fifo_ram.data_a[15]
data[16] => altsyncram_ni31:fifo_ram.data_a[16]
data[17] => altsyncram_ni31:fifo_ram.data_a[17]
data[18] => altsyncram_ni31:fifo_ram.data_a[18]
data[19] => altsyncram_ni31:fifo_ram.data_a[19]
data[20] => altsyncram_ni31:fifo_ram.data_a[20]
data[21] => altsyncram_ni31:fifo_ram.data_a[21]
data[22] => altsyncram_ni31:fifo_ram.data_a[22]
data[23] => altsyncram_ni31:fifo_ram.data_a[23]
data[24] => altsyncram_ni31:fifo_ram.data_a[24]
data[25] => altsyncram_ni31:fifo_ram.data_a[25]
data[26] => altsyncram_ni31:fifo_ram.data_a[26]
data[27] => altsyncram_ni31:fifo_ram.data_a[27]
data[28] => altsyncram_ni31:fifo_ram.data_a[28]
data[29] => altsyncram_ni31:fifo_ram.data_a[29]
data[30] => altsyncram_ni31:fifo_ram.data_a[30]
data[31] => altsyncram_ni31:fifo_ram.data_a[31]
data[32] => altsyncram_ni31:fifo_ram.data_a[32]
data[33] => altsyncram_ni31:fifo_ram.data_a[33]
data[34] => altsyncram_ni31:fifo_ram.data_a[34]
data[35] => altsyncram_ni31:fifo_ram.data_a[35]
data[36] => altsyncram_ni31:fifo_ram.data_a[36]
data[37] => altsyncram_ni31:fifo_ram.data_a[37]
data[38] => altsyncram_ni31:fifo_ram.data_a[38]
data[39] => altsyncram_ni31:fifo_ram.data_a[39]
data[40] => altsyncram_ni31:fifo_ram.data_a[40]
data[41] => altsyncram_ni31:fifo_ram.data_a[41]
data[42] => altsyncram_ni31:fifo_ram.data_a[42]
data[43] => altsyncram_ni31:fifo_ram.data_a[43]
data[44] => altsyncram_ni31:fifo_ram.data_a[44]
data[45] => altsyncram_ni31:fifo_ram.data_a[45]
data[46] => altsyncram_ni31:fifo_ram.data_a[46]
data[47] => altsyncram_ni31:fifo_ram.data_a[47]
data[48] => altsyncram_ni31:fifo_ram.data_a[48]
data[49] => altsyncram_ni31:fifo_ram.data_a[49]
data[50] => altsyncram_ni31:fifo_ram.data_a[50]
data[51] => altsyncram_ni31:fifo_ram.data_a[51]
data[52] => altsyncram_ni31:fifo_ram.data_a[52]
data[53] => altsyncram_ni31:fifo_ram.data_a[53]
data[54] => altsyncram_ni31:fifo_ram.data_a[54]
data[55] => altsyncram_ni31:fifo_ram.data_a[55]
data[56] => altsyncram_ni31:fifo_ram.data_a[56]
data[57] => altsyncram_ni31:fifo_ram.data_a[57]
data[58] => altsyncram_ni31:fifo_ram.data_a[58]
data[59] => altsyncram_ni31:fifo_ram.data_a[59]
data[60] => altsyncram_ni31:fifo_ram.data_a[60]
data[61] => altsyncram_ni31:fifo_ram.data_a[61]
data[62] => altsyncram_ni31:fifo_ram.data_a[62]
data[63] => altsyncram_ni31:fifo_ram.data_a[63]
data[64] => altsyncram_ni31:fifo_ram.data_a[64]
data[65] => altsyncram_ni31:fifo_ram.data_a[65]
data[66] => altsyncram_ni31:fifo_ram.data_a[66]
data[67] => altsyncram_ni31:fifo_ram.data_a[67]
data[68] => altsyncram_ni31:fifo_ram.data_a[68]
data[69] => altsyncram_ni31:fifo_ram.data_a[69]
data[70] => altsyncram_ni31:fifo_ram.data_a[70]
data[71] => altsyncram_ni31:fifo_ram.data_a[71]
data[72] => altsyncram_ni31:fifo_ram.data_a[72]
data[73] => altsyncram_ni31:fifo_ram.data_a[73]
data[74] => altsyncram_ni31:fifo_ram.data_a[74]
data[75] => altsyncram_ni31:fifo_ram.data_a[75]
data[76] => altsyncram_ni31:fifo_ram.data_a[76]
data[77] => altsyncram_ni31:fifo_ram.data_a[77]
data[78] => altsyncram_ni31:fifo_ram.data_a[78]
data[79] => altsyncram_ni31:fifo_ram.data_a[79]
data[80] => altsyncram_ni31:fifo_ram.data_a[80]
data[81] => altsyncram_ni31:fifo_ram.data_a[81]
data[82] => altsyncram_ni31:fifo_ram.data_a[82]
data[83] => altsyncram_ni31:fifo_ram.data_a[83]
data[84] => altsyncram_ni31:fifo_ram.data_a[84]
data[85] => altsyncram_ni31:fifo_ram.data_a[85]
q[0] <= altsyncram_ni31:fifo_ram.q_b[0]
q[1] <= altsyncram_ni31:fifo_ram.q_b[1]
q[2] <= altsyncram_ni31:fifo_ram.q_b[2]
q[3] <= altsyncram_ni31:fifo_ram.q_b[3]
q[4] <= altsyncram_ni31:fifo_ram.q_b[4]
q[5] <= altsyncram_ni31:fifo_ram.q_b[5]
q[6] <= altsyncram_ni31:fifo_ram.q_b[6]
q[7] <= altsyncram_ni31:fifo_ram.q_b[7]
q[8] <= altsyncram_ni31:fifo_ram.q_b[8]
q[9] <= altsyncram_ni31:fifo_ram.q_b[9]
q[10] <= altsyncram_ni31:fifo_ram.q_b[10]
q[11] <= altsyncram_ni31:fifo_ram.q_b[11]
q[12] <= altsyncram_ni31:fifo_ram.q_b[12]
q[13] <= altsyncram_ni31:fifo_ram.q_b[13]
q[14] <= altsyncram_ni31:fifo_ram.q_b[14]
q[15] <= altsyncram_ni31:fifo_ram.q_b[15]
q[16] <= altsyncram_ni31:fifo_ram.q_b[16]
q[17] <= altsyncram_ni31:fifo_ram.q_b[17]
q[18] <= altsyncram_ni31:fifo_ram.q_b[18]
q[19] <= altsyncram_ni31:fifo_ram.q_b[19]
q[20] <= altsyncram_ni31:fifo_ram.q_b[20]
q[21] <= altsyncram_ni31:fifo_ram.q_b[21]
q[22] <= altsyncram_ni31:fifo_ram.q_b[22]
q[23] <= altsyncram_ni31:fifo_ram.q_b[23]
q[24] <= altsyncram_ni31:fifo_ram.q_b[24]
q[25] <= altsyncram_ni31:fifo_ram.q_b[25]
q[26] <= altsyncram_ni31:fifo_ram.q_b[26]
q[27] <= altsyncram_ni31:fifo_ram.q_b[27]
q[28] <= altsyncram_ni31:fifo_ram.q_b[28]
q[29] <= altsyncram_ni31:fifo_ram.q_b[29]
q[30] <= altsyncram_ni31:fifo_ram.q_b[30]
q[31] <= altsyncram_ni31:fifo_ram.q_b[31]
q[32] <= altsyncram_ni31:fifo_ram.q_b[32]
q[33] <= altsyncram_ni31:fifo_ram.q_b[33]
q[34] <= altsyncram_ni31:fifo_ram.q_b[34]
q[35] <= altsyncram_ni31:fifo_ram.q_b[35]
q[36] <= altsyncram_ni31:fifo_ram.q_b[36]
q[37] <= altsyncram_ni31:fifo_ram.q_b[37]
q[38] <= altsyncram_ni31:fifo_ram.q_b[38]
q[39] <= altsyncram_ni31:fifo_ram.q_b[39]
q[40] <= altsyncram_ni31:fifo_ram.q_b[40]
q[41] <= altsyncram_ni31:fifo_ram.q_b[41]
q[42] <= altsyncram_ni31:fifo_ram.q_b[42]
q[43] <= altsyncram_ni31:fifo_ram.q_b[43]
q[44] <= altsyncram_ni31:fifo_ram.q_b[44]
q[45] <= altsyncram_ni31:fifo_ram.q_b[45]
q[46] <= altsyncram_ni31:fifo_ram.q_b[46]
q[47] <= altsyncram_ni31:fifo_ram.q_b[47]
q[48] <= altsyncram_ni31:fifo_ram.q_b[48]
q[49] <= altsyncram_ni31:fifo_ram.q_b[49]
q[50] <= altsyncram_ni31:fifo_ram.q_b[50]
q[51] <= altsyncram_ni31:fifo_ram.q_b[51]
q[52] <= altsyncram_ni31:fifo_ram.q_b[52]
q[53] <= altsyncram_ni31:fifo_ram.q_b[53]
q[54] <= altsyncram_ni31:fifo_ram.q_b[54]
q[55] <= altsyncram_ni31:fifo_ram.q_b[55]
q[56] <= altsyncram_ni31:fifo_ram.q_b[56]
q[57] <= altsyncram_ni31:fifo_ram.q_b[57]
q[58] <= altsyncram_ni31:fifo_ram.q_b[58]
q[59] <= altsyncram_ni31:fifo_ram.q_b[59]
q[60] <= altsyncram_ni31:fifo_ram.q_b[60]
q[61] <= altsyncram_ni31:fifo_ram.q_b[61]
q[62] <= altsyncram_ni31:fifo_ram.q_b[62]
q[63] <= altsyncram_ni31:fifo_ram.q_b[63]
q[64] <= altsyncram_ni31:fifo_ram.q_b[64]
q[65] <= altsyncram_ni31:fifo_ram.q_b[65]
q[66] <= altsyncram_ni31:fifo_ram.q_b[66]
q[67] <= altsyncram_ni31:fifo_ram.q_b[67]
q[68] <= altsyncram_ni31:fifo_ram.q_b[68]
q[69] <= altsyncram_ni31:fifo_ram.q_b[69]
q[70] <= altsyncram_ni31:fifo_ram.q_b[70]
q[71] <= altsyncram_ni31:fifo_ram.q_b[71]
q[72] <= altsyncram_ni31:fifo_ram.q_b[72]
q[73] <= altsyncram_ni31:fifo_ram.q_b[73]
q[74] <= altsyncram_ni31:fifo_ram.q_b[74]
q[75] <= altsyncram_ni31:fifo_ram.q_b[75]
q[76] <= altsyncram_ni31:fifo_ram.q_b[76]
q[77] <= altsyncram_ni31:fifo_ram.q_b[77]
q[78] <= altsyncram_ni31:fifo_ram.q_b[78]
q[79] <= altsyncram_ni31:fifo_ram.q_b[79]
q[80] <= altsyncram_ni31:fifo_ram.q_b[80]
q[81] <= altsyncram_ni31:fifo_ram.q_b[81]
q[82] <= altsyncram_ni31:fifo_ram.q_b[82]
q[83] <= altsyncram_ni31:fifo_ram.q_b[83]
q[84] <= altsyncram_ni31:fifo_ram.q_b[84]
q[85] <= altsyncram_ni31:fifo_ram.q_b[85]
rdclk => a_graycounter_f47:rdptr_g1p.clock
rdclk => altsyncram_ni31:fifo_ram.clock1
rdclk => alt_synch_pipe_dkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_bic:wrptr_g1p.clock
wrclk => altsyncram_ni31:fifo_ram.clock0
wrclk => alt_synch_pipe_ekd:ws_dgrp.clock
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_f47:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => parity6.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_bic:wrptr_g1p
aclr => counter7a1.IN0
aclr => counter7a0.IN0
aclr => parity8.IN0
clock => counter7a0.CLK
clock => counter7a1.CLK
clock => counter7a2.CLK
clock => counter7a3.CLK
clock => parity8.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a3.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
aclr1 => ram_block9a16.CLR1
aclr1 => ram_block9a17.CLR1
aclr1 => ram_block9a18.CLR1
aclr1 => ram_block9a19.CLR1
aclr1 => ram_block9a20.CLR1
aclr1 => ram_block9a21.CLR1
aclr1 => ram_block9a22.CLR1
aclr1 => ram_block9a23.CLR1
aclr1 => ram_block9a24.CLR1
aclr1 => ram_block9a25.CLR1
aclr1 => ram_block9a26.CLR1
aclr1 => ram_block9a27.CLR1
aclr1 => ram_block9a28.CLR1
aclr1 => ram_block9a29.CLR1
aclr1 => ram_block9a30.CLR1
aclr1 => ram_block9a31.CLR1
aclr1 => ram_block9a32.CLR1
aclr1 => ram_block9a33.CLR1
aclr1 => ram_block9a34.CLR1
aclr1 => ram_block9a35.CLR1
aclr1 => ram_block9a36.CLR1
aclr1 => ram_block9a37.CLR1
aclr1 => ram_block9a38.CLR1
aclr1 => ram_block9a39.CLR1
aclr1 => ram_block9a40.CLR1
aclr1 => ram_block9a41.CLR1
aclr1 => ram_block9a42.CLR1
aclr1 => ram_block9a43.CLR1
aclr1 => ram_block9a44.CLR1
aclr1 => ram_block9a45.CLR1
aclr1 => ram_block9a46.CLR1
aclr1 => ram_block9a47.CLR1
aclr1 => ram_block9a48.CLR1
aclr1 => ram_block9a49.CLR1
aclr1 => ram_block9a50.CLR1
aclr1 => ram_block9a51.CLR1
aclr1 => ram_block9a52.CLR1
aclr1 => ram_block9a53.CLR1
aclr1 => ram_block9a54.CLR1
aclr1 => ram_block9a55.CLR1
aclr1 => ram_block9a56.CLR1
aclr1 => ram_block9a57.CLR1
aclr1 => ram_block9a58.CLR1
aclr1 => ram_block9a59.CLR1
aclr1 => ram_block9a60.CLR1
aclr1 => ram_block9a61.CLR1
aclr1 => ram_block9a62.CLR1
aclr1 => ram_block9a63.CLR1
aclr1 => ram_block9a64.CLR1
aclr1 => ram_block9a65.CLR1
aclr1 => ram_block9a66.CLR1
aclr1 => ram_block9a67.CLR1
aclr1 => ram_block9a68.CLR1
aclr1 => ram_block9a69.CLR1
aclr1 => ram_block9a70.CLR1
aclr1 => ram_block9a71.CLR1
aclr1 => ram_block9a72.CLR1
aclr1 => ram_block9a73.CLR1
aclr1 => ram_block9a74.CLR1
aclr1 => ram_block9a75.CLR1
aclr1 => ram_block9a76.CLR1
aclr1 => ram_block9a77.CLR1
aclr1 => ram_block9a78.CLR1
aclr1 => ram_block9a79.CLR1
aclr1 => ram_block9a80.CLR1
aclr1 => ram_block9a81.CLR1
aclr1 => ram_block9a82.CLR1
aclr1 => ram_block9a83.CLR1
aclr1 => ram_block9a84.CLR1
aclr1 => ram_block9a85.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[0] => ram_block9a16.PORTAADDR
address_a[0] => ram_block9a17.PORTAADDR
address_a[0] => ram_block9a18.PORTAADDR
address_a[0] => ram_block9a19.PORTAADDR
address_a[0] => ram_block9a20.PORTAADDR
address_a[0] => ram_block9a21.PORTAADDR
address_a[0] => ram_block9a22.PORTAADDR
address_a[0] => ram_block9a23.PORTAADDR
address_a[0] => ram_block9a24.PORTAADDR
address_a[0] => ram_block9a25.PORTAADDR
address_a[0] => ram_block9a26.PORTAADDR
address_a[0] => ram_block9a27.PORTAADDR
address_a[0] => ram_block9a28.PORTAADDR
address_a[0] => ram_block9a29.PORTAADDR
address_a[0] => ram_block9a30.PORTAADDR
address_a[0] => ram_block9a31.PORTAADDR
address_a[0] => ram_block9a32.PORTAADDR
address_a[0] => ram_block9a33.PORTAADDR
address_a[0] => ram_block9a34.PORTAADDR
address_a[0] => ram_block9a35.PORTAADDR
address_a[0] => ram_block9a36.PORTAADDR
address_a[0] => ram_block9a37.PORTAADDR
address_a[0] => ram_block9a38.PORTAADDR
address_a[0] => ram_block9a39.PORTAADDR
address_a[0] => ram_block9a40.PORTAADDR
address_a[0] => ram_block9a41.PORTAADDR
address_a[0] => ram_block9a42.PORTAADDR
address_a[0] => ram_block9a43.PORTAADDR
address_a[0] => ram_block9a44.PORTAADDR
address_a[0] => ram_block9a45.PORTAADDR
address_a[0] => ram_block9a46.PORTAADDR
address_a[0] => ram_block9a47.PORTAADDR
address_a[0] => ram_block9a48.PORTAADDR
address_a[0] => ram_block9a49.PORTAADDR
address_a[0] => ram_block9a50.PORTAADDR
address_a[0] => ram_block9a51.PORTAADDR
address_a[0] => ram_block9a52.PORTAADDR
address_a[0] => ram_block9a53.PORTAADDR
address_a[0] => ram_block9a54.PORTAADDR
address_a[0] => ram_block9a55.PORTAADDR
address_a[0] => ram_block9a56.PORTAADDR
address_a[0] => ram_block9a57.PORTAADDR
address_a[0] => ram_block9a58.PORTAADDR
address_a[0] => ram_block9a59.PORTAADDR
address_a[0] => ram_block9a60.PORTAADDR
address_a[0] => ram_block9a61.PORTAADDR
address_a[0] => ram_block9a62.PORTAADDR
address_a[0] => ram_block9a63.PORTAADDR
address_a[0] => ram_block9a64.PORTAADDR
address_a[0] => ram_block9a65.PORTAADDR
address_a[0] => ram_block9a66.PORTAADDR
address_a[0] => ram_block9a67.PORTAADDR
address_a[0] => ram_block9a68.PORTAADDR
address_a[0] => ram_block9a69.PORTAADDR
address_a[0] => ram_block9a70.PORTAADDR
address_a[0] => ram_block9a71.PORTAADDR
address_a[0] => ram_block9a72.PORTAADDR
address_a[0] => ram_block9a73.PORTAADDR
address_a[0] => ram_block9a74.PORTAADDR
address_a[0] => ram_block9a75.PORTAADDR
address_a[0] => ram_block9a76.PORTAADDR
address_a[0] => ram_block9a77.PORTAADDR
address_a[0] => ram_block9a78.PORTAADDR
address_a[0] => ram_block9a79.PORTAADDR
address_a[0] => ram_block9a80.PORTAADDR
address_a[0] => ram_block9a81.PORTAADDR
address_a[0] => ram_block9a82.PORTAADDR
address_a[0] => ram_block9a83.PORTAADDR
address_a[0] => ram_block9a84.PORTAADDR
address_a[0] => ram_block9a85.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[1] => ram_block9a16.PORTAADDR1
address_a[1] => ram_block9a17.PORTAADDR1
address_a[1] => ram_block9a18.PORTAADDR1
address_a[1] => ram_block9a19.PORTAADDR1
address_a[1] => ram_block9a20.PORTAADDR1
address_a[1] => ram_block9a21.PORTAADDR1
address_a[1] => ram_block9a22.PORTAADDR1
address_a[1] => ram_block9a23.PORTAADDR1
address_a[1] => ram_block9a24.PORTAADDR1
address_a[1] => ram_block9a25.PORTAADDR1
address_a[1] => ram_block9a26.PORTAADDR1
address_a[1] => ram_block9a27.PORTAADDR1
address_a[1] => ram_block9a28.PORTAADDR1
address_a[1] => ram_block9a29.PORTAADDR1
address_a[1] => ram_block9a30.PORTAADDR1
address_a[1] => ram_block9a31.PORTAADDR1
address_a[1] => ram_block9a32.PORTAADDR1
address_a[1] => ram_block9a33.PORTAADDR1
address_a[1] => ram_block9a34.PORTAADDR1
address_a[1] => ram_block9a35.PORTAADDR1
address_a[1] => ram_block9a36.PORTAADDR1
address_a[1] => ram_block9a37.PORTAADDR1
address_a[1] => ram_block9a38.PORTAADDR1
address_a[1] => ram_block9a39.PORTAADDR1
address_a[1] => ram_block9a40.PORTAADDR1
address_a[1] => ram_block9a41.PORTAADDR1
address_a[1] => ram_block9a42.PORTAADDR1
address_a[1] => ram_block9a43.PORTAADDR1
address_a[1] => ram_block9a44.PORTAADDR1
address_a[1] => ram_block9a45.PORTAADDR1
address_a[1] => ram_block9a46.PORTAADDR1
address_a[1] => ram_block9a47.PORTAADDR1
address_a[1] => ram_block9a48.PORTAADDR1
address_a[1] => ram_block9a49.PORTAADDR1
address_a[1] => ram_block9a50.PORTAADDR1
address_a[1] => ram_block9a51.PORTAADDR1
address_a[1] => ram_block9a52.PORTAADDR1
address_a[1] => ram_block9a53.PORTAADDR1
address_a[1] => ram_block9a54.PORTAADDR1
address_a[1] => ram_block9a55.PORTAADDR1
address_a[1] => ram_block9a56.PORTAADDR1
address_a[1] => ram_block9a57.PORTAADDR1
address_a[1] => ram_block9a58.PORTAADDR1
address_a[1] => ram_block9a59.PORTAADDR1
address_a[1] => ram_block9a60.PORTAADDR1
address_a[1] => ram_block9a61.PORTAADDR1
address_a[1] => ram_block9a62.PORTAADDR1
address_a[1] => ram_block9a63.PORTAADDR1
address_a[1] => ram_block9a64.PORTAADDR1
address_a[1] => ram_block9a65.PORTAADDR1
address_a[1] => ram_block9a66.PORTAADDR1
address_a[1] => ram_block9a67.PORTAADDR1
address_a[1] => ram_block9a68.PORTAADDR1
address_a[1] => ram_block9a69.PORTAADDR1
address_a[1] => ram_block9a70.PORTAADDR1
address_a[1] => ram_block9a71.PORTAADDR1
address_a[1] => ram_block9a72.PORTAADDR1
address_a[1] => ram_block9a73.PORTAADDR1
address_a[1] => ram_block9a74.PORTAADDR1
address_a[1] => ram_block9a75.PORTAADDR1
address_a[1] => ram_block9a76.PORTAADDR1
address_a[1] => ram_block9a77.PORTAADDR1
address_a[1] => ram_block9a78.PORTAADDR1
address_a[1] => ram_block9a79.PORTAADDR1
address_a[1] => ram_block9a80.PORTAADDR1
address_a[1] => ram_block9a81.PORTAADDR1
address_a[1] => ram_block9a82.PORTAADDR1
address_a[1] => ram_block9a83.PORTAADDR1
address_a[1] => ram_block9a84.PORTAADDR1
address_a[1] => ram_block9a85.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[2] => ram_block9a16.PORTAADDR2
address_a[2] => ram_block9a17.PORTAADDR2
address_a[2] => ram_block9a18.PORTAADDR2
address_a[2] => ram_block9a19.PORTAADDR2
address_a[2] => ram_block9a20.PORTAADDR2
address_a[2] => ram_block9a21.PORTAADDR2
address_a[2] => ram_block9a22.PORTAADDR2
address_a[2] => ram_block9a23.PORTAADDR2
address_a[2] => ram_block9a24.PORTAADDR2
address_a[2] => ram_block9a25.PORTAADDR2
address_a[2] => ram_block9a26.PORTAADDR2
address_a[2] => ram_block9a27.PORTAADDR2
address_a[2] => ram_block9a28.PORTAADDR2
address_a[2] => ram_block9a29.PORTAADDR2
address_a[2] => ram_block9a30.PORTAADDR2
address_a[2] => ram_block9a31.PORTAADDR2
address_a[2] => ram_block9a32.PORTAADDR2
address_a[2] => ram_block9a33.PORTAADDR2
address_a[2] => ram_block9a34.PORTAADDR2
address_a[2] => ram_block9a35.PORTAADDR2
address_a[2] => ram_block9a36.PORTAADDR2
address_a[2] => ram_block9a37.PORTAADDR2
address_a[2] => ram_block9a38.PORTAADDR2
address_a[2] => ram_block9a39.PORTAADDR2
address_a[2] => ram_block9a40.PORTAADDR2
address_a[2] => ram_block9a41.PORTAADDR2
address_a[2] => ram_block9a42.PORTAADDR2
address_a[2] => ram_block9a43.PORTAADDR2
address_a[2] => ram_block9a44.PORTAADDR2
address_a[2] => ram_block9a45.PORTAADDR2
address_a[2] => ram_block9a46.PORTAADDR2
address_a[2] => ram_block9a47.PORTAADDR2
address_a[2] => ram_block9a48.PORTAADDR2
address_a[2] => ram_block9a49.PORTAADDR2
address_a[2] => ram_block9a50.PORTAADDR2
address_a[2] => ram_block9a51.PORTAADDR2
address_a[2] => ram_block9a52.PORTAADDR2
address_a[2] => ram_block9a53.PORTAADDR2
address_a[2] => ram_block9a54.PORTAADDR2
address_a[2] => ram_block9a55.PORTAADDR2
address_a[2] => ram_block9a56.PORTAADDR2
address_a[2] => ram_block9a57.PORTAADDR2
address_a[2] => ram_block9a58.PORTAADDR2
address_a[2] => ram_block9a59.PORTAADDR2
address_a[2] => ram_block9a60.PORTAADDR2
address_a[2] => ram_block9a61.PORTAADDR2
address_a[2] => ram_block9a62.PORTAADDR2
address_a[2] => ram_block9a63.PORTAADDR2
address_a[2] => ram_block9a64.PORTAADDR2
address_a[2] => ram_block9a65.PORTAADDR2
address_a[2] => ram_block9a66.PORTAADDR2
address_a[2] => ram_block9a67.PORTAADDR2
address_a[2] => ram_block9a68.PORTAADDR2
address_a[2] => ram_block9a69.PORTAADDR2
address_a[2] => ram_block9a70.PORTAADDR2
address_a[2] => ram_block9a71.PORTAADDR2
address_a[2] => ram_block9a72.PORTAADDR2
address_a[2] => ram_block9a73.PORTAADDR2
address_a[2] => ram_block9a74.PORTAADDR2
address_a[2] => ram_block9a75.PORTAADDR2
address_a[2] => ram_block9a76.PORTAADDR2
address_a[2] => ram_block9a77.PORTAADDR2
address_a[2] => ram_block9a78.PORTAADDR2
address_a[2] => ram_block9a79.PORTAADDR2
address_a[2] => ram_block9a80.PORTAADDR2
address_a[2] => ram_block9a81.PORTAADDR2
address_a[2] => ram_block9a82.PORTAADDR2
address_a[2] => ram_block9a83.PORTAADDR2
address_a[2] => ram_block9a84.PORTAADDR2
address_a[2] => ram_block9a85.PORTAADDR2
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[0] => ram_block9a16.PORTBADDR
address_b[0] => ram_block9a17.PORTBADDR
address_b[0] => ram_block9a18.PORTBADDR
address_b[0] => ram_block9a19.PORTBADDR
address_b[0] => ram_block9a20.PORTBADDR
address_b[0] => ram_block9a21.PORTBADDR
address_b[0] => ram_block9a22.PORTBADDR
address_b[0] => ram_block9a23.PORTBADDR
address_b[0] => ram_block9a24.PORTBADDR
address_b[0] => ram_block9a25.PORTBADDR
address_b[0] => ram_block9a26.PORTBADDR
address_b[0] => ram_block9a27.PORTBADDR
address_b[0] => ram_block9a28.PORTBADDR
address_b[0] => ram_block9a29.PORTBADDR
address_b[0] => ram_block9a30.PORTBADDR
address_b[0] => ram_block9a31.PORTBADDR
address_b[0] => ram_block9a32.PORTBADDR
address_b[0] => ram_block9a33.PORTBADDR
address_b[0] => ram_block9a34.PORTBADDR
address_b[0] => ram_block9a35.PORTBADDR
address_b[0] => ram_block9a36.PORTBADDR
address_b[0] => ram_block9a37.PORTBADDR
address_b[0] => ram_block9a38.PORTBADDR
address_b[0] => ram_block9a39.PORTBADDR
address_b[0] => ram_block9a40.PORTBADDR
address_b[0] => ram_block9a41.PORTBADDR
address_b[0] => ram_block9a42.PORTBADDR
address_b[0] => ram_block9a43.PORTBADDR
address_b[0] => ram_block9a44.PORTBADDR
address_b[0] => ram_block9a45.PORTBADDR
address_b[0] => ram_block9a46.PORTBADDR
address_b[0] => ram_block9a47.PORTBADDR
address_b[0] => ram_block9a48.PORTBADDR
address_b[0] => ram_block9a49.PORTBADDR
address_b[0] => ram_block9a50.PORTBADDR
address_b[0] => ram_block9a51.PORTBADDR
address_b[0] => ram_block9a52.PORTBADDR
address_b[0] => ram_block9a53.PORTBADDR
address_b[0] => ram_block9a54.PORTBADDR
address_b[0] => ram_block9a55.PORTBADDR
address_b[0] => ram_block9a56.PORTBADDR
address_b[0] => ram_block9a57.PORTBADDR
address_b[0] => ram_block9a58.PORTBADDR
address_b[0] => ram_block9a59.PORTBADDR
address_b[0] => ram_block9a60.PORTBADDR
address_b[0] => ram_block9a61.PORTBADDR
address_b[0] => ram_block9a62.PORTBADDR
address_b[0] => ram_block9a63.PORTBADDR
address_b[0] => ram_block9a64.PORTBADDR
address_b[0] => ram_block9a65.PORTBADDR
address_b[0] => ram_block9a66.PORTBADDR
address_b[0] => ram_block9a67.PORTBADDR
address_b[0] => ram_block9a68.PORTBADDR
address_b[0] => ram_block9a69.PORTBADDR
address_b[0] => ram_block9a70.PORTBADDR
address_b[0] => ram_block9a71.PORTBADDR
address_b[0] => ram_block9a72.PORTBADDR
address_b[0] => ram_block9a73.PORTBADDR
address_b[0] => ram_block9a74.PORTBADDR
address_b[0] => ram_block9a75.PORTBADDR
address_b[0] => ram_block9a76.PORTBADDR
address_b[0] => ram_block9a77.PORTBADDR
address_b[0] => ram_block9a78.PORTBADDR
address_b[0] => ram_block9a79.PORTBADDR
address_b[0] => ram_block9a80.PORTBADDR
address_b[0] => ram_block9a81.PORTBADDR
address_b[0] => ram_block9a82.PORTBADDR
address_b[0] => ram_block9a83.PORTBADDR
address_b[0] => ram_block9a84.PORTBADDR
address_b[0] => ram_block9a85.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[1] => ram_block9a16.PORTBADDR1
address_b[1] => ram_block9a17.PORTBADDR1
address_b[1] => ram_block9a18.PORTBADDR1
address_b[1] => ram_block9a19.PORTBADDR1
address_b[1] => ram_block9a20.PORTBADDR1
address_b[1] => ram_block9a21.PORTBADDR1
address_b[1] => ram_block9a22.PORTBADDR1
address_b[1] => ram_block9a23.PORTBADDR1
address_b[1] => ram_block9a24.PORTBADDR1
address_b[1] => ram_block9a25.PORTBADDR1
address_b[1] => ram_block9a26.PORTBADDR1
address_b[1] => ram_block9a27.PORTBADDR1
address_b[1] => ram_block9a28.PORTBADDR1
address_b[1] => ram_block9a29.PORTBADDR1
address_b[1] => ram_block9a30.PORTBADDR1
address_b[1] => ram_block9a31.PORTBADDR1
address_b[1] => ram_block9a32.PORTBADDR1
address_b[1] => ram_block9a33.PORTBADDR1
address_b[1] => ram_block9a34.PORTBADDR1
address_b[1] => ram_block9a35.PORTBADDR1
address_b[1] => ram_block9a36.PORTBADDR1
address_b[1] => ram_block9a37.PORTBADDR1
address_b[1] => ram_block9a38.PORTBADDR1
address_b[1] => ram_block9a39.PORTBADDR1
address_b[1] => ram_block9a40.PORTBADDR1
address_b[1] => ram_block9a41.PORTBADDR1
address_b[1] => ram_block9a42.PORTBADDR1
address_b[1] => ram_block9a43.PORTBADDR1
address_b[1] => ram_block9a44.PORTBADDR1
address_b[1] => ram_block9a45.PORTBADDR1
address_b[1] => ram_block9a46.PORTBADDR1
address_b[1] => ram_block9a47.PORTBADDR1
address_b[1] => ram_block9a48.PORTBADDR1
address_b[1] => ram_block9a49.PORTBADDR1
address_b[1] => ram_block9a50.PORTBADDR1
address_b[1] => ram_block9a51.PORTBADDR1
address_b[1] => ram_block9a52.PORTBADDR1
address_b[1] => ram_block9a53.PORTBADDR1
address_b[1] => ram_block9a54.PORTBADDR1
address_b[1] => ram_block9a55.PORTBADDR1
address_b[1] => ram_block9a56.PORTBADDR1
address_b[1] => ram_block9a57.PORTBADDR1
address_b[1] => ram_block9a58.PORTBADDR1
address_b[1] => ram_block9a59.PORTBADDR1
address_b[1] => ram_block9a60.PORTBADDR1
address_b[1] => ram_block9a61.PORTBADDR1
address_b[1] => ram_block9a62.PORTBADDR1
address_b[1] => ram_block9a63.PORTBADDR1
address_b[1] => ram_block9a64.PORTBADDR1
address_b[1] => ram_block9a65.PORTBADDR1
address_b[1] => ram_block9a66.PORTBADDR1
address_b[1] => ram_block9a67.PORTBADDR1
address_b[1] => ram_block9a68.PORTBADDR1
address_b[1] => ram_block9a69.PORTBADDR1
address_b[1] => ram_block9a70.PORTBADDR1
address_b[1] => ram_block9a71.PORTBADDR1
address_b[1] => ram_block9a72.PORTBADDR1
address_b[1] => ram_block9a73.PORTBADDR1
address_b[1] => ram_block9a74.PORTBADDR1
address_b[1] => ram_block9a75.PORTBADDR1
address_b[1] => ram_block9a76.PORTBADDR1
address_b[1] => ram_block9a77.PORTBADDR1
address_b[1] => ram_block9a78.PORTBADDR1
address_b[1] => ram_block9a79.PORTBADDR1
address_b[1] => ram_block9a80.PORTBADDR1
address_b[1] => ram_block9a81.PORTBADDR1
address_b[1] => ram_block9a82.PORTBADDR1
address_b[1] => ram_block9a83.PORTBADDR1
address_b[1] => ram_block9a84.PORTBADDR1
address_b[1] => ram_block9a85.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[2] => ram_block9a16.PORTBADDR2
address_b[2] => ram_block9a17.PORTBADDR2
address_b[2] => ram_block9a18.PORTBADDR2
address_b[2] => ram_block9a19.PORTBADDR2
address_b[2] => ram_block9a20.PORTBADDR2
address_b[2] => ram_block9a21.PORTBADDR2
address_b[2] => ram_block9a22.PORTBADDR2
address_b[2] => ram_block9a23.PORTBADDR2
address_b[2] => ram_block9a24.PORTBADDR2
address_b[2] => ram_block9a25.PORTBADDR2
address_b[2] => ram_block9a26.PORTBADDR2
address_b[2] => ram_block9a27.PORTBADDR2
address_b[2] => ram_block9a28.PORTBADDR2
address_b[2] => ram_block9a29.PORTBADDR2
address_b[2] => ram_block9a30.PORTBADDR2
address_b[2] => ram_block9a31.PORTBADDR2
address_b[2] => ram_block9a32.PORTBADDR2
address_b[2] => ram_block9a33.PORTBADDR2
address_b[2] => ram_block9a34.PORTBADDR2
address_b[2] => ram_block9a35.PORTBADDR2
address_b[2] => ram_block9a36.PORTBADDR2
address_b[2] => ram_block9a37.PORTBADDR2
address_b[2] => ram_block9a38.PORTBADDR2
address_b[2] => ram_block9a39.PORTBADDR2
address_b[2] => ram_block9a40.PORTBADDR2
address_b[2] => ram_block9a41.PORTBADDR2
address_b[2] => ram_block9a42.PORTBADDR2
address_b[2] => ram_block9a43.PORTBADDR2
address_b[2] => ram_block9a44.PORTBADDR2
address_b[2] => ram_block9a45.PORTBADDR2
address_b[2] => ram_block9a46.PORTBADDR2
address_b[2] => ram_block9a47.PORTBADDR2
address_b[2] => ram_block9a48.PORTBADDR2
address_b[2] => ram_block9a49.PORTBADDR2
address_b[2] => ram_block9a50.PORTBADDR2
address_b[2] => ram_block9a51.PORTBADDR2
address_b[2] => ram_block9a52.PORTBADDR2
address_b[2] => ram_block9a53.PORTBADDR2
address_b[2] => ram_block9a54.PORTBADDR2
address_b[2] => ram_block9a55.PORTBADDR2
address_b[2] => ram_block9a56.PORTBADDR2
address_b[2] => ram_block9a57.PORTBADDR2
address_b[2] => ram_block9a58.PORTBADDR2
address_b[2] => ram_block9a59.PORTBADDR2
address_b[2] => ram_block9a60.PORTBADDR2
address_b[2] => ram_block9a61.PORTBADDR2
address_b[2] => ram_block9a62.PORTBADDR2
address_b[2] => ram_block9a63.PORTBADDR2
address_b[2] => ram_block9a64.PORTBADDR2
address_b[2] => ram_block9a65.PORTBADDR2
address_b[2] => ram_block9a66.PORTBADDR2
address_b[2] => ram_block9a67.PORTBADDR2
address_b[2] => ram_block9a68.PORTBADDR2
address_b[2] => ram_block9a69.PORTBADDR2
address_b[2] => ram_block9a70.PORTBADDR2
address_b[2] => ram_block9a71.PORTBADDR2
address_b[2] => ram_block9a72.PORTBADDR2
address_b[2] => ram_block9a73.PORTBADDR2
address_b[2] => ram_block9a74.PORTBADDR2
address_b[2] => ram_block9a75.PORTBADDR2
address_b[2] => ram_block9a76.PORTBADDR2
address_b[2] => ram_block9a77.PORTBADDR2
address_b[2] => ram_block9a78.PORTBADDR2
address_b[2] => ram_block9a79.PORTBADDR2
address_b[2] => ram_block9a80.PORTBADDR2
address_b[2] => ram_block9a81.PORTBADDR2
address_b[2] => ram_block9a82.PORTBADDR2
address_b[2] => ram_block9a83.PORTBADDR2
address_b[2] => ram_block9a84.PORTBADDR2
address_b[2] => ram_block9a85.PORTBADDR2
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
addressstall_b => ram_block9a16.PORTBADDRSTALL
addressstall_b => ram_block9a17.PORTBADDRSTALL
addressstall_b => ram_block9a18.PORTBADDRSTALL
addressstall_b => ram_block9a19.PORTBADDRSTALL
addressstall_b => ram_block9a20.PORTBADDRSTALL
addressstall_b => ram_block9a21.PORTBADDRSTALL
addressstall_b => ram_block9a22.PORTBADDRSTALL
addressstall_b => ram_block9a23.PORTBADDRSTALL
addressstall_b => ram_block9a24.PORTBADDRSTALL
addressstall_b => ram_block9a25.PORTBADDRSTALL
addressstall_b => ram_block9a26.PORTBADDRSTALL
addressstall_b => ram_block9a27.PORTBADDRSTALL
addressstall_b => ram_block9a28.PORTBADDRSTALL
addressstall_b => ram_block9a29.PORTBADDRSTALL
addressstall_b => ram_block9a30.PORTBADDRSTALL
addressstall_b => ram_block9a31.PORTBADDRSTALL
addressstall_b => ram_block9a32.PORTBADDRSTALL
addressstall_b => ram_block9a33.PORTBADDRSTALL
addressstall_b => ram_block9a34.PORTBADDRSTALL
addressstall_b => ram_block9a35.PORTBADDRSTALL
addressstall_b => ram_block9a36.PORTBADDRSTALL
addressstall_b => ram_block9a37.PORTBADDRSTALL
addressstall_b => ram_block9a38.PORTBADDRSTALL
addressstall_b => ram_block9a39.PORTBADDRSTALL
addressstall_b => ram_block9a40.PORTBADDRSTALL
addressstall_b => ram_block9a41.PORTBADDRSTALL
addressstall_b => ram_block9a42.PORTBADDRSTALL
addressstall_b => ram_block9a43.PORTBADDRSTALL
addressstall_b => ram_block9a44.PORTBADDRSTALL
addressstall_b => ram_block9a45.PORTBADDRSTALL
addressstall_b => ram_block9a46.PORTBADDRSTALL
addressstall_b => ram_block9a47.PORTBADDRSTALL
addressstall_b => ram_block9a48.PORTBADDRSTALL
addressstall_b => ram_block9a49.PORTBADDRSTALL
addressstall_b => ram_block9a50.PORTBADDRSTALL
addressstall_b => ram_block9a51.PORTBADDRSTALL
addressstall_b => ram_block9a52.PORTBADDRSTALL
addressstall_b => ram_block9a53.PORTBADDRSTALL
addressstall_b => ram_block9a54.PORTBADDRSTALL
addressstall_b => ram_block9a55.PORTBADDRSTALL
addressstall_b => ram_block9a56.PORTBADDRSTALL
addressstall_b => ram_block9a57.PORTBADDRSTALL
addressstall_b => ram_block9a58.PORTBADDRSTALL
addressstall_b => ram_block9a59.PORTBADDRSTALL
addressstall_b => ram_block9a60.PORTBADDRSTALL
addressstall_b => ram_block9a61.PORTBADDRSTALL
addressstall_b => ram_block9a62.PORTBADDRSTALL
addressstall_b => ram_block9a63.PORTBADDRSTALL
addressstall_b => ram_block9a64.PORTBADDRSTALL
addressstall_b => ram_block9a65.PORTBADDRSTALL
addressstall_b => ram_block9a66.PORTBADDRSTALL
addressstall_b => ram_block9a67.PORTBADDRSTALL
addressstall_b => ram_block9a68.PORTBADDRSTALL
addressstall_b => ram_block9a69.PORTBADDRSTALL
addressstall_b => ram_block9a70.PORTBADDRSTALL
addressstall_b => ram_block9a71.PORTBADDRSTALL
addressstall_b => ram_block9a72.PORTBADDRSTALL
addressstall_b => ram_block9a73.PORTBADDRSTALL
addressstall_b => ram_block9a74.PORTBADDRSTALL
addressstall_b => ram_block9a75.PORTBADDRSTALL
addressstall_b => ram_block9a76.PORTBADDRSTALL
addressstall_b => ram_block9a77.PORTBADDRSTALL
addressstall_b => ram_block9a78.PORTBADDRSTALL
addressstall_b => ram_block9a79.PORTBADDRSTALL
addressstall_b => ram_block9a80.PORTBADDRSTALL
addressstall_b => ram_block9a81.PORTBADDRSTALL
addressstall_b => ram_block9a82.PORTBADDRSTALL
addressstall_b => ram_block9a83.PORTBADDRSTALL
addressstall_b => ram_block9a84.PORTBADDRSTALL
addressstall_b => ram_block9a85.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock0 => ram_block9a16.CLK0
clock0 => ram_block9a17.CLK0
clock0 => ram_block9a18.CLK0
clock0 => ram_block9a19.CLK0
clock0 => ram_block9a20.CLK0
clock0 => ram_block9a21.CLK0
clock0 => ram_block9a22.CLK0
clock0 => ram_block9a23.CLK0
clock0 => ram_block9a24.CLK0
clock0 => ram_block9a25.CLK0
clock0 => ram_block9a26.CLK0
clock0 => ram_block9a27.CLK0
clock0 => ram_block9a28.CLK0
clock0 => ram_block9a29.CLK0
clock0 => ram_block9a30.CLK0
clock0 => ram_block9a31.CLK0
clock0 => ram_block9a32.CLK0
clock0 => ram_block9a33.CLK0
clock0 => ram_block9a34.CLK0
clock0 => ram_block9a35.CLK0
clock0 => ram_block9a36.CLK0
clock0 => ram_block9a37.CLK0
clock0 => ram_block9a38.CLK0
clock0 => ram_block9a39.CLK0
clock0 => ram_block9a40.CLK0
clock0 => ram_block9a41.CLK0
clock0 => ram_block9a42.CLK0
clock0 => ram_block9a43.CLK0
clock0 => ram_block9a44.CLK0
clock0 => ram_block9a45.CLK0
clock0 => ram_block9a46.CLK0
clock0 => ram_block9a47.CLK0
clock0 => ram_block9a48.CLK0
clock0 => ram_block9a49.CLK0
clock0 => ram_block9a50.CLK0
clock0 => ram_block9a51.CLK0
clock0 => ram_block9a52.CLK0
clock0 => ram_block9a53.CLK0
clock0 => ram_block9a54.CLK0
clock0 => ram_block9a55.CLK0
clock0 => ram_block9a56.CLK0
clock0 => ram_block9a57.CLK0
clock0 => ram_block9a58.CLK0
clock0 => ram_block9a59.CLK0
clock0 => ram_block9a60.CLK0
clock0 => ram_block9a61.CLK0
clock0 => ram_block9a62.CLK0
clock0 => ram_block9a63.CLK0
clock0 => ram_block9a64.CLK0
clock0 => ram_block9a65.CLK0
clock0 => ram_block9a66.CLK0
clock0 => ram_block9a67.CLK0
clock0 => ram_block9a68.CLK0
clock0 => ram_block9a69.CLK0
clock0 => ram_block9a70.CLK0
clock0 => ram_block9a71.CLK0
clock0 => ram_block9a72.CLK0
clock0 => ram_block9a73.CLK0
clock0 => ram_block9a74.CLK0
clock0 => ram_block9a75.CLK0
clock0 => ram_block9a76.CLK0
clock0 => ram_block9a77.CLK0
clock0 => ram_block9a78.CLK0
clock0 => ram_block9a79.CLK0
clock0 => ram_block9a80.CLK0
clock0 => ram_block9a81.CLK0
clock0 => ram_block9a82.CLK0
clock0 => ram_block9a83.CLK0
clock0 => ram_block9a84.CLK0
clock0 => ram_block9a85.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clock1 => ram_block9a16.CLK1
clock1 => ram_block9a17.CLK1
clock1 => ram_block9a18.CLK1
clock1 => ram_block9a19.CLK1
clock1 => ram_block9a20.CLK1
clock1 => ram_block9a21.CLK1
clock1 => ram_block9a22.CLK1
clock1 => ram_block9a23.CLK1
clock1 => ram_block9a24.CLK1
clock1 => ram_block9a25.CLK1
clock1 => ram_block9a26.CLK1
clock1 => ram_block9a27.CLK1
clock1 => ram_block9a28.CLK1
clock1 => ram_block9a29.CLK1
clock1 => ram_block9a30.CLK1
clock1 => ram_block9a31.CLK1
clock1 => ram_block9a32.CLK1
clock1 => ram_block9a33.CLK1
clock1 => ram_block9a34.CLK1
clock1 => ram_block9a35.CLK1
clock1 => ram_block9a36.CLK1
clock1 => ram_block9a37.CLK1
clock1 => ram_block9a38.CLK1
clock1 => ram_block9a39.CLK1
clock1 => ram_block9a40.CLK1
clock1 => ram_block9a41.CLK1
clock1 => ram_block9a42.CLK1
clock1 => ram_block9a43.CLK1
clock1 => ram_block9a44.CLK1
clock1 => ram_block9a45.CLK1
clock1 => ram_block9a46.CLK1
clock1 => ram_block9a47.CLK1
clock1 => ram_block9a48.CLK1
clock1 => ram_block9a49.CLK1
clock1 => ram_block9a50.CLK1
clock1 => ram_block9a51.CLK1
clock1 => ram_block9a52.CLK1
clock1 => ram_block9a53.CLK1
clock1 => ram_block9a54.CLK1
clock1 => ram_block9a55.CLK1
clock1 => ram_block9a56.CLK1
clock1 => ram_block9a57.CLK1
clock1 => ram_block9a58.CLK1
clock1 => ram_block9a59.CLK1
clock1 => ram_block9a60.CLK1
clock1 => ram_block9a61.CLK1
clock1 => ram_block9a62.CLK1
clock1 => ram_block9a63.CLK1
clock1 => ram_block9a64.CLK1
clock1 => ram_block9a65.CLK1
clock1 => ram_block9a66.CLK1
clock1 => ram_block9a67.CLK1
clock1 => ram_block9a68.CLK1
clock1 => ram_block9a69.CLK1
clock1 => ram_block9a70.CLK1
clock1 => ram_block9a71.CLK1
clock1 => ram_block9a72.CLK1
clock1 => ram_block9a73.CLK1
clock1 => ram_block9a74.CLK1
clock1 => ram_block9a75.CLK1
clock1 => ram_block9a76.CLK1
clock1 => ram_block9a77.CLK1
clock1 => ram_block9a78.CLK1
clock1 => ram_block9a79.CLK1
clock1 => ram_block9a80.CLK1
clock1 => ram_block9a81.CLK1
clock1 => ram_block9a82.CLK1
clock1 => ram_block9a83.CLK1
clock1 => ram_block9a84.CLK1
clock1 => ram_block9a85.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
clocken1 => ram_block9a16.ENA1
clocken1 => ram_block9a17.ENA1
clocken1 => ram_block9a18.ENA1
clocken1 => ram_block9a19.ENA1
clocken1 => ram_block9a20.ENA1
clocken1 => ram_block9a21.ENA1
clocken1 => ram_block9a22.ENA1
clocken1 => ram_block9a23.ENA1
clocken1 => ram_block9a24.ENA1
clocken1 => ram_block9a25.ENA1
clocken1 => ram_block9a26.ENA1
clocken1 => ram_block9a27.ENA1
clocken1 => ram_block9a28.ENA1
clocken1 => ram_block9a29.ENA1
clocken1 => ram_block9a30.ENA1
clocken1 => ram_block9a31.ENA1
clocken1 => ram_block9a32.ENA1
clocken1 => ram_block9a33.ENA1
clocken1 => ram_block9a34.ENA1
clocken1 => ram_block9a35.ENA1
clocken1 => ram_block9a36.ENA1
clocken1 => ram_block9a37.ENA1
clocken1 => ram_block9a38.ENA1
clocken1 => ram_block9a39.ENA1
clocken1 => ram_block9a40.ENA1
clocken1 => ram_block9a41.ENA1
clocken1 => ram_block9a42.ENA1
clocken1 => ram_block9a43.ENA1
clocken1 => ram_block9a44.ENA1
clocken1 => ram_block9a45.ENA1
clocken1 => ram_block9a46.ENA1
clocken1 => ram_block9a47.ENA1
clocken1 => ram_block9a48.ENA1
clocken1 => ram_block9a49.ENA1
clocken1 => ram_block9a50.ENA1
clocken1 => ram_block9a51.ENA1
clocken1 => ram_block9a52.ENA1
clocken1 => ram_block9a53.ENA1
clocken1 => ram_block9a54.ENA1
clocken1 => ram_block9a55.ENA1
clocken1 => ram_block9a56.ENA1
clocken1 => ram_block9a57.ENA1
clocken1 => ram_block9a58.ENA1
clocken1 => ram_block9a59.ENA1
clocken1 => ram_block9a60.ENA1
clocken1 => ram_block9a61.ENA1
clocken1 => ram_block9a62.ENA1
clocken1 => ram_block9a63.ENA1
clocken1 => ram_block9a64.ENA1
clocken1 => ram_block9a65.ENA1
clocken1 => ram_block9a66.ENA1
clocken1 => ram_block9a67.ENA1
clocken1 => ram_block9a68.ENA1
clocken1 => ram_block9a69.ENA1
clocken1 => ram_block9a70.ENA1
clocken1 => ram_block9a71.ENA1
clocken1 => ram_block9a72.ENA1
clocken1 => ram_block9a73.ENA1
clocken1 => ram_block9a74.ENA1
clocken1 => ram_block9a75.ENA1
clocken1 => ram_block9a76.ENA1
clocken1 => ram_block9a77.ENA1
clocken1 => ram_block9a78.ENA1
clocken1 => ram_block9a79.ENA1
clocken1 => ram_block9a80.ENA1
clocken1 => ram_block9a81.ENA1
clocken1 => ram_block9a82.ENA1
clocken1 => ram_block9a83.ENA1
clocken1 => ram_block9a84.ENA1
clocken1 => ram_block9a85.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a16.PORTADATAIN
data_a[17] => ram_block9a17.PORTADATAIN
data_a[18] => ram_block9a18.PORTADATAIN
data_a[19] => ram_block9a19.PORTADATAIN
data_a[20] => ram_block9a20.PORTADATAIN
data_a[21] => ram_block9a21.PORTADATAIN
data_a[22] => ram_block9a22.PORTADATAIN
data_a[23] => ram_block9a23.PORTADATAIN
data_a[24] => ram_block9a24.PORTADATAIN
data_a[25] => ram_block9a25.PORTADATAIN
data_a[26] => ram_block9a26.PORTADATAIN
data_a[27] => ram_block9a27.PORTADATAIN
data_a[28] => ram_block9a28.PORTADATAIN
data_a[29] => ram_block9a29.PORTADATAIN
data_a[30] => ram_block9a30.PORTADATAIN
data_a[31] => ram_block9a31.PORTADATAIN
data_a[32] => ram_block9a32.PORTADATAIN
data_a[33] => ram_block9a33.PORTADATAIN
data_a[34] => ram_block9a34.PORTADATAIN
data_a[35] => ram_block9a35.PORTADATAIN
data_a[36] => ram_block9a36.PORTADATAIN
data_a[37] => ram_block9a37.PORTADATAIN
data_a[38] => ram_block9a38.PORTADATAIN
data_a[39] => ram_block9a39.PORTADATAIN
data_a[40] => ram_block9a40.PORTADATAIN
data_a[41] => ram_block9a41.PORTADATAIN
data_a[42] => ram_block9a42.PORTADATAIN
data_a[43] => ram_block9a43.PORTADATAIN
data_a[44] => ram_block9a44.PORTADATAIN
data_a[45] => ram_block9a45.PORTADATAIN
data_a[46] => ram_block9a46.PORTADATAIN
data_a[47] => ram_block9a47.PORTADATAIN
data_a[48] => ram_block9a48.PORTADATAIN
data_a[49] => ram_block9a49.PORTADATAIN
data_a[50] => ram_block9a50.PORTADATAIN
data_a[51] => ram_block9a51.PORTADATAIN
data_a[52] => ram_block9a52.PORTADATAIN
data_a[53] => ram_block9a53.PORTADATAIN
data_a[54] => ram_block9a54.PORTADATAIN
data_a[55] => ram_block9a55.PORTADATAIN
data_a[56] => ram_block9a56.PORTADATAIN
data_a[57] => ram_block9a57.PORTADATAIN
data_a[58] => ram_block9a58.PORTADATAIN
data_a[59] => ram_block9a59.PORTADATAIN
data_a[60] => ram_block9a60.PORTADATAIN
data_a[61] => ram_block9a61.PORTADATAIN
data_a[62] => ram_block9a62.PORTADATAIN
data_a[63] => ram_block9a63.PORTADATAIN
data_a[64] => ram_block9a64.PORTADATAIN
data_a[65] => ram_block9a65.PORTADATAIN
data_a[66] => ram_block9a66.PORTADATAIN
data_a[67] => ram_block9a67.PORTADATAIN
data_a[68] => ram_block9a68.PORTADATAIN
data_a[69] => ram_block9a69.PORTADATAIN
data_a[70] => ram_block9a70.PORTADATAIN
data_a[71] => ram_block9a71.PORTADATAIN
data_a[72] => ram_block9a72.PORTADATAIN
data_a[73] => ram_block9a73.PORTADATAIN
data_a[74] => ram_block9a74.PORTADATAIN
data_a[75] => ram_block9a75.PORTADATAIN
data_a[76] => ram_block9a76.PORTADATAIN
data_a[77] => ram_block9a77.PORTADATAIN
data_a[78] => ram_block9a78.PORTADATAIN
data_a[79] => ram_block9a79.PORTADATAIN
data_a[80] => ram_block9a80.PORTADATAIN
data_a[81] => ram_block9a81.PORTADATAIN
data_a[82] => ram_block9a82.PORTADATAIN
data_a[83] => ram_block9a83.PORTADATAIN
data_a[84] => ram_block9a84.PORTADATAIN
data_a[85] => ram_block9a85.PORTADATAIN
q_b[0] <= ram_block9a0.PORTBDATAOUT
q_b[1] <= ram_block9a1.PORTBDATAOUT
q_b[2] <= ram_block9a2.PORTBDATAOUT
q_b[3] <= ram_block9a3.PORTBDATAOUT
q_b[4] <= ram_block9a4.PORTBDATAOUT
q_b[5] <= ram_block9a5.PORTBDATAOUT
q_b[6] <= ram_block9a6.PORTBDATAOUT
q_b[7] <= ram_block9a7.PORTBDATAOUT
q_b[8] <= ram_block9a8.PORTBDATAOUT
q_b[9] <= ram_block9a9.PORTBDATAOUT
q_b[10] <= ram_block9a10.PORTBDATAOUT
q_b[11] <= ram_block9a11.PORTBDATAOUT
q_b[12] <= ram_block9a12.PORTBDATAOUT
q_b[13] <= ram_block9a13.PORTBDATAOUT
q_b[14] <= ram_block9a14.PORTBDATAOUT
q_b[15] <= ram_block9a15.PORTBDATAOUT
q_b[16] <= ram_block9a16.PORTBDATAOUT
q_b[17] <= ram_block9a17.PORTBDATAOUT
q_b[18] <= ram_block9a18.PORTBDATAOUT
q_b[19] <= ram_block9a19.PORTBDATAOUT
q_b[20] <= ram_block9a20.PORTBDATAOUT
q_b[21] <= ram_block9a21.PORTBDATAOUT
q_b[22] <= ram_block9a22.PORTBDATAOUT
q_b[23] <= ram_block9a23.PORTBDATAOUT
q_b[24] <= ram_block9a24.PORTBDATAOUT
q_b[25] <= ram_block9a25.PORTBDATAOUT
q_b[26] <= ram_block9a26.PORTBDATAOUT
q_b[27] <= ram_block9a27.PORTBDATAOUT
q_b[28] <= ram_block9a28.PORTBDATAOUT
q_b[29] <= ram_block9a29.PORTBDATAOUT
q_b[30] <= ram_block9a30.PORTBDATAOUT
q_b[31] <= ram_block9a31.PORTBDATAOUT
q_b[32] <= ram_block9a32.PORTBDATAOUT
q_b[33] <= ram_block9a33.PORTBDATAOUT
q_b[34] <= ram_block9a34.PORTBDATAOUT
q_b[35] <= ram_block9a35.PORTBDATAOUT
q_b[36] <= ram_block9a36.PORTBDATAOUT
q_b[37] <= ram_block9a37.PORTBDATAOUT
q_b[38] <= ram_block9a38.PORTBDATAOUT
q_b[39] <= ram_block9a39.PORTBDATAOUT
q_b[40] <= ram_block9a40.PORTBDATAOUT
q_b[41] <= ram_block9a41.PORTBDATAOUT
q_b[42] <= ram_block9a42.PORTBDATAOUT
q_b[43] <= ram_block9a43.PORTBDATAOUT
q_b[44] <= ram_block9a44.PORTBDATAOUT
q_b[45] <= ram_block9a45.PORTBDATAOUT
q_b[46] <= ram_block9a46.PORTBDATAOUT
q_b[47] <= ram_block9a47.PORTBDATAOUT
q_b[48] <= ram_block9a48.PORTBDATAOUT
q_b[49] <= ram_block9a49.PORTBDATAOUT
q_b[50] <= ram_block9a50.PORTBDATAOUT
q_b[51] <= ram_block9a51.PORTBDATAOUT
q_b[52] <= ram_block9a52.PORTBDATAOUT
q_b[53] <= ram_block9a53.PORTBDATAOUT
q_b[54] <= ram_block9a54.PORTBDATAOUT
q_b[55] <= ram_block9a55.PORTBDATAOUT
q_b[56] <= ram_block9a56.PORTBDATAOUT
q_b[57] <= ram_block9a57.PORTBDATAOUT
q_b[58] <= ram_block9a58.PORTBDATAOUT
q_b[59] <= ram_block9a59.PORTBDATAOUT
q_b[60] <= ram_block9a60.PORTBDATAOUT
q_b[61] <= ram_block9a61.PORTBDATAOUT
q_b[62] <= ram_block9a62.PORTBDATAOUT
q_b[63] <= ram_block9a63.PORTBDATAOUT
q_b[64] <= ram_block9a64.PORTBDATAOUT
q_b[65] <= ram_block9a65.PORTBDATAOUT
q_b[66] <= ram_block9a66.PORTBDATAOUT
q_b[67] <= ram_block9a67.PORTBDATAOUT
q_b[68] <= ram_block9a68.PORTBDATAOUT
q_b[69] <= ram_block9a69.PORTBDATAOUT
q_b[70] <= ram_block9a70.PORTBDATAOUT
q_b[71] <= ram_block9a71.PORTBDATAOUT
q_b[72] <= ram_block9a72.PORTBDATAOUT
q_b[73] <= ram_block9a73.PORTBDATAOUT
q_b[74] <= ram_block9a74.PORTBDATAOUT
q_b[75] <= ram_block9a75.PORTBDATAOUT
q_b[76] <= ram_block9a76.PORTBDATAOUT
q_b[77] <= ram_block9a77.PORTBDATAOUT
q_b[78] <= ram_block9a78.PORTBDATAOUT
q_b[79] <= ram_block9a79.PORTBDATAOUT
q_b[80] <= ram_block9a80.PORTBDATAOUT
q_b[81] <= ram_block9a81.PORTBDATAOUT
q_b[82] <= ram_block9a82.PORTBDATAOUT
q_b[83] <= ram_block9a83.PORTBDATAOUT
q_b[84] <= ram_block9a84.PORTBDATAOUT
q_b[85] <= ram_block9a85.PORTBDATAOUT
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a16.PORTAWE
wren_a => ram_block9a17.PORTAWE
wren_a => ram_block9a18.PORTAWE
wren_a => ram_block9a19.PORTAWE
wren_a => ram_block9a20.PORTAWE
wren_a => ram_block9a21.PORTAWE
wren_a => ram_block9a22.PORTAWE
wren_a => ram_block9a23.PORTAWE
wren_a => ram_block9a24.PORTAWE
wren_a => ram_block9a25.PORTAWE
wren_a => ram_block9a26.PORTAWE
wren_a => ram_block9a27.PORTAWE
wren_a => ram_block9a28.PORTAWE
wren_a => ram_block9a29.PORTAWE
wren_a => ram_block9a30.PORTAWE
wren_a => ram_block9a31.PORTAWE
wren_a => ram_block9a32.PORTAWE
wren_a => ram_block9a33.PORTAWE
wren_a => ram_block9a34.PORTAWE
wren_a => ram_block9a35.PORTAWE
wren_a => ram_block9a36.PORTAWE
wren_a => ram_block9a37.PORTAWE
wren_a => ram_block9a38.PORTAWE
wren_a => ram_block9a39.PORTAWE
wren_a => ram_block9a40.PORTAWE
wren_a => ram_block9a41.PORTAWE
wren_a => ram_block9a42.PORTAWE
wren_a => ram_block9a43.PORTAWE
wren_a => ram_block9a44.PORTAWE
wren_a => ram_block9a45.PORTAWE
wren_a => ram_block9a46.PORTAWE
wren_a => ram_block9a47.PORTAWE
wren_a => ram_block9a48.PORTAWE
wren_a => ram_block9a49.PORTAWE
wren_a => ram_block9a50.PORTAWE
wren_a => ram_block9a51.PORTAWE
wren_a => ram_block9a52.PORTAWE
wren_a => ram_block9a53.PORTAWE
wren_a => ram_block9a54.PORTAWE
wren_a => ram_block9a55.PORTAWE
wren_a => ram_block9a56.PORTAWE
wren_a => ram_block9a57.PORTAWE
wren_a => ram_block9a58.PORTAWE
wren_a => ram_block9a59.PORTAWE
wren_a => ram_block9a60.PORTAWE
wren_a => ram_block9a61.PORTAWE
wren_a => ram_block9a62.PORTAWE
wren_a => ram_block9a63.PORTAWE
wren_a => ram_block9a64.PORTAWE
wren_a => ram_block9a65.PORTAWE
wren_a => ram_block9a66.PORTAWE
wren_a => ram_block9a67.PORTAWE
wren_a => ram_block9a68.PORTAWE
wren_a => ram_block9a69.PORTAWE
wren_a => ram_block9a70.PORTAWE
wren_a => ram_block9a71.PORTAWE
wren_a => ram_block9a72.PORTAWE
wren_a => ram_block9a73.PORTAWE
wren_a => ram_block9a74.PORTAWE
wren_a => ram_block9a75.PORTAWE
wren_a => ram_block9a76.PORTAWE
wren_a => ram_block9a77.PORTAWE
wren_a => ram_block9a78.PORTAWE
wren_a => ram_block9a79.PORTAWE
wren_a => ram_block9a80.PORTAWE
wren_a => ram_block9a81.PORTAWE
wren_a => ram_block9a82.PORTAWE
wren_a => ram_block9a83.PORTAWE
wren_a => ram_block9a84.PORTAWE
wren_a => ram_block9a85.PORTAWE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp
clock => dffpipe_cd9:dffpipe10.clock
clrn => dffpipe_cd9:dffpipe10.clrn
d[0] => dffpipe_cd9:dffpipe10.d[0]
d[1] => dffpipe_cd9:dffpipe10.d[1]
d[2] => dffpipe_cd9:dffpipe10.d[2]
d[3] => dffpipe_cd9:dffpipe10.d[3]
q[0] <= dffpipe_cd9:dffpipe10.q[0]
q[1] <= dffpipe_cd9:dffpipe10.q[1]
q[2] <= dffpipe_cd9:dffpipe10.q[2]
q[3] <= dffpipe_cd9:dffpipe10.q[3]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe10
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp
clock => dffpipe_dd9:dffpipe13.clock
clrn => dffpipe_dd9:dffpipe13.clrn
d[0] => dffpipe_dd9:dffpipe13.d[0]
d[1] => dffpipe_dd9:dffpipe13.d[1]
d[2] => dffpipe_dd9:dffpipe13.d[2]
d[3] => dffpipe_dd9:dffpipe13.d[3]
q[0] <= dffpipe_dd9:dffpipe13.q[0]
q[1] <= dffpipe_dd9:dffpipe13.q[1]
q[2] <= dffpipe_dd9:dffpipe13.q[2]
q[3] <= dffpipe_dd9:dffpipe13.q[3]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe13
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:upstream_fifo.q
q[1] <= dcfifo:upstream_fifo.q
q[2] <= dcfifo:upstream_fifo.q
q[3] <= dcfifo:upstream_fifo.q
q[4] <= dcfifo:upstream_fifo.q
q[5] <= dcfifo:upstream_fifo.q
q[6] <= dcfifo:upstream_fifo.q
q[7] <= dcfifo:upstream_fifo.q
q[8] <= dcfifo:upstream_fifo.q
q[9] <= dcfifo:upstream_fifo.q
q[10] <= dcfifo:upstream_fifo.q
q[11] <= dcfifo:upstream_fifo.q
q[12] <= dcfifo:upstream_fifo.q
q[13] <= dcfifo:upstream_fifo.q
q[14] <= dcfifo:upstream_fifo.q
q[15] <= dcfifo:upstream_fifo.q
q[16] <= dcfifo:upstream_fifo.q
q[17] <= dcfifo:upstream_fifo.q
q[18] <= dcfifo:upstream_fifo.q
q[19] <= dcfifo:upstream_fifo.q
q[20] <= dcfifo:upstream_fifo.q
q[21] <= dcfifo:upstream_fifo.q
q[22] <= dcfifo:upstream_fifo.q
q[23] <= dcfifo:upstream_fifo.q
q[24] <= dcfifo:upstream_fifo.q
q[25] <= dcfifo:upstream_fifo.q
q[26] <= dcfifo:upstream_fifo.q
q[27] <= dcfifo:upstream_fifo.q
q[28] <= dcfifo:upstream_fifo.q
q[29] <= dcfifo:upstream_fifo.q
q[30] <= dcfifo:upstream_fifo.q
q[31] <= dcfifo:upstream_fifo.q
q[32] <= dcfifo:upstream_fifo.q
rdempty <= dcfifo:upstream_fifo.rdempty
wrusedw[0] <= dcfifo:upstream_fifo.wrusedw
wrusedw[1] <= dcfifo:upstream_fifo.wrusedw
wrusedw[2] <= dcfifo:upstream_fifo.wrusedw
wrusedw[3] <= dcfifo:upstream_fifo.wrusedw
wrusedw[4] <= dcfifo:upstream_fifo.wrusedw
wrusedw[5] <= dcfifo:upstream_fifo.wrusedw


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
data[0] => dcfifo_u1g1:auto_generated.data[0]
data[1] => dcfifo_u1g1:auto_generated.data[1]
data[2] => dcfifo_u1g1:auto_generated.data[2]
data[3] => dcfifo_u1g1:auto_generated.data[3]
data[4] => dcfifo_u1g1:auto_generated.data[4]
data[5] => dcfifo_u1g1:auto_generated.data[5]
data[6] => dcfifo_u1g1:auto_generated.data[6]
data[7] => dcfifo_u1g1:auto_generated.data[7]
data[8] => dcfifo_u1g1:auto_generated.data[8]
data[9] => dcfifo_u1g1:auto_generated.data[9]
data[10] => dcfifo_u1g1:auto_generated.data[10]
data[11] => dcfifo_u1g1:auto_generated.data[11]
data[12] => dcfifo_u1g1:auto_generated.data[12]
data[13] => dcfifo_u1g1:auto_generated.data[13]
data[14] => dcfifo_u1g1:auto_generated.data[14]
data[15] => dcfifo_u1g1:auto_generated.data[15]
data[16] => dcfifo_u1g1:auto_generated.data[16]
data[17] => dcfifo_u1g1:auto_generated.data[17]
data[18] => dcfifo_u1g1:auto_generated.data[18]
data[19] => dcfifo_u1g1:auto_generated.data[19]
data[20] => dcfifo_u1g1:auto_generated.data[20]
data[21] => dcfifo_u1g1:auto_generated.data[21]
data[22] => dcfifo_u1g1:auto_generated.data[22]
data[23] => dcfifo_u1g1:auto_generated.data[23]
data[24] => dcfifo_u1g1:auto_generated.data[24]
data[25] => dcfifo_u1g1:auto_generated.data[25]
data[26] => dcfifo_u1g1:auto_generated.data[26]
data[27] => dcfifo_u1g1:auto_generated.data[27]
data[28] => dcfifo_u1g1:auto_generated.data[28]
data[29] => dcfifo_u1g1:auto_generated.data[29]
data[30] => dcfifo_u1g1:auto_generated.data[30]
data[31] => dcfifo_u1g1:auto_generated.data[31]
data[32] => dcfifo_u1g1:auto_generated.data[32]
q[0] <= dcfifo_u1g1:auto_generated.q[0]
q[1] <= dcfifo_u1g1:auto_generated.q[1]
q[2] <= dcfifo_u1g1:auto_generated.q[2]
q[3] <= dcfifo_u1g1:auto_generated.q[3]
q[4] <= dcfifo_u1g1:auto_generated.q[4]
q[5] <= dcfifo_u1g1:auto_generated.q[5]
q[6] <= dcfifo_u1g1:auto_generated.q[6]
q[7] <= dcfifo_u1g1:auto_generated.q[7]
q[8] <= dcfifo_u1g1:auto_generated.q[8]
q[9] <= dcfifo_u1g1:auto_generated.q[9]
q[10] <= dcfifo_u1g1:auto_generated.q[10]
q[11] <= dcfifo_u1g1:auto_generated.q[11]
q[12] <= dcfifo_u1g1:auto_generated.q[12]
q[13] <= dcfifo_u1g1:auto_generated.q[13]
q[14] <= dcfifo_u1g1:auto_generated.q[14]
q[15] <= dcfifo_u1g1:auto_generated.q[15]
q[16] <= dcfifo_u1g1:auto_generated.q[16]
q[17] <= dcfifo_u1g1:auto_generated.q[17]
q[18] <= dcfifo_u1g1:auto_generated.q[18]
q[19] <= dcfifo_u1g1:auto_generated.q[19]
q[20] <= dcfifo_u1g1:auto_generated.q[20]
q[21] <= dcfifo_u1g1:auto_generated.q[21]
q[22] <= dcfifo_u1g1:auto_generated.q[22]
q[23] <= dcfifo_u1g1:auto_generated.q[23]
q[24] <= dcfifo_u1g1:auto_generated.q[24]
q[25] <= dcfifo_u1g1:auto_generated.q[25]
q[26] <= dcfifo_u1g1:auto_generated.q[26]
q[27] <= dcfifo_u1g1:auto_generated.q[27]
q[28] <= dcfifo_u1g1:auto_generated.q[28]
q[29] <= dcfifo_u1g1:auto_generated.q[29]
q[30] <= dcfifo_u1g1:auto_generated.q[30]
q[31] <= dcfifo_u1g1:auto_generated.q[31]
q[32] <= dcfifo_u1g1:auto_generated.q[32]
rdclk => dcfifo_u1g1:auto_generated.rdclk
rdreq => dcfifo_u1g1:auto_generated.rdreq
wrclk => dcfifo_u1g1:auto_generated.wrclk
wrreq => dcfifo_u1g1:auto_generated.wrreq
aclr => dcfifo_u1g1:auto_generated.aclr
rdempty <= dcfifo_u1g1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
wrusedw[0] <= dcfifo_u1g1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_u1g1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_u1g1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_u1g1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_u1g1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_u1g1:auto_generated.wrusedw[5]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
aclr => a_graycounter_i47:rdptr_g1p.aclr
aclr => a_graycounter_eic:wrptr_g1p.aclr
aclr => altsyncram_di31:fifo_ram.aclr1
aclr => delayed_wrptr_g[6].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[6].IN0
aclr => rs_dgwp_reg[6].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[6].IN0
aclr => ws_dgrp_reg[6].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_di31:fifo_ram.data_a[0]
data[1] => altsyncram_di31:fifo_ram.data_a[1]
data[2] => altsyncram_di31:fifo_ram.data_a[2]
data[3] => altsyncram_di31:fifo_ram.data_a[3]
data[4] => altsyncram_di31:fifo_ram.data_a[4]
data[5] => altsyncram_di31:fifo_ram.data_a[5]
data[6] => altsyncram_di31:fifo_ram.data_a[6]
data[7] => altsyncram_di31:fifo_ram.data_a[7]
data[8] => altsyncram_di31:fifo_ram.data_a[8]
data[9] => altsyncram_di31:fifo_ram.data_a[9]
data[10] => altsyncram_di31:fifo_ram.data_a[10]
data[11] => altsyncram_di31:fifo_ram.data_a[11]
data[12] => altsyncram_di31:fifo_ram.data_a[12]
data[13] => altsyncram_di31:fifo_ram.data_a[13]
data[14] => altsyncram_di31:fifo_ram.data_a[14]
data[15] => altsyncram_di31:fifo_ram.data_a[15]
data[16] => altsyncram_di31:fifo_ram.data_a[16]
data[17] => altsyncram_di31:fifo_ram.data_a[17]
data[18] => altsyncram_di31:fifo_ram.data_a[18]
data[19] => altsyncram_di31:fifo_ram.data_a[19]
data[20] => altsyncram_di31:fifo_ram.data_a[20]
data[21] => altsyncram_di31:fifo_ram.data_a[21]
data[22] => altsyncram_di31:fifo_ram.data_a[22]
data[23] => altsyncram_di31:fifo_ram.data_a[23]
data[24] => altsyncram_di31:fifo_ram.data_a[24]
data[25] => altsyncram_di31:fifo_ram.data_a[25]
data[26] => altsyncram_di31:fifo_ram.data_a[26]
data[27] => altsyncram_di31:fifo_ram.data_a[27]
data[28] => altsyncram_di31:fifo_ram.data_a[28]
data[29] => altsyncram_di31:fifo_ram.data_a[29]
data[30] => altsyncram_di31:fifo_ram.data_a[30]
data[31] => altsyncram_di31:fifo_ram.data_a[31]
data[32] => altsyncram_di31:fifo_ram.data_a[32]
q[0] <= altsyncram_di31:fifo_ram.q_b[0]
q[1] <= altsyncram_di31:fifo_ram.q_b[1]
q[2] <= altsyncram_di31:fifo_ram.q_b[2]
q[3] <= altsyncram_di31:fifo_ram.q_b[3]
q[4] <= altsyncram_di31:fifo_ram.q_b[4]
q[5] <= altsyncram_di31:fifo_ram.q_b[5]
q[6] <= altsyncram_di31:fifo_ram.q_b[6]
q[7] <= altsyncram_di31:fifo_ram.q_b[7]
q[8] <= altsyncram_di31:fifo_ram.q_b[8]
q[9] <= altsyncram_di31:fifo_ram.q_b[9]
q[10] <= altsyncram_di31:fifo_ram.q_b[10]
q[11] <= altsyncram_di31:fifo_ram.q_b[11]
q[12] <= altsyncram_di31:fifo_ram.q_b[12]
q[13] <= altsyncram_di31:fifo_ram.q_b[13]
q[14] <= altsyncram_di31:fifo_ram.q_b[14]
q[15] <= altsyncram_di31:fifo_ram.q_b[15]
q[16] <= altsyncram_di31:fifo_ram.q_b[16]
q[17] <= altsyncram_di31:fifo_ram.q_b[17]
q[18] <= altsyncram_di31:fifo_ram.q_b[18]
q[19] <= altsyncram_di31:fifo_ram.q_b[19]
q[20] <= altsyncram_di31:fifo_ram.q_b[20]
q[21] <= altsyncram_di31:fifo_ram.q_b[21]
q[22] <= altsyncram_di31:fifo_ram.q_b[22]
q[23] <= altsyncram_di31:fifo_ram.q_b[23]
q[24] <= altsyncram_di31:fifo_ram.q_b[24]
q[25] <= altsyncram_di31:fifo_ram.q_b[25]
q[26] <= altsyncram_di31:fifo_ram.q_b[26]
q[27] <= altsyncram_di31:fifo_ram.q_b[27]
q[28] <= altsyncram_di31:fifo_ram.q_b[28]
q[29] <= altsyncram_di31:fifo_ram.q_b[29]
q[30] <= altsyncram_di31:fifo_ram.q_b[30]
q[31] <= altsyncram_di31:fifo_ram.q_b[31]
q[32] <= altsyncram_di31:fifo_ram.q_b[32]
rdclk => a_graycounter_i47:rdptr_g1p.clock
rdclk => altsyncram_di31:fifo_ram.clock1
rdclk => alt_synch_pipe_gkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_eic:wrptr_g1p.clock
wrclk => altsyncram_di31:fifo_ram.clock0
wrclk => dffpipe_ed9:ws_brp.clock
wrclk => dffpipe_ed9:ws_bwp.clock
wrclk => alt_synch_pipe_hkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
clocken1 => ram_block11a32.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
q_b[32] <= ram_block11a32.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a32.ENA0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
clock => dffpipe_fd9:dffpipe12.clock
clrn => dffpipe_fd9:dffpipe12.clrn
d[0] => dffpipe_fd9:dffpipe12.d[0]
d[1] => dffpipe_fd9:dffpipe12.d[1]
d[2] => dffpipe_fd9:dffpipe12.d[2]
d[3] => dffpipe_fd9:dffpipe12.d[3]
d[4] => dffpipe_fd9:dffpipe12.d[4]
d[5] => dffpipe_fd9:dffpipe12.d[5]
d[6] => dffpipe_fd9:dffpipe12.d[6]
q[0] <= dffpipe_fd9:dffpipe12.q[0]
q[1] <= dffpipe_fd9:dffpipe12.q[1]
q[2] <= dffpipe_fd9:dffpipe12.q[2]
q[3] <= dffpipe_fd9:dffpipe12.q[3]
q[4] <= dffpipe_fd9:dffpipe12.q[4]
q[5] <= dffpipe_fd9:dffpipe12.q[5]
q[6] <= dffpipe_fd9:dffpipe12.q[6]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
clock => dffpipe_gd9:dffpipe16.clock
clrn => dffpipe_gd9:dffpipe16.clrn
d[0] => dffpipe_gd9:dffpipe16.d[0]
d[1] => dffpipe_gd9:dffpipe16.d[1]
d[2] => dffpipe_gd9:dffpipe16.d[2]
d[3] => dffpipe_gd9:dffpipe16.d[3]
d[4] => dffpipe_gd9:dffpipe16.d[4]
d[5] => dffpipe_gd9:dffpipe16.d[5]
d[6] => dffpipe_gd9:dffpipe16.d[6]
q[0] <= dffpipe_gd9:dffpipe16.q[0]
q[1] <= dffpipe_gd9:dffpipe16.q[1]
q[2] <= dffpipe_gd9:dffpipe16.q[2]
q[3] <= dffpipe_gd9:dffpipe16.q[3]
q[4] <= dffpipe_gd9:dffpipe16.q[4]
q[5] <= dffpipe_gd9:dffpipe16.q[5]
q[6] <= dffpipe_gd9:dffpipe16.q[6]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe16
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst_nios_custom_instruction_slave_0_arbitrator:the_cpu_fmul_inst_nios_custom_instruction_slave_0
clk => ~NO_FANOUT~
cpu_custom_instruction_master_multi_clk_en => cpu_fmul_inst_nios_custom_instruction_slave_0_clk_en.DATAIN
cpu_custom_instruction_master_multi_dataa[0] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[0].DATAIN
cpu_custom_instruction_master_multi_dataa[1] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[1].DATAIN
cpu_custom_instruction_master_multi_dataa[2] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[2].DATAIN
cpu_custom_instruction_master_multi_dataa[3] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[3].DATAIN
cpu_custom_instruction_master_multi_dataa[4] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[4].DATAIN
cpu_custom_instruction_master_multi_dataa[5] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[5].DATAIN
cpu_custom_instruction_master_multi_dataa[6] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[6].DATAIN
cpu_custom_instruction_master_multi_dataa[7] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[7].DATAIN
cpu_custom_instruction_master_multi_dataa[8] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[8].DATAIN
cpu_custom_instruction_master_multi_dataa[9] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[9].DATAIN
cpu_custom_instruction_master_multi_dataa[10] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[10].DATAIN
cpu_custom_instruction_master_multi_dataa[11] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[11].DATAIN
cpu_custom_instruction_master_multi_dataa[12] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[12].DATAIN
cpu_custom_instruction_master_multi_dataa[13] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[13].DATAIN
cpu_custom_instruction_master_multi_dataa[14] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[14].DATAIN
cpu_custom_instruction_master_multi_dataa[15] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[15].DATAIN
cpu_custom_instruction_master_multi_dataa[16] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[16].DATAIN
cpu_custom_instruction_master_multi_dataa[17] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[17].DATAIN
cpu_custom_instruction_master_multi_dataa[18] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[18].DATAIN
cpu_custom_instruction_master_multi_dataa[19] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[19].DATAIN
cpu_custom_instruction_master_multi_dataa[20] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[20].DATAIN
cpu_custom_instruction_master_multi_dataa[21] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[21].DATAIN
cpu_custom_instruction_master_multi_dataa[22] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[22].DATAIN
cpu_custom_instruction_master_multi_dataa[23] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[23].DATAIN
cpu_custom_instruction_master_multi_dataa[24] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[24].DATAIN
cpu_custom_instruction_master_multi_dataa[25] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[25].DATAIN
cpu_custom_instruction_master_multi_dataa[26] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[26].DATAIN
cpu_custom_instruction_master_multi_dataa[27] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[27].DATAIN
cpu_custom_instruction_master_multi_dataa[28] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[28].DATAIN
cpu_custom_instruction_master_multi_dataa[29] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[29].DATAIN
cpu_custom_instruction_master_multi_dataa[30] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[30].DATAIN
cpu_custom_instruction_master_multi_dataa[31] => cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[31].DATAIN
cpu_custom_instruction_master_multi_datab[0] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[0].DATAIN
cpu_custom_instruction_master_multi_datab[1] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[1].DATAIN
cpu_custom_instruction_master_multi_datab[2] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[2].DATAIN
cpu_custom_instruction_master_multi_datab[3] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[3].DATAIN
cpu_custom_instruction_master_multi_datab[4] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[4].DATAIN
cpu_custom_instruction_master_multi_datab[5] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[5].DATAIN
cpu_custom_instruction_master_multi_datab[6] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[6].DATAIN
cpu_custom_instruction_master_multi_datab[7] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[7].DATAIN
cpu_custom_instruction_master_multi_datab[8] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[8].DATAIN
cpu_custom_instruction_master_multi_datab[9] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[9].DATAIN
cpu_custom_instruction_master_multi_datab[10] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[10].DATAIN
cpu_custom_instruction_master_multi_datab[11] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[11].DATAIN
cpu_custom_instruction_master_multi_datab[12] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[12].DATAIN
cpu_custom_instruction_master_multi_datab[13] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[13].DATAIN
cpu_custom_instruction_master_multi_datab[14] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[14].DATAIN
cpu_custom_instruction_master_multi_datab[15] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[15].DATAIN
cpu_custom_instruction_master_multi_datab[16] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[16].DATAIN
cpu_custom_instruction_master_multi_datab[17] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[17].DATAIN
cpu_custom_instruction_master_multi_datab[18] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[18].DATAIN
cpu_custom_instruction_master_multi_datab[19] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[19].DATAIN
cpu_custom_instruction_master_multi_datab[20] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[20].DATAIN
cpu_custom_instruction_master_multi_datab[21] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[21].DATAIN
cpu_custom_instruction_master_multi_datab[22] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[22].DATAIN
cpu_custom_instruction_master_multi_datab[23] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[23].DATAIN
cpu_custom_instruction_master_multi_datab[24] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[24].DATAIN
cpu_custom_instruction_master_multi_datab[25] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[25].DATAIN
cpu_custom_instruction_master_multi_datab[26] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[26].DATAIN
cpu_custom_instruction_master_multi_datab[27] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[27].DATAIN
cpu_custom_instruction_master_multi_datab[28] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[28].DATAIN
cpu_custom_instruction_master_multi_datab[29] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[29].DATAIN
cpu_custom_instruction_master_multi_datab[30] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[30].DATAIN
cpu_custom_instruction_master_multi_datab[31] => cpu_fmul_inst_nios_custom_instruction_slave_0_datab[31].DATAIN
cpu_custom_instruction_master_start_cpu_fmul_inst_nios_custom_instruction_slave_0 => cpu_fmul_inst_nios_custom_instruction_slave_0_start.DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_done => cpu_fmul_inst_nios_custom_instruction_slave_0_done_from_sa.DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[0] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[0].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[1] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[1].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[2] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[2].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[3] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[3].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[4] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[4].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[5] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[5].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[6] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[6].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[7] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[7].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[8] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[8].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[9] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[9].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[10] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[10].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[11] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[11].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[12] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[12].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[13] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[13].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[14] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[14].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[15] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[15].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[16] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[16].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[17] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[17].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[18] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[18].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[19] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[19].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[20] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[20].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[21] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[21].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[22] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[22].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[23] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[23].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[24] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[24].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[25] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[25].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[26] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[26].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[27] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[27].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[28] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[28].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[29] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[29].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[30] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[30].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_result[31] => cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[31].DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_select => ~NO_FANOUT~
reset_n => cpu_fmul_inst_nios_custom_instruction_slave_0_reset.DATAIN
cpu_fmul_inst_nios_custom_instruction_slave_0_clk_en <= cpu_custom_instruction_master_multi_clk_en.DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[0] <= cpu_custom_instruction_master_multi_dataa[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[1] <= cpu_custom_instruction_master_multi_dataa[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[2] <= cpu_custom_instruction_master_multi_dataa[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[3] <= cpu_custom_instruction_master_multi_dataa[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[4] <= cpu_custom_instruction_master_multi_dataa[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[5] <= cpu_custom_instruction_master_multi_dataa[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[6] <= cpu_custom_instruction_master_multi_dataa[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[7] <= cpu_custom_instruction_master_multi_dataa[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[8] <= cpu_custom_instruction_master_multi_dataa[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[9] <= cpu_custom_instruction_master_multi_dataa[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[10] <= cpu_custom_instruction_master_multi_dataa[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[11] <= cpu_custom_instruction_master_multi_dataa[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[12] <= cpu_custom_instruction_master_multi_dataa[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[13] <= cpu_custom_instruction_master_multi_dataa[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[14] <= cpu_custom_instruction_master_multi_dataa[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[15] <= cpu_custom_instruction_master_multi_dataa[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[16] <= cpu_custom_instruction_master_multi_dataa[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[17] <= cpu_custom_instruction_master_multi_dataa[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[18] <= cpu_custom_instruction_master_multi_dataa[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[19] <= cpu_custom_instruction_master_multi_dataa[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[20] <= cpu_custom_instruction_master_multi_dataa[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[21] <= cpu_custom_instruction_master_multi_dataa[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[22] <= cpu_custom_instruction_master_multi_dataa[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[23] <= cpu_custom_instruction_master_multi_dataa[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[24] <= cpu_custom_instruction_master_multi_dataa[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[25] <= cpu_custom_instruction_master_multi_dataa[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[26] <= cpu_custom_instruction_master_multi_dataa[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[27] <= cpu_custom_instruction_master_multi_dataa[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[28] <= cpu_custom_instruction_master_multi_dataa[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[29] <= cpu_custom_instruction_master_multi_dataa[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[30] <= cpu_custom_instruction_master_multi_dataa[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_dataa[31] <= cpu_custom_instruction_master_multi_dataa[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[0] <= cpu_custom_instruction_master_multi_datab[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[1] <= cpu_custom_instruction_master_multi_datab[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[2] <= cpu_custom_instruction_master_multi_datab[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[3] <= cpu_custom_instruction_master_multi_datab[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[4] <= cpu_custom_instruction_master_multi_datab[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[5] <= cpu_custom_instruction_master_multi_datab[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[6] <= cpu_custom_instruction_master_multi_datab[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[7] <= cpu_custom_instruction_master_multi_datab[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[8] <= cpu_custom_instruction_master_multi_datab[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[9] <= cpu_custom_instruction_master_multi_datab[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[10] <= cpu_custom_instruction_master_multi_datab[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[11] <= cpu_custom_instruction_master_multi_datab[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[12] <= cpu_custom_instruction_master_multi_datab[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[13] <= cpu_custom_instruction_master_multi_datab[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[14] <= cpu_custom_instruction_master_multi_datab[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[15] <= cpu_custom_instruction_master_multi_datab[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[16] <= cpu_custom_instruction_master_multi_datab[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[17] <= cpu_custom_instruction_master_multi_datab[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[18] <= cpu_custom_instruction_master_multi_datab[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[19] <= cpu_custom_instruction_master_multi_datab[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[20] <= cpu_custom_instruction_master_multi_datab[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[21] <= cpu_custom_instruction_master_multi_datab[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[22] <= cpu_custom_instruction_master_multi_datab[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[23] <= cpu_custom_instruction_master_multi_datab[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[24] <= cpu_custom_instruction_master_multi_datab[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[25] <= cpu_custom_instruction_master_multi_datab[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[26] <= cpu_custom_instruction_master_multi_datab[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[27] <= cpu_custom_instruction_master_multi_datab[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[28] <= cpu_custom_instruction_master_multi_datab[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[29] <= cpu_custom_instruction_master_multi_datab[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[30] <= cpu_custom_instruction_master_multi_datab[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_datab[31] <= cpu_custom_instruction_master_multi_datab[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_done_from_sa <= cpu_fmul_inst_nios_custom_instruction_slave_0_done.DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[0] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[0].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[1] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[1].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[2] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[2].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[3] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[3].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[4] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[4].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[5] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[5].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[6] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[6].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[7] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[7].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[8] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[8].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[9] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[9].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[10] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[10].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[11] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[11].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[12] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[12].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[13] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[13].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[14] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[14].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[15] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[15].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[16] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[16].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[17] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[17].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[18] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[18].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[19] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[19].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[20] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[20].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[21] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[21].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[22] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[22].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[23] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[23].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[24] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[24].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[25] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[25].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[26] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[26].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[27] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[27].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[28] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[28].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[29] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[29].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[30] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[30].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_result_from_sa[31] <= cpu_fmul_inst_nios_custom_instruction_slave_0_result[31].DB_MAX_OUTPUT_PORT_TYPE
cpu_fmul_inst_nios_custom_instruction_slave_0_start <= cpu_custom_instruction_master_start_cpu_fmul_inst_nios_custom_instruction_slave_0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst
clk => clk.IN1
clk_en => clk_en.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
done <= fmul:cpu_fmul_inst.done
reset => reset.IN1
result[0] <= fmul:cpu_fmul_inst.result
result[1] <= fmul:cpu_fmul_inst.result
result[2] <= fmul:cpu_fmul_inst.result
result[3] <= fmul:cpu_fmul_inst.result
result[4] <= fmul:cpu_fmul_inst.result
result[5] <= fmul:cpu_fmul_inst.result
result[6] <= fmul:cpu_fmul_inst.result
result[7] <= fmul:cpu_fmul_inst.result
result[8] <= fmul:cpu_fmul_inst.result
result[9] <= fmul:cpu_fmul_inst.result
result[10] <= fmul:cpu_fmul_inst.result
result[11] <= fmul:cpu_fmul_inst.result
result[12] <= fmul:cpu_fmul_inst.result
result[13] <= fmul:cpu_fmul_inst.result
result[14] <= fmul:cpu_fmul_inst.result
result[15] <= fmul:cpu_fmul_inst.result
result[16] <= fmul:cpu_fmul_inst.result
result[17] <= fmul:cpu_fmul_inst.result
result[18] <= fmul:cpu_fmul_inst.result
result[19] <= fmul:cpu_fmul_inst.result
result[20] <= fmul:cpu_fmul_inst.result
result[21] <= fmul:cpu_fmul_inst.result
result[22] <= fmul:cpu_fmul_inst.result
result[23] <= fmul:cpu_fmul_inst.result
result[24] <= fmul:cpu_fmul_inst.result
result[25] <= fmul:cpu_fmul_inst.result
result[26] <= fmul:cpu_fmul_inst.result
result[27] <= fmul:cpu_fmul_inst.result
result[28] <= fmul:cpu_fmul_inst.result
result[29] <= fmul:cpu_fmul_inst.result
result[30] <= fmul:cpu_fmul_inst.result
result[31] <= fmul:cpu_fmul_inst.result
start => start.IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst
clk => clk.IN1
reset => reset.IN1
start => done~reg0.DATAIN
clk_en => ~NO_FANOUT~
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult:b2v_inst.result
result[1] <= mult:b2v_inst.result
result[2] <= mult:b2v_inst.result
result[3] <= mult:b2v_inst.result
result[4] <= mult:b2v_inst.result
result[5] <= mult:b2v_inst.result
result[6] <= mult:b2v_inst.result
result[7] <= mult:b2v_inst.result
result[8] <= mult:b2v_inst.result
result[9] <= mult:b2v_inst.result
result[10] <= mult:b2v_inst.result
result[11] <= mult:b2v_inst.result
result[12] <= mult:b2v_inst.result
result[13] <= mult:b2v_inst.result
result[14] <= mult:b2v_inst.result
result[15] <= mult:b2v_inst.result
result[16] <= mult:b2v_inst.result
result[17] <= mult:b2v_inst.result
result[18] <= mult:b2v_inst.result
result[19] <= mult:b2v_inst.result
result[20] <= mult:b2v_inst.result
result[21] <= mult:b2v_inst.result
result[22] <= mult:b2v_inst.result
result[23] <= mult:b2v_inst.result
result[24] <= mult:b2v_inst.result
result[25] <= mult:b2v_inst.result
result[26] <= mult:b2v_inst.result
result[27] <= mult:b2v_inst.result
result[28] <= mult:b2v_inst.result
result[29] <= mult:b2v_inst.result
result[30] <= mult:b2v_inst.result
result[31] <= mult:b2v_inst.result


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst|mult:b2v_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
dataa[16] => dataa[16].IN1
dataa[17] => dataa[17].IN1
dataa[18] => dataa[18].IN1
dataa[19] => dataa[19].IN1
dataa[20] => dataa[20].IN1
dataa[21] => dataa[21].IN1
dataa[22] => dataa[22].IN1
dataa[23] => dataa[23].IN1
dataa[24] => dataa[24].IN1
dataa[25] => dataa[25].IN1
dataa[26] => dataa[26].IN1
dataa[27] => dataa[27].IN1
dataa[28] => dataa[28].IN1
dataa[29] => dataa[29].IN1
dataa[30] => dataa[30].IN1
dataa[31] => dataa[31].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
datab[16] => datab[16].IN1
datab[17] => datab[17].IN1
datab[18] => datab[18].IN1
datab[19] => datab[19].IN1
datab[20] => datab[20].IN1
datab[21] => datab[21].IN1
datab[22] => datab[22].IN1
datab[23] => datab[23].IN1
datab[24] => datab[24].IN1
datab[25] => datab[25].IN1
datab[26] => datab[26].IN1
datab[27] => datab[27].IN1
datab[28] => datab[28].IN1
datab[29] => datab[29].IN1
datab[30] => datab[30].IN1
datab[31] => datab[31].IN1
clock => clock.IN1
aclr => aclr.IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result
result[16] <= lpm_mult:lpm_mult_component.result
result[17] <= lpm_mult:lpm_mult_component.result
result[18] <= lpm_mult:lpm_mult_component.result
result[19] <= lpm_mult:lpm_mult_component.result
result[20] <= lpm_mult:lpm_mult_component.result
result[21] <= lpm_mult:lpm_mult_component.result
result[22] <= lpm_mult:lpm_mult_component.result
result[23] <= lpm_mult:lpm_mult_component.result
result[24] <= lpm_mult:lpm_mult_component.result
result[25] <= lpm_mult:lpm_mult_component.result
result[26] <= lpm_mult:lpm_mult_component.result
result[27] <= lpm_mult:lpm_mult_component.result
result[28] <= lpm_mult:lpm_mult_component.result
result[29] <= lpm_mult:lpm_mult_component.result
result[30] <= lpm_mult:lpm_mult_component.result
result[31] <= lpm_mult:lpm_mult_component.result
result[32] <= lpm_mult:lpm_mult_component.result
result[33] <= lpm_mult:lpm_mult_component.result
result[34] <= lpm_mult:lpm_mult_component.result
result[35] <= lpm_mult:lpm_mult_component.result
result[36] <= lpm_mult:lpm_mult_component.result
result[37] <= lpm_mult:lpm_mult_component.result
result[38] <= lpm_mult:lpm_mult_component.result
result[39] <= lpm_mult:lpm_mult_component.result
result[40] <= lpm_mult:lpm_mult_component.result
result[41] <= lpm_mult:lpm_mult_component.result
result[42] <= lpm_mult:lpm_mult_component.result
result[43] <= lpm_mult:lpm_mult_component.result
result[44] <= lpm_mult:lpm_mult_component.result
result[45] <= lpm_mult:lpm_mult_component.result
result[46] <= lpm_mult:lpm_mult_component.result
result[47] <= lpm_mult:lpm_mult_component.result
result[48] <= lpm_mult:lpm_mult_component.result
result[49] <= lpm_mult:lpm_mult_component.result
result[50] <= lpm_mult:lpm_mult_component.result
result[51] <= lpm_mult:lpm_mult_component.result
result[52] <= lpm_mult:lpm_mult_component.result
result[53] <= lpm_mult:lpm_mult_component.result
result[54] <= lpm_mult:lpm_mult_component.result
result[55] <= lpm_mult:lpm_mult_component.result
result[56] <= lpm_mult:lpm_mult_component.result
result[57] <= lpm_mult:lpm_mult_component.result
result[58] <= lpm_mult:lpm_mult_component.result
result[59] <= lpm_mult:lpm_mult_component.result
result[60] <= lpm_mult:lpm_mult_component.result
result[61] <= lpm_mult:lpm_mult_component.result
result[62] <= lpm_mult:lpm_mult_component.result
result[63] <= lpm_mult:lpm_mult_component.result


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst|mult:b2v_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_gpq:auto_generated.dataa[0]
dataa[1] => mult_gpq:auto_generated.dataa[1]
dataa[2] => mult_gpq:auto_generated.dataa[2]
dataa[3] => mult_gpq:auto_generated.dataa[3]
dataa[4] => mult_gpq:auto_generated.dataa[4]
dataa[5] => mult_gpq:auto_generated.dataa[5]
dataa[6] => mult_gpq:auto_generated.dataa[6]
dataa[7] => mult_gpq:auto_generated.dataa[7]
dataa[8] => mult_gpq:auto_generated.dataa[8]
dataa[9] => mult_gpq:auto_generated.dataa[9]
dataa[10] => mult_gpq:auto_generated.dataa[10]
dataa[11] => mult_gpq:auto_generated.dataa[11]
dataa[12] => mult_gpq:auto_generated.dataa[12]
dataa[13] => mult_gpq:auto_generated.dataa[13]
dataa[14] => mult_gpq:auto_generated.dataa[14]
dataa[15] => mult_gpq:auto_generated.dataa[15]
dataa[16] => mult_gpq:auto_generated.dataa[16]
dataa[17] => mult_gpq:auto_generated.dataa[17]
dataa[18] => mult_gpq:auto_generated.dataa[18]
dataa[19] => mult_gpq:auto_generated.dataa[19]
dataa[20] => mult_gpq:auto_generated.dataa[20]
dataa[21] => mult_gpq:auto_generated.dataa[21]
dataa[22] => mult_gpq:auto_generated.dataa[22]
dataa[23] => mult_gpq:auto_generated.dataa[23]
dataa[24] => mult_gpq:auto_generated.dataa[24]
dataa[25] => mult_gpq:auto_generated.dataa[25]
dataa[26] => mult_gpq:auto_generated.dataa[26]
dataa[27] => mult_gpq:auto_generated.dataa[27]
dataa[28] => mult_gpq:auto_generated.dataa[28]
dataa[29] => mult_gpq:auto_generated.dataa[29]
dataa[30] => mult_gpq:auto_generated.dataa[30]
dataa[31] => mult_gpq:auto_generated.dataa[31]
datab[0] => mult_gpq:auto_generated.datab[0]
datab[1] => mult_gpq:auto_generated.datab[1]
datab[2] => mult_gpq:auto_generated.datab[2]
datab[3] => mult_gpq:auto_generated.datab[3]
datab[4] => mult_gpq:auto_generated.datab[4]
datab[5] => mult_gpq:auto_generated.datab[5]
datab[6] => mult_gpq:auto_generated.datab[6]
datab[7] => mult_gpq:auto_generated.datab[7]
datab[8] => mult_gpq:auto_generated.datab[8]
datab[9] => mult_gpq:auto_generated.datab[9]
datab[10] => mult_gpq:auto_generated.datab[10]
datab[11] => mult_gpq:auto_generated.datab[11]
datab[12] => mult_gpq:auto_generated.datab[12]
datab[13] => mult_gpq:auto_generated.datab[13]
datab[14] => mult_gpq:auto_generated.datab[14]
datab[15] => mult_gpq:auto_generated.datab[15]
datab[16] => mult_gpq:auto_generated.datab[16]
datab[17] => mult_gpq:auto_generated.datab[17]
datab[18] => mult_gpq:auto_generated.datab[18]
datab[19] => mult_gpq:auto_generated.datab[19]
datab[20] => mult_gpq:auto_generated.datab[20]
datab[21] => mult_gpq:auto_generated.datab[21]
datab[22] => mult_gpq:auto_generated.datab[22]
datab[23] => mult_gpq:auto_generated.datab[23]
datab[24] => mult_gpq:auto_generated.datab[24]
datab[25] => mult_gpq:auto_generated.datab[25]
datab[26] => mult_gpq:auto_generated.datab[26]
datab[27] => mult_gpq:auto_generated.datab[27]
datab[28] => mult_gpq:auto_generated.datab[28]
datab[29] => mult_gpq:auto_generated.datab[29]
datab[30] => mult_gpq:auto_generated.datab[30]
datab[31] => mult_gpq:auto_generated.datab[31]
sum[0] => ~NO_FANOUT~
aclr => mult_gpq:auto_generated.aclr
clock => mult_gpq:auto_generated.clock
clken => ~NO_FANOUT~
result[0] <= mult_gpq:auto_generated.result[0]
result[1] <= mult_gpq:auto_generated.result[1]
result[2] <= mult_gpq:auto_generated.result[2]
result[3] <= mult_gpq:auto_generated.result[3]
result[4] <= mult_gpq:auto_generated.result[4]
result[5] <= mult_gpq:auto_generated.result[5]
result[6] <= mult_gpq:auto_generated.result[6]
result[7] <= mult_gpq:auto_generated.result[7]
result[8] <= mult_gpq:auto_generated.result[8]
result[9] <= mult_gpq:auto_generated.result[9]
result[10] <= mult_gpq:auto_generated.result[10]
result[11] <= mult_gpq:auto_generated.result[11]
result[12] <= mult_gpq:auto_generated.result[12]
result[13] <= mult_gpq:auto_generated.result[13]
result[14] <= mult_gpq:auto_generated.result[14]
result[15] <= mult_gpq:auto_generated.result[15]
result[16] <= mult_gpq:auto_generated.result[16]
result[17] <= mult_gpq:auto_generated.result[17]
result[18] <= mult_gpq:auto_generated.result[18]
result[19] <= mult_gpq:auto_generated.result[19]
result[20] <= mult_gpq:auto_generated.result[20]
result[21] <= mult_gpq:auto_generated.result[21]
result[22] <= mult_gpq:auto_generated.result[22]
result[23] <= mult_gpq:auto_generated.result[23]
result[24] <= mult_gpq:auto_generated.result[24]
result[25] <= mult_gpq:auto_generated.result[25]
result[26] <= mult_gpq:auto_generated.result[26]
result[27] <= mult_gpq:auto_generated.result[27]
result[28] <= mult_gpq:auto_generated.result[28]
result[29] <= mult_gpq:auto_generated.result[29]
result[30] <= mult_gpq:auto_generated.result[30]
result[31] <= mult_gpq:auto_generated.result[31]
result[32] <= mult_gpq:auto_generated.result[32]
result[33] <= mult_gpq:auto_generated.result[33]
result[34] <= mult_gpq:auto_generated.result[34]
result[35] <= mult_gpq:auto_generated.result[35]
result[36] <= mult_gpq:auto_generated.result[36]
result[37] <= mult_gpq:auto_generated.result[37]
result[38] <= mult_gpq:auto_generated.result[38]
result[39] <= mult_gpq:auto_generated.result[39]
result[40] <= mult_gpq:auto_generated.result[40]
result[41] <= mult_gpq:auto_generated.result[41]
result[42] <= mult_gpq:auto_generated.result[42]
result[43] <= mult_gpq:auto_generated.result[43]
result[44] <= mult_gpq:auto_generated.result[44]
result[45] <= mult_gpq:auto_generated.result[45]
result[46] <= mult_gpq:auto_generated.result[46]
result[47] <= mult_gpq:auto_generated.result[47]
result[48] <= mult_gpq:auto_generated.result[48]
result[49] <= mult_gpq:auto_generated.result[49]
result[50] <= mult_gpq:auto_generated.result[50]
result[51] <= mult_gpq:auto_generated.result[51]
result[52] <= mult_gpq:auto_generated.result[52]
result[53] <= mult_gpq:auto_generated.result[53]
result[54] <= mult_gpq:auto_generated.result[54]
result[55] <= mult_gpq:auto_generated.result[55]
result[56] <= mult_gpq:auto_generated.result[56]
result[57] <= mult_gpq:auto_generated.result[57]
result[58] <= mult_gpq:auto_generated.result[58]
result[59] <= mult_gpq:auto_generated.result[59]
result[60] <= mult_gpq:auto_generated.result[60]
result[61] <= mult_gpq:auto_generated.result[61]
result[62] <= mult_gpq:auto_generated.result[62]
result[63] <= mult_gpq:auto_generated.result[63]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst|mult:b2v_inst|lpm_mult:lpm_mult_component|mult_gpq:auto_generated
aclr => mac_out2.ACLR
aclr => mac_out4.ACLR
aclr => mac_out6.ACLR
aclr => mac_out8.ACLR
clock => mac_out2.CLK
clock => mac_out4.CLK
clock => mac_out6.CLK
clock => mac_out8.CLK
dataa[0] => mac_mult1.DATAA
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult1.DATAA5
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult1.DATAA6
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult1.DATAA7
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult1.DATAA8
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult1.DATAA9
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult1.DATAA10
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult1.DATAA11
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult1.DATAA12
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult1.DATAA13
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult1.DATAA14
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult1.DATAA15
dataa[15] => mac_mult3.DATAA15
dataa[16] => mac_mult1.DATAA16
dataa[16] => mac_mult3.DATAA16
dataa[17] => mac_mult1.DATAA17
dataa[17] => mac_mult3.DATAA17
dataa[18] => mac_mult5.DATAA
dataa[18] => mac_mult7.DATAA
dataa[19] => mac_mult5.DATAA1
dataa[19] => mac_mult7.DATAA1
dataa[20] => mac_mult5.DATAA2
dataa[20] => mac_mult7.DATAA2
dataa[21] => mac_mult5.DATAA3
dataa[21] => mac_mult7.DATAA3
dataa[22] => mac_mult5.DATAA4
dataa[22] => mac_mult7.DATAA4
dataa[23] => mac_mult5.DATAA5
dataa[23] => mac_mult7.DATAA5
dataa[24] => mac_mult5.DATAA6
dataa[24] => mac_mult7.DATAA6
dataa[25] => mac_mult5.DATAA7
dataa[25] => mac_mult7.DATAA7
dataa[26] => mac_mult5.DATAA8
dataa[26] => mac_mult7.DATAA8
dataa[27] => mac_mult5.DATAA9
dataa[27] => mac_mult7.DATAA9
dataa[28] => mac_mult5.DATAA10
dataa[28] => mac_mult7.DATAA10
dataa[29] => mac_mult5.DATAA11
dataa[29] => mac_mult7.DATAA11
dataa[30] => mac_mult5.DATAA12
dataa[30] => mac_mult7.DATAA12
dataa[31] => mac_mult5.DATAA13
dataa[31] => mac_mult7.DATAA13
datab[0] => mac_mult1.DATAB
datab[0] => mac_mult5.DATAB
datab[1] => mac_mult1.DATAB1
datab[1] => mac_mult5.DATAB1
datab[2] => mac_mult1.DATAB2
datab[2] => mac_mult5.DATAB2
datab[3] => mac_mult1.DATAB3
datab[3] => mac_mult5.DATAB3
datab[4] => mac_mult1.DATAB4
datab[4] => mac_mult5.DATAB4
datab[5] => mac_mult1.DATAB5
datab[5] => mac_mult5.DATAB5
datab[6] => mac_mult1.DATAB6
datab[6] => mac_mult5.DATAB6
datab[7] => mac_mult1.DATAB7
datab[7] => mac_mult5.DATAB7
datab[8] => mac_mult1.DATAB8
datab[8] => mac_mult5.DATAB8
datab[9] => mac_mult1.DATAB9
datab[9] => mac_mult5.DATAB9
datab[10] => mac_mult1.DATAB10
datab[10] => mac_mult5.DATAB10
datab[11] => mac_mult1.DATAB11
datab[11] => mac_mult5.DATAB11
datab[12] => mac_mult1.DATAB12
datab[12] => mac_mult5.DATAB12
datab[13] => mac_mult1.DATAB13
datab[13] => mac_mult5.DATAB13
datab[14] => mac_mult1.DATAB14
datab[14] => mac_mult5.DATAB14
datab[15] => mac_mult1.DATAB15
datab[15] => mac_mult5.DATAB15
datab[16] => mac_mult1.DATAB16
datab[16] => mac_mult5.DATAB16
datab[17] => mac_mult1.DATAB17
datab[17] => mac_mult5.DATAB17
datab[18] => mac_mult3.DATAB
datab[18] => mac_mult7.DATAB
datab[19] => mac_mult3.DATAB1
datab[19] => mac_mult7.DATAB1
datab[20] => mac_mult3.DATAB2
datab[20] => mac_mult7.DATAB2
datab[21] => mac_mult3.DATAB3
datab[21] => mac_mult7.DATAB3
datab[22] => mac_mult3.DATAB4
datab[22] => mac_mult7.DATAB4
datab[23] => mac_mult3.DATAB5
datab[23] => mac_mult7.DATAB5
datab[24] => mac_mult3.DATAB6
datab[24] => mac_mult7.DATAB6
datab[25] => mac_mult3.DATAB7
datab[25] => mac_mult7.DATAB7
datab[26] => mac_mult3.DATAB8
datab[26] => mac_mult7.DATAB8
datab[27] => mac_mult3.DATAB9
datab[27] => mac_mult7.DATAB9
datab[28] => mac_mult3.DATAB10
datab[28] => mac_mult7.DATAB10
datab[29] => mac_mult3.DATAB11
datab[29] => mac_mult7.DATAB11
datab[30] => mac_mult3.DATAB12
datab[30] => mac_mult7.DATAB12
datab[31] => mac_mult3.DATAB13
datab[31] => mac_mult7.DATAB13
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14
result[15] <= mac_out2.DATAOUT15
result[16] <= mac_out2.DATAOUT16
result[17] <= mac_out2.DATAOUT17
result[18] <= sft16a[0].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft16a[1].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft16a[2].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft16a[3].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft16a[4].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft16a[5].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft16a[6].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft16a[7].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft16a[8].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft16a[9].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft16a[10].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft16a[11].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft16a[12].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft16a[13].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= sft16a[14].DB_MAX_OUTPUT_PORT_TYPE
result[33] <= sft16a[15].DB_MAX_OUTPUT_PORT_TYPE
result[34] <= sft16a[16].DB_MAX_OUTPUT_PORT_TYPE
result[35] <= sft16a[17].DB_MAX_OUTPUT_PORT_TYPE
result[36] <= sft16a[18].DB_MAX_OUTPUT_PORT_TYPE
result[37] <= sft16a[19].DB_MAX_OUTPUT_PORT_TYPE
result[38] <= sft16a[20].DB_MAX_OUTPUT_PORT_TYPE
result[39] <= sft16a[21].DB_MAX_OUTPUT_PORT_TYPE
result[40] <= sft16a[22].DB_MAX_OUTPUT_PORT_TYPE
result[41] <= sft16a[23].DB_MAX_OUTPUT_PORT_TYPE
result[42] <= sft16a[24].DB_MAX_OUTPUT_PORT_TYPE
result[43] <= sft16a[25].DB_MAX_OUTPUT_PORT_TYPE
result[44] <= sft16a[26].DB_MAX_OUTPUT_PORT_TYPE
result[45] <= sft16a[27].DB_MAX_OUTPUT_PORT_TYPE
result[46] <= sft16a[28].DB_MAX_OUTPUT_PORT_TYPE
result[47] <= sft16a[29].DB_MAX_OUTPUT_PORT_TYPE
result[48] <= sft16a[30].DB_MAX_OUTPUT_PORT_TYPE
result[49] <= sft16a[31].DB_MAX_OUTPUT_PORT_TYPE
result[50] <= sft16a[32].DB_MAX_OUTPUT_PORT_TYPE
result[51] <= sft16a[33].DB_MAX_OUTPUT_PORT_TYPE
result[52] <= sft16a[34].DB_MAX_OUTPUT_PORT_TYPE
result[53] <= sft16a[35].DB_MAX_OUTPUT_PORT_TYPE
result[54] <= sft16a[36].DB_MAX_OUTPUT_PORT_TYPE
result[55] <= sft16a[37].DB_MAX_OUTPUT_PORT_TYPE
result[56] <= sft16a[38].DB_MAX_OUTPUT_PORT_TYPE
result[57] <= sft16a[39].DB_MAX_OUTPUT_PORT_TYPE
result[58] <= sft16a[40].DB_MAX_OUTPUT_PORT_TYPE
result[59] <= sft16a[41].DB_MAX_OUTPUT_PORT_TYPE
result[60] <= sft16a[42].DB_MAX_OUTPUT_PORT_TYPE
result[61] <= sft16a[43].DB_MAX_OUTPUT_PORT_TYPE
result[62] <= sft16a[44].DB_MAX_OUTPUT_PORT_TYPE
result[63] <= sft16a[45].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream
clk => clk.IN2
cpu_instruction_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[0].DATAIN
cpu_instruction_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[0].DATAIN
cpu_instruction_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[1].DATAIN
cpu_instruction_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[1].DATAIN
cpu_instruction_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[2].DATAIN
cpu_instruction_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[2].DATAIN
cpu_instruction_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[3].DATAIN
cpu_instruction_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[3].DATAIN
cpu_instruction_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[4].DATAIN
cpu_instruction_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[4].DATAIN
cpu_instruction_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[5].DATAIN
cpu_instruction_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[5].DATAIN
cpu_instruction_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[6].DATAIN
cpu_instruction_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[6].DATAIN
cpu_instruction_master_address_to_slave[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[7].DATAIN
cpu_instruction_master_address_to_slave[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[7].DATAIN
cpu_instruction_master_address_to_slave[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[8].DATAIN
cpu_instruction_master_address_to_slave[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[8].DATAIN
cpu_instruction_master_address_to_slave[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[9].DATAIN
cpu_instruction_master_address_to_slave[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[9].DATAIN
cpu_instruction_master_address_to_slave[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[10].DATAIN
cpu_instruction_master_address_to_slave[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[10].DATAIN
cpu_instruction_master_address_to_slave[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[11].DATAIN
cpu_instruction_master_address_to_slave[11] => Equal0.IN15
cpu_instruction_master_address_to_slave[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[12].DATAIN
cpu_instruction_master_address_to_slave[12] => Equal0.IN14
cpu_instruction_master_address_to_slave[13] => Equal0.IN13
cpu_instruction_master_address_to_slave[14] => Equal0.IN12
cpu_instruction_master_address_to_slave[15] => Equal0.IN11
cpu_instruction_master_address_to_slave[16] => Equal0.IN10
cpu_instruction_master_address_to_slave[17] => Equal0.IN9
cpu_instruction_master_address_to_slave[18] => Equal0.IN8
cpu_instruction_master_address_to_slave[19] => Equal0.IN7
cpu_instruction_master_address_to_slave[20] => Equal0.IN6
cpu_instruction_master_address_to_slave[21] => Equal0.IN5
cpu_instruction_master_address_to_slave[22] => Equal0.IN4
cpu_instruction_master_address_to_slave[23] => Equal0.IN3
cpu_instruction_master_address_to_slave[24] => Equal0.IN2
cpu_instruction_master_address_to_slave[25] => Equal0.IN1
cpu_instruction_master_address_to_slave[26] => Equal0.IN0
cpu_instruction_master_burstcount[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_selected_burstcount.DATAB
cpu_instruction_master_burstcount[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_selected_burstcount.DATAB
cpu_instruction_master_burstcount[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_selected_burstcount.DATAB
cpu_instruction_master_burstcount[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_selected_burstcount.DATAB
cpu_instruction_master_latency_counter => LessThan0.IN2
cpu_instruction_master_latency_counter => cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream.IN1
cpu_instruction_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_read.IN0
cpu_instruction_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_in_a_read_cycle.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_shift_register => cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream.IN1
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_shift_register => cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[22].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[23].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[24].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[25].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[26].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[27].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[28].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[29].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[30].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdatavalid => always3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdatavalid => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_this_cycle_is_the_last_burst.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdatavalid => cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_waits_for_read.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_waitrequest_from_sa.DATAIN
reset_n => reset_n.IN2
cpu_instruction_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream <= cpu_instruction_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream <= cpu_instruction_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_shift_register <= rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream.fifo_contains_ones_n
cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream <= cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[0] <= cpu_instruction_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[1] <= cpu_instruction_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[2] <= cpu_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[3] <= cpu_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[4] <= cpu_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[5] <= cpu_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[6] <= cpu_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[7] <= cpu_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[8] <= cpu_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[9] <= cpu_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_address[10] <= cpu_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[0] <= cpu_instruction_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[1] <= cpu_instruction_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[2] <= cpu_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[3] <= cpu_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[4] <= cpu_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[5] <= cpu_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[6] <= cpu_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[7] <= cpu_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[8] <= cpu_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[9] <= cpu_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[10] <= cpu_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[11] <= cpu_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteaddress[12] <= cpu_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteenable[0] <= <VCC>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteenable[1] <= <VCC>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteenable[2] <= <VCC>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_byteenable[3] <= <VCC>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_debugaccess <= <GND>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_read <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[24] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[25] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[26] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[27] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[28] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[29] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[30] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata_from_sa[31] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_waitrequest_from_sa <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_write <= <GND>
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_end_xfer <= d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_1.DATAA
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_1.DATAA
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_1.DATAA
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream|rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream
clk => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_latency_counter~reg0.CLK
clk => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_read_but_no_slave_selected.CLK
cpu_jtag_debug_module_readdata_from_sa[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[0].DATAIN
cpu_jtag_debug_module_readdata_from_sa[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[1].DATAIN
cpu_jtag_debug_module_readdata_from_sa[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[2].DATAIN
cpu_jtag_debug_module_readdata_from_sa[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[3].DATAIN
cpu_jtag_debug_module_readdata_from_sa[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[4].DATAIN
cpu_jtag_debug_module_readdata_from_sa[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[5].DATAIN
cpu_jtag_debug_module_readdata_from_sa[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[6].DATAIN
cpu_jtag_debug_module_readdata_from_sa[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[7].DATAIN
cpu_jtag_debug_module_readdata_from_sa[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[8].DATAIN
cpu_jtag_debug_module_readdata_from_sa[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[9].DATAIN
cpu_jtag_debug_module_readdata_from_sa[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[10].DATAIN
cpu_jtag_debug_module_readdata_from_sa[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[11].DATAIN
cpu_jtag_debug_module_readdata_from_sa[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[12].DATAIN
cpu_jtag_debug_module_readdata_from_sa[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[13].DATAIN
cpu_jtag_debug_module_readdata_from_sa[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[14].DATAIN
cpu_jtag_debug_module_readdata_from_sa[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[15].DATAIN
cpu_jtag_debug_module_readdata_from_sa[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[16].DATAIN
cpu_jtag_debug_module_readdata_from_sa[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[17].DATAIN
cpu_jtag_debug_module_readdata_from_sa[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[18].DATAIN
cpu_jtag_debug_module_readdata_from_sa[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[19].DATAIN
cpu_jtag_debug_module_readdata_from_sa[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[20].DATAIN
cpu_jtag_debug_module_readdata_from_sa[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[21].DATAIN
cpu_jtag_debug_module_readdata_from_sa[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[22].DATAIN
cpu_jtag_debug_module_readdata_from_sa[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[23].DATAIN
cpu_jtag_debug_module_readdata_from_sa[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[24].DATAIN
cpu_jtag_debug_module_readdata_from_sa[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[25].DATAIN
cpu_jtag_debug_module_readdata_from_sa[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[26].DATAIN
cpu_jtag_debug_module_readdata_from_sa[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[27].DATAIN
cpu_jtag_debug_module_readdata_from_sa[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[28].DATAIN
cpu_jtag_debug_module_readdata_from_sa[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[29].DATAIN
cpu_jtag_debug_module_readdata_from_sa[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[30].DATAIN
cpu_jtag_debug_module_readdata_from_sa[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_burstcount => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_byteenable[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_byteenable[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_byteenable[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_byteenable[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_granted_cpu_jtag_debug_module => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_granted_cpu_jtag_debug_module => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_read_but_no_slave_selected.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_qualified_request_cpu_jtag_debug_module => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_qualified_request_cpu_jtag_debug_module => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_qualified_request_cpu_jtag_debug_module => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_qualified_request_cpu_jtag_debug_module => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_read => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_read => p1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_latency_counter.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_read => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_read_data_valid_cpu_jtag_debug_module => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdatavalid.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_requests_cpu_jtag_debug_module => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_write => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_write => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[4] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[5] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[6] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[7] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[8] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[9] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[10] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[11] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[12] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[13] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[14] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[15] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[16] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[17] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[18] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[19] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[20] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[21] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[22] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[23] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[24] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[25] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[26] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[27] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[28] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[29] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[30] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_writedata[31] => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => r_0.IN1
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_reset_n.DATAIN
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_latency_counter~reg0.ACLR
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_read_but_no_slave_selected.ACLR
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address_to_slave[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_latency_counter <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[0] <= cpu_jtag_debug_module_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[1] <= cpu_jtag_debug_module_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[2] <= cpu_jtag_debug_module_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[3] <= cpu_jtag_debug_module_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[4] <= cpu_jtag_debug_module_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[5] <= cpu_jtag_debug_module_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[6] <= cpu_jtag_debug_module_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[7] <= cpu_jtag_debug_module_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[8] <= cpu_jtag_debug_module_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[9] <= cpu_jtag_debug_module_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[10] <= cpu_jtag_debug_module_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[11] <= cpu_jtag_debug_module_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[12] <= cpu_jtag_debug_module_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[13] <= cpu_jtag_debug_module_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[14] <= cpu_jtag_debug_module_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[15] <= cpu_jtag_debug_module_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[16] <= cpu_jtag_debug_module_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[17] <= cpu_jtag_debug_module_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[18] <= cpu_jtag_debug_module_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[19] <= cpu_jtag_debug_module_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[20] <= cpu_jtag_debug_module_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[21] <= cpu_jtag_debug_module_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[22] <= cpu_jtag_debug_module_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[23] <= cpu_jtag_debug_module_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[24] <= cpu_jtag_debug_module_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[25] <= cpu_jtag_debug_module_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[26] <= cpu_jtag_debug_module_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[27] <= cpu_jtag_debug_module_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[28] <= cpu_jtag_debug_module_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[29] <= cpu_jtag_debug_module_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[30] <= cpu_jtag_debug_module_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdata[31] <= cpu_jtag_debug_module_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdatavalid <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_waitrequest <= r_0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_nativeaddress[5]~reg0.CLK
clk => reg_downstream_nativeaddress[6]~reg0.CLK
clk => reg_downstream_nativeaddress[7]~reg0.CLK
clk => reg_downstream_nativeaddress[8]~reg0.CLK
clk => reg_downstream_nativeaddress[9]~reg0.CLK
clk => reg_downstream_nativeaddress[10]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => reg_downstream_address[5]~reg0.CLK
clk => reg_downstream_address[6]~reg0.CLK
clk => reg_downstream_address[7]~reg0.CLK
clk => reg_downstream_address[8]~reg0.CLK
clk => reg_downstream_address[9]~reg0.CLK
clk => reg_downstream_address[10]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[10]~reg0.ENA
downstream_waitrequest => reg_downstream_address[9]~reg0.ENA
downstream_waitrequest => reg_downstream_address[8]~reg0.ENA
downstream_waitrequest => reg_downstream_address[7]~reg0.ENA
downstream_waitrequest => reg_downstream_address[6]~reg0.ENA
downstream_waitrequest => reg_downstream_address[5]~reg0.ENA
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[10]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[9]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[8]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[7]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[6]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[5]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_address[5]~reg0.ACLR
reset_n => reg_downstream_address[6]~reg0.ACLR
reset_n => reg_downstream_address[7]~reg0.ACLR
reset_n => reg_downstream_address[8]~reg0.ACLR
reset_n => reg_downstream_address[9]~reg0.ACLR
reset_n => reg_downstream_address[10]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[5]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[6]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[7]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[8]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[9]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[10]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => ~NO_FANOUT~
upstream_address[1] => ~NO_FANOUT~
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => ~NO_FANOUT~
upstream_address[12] => ~NO_FANOUT~
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[5] <= reg_downstream_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[6] <= reg_downstream_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[7] <= reg_downstream_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[8] <= reg_downstream_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[9] <= reg_downstream_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[10] <= reg_downstream_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[5] <= reg_downstream_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[6] <= reg_downstream_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[7] <= reg_downstream_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[8] <= reg_downstream_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[9] <= reg_downstream_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[10] <= reg_downstream_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream
clk => clk.IN2
cpu_data_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[0].DATAIN
cpu_data_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[0].DATAIN
cpu_data_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[1].DATAIN
cpu_data_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[1].DATAIN
cpu_data_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[2].DATAIN
cpu_data_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[2].DATAIN
cpu_data_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[3].DATAIN
cpu_data_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[3].DATAIN
cpu_data_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[4].DATAIN
cpu_data_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[4].DATAIN
cpu_data_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[5].DATAIN
cpu_data_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[5].DATAIN
cpu_data_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[6].DATAIN
cpu_data_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[6].DATAIN
cpu_data_master_address_to_slave[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[7].DATAIN
cpu_data_master_address_to_slave[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[7].DATAIN
cpu_data_master_address_to_slave[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[8].DATAIN
cpu_data_master_address_to_slave[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[8].DATAIN
cpu_data_master_address_to_slave[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[9].DATAIN
cpu_data_master_address_to_slave[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[9].DATAIN
cpu_data_master_address_to_slave[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[10].DATAIN
cpu_data_master_address_to_slave[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[10].DATAIN
cpu_data_master_address_to_slave[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[11].DATAIN
cpu_data_master_address_to_slave[11] => Equal0.IN16
cpu_data_master_address_to_slave[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[12].DATAIN
cpu_data_master_address_to_slave[12] => Equal0.IN15
cpu_data_master_address_to_slave[13] => Equal0.IN14
cpu_data_master_address_to_slave[14] => Equal0.IN13
cpu_data_master_address_to_slave[15] => Equal0.IN12
cpu_data_master_address_to_slave[16] => Equal0.IN11
cpu_data_master_address_to_slave[17] => Equal0.IN10
cpu_data_master_address_to_slave[18] => Equal0.IN9
cpu_data_master_address_to_slave[19] => Equal0.IN8
cpu_data_master_address_to_slave[20] => Equal0.IN7
cpu_data_master_address_to_slave[21] => Equal0.IN6
cpu_data_master_address_to_slave[22] => Equal0.IN5
cpu_data_master_address_to_slave[23] => Equal0.IN4
cpu_data_master_address_to_slave[24] => Equal0.IN3
cpu_data_master_address_to_slave[25] => Equal0.IN1
cpu_data_master_address_to_slave[26] => Equal0.IN0
cpu_data_master_address_to_slave[27] => Equal0.IN2
cpu_data_master_burstcount[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_burstcount.DATAB
cpu_data_master_burstcount[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_burstcount.DATAB
cpu_data_master_burstcount[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_burstcount.DATAB
cpu_data_master_burstcount[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_burstcount.DATAB
cpu_data_master_byteenable[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteenable.DATAB
cpu_data_master_byteenable[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteenable.DATAB
cpu_data_master_byteenable[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteenable.DATAB
cpu_data_master_byteenable[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteenable.DATAB
cpu_data_master_debugaccess => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_debugaccess.DATAB
cpu_data_master_latency_counter => LessThan0.IN2
cpu_data_master_latency_counter => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream.IN1
cpu_data_master_read => cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream.IN0
cpu_data_master_read => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream.IN1
cpu_data_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_read.IN0
cpu_data_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_in_a_read_cycle.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream.IN1
cpu_data_master_write => cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream.IN1
cpu_data_master_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_write.IN0
cpu_data_master_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_in_a_write_cycle.IN0
cpu_data_master_writedata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[0].DATAIN
cpu_data_master_writedata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[1].DATAIN
cpu_data_master_writedata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[2].DATAIN
cpu_data_master_writedata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[3].DATAIN
cpu_data_master_writedata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[4].DATAIN
cpu_data_master_writedata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[5].DATAIN
cpu_data_master_writedata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[6].DATAIN
cpu_data_master_writedata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[7].DATAIN
cpu_data_master_writedata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[8].DATAIN
cpu_data_master_writedata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[9].DATAIN
cpu_data_master_writedata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[10].DATAIN
cpu_data_master_writedata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[11].DATAIN
cpu_data_master_writedata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[12].DATAIN
cpu_data_master_writedata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[13].DATAIN
cpu_data_master_writedata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[14].DATAIN
cpu_data_master_writedata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[15].DATAIN
cpu_data_master_writedata[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[16].DATAIN
cpu_data_master_writedata[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[17].DATAIN
cpu_data_master_writedata[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[18].DATAIN
cpu_data_master_writedata[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[19].DATAIN
cpu_data_master_writedata[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[20].DATAIN
cpu_data_master_writedata[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[21].DATAIN
cpu_data_master_writedata[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[22].DATAIN
cpu_data_master_writedata[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[23].DATAIN
cpu_data_master_writedata[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[24].DATAIN
cpu_data_master_writedata[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[25].DATAIN
cpu_data_master_writedata[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[26].DATAIN
cpu_data_master_writedata[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[27].DATAIN
cpu_data_master_writedata[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[28].DATAIN
cpu_data_master_writedata[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[29].DATAIN
cpu_data_master_writedata[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[30].DATAIN
cpu_data_master_writedata[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[22].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[23].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[24].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[25].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[26].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[27].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[28].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[29].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[30].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdatavalid => always3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdatavalid => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_this_cycle_is_the_last_burst.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdatavalid => cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_waits_for_read.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_waits_for_write.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_waitrequest_from_sa.DATAIN
reset_n => reset_n.IN2
cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream <= cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream <= cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_shift_register <= rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream.fifo_contains_ones_n
cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream <= cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[0] <= cpu_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[1] <= cpu_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[2] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[3] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[4] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[5] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[6] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[7] <= cpu_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[8] <= cpu_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[9] <= cpu_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_address[10] <= cpu_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_burstcount[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_burstcount[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_burstcount[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_burstcount[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[0] <= cpu_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[1] <= cpu_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[2] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[3] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[4] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[5] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[6] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[7] <= cpu_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[8] <= cpu_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[9] <= cpu_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[10] <= cpu_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[11] <= cpu_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteaddress[12] <= cpu_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteenable[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteenable[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteenable[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteenable[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_debugaccess <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_read <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[24] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[25] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[26] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[27] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[28] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[29] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[30] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata_from_sa[31] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_waitrequest_from_sa <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_write <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_end_xfer <= d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_1.DATAA
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_1.DATAA
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_1.DATAA
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream
clk => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_latency_counter~reg0.CLK
clk => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_read_but_no_slave_selected.CLK
cpu_jtag_debug_module_readdata_from_sa[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[0].DATAIN
cpu_jtag_debug_module_readdata_from_sa[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[1].DATAIN
cpu_jtag_debug_module_readdata_from_sa[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[2].DATAIN
cpu_jtag_debug_module_readdata_from_sa[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[3].DATAIN
cpu_jtag_debug_module_readdata_from_sa[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[4].DATAIN
cpu_jtag_debug_module_readdata_from_sa[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[5].DATAIN
cpu_jtag_debug_module_readdata_from_sa[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[6].DATAIN
cpu_jtag_debug_module_readdata_from_sa[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[7].DATAIN
cpu_jtag_debug_module_readdata_from_sa[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[8].DATAIN
cpu_jtag_debug_module_readdata_from_sa[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[9].DATAIN
cpu_jtag_debug_module_readdata_from_sa[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[10].DATAIN
cpu_jtag_debug_module_readdata_from_sa[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[11].DATAIN
cpu_jtag_debug_module_readdata_from_sa[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[12].DATAIN
cpu_jtag_debug_module_readdata_from_sa[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[13].DATAIN
cpu_jtag_debug_module_readdata_from_sa[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[14].DATAIN
cpu_jtag_debug_module_readdata_from_sa[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[15].DATAIN
cpu_jtag_debug_module_readdata_from_sa[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[16].DATAIN
cpu_jtag_debug_module_readdata_from_sa[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[17].DATAIN
cpu_jtag_debug_module_readdata_from_sa[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[18].DATAIN
cpu_jtag_debug_module_readdata_from_sa[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[19].DATAIN
cpu_jtag_debug_module_readdata_from_sa[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[20].DATAIN
cpu_jtag_debug_module_readdata_from_sa[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[21].DATAIN
cpu_jtag_debug_module_readdata_from_sa[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[22].DATAIN
cpu_jtag_debug_module_readdata_from_sa[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[23].DATAIN
cpu_jtag_debug_module_readdata_from_sa[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[24].DATAIN
cpu_jtag_debug_module_readdata_from_sa[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[25].DATAIN
cpu_jtag_debug_module_readdata_from_sa[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[26].DATAIN
cpu_jtag_debug_module_readdata_from_sa[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[27].DATAIN
cpu_jtag_debug_module_readdata_from_sa[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[28].DATAIN
cpu_jtag_debug_module_readdata_from_sa[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[29].DATAIN
cpu_jtag_debug_module_readdata_from_sa[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[30].DATAIN
cpu_jtag_debug_module_readdata_from_sa[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_burstcount => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_byteenable[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_byteenable[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_byteenable[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_byteenable[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_granted_cpu_jtag_debug_module => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_granted_cpu_jtag_debug_module => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_read_but_no_slave_selected.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_qualified_request_cpu_jtag_debug_module => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_qualified_request_cpu_jtag_debug_module => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_qualified_request_cpu_jtag_debug_module => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_qualified_request_cpu_jtag_debug_module => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_read => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_read => p1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_latency_counter.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_read => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_read_data_valid_cpu_jtag_debug_module => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdatavalid.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_requests_cpu_jtag_debug_module => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_write => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_write => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[4] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[5] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[6] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[7] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[8] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[9] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[10] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[11] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[12] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[13] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[14] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[15] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[16] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[17] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[18] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[19] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[20] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[21] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[22] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[23] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[24] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[25] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[26] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[27] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[28] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[29] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[30] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_writedata[31] => ~NO_FANOUT~
d1_cpu_jtag_debug_module_end_xfer => r_0.IN1
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_reset_n.DATAIN
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_latency_counter~reg0.ACLR
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_read_but_no_slave_selected.ACLR
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address_to_slave[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_latency_counter <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[0] <= cpu_jtag_debug_module_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[1] <= cpu_jtag_debug_module_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[2] <= cpu_jtag_debug_module_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[3] <= cpu_jtag_debug_module_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[4] <= cpu_jtag_debug_module_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[5] <= cpu_jtag_debug_module_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[6] <= cpu_jtag_debug_module_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[7] <= cpu_jtag_debug_module_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[8] <= cpu_jtag_debug_module_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[9] <= cpu_jtag_debug_module_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[10] <= cpu_jtag_debug_module_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[11] <= cpu_jtag_debug_module_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[12] <= cpu_jtag_debug_module_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[13] <= cpu_jtag_debug_module_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[14] <= cpu_jtag_debug_module_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[15] <= cpu_jtag_debug_module_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[16] <= cpu_jtag_debug_module_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[17] <= cpu_jtag_debug_module_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[18] <= cpu_jtag_debug_module_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[19] <= cpu_jtag_debug_module_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[20] <= cpu_jtag_debug_module_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[21] <= cpu_jtag_debug_module_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[22] <= cpu_jtag_debug_module_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[23] <= cpu_jtag_debug_module_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[24] <= cpu_jtag_debug_module_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[25] <= cpu_jtag_debug_module_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[26] <= cpu_jtag_debug_module_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[27] <= cpu_jtag_debug_module_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[28] <= cpu_jtag_debug_module_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[29] <= cpu_jtag_debug_module_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[30] <= cpu_jtag_debug_module_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdata[31] <= cpu_jtag_debug_module_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdatavalid <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_waitrequest <= r_0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_nativeaddress[5]~reg0.CLK
clk => reg_downstream_nativeaddress[6]~reg0.CLK
clk => reg_downstream_nativeaddress[7]~reg0.CLK
clk => reg_downstream_nativeaddress[8]~reg0.CLK
clk => reg_downstream_nativeaddress[9]~reg0.CLK
clk => reg_downstream_nativeaddress[10]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => reg_downstream_address[5]~reg0.CLK
clk => reg_downstream_address[6]~reg0.CLK
clk => reg_downstream_address[7]~reg0.CLK
clk => reg_downstream_address[8]~reg0.CLK
clk => reg_downstream_address[9]~reg0.CLK
clk => reg_downstream_address[10]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_address[0].CLK
clk => registered_upstream_address[1].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_address[11].CLK
clk => registered_upstream_address[12].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[10]~reg0.ENA
downstream_waitrequest => reg_downstream_address[9]~reg0.ENA
downstream_waitrequest => reg_downstream_address[8]~reg0.ENA
downstream_waitrequest => reg_downstream_address[7]~reg0.ENA
downstream_waitrequest => reg_downstream_address[6]~reg0.ENA
downstream_waitrequest => reg_downstream_address[5]~reg0.ENA
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[10]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[9]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[8]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[7]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[6]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[5]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_address[5]~reg0.ACLR
reset_n => reg_downstream_address[6]~reg0.ACLR
reset_n => reg_downstream_address[7]~reg0.ACLR
reset_n => reg_downstream_address[8]~reg0.ACLR
reset_n => reg_downstream_address[9]~reg0.ACLR
reset_n => reg_downstream_address[10]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[5]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[6]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[7]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[8]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[9]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[10]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[0].ACLR
reset_n => registered_upstream_address[1].ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_address[11].ACLR
reset_n => registered_upstream_address[12].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => registered_upstream_address[0].DATAIN
upstream_address[1] => registered_upstream_address[1].DATAIN
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => registered_upstream_address[11].DATAIN
upstream_address[12] => registered_upstream_address[12].DATAIN
upstream_burstcount[0] => downstream_arbitrationshare[0].DATAB
upstream_burstcount[1] => downstream_arbitrationshare[1].DATAB
upstream_burstcount[2] => downstream_arbitrationshare[2].DATAB
upstream_burstcount[3] => downstream_arbitrationshare[3].DATAB
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[5] <= reg_downstream_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[6] <= reg_downstream_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[7] <= reg_downstream_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[8] <= reg_downstream_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[9] <= reg_downstream_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[10] <= reg_downstream_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[5] <= reg_downstream_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[6] <= reg_downstream_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[7] <= reg_downstream_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[8] <= reg_downstream_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[9] <= reg_downstream_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[10] <= reg_downstream_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream
clk => clk.IN2
cpu_instruction_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[0].DATAIN
cpu_instruction_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[0].DATAIN
cpu_instruction_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[1].DATAIN
cpu_instruction_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[1].DATAIN
cpu_instruction_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[2].DATAIN
cpu_instruction_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[2].DATAIN
cpu_instruction_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[3].DATAIN
cpu_instruction_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[3].DATAIN
cpu_instruction_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[4].DATAIN
cpu_instruction_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[4].DATAIN
cpu_instruction_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[5].DATAIN
cpu_instruction_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[5].DATAIN
cpu_instruction_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[6].DATAIN
cpu_instruction_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[6].DATAIN
cpu_instruction_master_address_to_slave[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[7].DATAIN
cpu_instruction_master_address_to_slave[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[7].DATAIN
cpu_instruction_master_address_to_slave[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[8].DATAIN
cpu_instruction_master_address_to_slave[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[8].DATAIN
cpu_instruction_master_address_to_slave[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[9].DATAIN
cpu_instruction_master_address_to_slave[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[9].DATAIN
cpu_instruction_master_address_to_slave[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[10].DATAIN
cpu_instruction_master_address_to_slave[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[10].DATAIN
cpu_instruction_master_address_to_slave[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[11].DATAIN
cpu_instruction_master_address_to_slave[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[11].DATAIN
cpu_instruction_master_address_to_slave[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[12].DATAIN
cpu_instruction_master_address_to_slave[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[12].DATAIN
cpu_instruction_master_address_to_slave[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[13].DATAIN
cpu_instruction_master_address_to_slave[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[13].DATAIN
cpu_instruction_master_address_to_slave[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[14].DATAIN
cpu_instruction_master_address_to_slave[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[14].DATAIN
cpu_instruction_master_address_to_slave[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[15].DATAIN
cpu_instruction_master_address_to_slave[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[15].DATAIN
cpu_instruction_master_address_to_slave[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[16].DATAIN
cpu_instruction_master_address_to_slave[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[16].DATAIN
cpu_instruction_master_address_to_slave[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[17].DATAIN
cpu_instruction_master_address_to_slave[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[17].DATAIN
cpu_instruction_master_address_to_slave[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[18].DATAIN
cpu_instruction_master_address_to_slave[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[18].DATAIN
cpu_instruction_master_address_to_slave[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[19].DATAIN
cpu_instruction_master_address_to_slave[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[19].DATAIN
cpu_instruction_master_address_to_slave[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[20].DATAIN
cpu_instruction_master_address_to_slave[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[20].DATAIN
cpu_instruction_master_address_to_slave[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[21].DATAIN
cpu_instruction_master_address_to_slave[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[21].DATAIN
cpu_instruction_master_address_to_slave[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[22].DATAIN
cpu_instruction_master_address_to_slave[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[22].DATAIN
cpu_instruction_master_address_to_slave[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[23].DATAIN
cpu_instruction_master_address_to_slave[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[23].DATAIN
cpu_instruction_master_address_to_slave[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[24].DATAIN
cpu_instruction_master_address_to_slave[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[24].DATAIN
cpu_instruction_master_address_to_slave[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[25].DATAIN
cpu_instruction_master_address_to_slave[25] => Equal0.IN1
cpu_instruction_master_address_to_slave[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[26].DATAIN
cpu_instruction_master_address_to_slave[26] => Equal0.IN0
cpu_instruction_master_burstcount[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_selected_burstcount.DATAB
cpu_instruction_master_burstcount[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_selected_burstcount.DATAB
cpu_instruction_master_burstcount[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_selected_burstcount.DATAB
cpu_instruction_master_burstcount[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_selected_burstcount.DATAB
cpu_instruction_master_latency_counter => LessThan0.IN2
cpu_instruction_master_latency_counter => cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream.IN1
cpu_instruction_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_read.IN0
cpu_instruction_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_in_a_read_cycle.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_shift_register => cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream.IN1
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_shift_register => cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[22].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[23].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[24].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[25].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[26].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[27].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[28].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[29].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[30].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdatavalid => always3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdatavalid => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_this_cycle_is_the_last_burst.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdatavalid => cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_waits_for_read.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_waitrequest_from_sa.DATAIN
reset_n => reset_n.IN2
cpu_instruction_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream <= cpu_instruction_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream <= cpu_instruction_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_shift_register <= rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream.fifo_contains_ones_n
cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream <= cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[0] <= cpu_instruction_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[1] <= cpu_instruction_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[2] <= cpu_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[3] <= cpu_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[4] <= cpu_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[5] <= cpu_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[6] <= cpu_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[7] <= cpu_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[8] <= cpu_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[9] <= cpu_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[10] <= cpu_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[11] <= cpu_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[12] <= cpu_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[13] <= cpu_instruction_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[14] <= cpu_instruction_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[15] <= cpu_instruction_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[16] <= cpu_instruction_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[17] <= cpu_instruction_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[18] <= cpu_instruction_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[19] <= cpu_instruction_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[20] <= cpu_instruction_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[21] <= cpu_instruction_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[22] <= cpu_instruction_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[23] <= cpu_instruction_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_address[24] <= cpu_instruction_master_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[0] <= cpu_instruction_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[1] <= cpu_instruction_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[2] <= cpu_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[3] <= cpu_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[4] <= cpu_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[5] <= cpu_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[6] <= cpu_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[7] <= cpu_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[8] <= cpu_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[9] <= cpu_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[10] <= cpu_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[11] <= cpu_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[12] <= cpu_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[13] <= cpu_instruction_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[14] <= cpu_instruction_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[15] <= cpu_instruction_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[16] <= cpu_instruction_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[17] <= cpu_instruction_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[18] <= cpu_instruction_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[19] <= cpu_instruction_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[20] <= cpu_instruction_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[21] <= cpu_instruction_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[22] <= cpu_instruction_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[23] <= cpu_instruction_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[24] <= cpu_instruction_master_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[25] <= cpu_instruction_master_address_to_slave[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteaddress[26] <= cpu_instruction_master_address_to_slave[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteenable[0] <= <VCC>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteenable[1] <= <VCC>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteenable[2] <= <VCC>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_byteenable[3] <= <VCC>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_debugaccess <= <GND>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_read <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[24] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[25] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[26] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[27] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[28] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[29] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[30] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata_from_sa[31] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_waitrequest_from_sa <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_write <= <GND>
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_end_xfer <= d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream
clear_fifo => always1.IN1
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always22.IN0
clear_fifo => always23.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
clk => full_2.CLK
clk => stage_2[0].CLK
clk => stage_2[1].CLK
clk => stage_2[2].CLK
clk => stage_2[3].CLK
clk => full_3.CLK
clk => stage_3[0].CLK
clk => stage_3[1].CLK
clk => stage_3[2].CLK
clk => stage_3[3].CLK
clk => full_4.CLK
clk => stage_4[0].CLK
clk => stage_4[1].CLK
clk => stage_4[2].CLK
clk => stage_4[3].CLK
clk => full_5.CLK
clk => stage_5[0].CLK
clk => stage_5[1].CLK
clk => stage_5[2].CLK
clk => stage_5[3].CLK
clk => full_6.CLK
clk => stage_6[0].CLK
clk => stage_6[1].CLK
clk => stage_6[2].CLK
clk => stage_6[3].CLK
clk => full_7.CLK
clk => stage_7[0].CLK
clk => stage_7[1].CLK
clk => stage_7[2].CLK
clk => stage_7[3].CLK
clk => full_8.CLK
clk => stage_8[0].CLK
clk => stage_8[1].CLK
clk => stage_8[2].CLK
clk => stage_8[3].CLK
clk => full_9.CLK
clk => stage_9[0].CLK
clk => stage_9[1].CLK
clk => stage_9[2].CLK
clk => stage_9[3].CLK
clk => full_10.CLK
clk => stage_10[0].CLK
clk => stage_10[1].CLK
clk => stage_10[2].CLK
clk => stage_10[3].CLK
clk => full_11.CLK
clk => stage_11[0].CLK
clk => stage_11[1].CLK
clk => stage_11[2].CLK
clk => stage_11[3].CLK
data_in[0] => p10_stage_10[0].DATAB
data_in[0] => p9_stage_9[0].DATAB
data_in[0] => p8_stage_8[0].DATAB
data_in[0] => p7_stage_7[0].DATAB
data_in[0] => p6_stage_6[0].DATAB
data_in[0] => p5_stage_5[0].DATAB
data_in[0] => p4_stage_4[0].DATAB
data_in[0] => p3_stage_3[0].DATAB
data_in[0] => p2_stage_2[0].DATAB
data_in[0] => p1_stage_1[0].DATAB
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_11.DATAA
data_in[1] => p10_stage_10[1].DATAB
data_in[1] => p9_stage_9[1].DATAB
data_in[1] => p8_stage_8[1].DATAB
data_in[1] => p7_stage_7[1].DATAB
data_in[1] => p6_stage_6[1].DATAB
data_in[1] => p5_stage_5[1].DATAB
data_in[1] => p4_stage_4[1].DATAB
data_in[1] => p3_stage_3[1].DATAB
data_in[1] => p2_stage_2[1].DATAB
data_in[1] => p1_stage_1[1].DATAB
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_11.DATAA
data_in[2] => p10_stage_10[2].DATAB
data_in[2] => p9_stage_9[2].DATAB
data_in[2] => p8_stage_8[2].DATAB
data_in[2] => p7_stage_7[2].DATAB
data_in[2] => p6_stage_6[2].DATAB
data_in[2] => p5_stage_5[2].DATAB
data_in[2] => p4_stage_4[2].DATAB
data_in[2] => p3_stage_3[2].DATAB
data_in[2] => p2_stage_2[2].DATAB
data_in[2] => p1_stage_1[2].DATAB
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_11.DATAA
data_in[3] => p10_stage_10[3].DATAB
data_in[3] => p9_stage_9[3].DATAB
data_in[3] => p8_stage_8[3].DATAB
data_in[3] => p7_stage_7[3].DATAB
data_in[3] => p6_stage_6[3].DATAB
data_in[3] => p5_stage_5[3].DATAB
data_in[3] => p4_stage_4[3].DATAB
data_in[3] => p3_stage_3[3].DATAB
data_in[3] => p2_stage_2[3].DATAB
data_in[3] => p1_stage_1[3].DATAB
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_11.DATAA
read => p11_full_11.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always22.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_11.ACLR
reset_n => stage_11[0].ACLR
reset_n => stage_11[1].ACLR
reset_n => stage_11[2].ACLR
reset_n => stage_11[3].ACLR
reset_n => stage_10[0].ACLR
reset_n => stage_10[1].ACLR
reset_n => stage_10[2].ACLR
reset_n => stage_10[3].ACLR
reset_n => full_10.ACLR
reset_n => stage_9[0].ACLR
reset_n => stage_9[1].ACLR
reset_n => stage_9[2].ACLR
reset_n => stage_9[3].ACLR
reset_n => full_9.ACLR
reset_n => stage_8[0].ACLR
reset_n => stage_8[1].ACLR
reset_n => stage_8[2].ACLR
reset_n => stage_8[3].ACLR
reset_n => full_8.ACLR
reset_n => stage_7[0].ACLR
reset_n => stage_7[1].ACLR
reset_n => stage_7[2].ACLR
reset_n => stage_7[3].ACLR
reset_n => full_7.ACLR
reset_n => stage_6[0].ACLR
reset_n => stage_6[1].ACLR
reset_n => stage_6[2].ACLR
reset_n => stage_6[3].ACLR
reset_n => full_6.ACLR
reset_n => stage_5[0].ACLR
reset_n => stage_5[1].ACLR
reset_n => stage_5[2].ACLR
reset_n => stage_5[3].ACLR
reset_n => full_5.ACLR
reset_n => stage_4[0].ACLR
reset_n => stage_4[1].ACLR
reset_n => stage_4[2].ACLR
reset_n => stage_4[3].ACLR
reset_n => full_4.ACLR
reset_n => stage_3[0].ACLR
reset_n => stage_3[1].ACLR
reset_n => stage_3[2].ACLR
reset_n => stage_3[3].ACLR
reset_n => full_3.ACLR
reset_n => stage_2[0].ACLR
reset_n => stage_2[1].ACLR
reset_n => stage_2[2].ACLR
reset_n => stage_2[3].ACLR
reset_n => full_2.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always22.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always25.IN1
write => updated_one_count.IN1
write => p11_full_11.IN1
write => always23.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_11.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream|rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream
clear_fifo => always1.IN1
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always22.IN0
clear_fifo => always23.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_11.DATAA
read => p11_full_11.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always22.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_11.ACLR
reset_n => stage_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always22.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always25.IN1
write => updated_one_count.IN1
write => p11_full_11.IN1
write => always23.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_11.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream
clk => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_latency_counter~reg0.CLK
clk => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_read_but_no_slave_selected.CLK
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[22].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[23].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[24].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_burstcount => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_byteenable[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_byteenable[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_byteenable[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_byteenable[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_granted_flash_ssram_pipeline_bridge_s1 => r_1.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_granted_flash_ssram_pipeline_bridge_s1 => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_read_but_no_slave_selected.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_qualified_request_flash_ssram_pipeline_bridge_s1 => r_1.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_qualified_request_flash_ssram_pipeline_bridge_s1 => r_1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_qualified_request_flash_ssram_pipeline_bridge_s1 => r_1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_read => r_1.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_read => p1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_latency_counter.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_read_data_valid_flash_ssram_pipeline_bridge_s1 => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdatavalid.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_read_data_valid_flash_ssram_pipeline_bridge_s1_shift_register => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_requests_flash_ssram_pipeline_bridge_s1 => r_1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_write => r_1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[4] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[5] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[6] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[7] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[8] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[9] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[10] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[11] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[12] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[13] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[14] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[15] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[16] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[17] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[18] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[19] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[20] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[21] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[22] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[23] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[24] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[25] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[26] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[27] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[28] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[29] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[30] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[31] => ~NO_FANOUT~
d1_flash_ssram_pipeline_bridge_s1_end_xfer => ~NO_FANOUT~
flash_ssram_pipeline_bridge_s1_readdata_from_sa[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[0].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[1].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[2].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[3].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[4].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[5].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[6].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[7].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[8].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[9].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[10].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[11].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[12].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[13].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[14].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[15].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[16].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[17].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[18].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[19].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[20].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[21].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[22].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[23].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[24].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[25].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[26].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[27].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[28].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[29].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[30].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[31].DATAIN
flash_ssram_pipeline_bridge_s1_waitrequest_from_sa => r_1.IN1
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_reset_n.DATAIN
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_latency_counter~reg0.ACLR
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_read_but_no_slave_selected.ACLR
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[24] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_latency_counter <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[0] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[1] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[2] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[3] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[4] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[5] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[6] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[7] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[8] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[9] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[10] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[11] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[12] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[13] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[14] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[15] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[16] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[17] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[18] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[19] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[20] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[21] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[22] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[23] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[24] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[25] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[26] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[27] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[28] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[29] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[30] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdata[31] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdatavalid <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_nativeaddress[5]~reg0.CLK
clk => reg_downstream_nativeaddress[6]~reg0.CLK
clk => reg_downstream_nativeaddress[7]~reg0.CLK
clk => reg_downstream_nativeaddress[8]~reg0.CLK
clk => reg_downstream_nativeaddress[9]~reg0.CLK
clk => reg_downstream_nativeaddress[10]~reg0.CLK
clk => reg_downstream_nativeaddress[11]~reg0.CLK
clk => reg_downstream_nativeaddress[12]~reg0.CLK
clk => reg_downstream_nativeaddress[13]~reg0.CLK
clk => reg_downstream_nativeaddress[14]~reg0.CLK
clk => reg_downstream_nativeaddress[15]~reg0.CLK
clk => reg_downstream_nativeaddress[16]~reg0.CLK
clk => reg_downstream_nativeaddress[17]~reg0.CLK
clk => reg_downstream_nativeaddress[18]~reg0.CLK
clk => reg_downstream_nativeaddress[19]~reg0.CLK
clk => reg_downstream_nativeaddress[20]~reg0.CLK
clk => reg_downstream_nativeaddress[21]~reg0.CLK
clk => reg_downstream_nativeaddress[22]~reg0.CLK
clk => reg_downstream_nativeaddress[23]~reg0.CLK
clk => reg_downstream_nativeaddress[24]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => reg_downstream_address[5]~reg0.CLK
clk => reg_downstream_address[6]~reg0.CLK
clk => reg_downstream_address[7]~reg0.CLK
clk => reg_downstream_address[8]~reg0.CLK
clk => reg_downstream_address[9]~reg0.CLK
clk => reg_downstream_address[10]~reg0.CLK
clk => reg_downstream_address[11]~reg0.CLK
clk => reg_downstream_address[12]~reg0.CLK
clk => reg_downstream_address[13]~reg0.CLK
clk => reg_downstream_address[14]~reg0.CLK
clk => reg_downstream_address[15]~reg0.CLK
clk => reg_downstream_address[16]~reg0.CLK
clk => reg_downstream_address[17]~reg0.CLK
clk => reg_downstream_address[18]~reg0.CLK
clk => reg_downstream_address[19]~reg0.CLK
clk => reg_downstream_address[20]~reg0.CLK
clk => reg_downstream_address[21]~reg0.CLK
clk => reg_downstream_address[22]~reg0.CLK
clk => reg_downstream_address[23]~reg0.CLK
clk => reg_downstream_address[24]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_nativeaddress[11].CLK
clk => registered_upstream_nativeaddress[12].CLK
clk => registered_upstream_nativeaddress[13].CLK
clk => registered_upstream_nativeaddress[14].CLK
clk => registered_upstream_nativeaddress[15].CLK
clk => registered_upstream_nativeaddress[16].CLK
clk => registered_upstream_nativeaddress[17].CLK
clk => registered_upstream_nativeaddress[18].CLK
clk => registered_upstream_nativeaddress[19].CLK
clk => registered_upstream_nativeaddress[20].CLK
clk => registered_upstream_nativeaddress[21].CLK
clk => registered_upstream_nativeaddress[22].CLK
clk => registered_upstream_nativeaddress[23].CLK
clk => registered_upstream_nativeaddress[24].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_address[11].CLK
clk => registered_upstream_address[12].CLK
clk => registered_upstream_address[13].CLK
clk => registered_upstream_address[14].CLK
clk => registered_upstream_address[15].CLK
clk => registered_upstream_address[16].CLK
clk => registered_upstream_address[17].CLK
clk => registered_upstream_address[18].CLK
clk => registered_upstream_address[19].CLK
clk => registered_upstream_address[20].CLK
clk => registered_upstream_address[21].CLK
clk => registered_upstream_address[22].CLK
clk => registered_upstream_address[23].CLK
clk => registered_upstream_address[24].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[24]~reg0.ENA
downstream_waitrequest => reg_downstream_address[23]~reg0.ENA
downstream_waitrequest => reg_downstream_address[22]~reg0.ENA
downstream_waitrequest => reg_downstream_address[21]~reg0.ENA
downstream_waitrequest => reg_downstream_address[20]~reg0.ENA
downstream_waitrequest => reg_downstream_address[19]~reg0.ENA
downstream_waitrequest => reg_downstream_address[18]~reg0.ENA
downstream_waitrequest => reg_downstream_address[17]~reg0.ENA
downstream_waitrequest => reg_downstream_address[16]~reg0.ENA
downstream_waitrequest => reg_downstream_address[15]~reg0.ENA
downstream_waitrequest => reg_downstream_address[14]~reg0.ENA
downstream_waitrequest => reg_downstream_address[13]~reg0.ENA
downstream_waitrequest => reg_downstream_address[12]~reg0.ENA
downstream_waitrequest => reg_downstream_address[11]~reg0.ENA
downstream_waitrequest => reg_downstream_address[10]~reg0.ENA
downstream_waitrequest => reg_downstream_address[9]~reg0.ENA
downstream_waitrequest => reg_downstream_address[8]~reg0.ENA
downstream_waitrequest => reg_downstream_address[7]~reg0.ENA
downstream_waitrequest => reg_downstream_address[6]~reg0.ENA
downstream_waitrequest => reg_downstream_address[5]~reg0.ENA
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[24]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[23]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[22]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[21]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[20]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[19]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[18]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[17]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[16]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[15]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[14]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[13]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[12]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[11]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[10]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[9]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[8]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[7]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[6]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[5]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_address[5]~reg0.ACLR
reset_n => reg_downstream_address[6]~reg0.ACLR
reset_n => reg_downstream_address[7]~reg0.ACLR
reset_n => reg_downstream_address[8]~reg0.ACLR
reset_n => reg_downstream_address[9]~reg0.ACLR
reset_n => reg_downstream_address[10]~reg0.ACLR
reset_n => reg_downstream_address[11]~reg0.ACLR
reset_n => reg_downstream_address[12]~reg0.ACLR
reset_n => reg_downstream_address[13]~reg0.ACLR
reset_n => reg_downstream_address[14]~reg0.ACLR
reset_n => reg_downstream_address[15]~reg0.ACLR
reset_n => reg_downstream_address[16]~reg0.ACLR
reset_n => reg_downstream_address[17]~reg0.ACLR
reset_n => reg_downstream_address[18]~reg0.ACLR
reset_n => reg_downstream_address[19]~reg0.ACLR
reset_n => reg_downstream_address[20]~reg0.ACLR
reset_n => reg_downstream_address[21]~reg0.ACLR
reset_n => reg_downstream_address[22]~reg0.ACLR
reset_n => reg_downstream_address[23]~reg0.ACLR
reset_n => reg_downstream_address[24]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[5]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[6]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[7]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[8]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[9]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[10]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[11]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[12]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[13]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[14]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[15]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[16]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[17]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[18]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[19]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[20]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[21]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[22]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[23]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[24]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_address[11].ACLR
reset_n => registered_upstream_address[12].ACLR
reset_n => registered_upstream_address[13].ACLR
reset_n => registered_upstream_address[14].ACLR
reset_n => registered_upstream_address[15].ACLR
reset_n => registered_upstream_address[16].ACLR
reset_n => registered_upstream_address[17].ACLR
reset_n => registered_upstream_address[18].ACLR
reset_n => registered_upstream_address[19].ACLR
reset_n => registered_upstream_address[20].ACLR
reset_n => registered_upstream_address[21].ACLR
reset_n => registered_upstream_address[22].ACLR
reset_n => registered_upstream_address[23].ACLR
reset_n => registered_upstream_address[24].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => registered_upstream_nativeaddress[11].ACLR
reset_n => registered_upstream_nativeaddress[12].ACLR
reset_n => registered_upstream_nativeaddress[13].ACLR
reset_n => registered_upstream_nativeaddress[14].ACLR
reset_n => registered_upstream_nativeaddress[15].ACLR
reset_n => registered_upstream_nativeaddress[16].ACLR
reset_n => registered_upstream_nativeaddress[17].ACLR
reset_n => registered_upstream_nativeaddress[18].ACLR
reset_n => registered_upstream_nativeaddress[19].ACLR
reset_n => registered_upstream_nativeaddress[20].ACLR
reset_n => registered_upstream_nativeaddress[21].ACLR
reset_n => registered_upstream_nativeaddress[22].ACLR
reset_n => registered_upstream_nativeaddress[23].ACLR
reset_n => registered_upstream_nativeaddress[24].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => ~NO_FANOUT~
upstream_address[1] => ~NO_FANOUT~
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => registered_upstream_address[11].DATAIN
upstream_address[12] => registered_upstream_address[12].DATAIN
upstream_address[13] => registered_upstream_address[13].DATAIN
upstream_address[14] => registered_upstream_address[14].DATAIN
upstream_address[15] => registered_upstream_address[15].DATAIN
upstream_address[16] => registered_upstream_address[16].DATAIN
upstream_address[17] => registered_upstream_address[17].DATAIN
upstream_address[18] => registered_upstream_address[18].DATAIN
upstream_address[19] => registered_upstream_address[19].DATAIN
upstream_address[20] => registered_upstream_address[20].DATAIN
upstream_address[21] => registered_upstream_address[21].DATAIN
upstream_address[22] => registered_upstream_address[22].DATAIN
upstream_address[23] => registered_upstream_address[23].DATAIN
upstream_address[24] => registered_upstream_address[24].DATAIN
upstream_address[25] => ~NO_FANOUT~
upstream_address[26] => ~NO_FANOUT~
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_nativeaddress[11] => registered_upstream_nativeaddress[11].DATAIN
upstream_nativeaddress[12] => registered_upstream_nativeaddress[12].DATAIN
upstream_nativeaddress[13] => registered_upstream_nativeaddress[13].DATAIN
upstream_nativeaddress[14] => registered_upstream_nativeaddress[14].DATAIN
upstream_nativeaddress[15] => registered_upstream_nativeaddress[15].DATAIN
upstream_nativeaddress[16] => registered_upstream_nativeaddress[16].DATAIN
upstream_nativeaddress[17] => registered_upstream_nativeaddress[17].DATAIN
upstream_nativeaddress[18] => registered_upstream_nativeaddress[18].DATAIN
upstream_nativeaddress[19] => registered_upstream_nativeaddress[19].DATAIN
upstream_nativeaddress[20] => registered_upstream_nativeaddress[20].DATAIN
upstream_nativeaddress[21] => registered_upstream_nativeaddress[21].DATAIN
upstream_nativeaddress[22] => registered_upstream_nativeaddress[22].DATAIN
upstream_nativeaddress[23] => registered_upstream_nativeaddress[23].DATAIN
upstream_nativeaddress[24] => registered_upstream_nativeaddress[24].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[5] <= reg_downstream_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[6] <= reg_downstream_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[7] <= reg_downstream_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[8] <= reg_downstream_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[9] <= reg_downstream_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[10] <= reg_downstream_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[11] <= reg_downstream_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[12] <= reg_downstream_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[13] <= reg_downstream_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[14] <= reg_downstream_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[15] <= reg_downstream_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[16] <= reg_downstream_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[17] <= reg_downstream_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[18] <= reg_downstream_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[19] <= reg_downstream_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[20] <= reg_downstream_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[21] <= reg_downstream_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[22] <= reg_downstream_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[23] <= reg_downstream_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[24] <= reg_downstream_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[5] <= reg_downstream_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[6] <= reg_downstream_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[7] <= reg_downstream_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[8] <= reg_downstream_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[9] <= reg_downstream_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[10] <= reg_downstream_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[11] <= reg_downstream_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[12] <= reg_downstream_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[13] <= reg_downstream_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[14] <= reg_downstream_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[15] <= reg_downstream_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[16] <= reg_downstream_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[17] <= reg_downstream_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[18] <= reg_downstream_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[19] <= reg_downstream_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[20] <= reg_downstream_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[21] <= reg_downstream_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[22] <= reg_downstream_nativeaddress[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[23] <= reg_downstream_nativeaddress[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[24] <= reg_downstream_nativeaddress[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream
clk => clk.IN2
cpu_data_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[0].DATAIN
cpu_data_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[0].DATAIN
cpu_data_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[1].DATAIN
cpu_data_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[1].DATAIN
cpu_data_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[2].DATAIN
cpu_data_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[2].DATAIN
cpu_data_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[3].DATAIN
cpu_data_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[3].DATAIN
cpu_data_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[4].DATAIN
cpu_data_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[4].DATAIN
cpu_data_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[5].DATAIN
cpu_data_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[5].DATAIN
cpu_data_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[6].DATAIN
cpu_data_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[6].DATAIN
cpu_data_master_address_to_slave[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[7].DATAIN
cpu_data_master_address_to_slave[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[7].DATAIN
cpu_data_master_address_to_slave[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[8].DATAIN
cpu_data_master_address_to_slave[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[8].DATAIN
cpu_data_master_address_to_slave[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[9].DATAIN
cpu_data_master_address_to_slave[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[9].DATAIN
cpu_data_master_address_to_slave[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[10].DATAIN
cpu_data_master_address_to_slave[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[10].DATAIN
cpu_data_master_address_to_slave[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[11].DATAIN
cpu_data_master_address_to_slave[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[11].DATAIN
cpu_data_master_address_to_slave[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[12].DATAIN
cpu_data_master_address_to_slave[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[12].DATAIN
cpu_data_master_address_to_slave[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[13].DATAIN
cpu_data_master_address_to_slave[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[13].DATAIN
cpu_data_master_address_to_slave[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[14].DATAIN
cpu_data_master_address_to_slave[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[14].DATAIN
cpu_data_master_address_to_slave[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[15].DATAIN
cpu_data_master_address_to_slave[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[15].DATAIN
cpu_data_master_address_to_slave[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[16].DATAIN
cpu_data_master_address_to_slave[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[16].DATAIN
cpu_data_master_address_to_slave[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[17].DATAIN
cpu_data_master_address_to_slave[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[17].DATAIN
cpu_data_master_address_to_slave[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[18].DATAIN
cpu_data_master_address_to_slave[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[18].DATAIN
cpu_data_master_address_to_slave[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[19].DATAIN
cpu_data_master_address_to_slave[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[19].DATAIN
cpu_data_master_address_to_slave[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[20].DATAIN
cpu_data_master_address_to_slave[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[20].DATAIN
cpu_data_master_address_to_slave[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[21].DATAIN
cpu_data_master_address_to_slave[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[21].DATAIN
cpu_data_master_address_to_slave[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[22].DATAIN
cpu_data_master_address_to_slave[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[22].DATAIN
cpu_data_master_address_to_slave[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[23].DATAIN
cpu_data_master_address_to_slave[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[23].DATAIN
cpu_data_master_address_to_slave[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[24].DATAIN
cpu_data_master_address_to_slave[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[24].DATAIN
cpu_data_master_address_to_slave[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[25].DATAIN
cpu_data_master_address_to_slave[25] => Equal0.IN2
cpu_data_master_address_to_slave[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[26].DATAIN
cpu_data_master_address_to_slave[26] => Equal0.IN0
cpu_data_master_address_to_slave[27] => Equal0.IN1
cpu_data_master_burstcount[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_burstcount.DATAB
cpu_data_master_burstcount[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_burstcount.DATAB
cpu_data_master_burstcount[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_burstcount.DATAB
cpu_data_master_burstcount[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_burstcount.DATAB
cpu_data_master_byteenable[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteenable.DATAB
cpu_data_master_byteenable[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteenable.DATAB
cpu_data_master_byteenable[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteenable.DATAB
cpu_data_master_byteenable[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteenable.DATAB
cpu_data_master_debugaccess => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_debugaccess.DATAB
cpu_data_master_latency_counter => LessThan0.IN2
cpu_data_master_latency_counter => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream.IN1
cpu_data_master_read => cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream.IN0
cpu_data_master_read => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream.IN1
cpu_data_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_read.IN0
cpu_data_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_in_a_read_cycle.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream.IN1
cpu_data_master_write => cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream.IN1
cpu_data_master_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_write.IN0
cpu_data_master_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_in_a_write_cycle.IN0
cpu_data_master_writedata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[0].DATAIN
cpu_data_master_writedata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[1].DATAIN
cpu_data_master_writedata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[2].DATAIN
cpu_data_master_writedata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[3].DATAIN
cpu_data_master_writedata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[4].DATAIN
cpu_data_master_writedata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[5].DATAIN
cpu_data_master_writedata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[6].DATAIN
cpu_data_master_writedata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[7].DATAIN
cpu_data_master_writedata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[8].DATAIN
cpu_data_master_writedata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[9].DATAIN
cpu_data_master_writedata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[10].DATAIN
cpu_data_master_writedata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[11].DATAIN
cpu_data_master_writedata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[12].DATAIN
cpu_data_master_writedata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[13].DATAIN
cpu_data_master_writedata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[14].DATAIN
cpu_data_master_writedata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[15].DATAIN
cpu_data_master_writedata[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[16].DATAIN
cpu_data_master_writedata[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[17].DATAIN
cpu_data_master_writedata[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[18].DATAIN
cpu_data_master_writedata[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[19].DATAIN
cpu_data_master_writedata[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[20].DATAIN
cpu_data_master_writedata[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[21].DATAIN
cpu_data_master_writedata[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[22].DATAIN
cpu_data_master_writedata[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[23].DATAIN
cpu_data_master_writedata[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[24].DATAIN
cpu_data_master_writedata[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[25].DATAIN
cpu_data_master_writedata[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[26].DATAIN
cpu_data_master_writedata[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[27].DATAIN
cpu_data_master_writedata[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[28].DATAIN
cpu_data_master_writedata[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[29].DATAIN
cpu_data_master_writedata[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[30].DATAIN
cpu_data_master_writedata[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[22].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[23].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[24].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[25].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[26].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[27].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[28].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[29].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[30].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdatavalid => always3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdatavalid => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_this_cycle_is_the_last_burst.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdatavalid => cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_waits_for_read.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_waits_for_write.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_waitrequest_from_sa.DATAIN
reset_n => reset_n.IN2
cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream <= cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream <= cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_shift_register <= rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream.fifo_contains_ones_n
cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream <= cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[0] <= cpu_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[1] <= cpu_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[2] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[3] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[4] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[5] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[6] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[7] <= cpu_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[8] <= cpu_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[9] <= cpu_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[10] <= cpu_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[11] <= cpu_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[12] <= cpu_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[13] <= cpu_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[14] <= cpu_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[15] <= cpu_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[16] <= cpu_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[17] <= cpu_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[18] <= cpu_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[19] <= cpu_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[20] <= cpu_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[21] <= cpu_data_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[22] <= cpu_data_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[23] <= cpu_data_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_address[24] <= cpu_data_master_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_burstcount[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_burstcount[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_burstcount[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_burstcount[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[0] <= cpu_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[1] <= cpu_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[2] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[3] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[4] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[5] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[6] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[7] <= cpu_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[8] <= cpu_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[9] <= cpu_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[10] <= cpu_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[11] <= cpu_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[12] <= cpu_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[13] <= cpu_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[14] <= cpu_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[15] <= cpu_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[16] <= cpu_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[17] <= cpu_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[18] <= cpu_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[19] <= cpu_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[20] <= cpu_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[21] <= cpu_data_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[22] <= cpu_data_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[23] <= cpu_data_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[24] <= cpu_data_master_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[25] <= cpu_data_master_address_to_slave[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteaddress[26] <= cpu_data_master_address_to_slave[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteenable[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteenable[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteenable[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteenable[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_debugaccess <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_read <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[24] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[25] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[26] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[27] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[28] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[29] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[30] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata_from_sa[31] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_waitrequest_from_sa <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_write <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_end_xfer <= d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream
clear_fifo => always1.IN1
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always22.IN0
clear_fifo => always23.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
clk => full_2.CLK
clk => stage_2[0].CLK
clk => stage_2[1].CLK
clk => stage_2[2].CLK
clk => stage_2[3].CLK
clk => full_3.CLK
clk => stage_3[0].CLK
clk => stage_3[1].CLK
clk => stage_3[2].CLK
clk => stage_3[3].CLK
clk => full_4.CLK
clk => stage_4[0].CLK
clk => stage_4[1].CLK
clk => stage_4[2].CLK
clk => stage_4[3].CLK
clk => full_5.CLK
clk => stage_5[0].CLK
clk => stage_5[1].CLK
clk => stage_5[2].CLK
clk => stage_5[3].CLK
clk => full_6.CLK
clk => stage_6[0].CLK
clk => stage_6[1].CLK
clk => stage_6[2].CLK
clk => stage_6[3].CLK
clk => full_7.CLK
clk => stage_7[0].CLK
clk => stage_7[1].CLK
clk => stage_7[2].CLK
clk => stage_7[3].CLK
clk => full_8.CLK
clk => stage_8[0].CLK
clk => stage_8[1].CLK
clk => stage_8[2].CLK
clk => stage_8[3].CLK
clk => full_9.CLK
clk => stage_9[0].CLK
clk => stage_9[1].CLK
clk => stage_9[2].CLK
clk => stage_9[3].CLK
clk => full_10.CLK
clk => stage_10[0].CLK
clk => stage_10[1].CLK
clk => stage_10[2].CLK
clk => stage_10[3].CLK
clk => full_11.CLK
clk => stage_11[0].CLK
clk => stage_11[1].CLK
clk => stage_11[2].CLK
clk => stage_11[3].CLK
data_in[0] => p10_stage_10[0].DATAB
data_in[0] => p9_stage_9[0].DATAB
data_in[0] => p8_stage_8[0].DATAB
data_in[0] => p7_stage_7[0].DATAB
data_in[0] => p6_stage_6[0].DATAB
data_in[0] => p5_stage_5[0].DATAB
data_in[0] => p4_stage_4[0].DATAB
data_in[0] => p3_stage_3[0].DATAB
data_in[0] => p2_stage_2[0].DATAB
data_in[0] => p1_stage_1[0].DATAB
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_11.DATAA
data_in[1] => p10_stage_10[1].DATAB
data_in[1] => p9_stage_9[1].DATAB
data_in[1] => p8_stage_8[1].DATAB
data_in[1] => p7_stage_7[1].DATAB
data_in[1] => p6_stage_6[1].DATAB
data_in[1] => p5_stage_5[1].DATAB
data_in[1] => p4_stage_4[1].DATAB
data_in[1] => p3_stage_3[1].DATAB
data_in[1] => p2_stage_2[1].DATAB
data_in[1] => p1_stage_1[1].DATAB
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_11.DATAA
data_in[2] => p10_stage_10[2].DATAB
data_in[2] => p9_stage_9[2].DATAB
data_in[2] => p8_stage_8[2].DATAB
data_in[2] => p7_stage_7[2].DATAB
data_in[2] => p6_stage_6[2].DATAB
data_in[2] => p5_stage_5[2].DATAB
data_in[2] => p4_stage_4[2].DATAB
data_in[2] => p3_stage_3[2].DATAB
data_in[2] => p2_stage_2[2].DATAB
data_in[2] => p1_stage_1[2].DATAB
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_11.DATAA
data_in[3] => p10_stage_10[3].DATAB
data_in[3] => p9_stage_9[3].DATAB
data_in[3] => p8_stage_8[3].DATAB
data_in[3] => p7_stage_7[3].DATAB
data_in[3] => p6_stage_6[3].DATAB
data_in[3] => p5_stage_5[3].DATAB
data_in[3] => p4_stage_4[3].DATAB
data_in[3] => p3_stage_3[3].DATAB
data_in[3] => p2_stage_2[3].DATAB
data_in[3] => p1_stage_1[3].DATAB
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_11.DATAA
read => p11_full_11.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always22.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_11.ACLR
reset_n => stage_11[0].ACLR
reset_n => stage_11[1].ACLR
reset_n => stage_11[2].ACLR
reset_n => stage_11[3].ACLR
reset_n => stage_10[0].ACLR
reset_n => stage_10[1].ACLR
reset_n => stage_10[2].ACLR
reset_n => stage_10[3].ACLR
reset_n => full_10.ACLR
reset_n => stage_9[0].ACLR
reset_n => stage_9[1].ACLR
reset_n => stage_9[2].ACLR
reset_n => stage_9[3].ACLR
reset_n => full_9.ACLR
reset_n => stage_8[0].ACLR
reset_n => stage_8[1].ACLR
reset_n => stage_8[2].ACLR
reset_n => stage_8[3].ACLR
reset_n => full_8.ACLR
reset_n => stage_7[0].ACLR
reset_n => stage_7[1].ACLR
reset_n => stage_7[2].ACLR
reset_n => stage_7[3].ACLR
reset_n => full_7.ACLR
reset_n => stage_6[0].ACLR
reset_n => stage_6[1].ACLR
reset_n => stage_6[2].ACLR
reset_n => stage_6[3].ACLR
reset_n => full_6.ACLR
reset_n => stage_5[0].ACLR
reset_n => stage_5[1].ACLR
reset_n => stage_5[2].ACLR
reset_n => stage_5[3].ACLR
reset_n => full_5.ACLR
reset_n => stage_4[0].ACLR
reset_n => stage_4[1].ACLR
reset_n => stage_4[2].ACLR
reset_n => stage_4[3].ACLR
reset_n => full_4.ACLR
reset_n => stage_3[0].ACLR
reset_n => stage_3[1].ACLR
reset_n => stage_3[2].ACLR
reset_n => stage_3[3].ACLR
reset_n => full_3.ACLR
reset_n => stage_2[0].ACLR
reset_n => stage_2[1].ACLR
reset_n => stage_2[2].ACLR
reset_n => stage_2[3].ACLR
reset_n => full_2.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always22.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always25.IN1
write => updated_one_count.IN1
write => p11_full_11.IN1
write => always23.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_11.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream
clear_fifo => always1.IN1
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always22.IN0
clear_fifo => always23.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_11.DATAA
read => p11_full_11.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always22.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_11.ACLR
reset_n => stage_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always22.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always25.IN1
write => updated_one_count.IN1
write => p11_full_11.IN1
write => always23.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_11.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream
clk => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_latency_counter~reg0.CLK
clk => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_read_but_no_slave_selected.CLK
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[22].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[23].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[24].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_burstcount => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_byteenable[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_byteenable[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_byteenable[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_byteenable[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_granted_flash_ssram_pipeline_bridge_s1 => r_1.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_granted_flash_ssram_pipeline_bridge_s1 => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_read_but_no_slave_selected.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_qualified_request_flash_ssram_pipeline_bridge_s1 => r_1.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_qualified_request_flash_ssram_pipeline_bridge_s1 => r_1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_qualified_request_flash_ssram_pipeline_bridge_s1 => r_1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_read => r_1.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_read => p1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_latency_counter.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_read_data_valid_flash_ssram_pipeline_bridge_s1 => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdatavalid.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_read_data_valid_flash_ssram_pipeline_bridge_s1_shift_register => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_requests_flash_ssram_pipeline_bridge_s1 => r_1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_write => r_1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[4] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[5] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[6] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[7] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[8] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[9] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[10] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[11] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[12] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[13] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[14] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[15] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[16] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[17] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[18] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[19] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[20] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[21] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[22] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[23] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[24] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[25] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[26] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[27] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[28] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[29] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[30] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[31] => ~NO_FANOUT~
d1_flash_ssram_pipeline_bridge_s1_end_xfer => ~NO_FANOUT~
flash_ssram_pipeline_bridge_s1_readdata_from_sa[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[0].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[1].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[2].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[3].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[4].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[5].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[6].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[7].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[8].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[9].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[10].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[11].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[12].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[13].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[14].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[15].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[16].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[17].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[18].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[19].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[20].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[21].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[22].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[23].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[24].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[25].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[26].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[27].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[28].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[29].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[30].DATAIN
flash_ssram_pipeline_bridge_s1_readdata_from_sa[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[31].DATAIN
flash_ssram_pipeline_bridge_s1_waitrequest_from_sa => r_1.IN1
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_reset_n.DATAIN
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_latency_counter~reg0.ACLR
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_read_but_no_slave_selected.ACLR
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[24] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_latency_counter <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[0] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[1] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[2] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[3] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[4] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[5] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[6] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[7] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[8] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[9] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[10] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[11] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[12] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[13] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[14] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[15] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[16] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[17] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[18] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[19] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[20] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[21] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[22] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[23] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[24] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[25] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[26] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[27] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[28] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[29] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[30] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdata[31] <= flash_ssram_pipeline_bridge_s1_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdatavalid <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_nativeaddress[5]~reg0.CLK
clk => reg_downstream_nativeaddress[6]~reg0.CLK
clk => reg_downstream_nativeaddress[7]~reg0.CLK
clk => reg_downstream_nativeaddress[8]~reg0.CLK
clk => reg_downstream_nativeaddress[9]~reg0.CLK
clk => reg_downstream_nativeaddress[10]~reg0.CLK
clk => reg_downstream_nativeaddress[11]~reg0.CLK
clk => reg_downstream_nativeaddress[12]~reg0.CLK
clk => reg_downstream_nativeaddress[13]~reg0.CLK
clk => reg_downstream_nativeaddress[14]~reg0.CLK
clk => reg_downstream_nativeaddress[15]~reg0.CLK
clk => reg_downstream_nativeaddress[16]~reg0.CLK
clk => reg_downstream_nativeaddress[17]~reg0.CLK
clk => reg_downstream_nativeaddress[18]~reg0.CLK
clk => reg_downstream_nativeaddress[19]~reg0.CLK
clk => reg_downstream_nativeaddress[20]~reg0.CLK
clk => reg_downstream_nativeaddress[21]~reg0.CLK
clk => reg_downstream_nativeaddress[22]~reg0.CLK
clk => reg_downstream_nativeaddress[23]~reg0.CLK
clk => reg_downstream_nativeaddress[24]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => reg_downstream_address[5]~reg0.CLK
clk => reg_downstream_address[6]~reg0.CLK
clk => reg_downstream_address[7]~reg0.CLK
clk => reg_downstream_address[8]~reg0.CLK
clk => reg_downstream_address[9]~reg0.CLK
clk => reg_downstream_address[10]~reg0.CLK
clk => reg_downstream_address[11]~reg0.CLK
clk => reg_downstream_address[12]~reg0.CLK
clk => reg_downstream_address[13]~reg0.CLK
clk => reg_downstream_address[14]~reg0.CLK
clk => reg_downstream_address[15]~reg0.CLK
clk => reg_downstream_address[16]~reg0.CLK
clk => reg_downstream_address[17]~reg0.CLK
clk => reg_downstream_address[18]~reg0.CLK
clk => reg_downstream_address[19]~reg0.CLK
clk => reg_downstream_address[20]~reg0.CLK
clk => reg_downstream_address[21]~reg0.CLK
clk => reg_downstream_address[22]~reg0.CLK
clk => reg_downstream_address[23]~reg0.CLK
clk => reg_downstream_address[24]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_nativeaddress[11].CLK
clk => registered_upstream_nativeaddress[12].CLK
clk => registered_upstream_nativeaddress[13].CLK
clk => registered_upstream_nativeaddress[14].CLK
clk => registered_upstream_nativeaddress[15].CLK
clk => registered_upstream_nativeaddress[16].CLK
clk => registered_upstream_nativeaddress[17].CLK
clk => registered_upstream_nativeaddress[18].CLK
clk => registered_upstream_nativeaddress[19].CLK
clk => registered_upstream_nativeaddress[20].CLK
clk => registered_upstream_nativeaddress[21].CLK
clk => registered_upstream_nativeaddress[22].CLK
clk => registered_upstream_nativeaddress[23].CLK
clk => registered_upstream_nativeaddress[24].CLK
clk => registered_upstream_address[0].CLK
clk => registered_upstream_address[1].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_address[11].CLK
clk => registered_upstream_address[12].CLK
clk => registered_upstream_address[13].CLK
clk => registered_upstream_address[14].CLK
clk => registered_upstream_address[15].CLK
clk => registered_upstream_address[16].CLK
clk => registered_upstream_address[17].CLK
clk => registered_upstream_address[18].CLK
clk => registered_upstream_address[19].CLK
clk => registered_upstream_address[20].CLK
clk => registered_upstream_address[21].CLK
clk => registered_upstream_address[22].CLK
clk => registered_upstream_address[23].CLK
clk => registered_upstream_address[24].CLK
clk => registered_upstream_address[25].CLK
clk => registered_upstream_address[26].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[24]~reg0.ENA
downstream_waitrequest => reg_downstream_address[23]~reg0.ENA
downstream_waitrequest => reg_downstream_address[22]~reg0.ENA
downstream_waitrequest => reg_downstream_address[21]~reg0.ENA
downstream_waitrequest => reg_downstream_address[20]~reg0.ENA
downstream_waitrequest => reg_downstream_address[19]~reg0.ENA
downstream_waitrequest => reg_downstream_address[18]~reg0.ENA
downstream_waitrequest => reg_downstream_address[17]~reg0.ENA
downstream_waitrequest => reg_downstream_address[16]~reg0.ENA
downstream_waitrequest => reg_downstream_address[15]~reg0.ENA
downstream_waitrequest => reg_downstream_address[14]~reg0.ENA
downstream_waitrequest => reg_downstream_address[13]~reg0.ENA
downstream_waitrequest => reg_downstream_address[12]~reg0.ENA
downstream_waitrequest => reg_downstream_address[11]~reg0.ENA
downstream_waitrequest => reg_downstream_address[10]~reg0.ENA
downstream_waitrequest => reg_downstream_address[9]~reg0.ENA
downstream_waitrequest => reg_downstream_address[8]~reg0.ENA
downstream_waitrequest => reg_downstream_address[7]~reg0.ENA
downstream_waitrequest => reg_downstream_address[6]~reg0.ENA
downstream_waitrequest => reg_downstream_address[5]~reg0.ENA
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[24]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[23]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[22]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[21]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[20]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[19]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[18]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[17]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[16]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[15]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[14]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[13]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[12]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[11]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[10]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[9]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[8]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[7]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[6]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[5]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_address[5]~reg0.ACLR
reset_n => reg_downstream_address[6]~reg0.ACLR
reset_n => reg_downstream_address[7]~reg0.ACLR
reset_n => reg_downstream_address[8]~reg0.ACLR
reset_n => reg_downstream_address[9]~reg0.ACLR
reset_n => reg_downstream_address[10]~reg0.ACLR
reset_n => reg_downstream_address[11]~reg0.ACLR
reset_n => reg_downstream_address[12]~reg0.ACLR
reset_n => reg_downstream_address[13]~reg0.ACLR
reset_n => reg_downstream_address[14]~reg0.ACLR
reset_n => reg_downstream_address[15]~reg0.ACLR
reset_n => reg_downstream_address[16]~reg0.ACLR
reset_n => reg_downstream_address[17]~reg0.ACLR
reset_n => reg_downstream_address[18]~reg0.ACLR
reset_n => reg_downstream_address[19]~reg0.ACLR
reset_n => reg_downstream_address[20]~reg0.ACLR
reset_n => reg_downstream_address[21]~reg0.ACLR
reset_n => reg_downstream_address[22]~reg0.ACLR
reset_n => reg_downstream_address[23]~reg0.ACLR
reset_n => reg_downstream_address[24]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[5]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[6]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[7]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[8]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[9]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[10]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[11]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[12]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[13]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[14]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[15]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[16]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[17]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[18]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[19]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[20]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[21]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[22]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[23]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[24]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[0].ACLR
reset_n => registered_upstream_address[1].ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_address[11].ACLR
reset_n => registered_upstream_address[12].ACLR
reset_n => registered_upstream_address[13].ACLR
reset_n => registered_upstream_address[14].ACLR
reset_n => registered_upstream_address[15].ACLR
reset_n => registered_upstream_address[16].ACLR
reset_n => registered_upstream_address[17].ACLR
reset_n => registered_upstream_address[18].ACLR
reset_n => registered_upstream_address[19].ACLR
reset_n => registered_upstream_address[20].ACLR
reset_n => registered_upstream_address[21].ACLR
reset_n => registered_upstream_address[22].ACLR
reset_n => registered_upstream_address[23].ACLR
reset_n => registered_upstream_address[24].ACLR
reset_n => registered_upstream_address[25].ACLR
reset_n => registered_upstream_address[26].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => registered_upstream_nativeaddress[11].ACLR
reset_n => registered_upstream_nativeaddress[12].ACLR
reset_n => registered_upstream_nativeaddress[13].ACLR
reset_n => registered_upstream_nativeaddress[14].ACLR
reset_n => registered_upstream_nativeaddress[15].ACLR
reset_n => registered_upstream_nativeaddress[16].ACLR
reset_n => registered_upstream_nativeaddress[17].ACLR
reset_n => registered_upstream_nativeaddress[18].ACLR
reset_n => registered_upstream_nativeaddress[19].ACLR
reset_n => registered_upstream_nativeaddress[20].ACLR
reset_n => registered_upstream_nativeaddress[21].ACLR
reset_n => registered_upstream_nativeaddress[22].ACLR
reset_n => registered_upstream_nativeaddress[23].ACLR
reset_n => registered_upstream_nativeaddress[24].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => registered_upstream_address[0].DATAIN
upstream_address[1] => registered_upstream_address[1].DATAIN
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => registered_upstream_address[11].DATAIN
upstream_address[12] => registered_upstream_address[12].DATAIN
upstream_address[13] => registered_upstream_address[13].DATAIN
upstream_address[14] => registered_upstream_address[14].DATAIN
upstream_address[15] => registered_upstream_address[15].DATAIN
upstream_address[16] => registered_upstream_address[16].DATAIN
upstream_address[17] => registered_upstream_address[17].DATAIN
upstream_address[18] => registered_upstream_address[18].DATAIN
upstream_address[19] => registered_upstream_address[19].DATAIN
upstream_address[20] => registered_upstream_address[20].DATAIN
upstream_address[21] => registered_upstream_address[21].DATAIN
upstream_address[22] => registered_upstream_address[22].DATAIN
upstream_address[23] => registered_upstream_address[23].DATAIN
upstream_address[24] => registered_upstream_address[24].DATAIN
upstream_address[25] => registered_upstream_address[25].DATAIN
upstream_address[26] => registered_upstream_address[26].DATAIN
upstream_burstcount[0] => downstream_arbitrationshare[0].DATAB
upstream_burstcount[1] => downstream_arbitrationshare[1].DATAB
upstream_burstcount[2] => downstream_arbitrationshare[2].DATAB
upstream_burstcount[3] => downstream_arbitrationshare[3].DATAB
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_nativeaddress[11] => registered_upstream_nativeaddress[11].DATAIN
upstream_nativeaddress[12] => registered_upstream_nativeaddress[12].DATAIN
upstream_nativeaddress[13] => registered_upstream_nativeaddress[13].DATAIN
upstream_nativeaddress[14] => registered_upstream_nativeaddress[14].DATAIN
upstream_nativeaddress[15] => registered_upstream_nativeaddress[15].DATAIN
upstream_nativeaddress[16] => registered_upstream_nativeaddress[16].DATAIN
upstream_nativeaddress[17] => registered_upstream_nativeaddress[17].DATAIN
upstream_nativeaddress[18] => registered_upstream_nativeaddress[18].DATAIN
upstream_nativeaddress[19] => registered_upstream_nativeaddress[19].DATAIN
upstream_nativeaddress[20] => registered_upstream_nativeaddress[20].DATAIN
upstream_nativeaddress[21] => registered_upstream_nativeaddress[21].DATAIN
upstream_nativeaddress[22] => registered_upstream_nativeaddress[22].DATAIN
upstream_nativeaddress[23] => registered_upstream_nativeaddress[23].DATAIN
upstream_nativeaddress[24] => registered_upstream_nativeaddress[24].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[5] <= reg_downstream_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[6] <= reg_downstream_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[7] <= reg_downstream_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[8] <= reg_downstream_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[9] <= reg_downstream_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[10] <= reg_downstream_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[11] <= reg_downstream_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[12] <= reg_downstream_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[13] <= reg_downstream_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[14] <= reg_downstream_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[15] <= reg_downstream_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[16] <= reg_downstream_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[17] <= reg_downstream_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[18] <= reg_downstream_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[19] <= reg_downstream_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[20] <= reg_downstream_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[21] <= reg_downstream_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[22] <= reg_downstream_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[23] <= reg_downstream_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[24] <= reg_downstream_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[5] <= reg_downstream_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[6] <= reg_downstream_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[7] <= reg_downstream_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[8] <= reg_downstream_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[9] <= reg_downstream_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[10] <= reg_downstream_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[11] <= reg_downstream_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[12] <= reg_downstream_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[13] <= reg_downstream_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[14] <= reg_downstream_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[15] <= reg_downstream_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[16] <= reg_downstream_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[17] <= reg_downstream_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[18] <= reg_downstream_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[19] <= reg_downstream_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[20] <= reg_downstream_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[21] <= reg_downstream_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[22] <= reg_downstream_nativeaddress[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[23] <= reg_downstream_nativeaddress[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[24] <= reg_downstream_nativeaddress[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream
clk => clk.IN2
cpu_instruction_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[0].DATAIN
cpu_instruction_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[0].DATAIN
cpu_instruction_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[1].DATAIN
cpu_instruction_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[1].DATAIN
cpu_instruction_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[2].DATAIN
cpu_instruction_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[2].DATAIN
cpu_instruction_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[3].DATAIN
cpu_instruction_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[3].DATAIN
cpu_instruction_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[4].DATAIN
cpu_instruction_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[4].DATAIN
cpu_instruction_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[5].DATAIN
cpu_instruction_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[5].DATAIN
cpu_instruction_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[6].DATAIN
cpu_instruction_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[6].DATAIN
cpu_instruction_master_address_to_slave[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[7].DATAIN
cpu_instruction_master_address_to_slave[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[7].DATAIN
cpu_instruction_master_address_to_slave[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[8].DATAIN
cpu_instruction_master_address_to_slave[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[8].DATAIN
cpu_instruction_master_address_to_slave[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[9].DATAIN
cpu_instruction_master_address_to_slave[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[9].DATAIN
cpu_instruction_master_address_to_slave[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[10].DATAIN
cpu_instruction_master_address_to_slave[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[10].DATAIN
cpu_instruction_master_address_to_slave[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[11].DATAIN
cpu_instruction_master_address_to_slave[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[11].DATAIN
cpu_instruction_master_address_to_slave[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[12].DATAIN
cpu_instruction_master_address_to_slave[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[12].DATAIN
cpu_instruction_master_address_to_slave[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[13].DATAIN
cpu_instruction_master_address_to_slave[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[13].DATAIN
cpu_instruction_master_address_to_slave[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[14].DATAIN
cpu_instruction_master_address_to_slave[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[14].DATAIN
cpu_instruction_master_address_to_slave[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[15].DATAIN
cpu_instruction_master_address_to_slave[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[15].DATAIN
cpu_instruction_master_address_to_slave[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[16].DATAIN
cpu_instruction_master_address_to_slave[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[16].DATAIN
cpu_instruction_master_address_to_slave[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[17].DATAIN
cpu_instruction_master_address_to_slave[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[17].DATAIN
cpu_instruction_master_address_to_slave[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[18].DATAIN
cpu_instruction_master_address_to_slave[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[18].DATAIN
cpu_instruction_master_address_to_slave[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[19].DATAIN
cpu_instruction_master_address_to_slave[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[19].DATAIN
cpu_instruction_master_address_to_slave[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[20].DATAIN
cpu_instruction_master_address_to_slave[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[20].DATAIN
cpu_instruction_master_address_to_slave[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[21].DATAIN
cpu_instruction_master_address_to_slave[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[21].DATAIN
cpu_instruction_master_address_to_slave[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[22].DATAIN
cpu_instruction_master_address_to_slave[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[22].DATAIN
cpu_instruction_master_address_to_slave[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[23].DATAIN
cpu_instruction_master_address_to_slave[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[23].DATAIN
cpu_instruction_master_address_to_slave[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[24].DATAIN
cpu_instruction_master_address_to_slave[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[24].DATAIN
cpu_instruction_master_address_to_slave[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[25].DATAIN
cpu_instruction_master_address_to_slave[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[25].DATAIN
cpu_instruction_master_address_to_slave[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[26].DATAIN
cpu_instruction_master_address_to_slave[26] => cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream.IN0
cpu_instruction_master_burstcount[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_selected_burstcount.DATAB
cpu_instruction_master_burstcount[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_selected_burstcount.DATAB
cpu_instruction_master_burstcount[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_selected_burstcount.DATAB
cpu_instruction_master_burstcount[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_selected_burstcount.DATAB
cpu_instruction_master_latency_counter => LessThan0.IN2
cpu_instruction_master_latency_counter => cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream.IN1
cpu_instruction_master_read => cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream.IN1
cpu_instruction_master_read => cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream.IN1
cpu_instruction_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_read.IN0
cpu_instruction_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_in_a_read_cycle.IN0
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_shift_register => cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream.IN1
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_shift_register => cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[22].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[23].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[24].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[25].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[26].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[27].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[28].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[29].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[30].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdatavalid => always3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdatavalid => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_this_cycle_is_the_last_burst.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdatavalid => cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_waits_for_read.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_waitrequest_from_sa.DATAIN
reset_n => reset_n.IN2
cpu_instruction_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream <= cpu_instruction_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream <= cpu_instruction_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_instruction_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_shift_register <= rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream.fifo_contains_ones_n
cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream <= cpu_instruction_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[0] <= cpu_instruction_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[1] <= cpu_instruction_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[2] <= cpu_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[3] <= cpu_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[4] <= cpu_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[5] <= cpu_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[6] <= cpu_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[7] <= cpu_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[8] <= cpu_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[9] <= cpu_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[10] <= cpu_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[11] <= cpu_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[12] <= cpu_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[13] <= cpu_instruction_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[14] <= cpu_instruction_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[15] <= cpu_instruction_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[16] <= cpu_instruction_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[17] <= cpu_instruction_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[18] <= cpu_instruction_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[19] <= cpu_instruction_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[20] <= cpu_instruction_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[21] <= cpu_instruction_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[22] <= cpu_instruction_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[23] <= cpu_instruction_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[24] <= cpu_instruction_master_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_address[25] <= cpu_instruction_master_address_to_slave[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[0] <= cpu_instruction_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[1] <= cpu_instruction_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[2] <= cpu_instruction_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[3] <= cpu_instruction_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[4] <= cpu_instruction_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[5] <= cpu_instruction_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[6] <= cpu_instruction_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[7] <= cpu_instruction_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[8] <= cpu_instruction_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[9] <= cpu_instruction_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[10] <= cpu_instruction_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[11] <= cpu_instruction_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[12] <= cpu_instruction_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[13] <= cpu_instruction_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[14] <= cpu_instruction_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[15] <= cpu_instruction_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[16] <= cpu_instruction_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[17] <= cpu_instruction_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[18] <= cpu_instruction_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[19] <= cpu_instruction_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[20] <= cpu_instruction_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[21] <= cpu_instruction_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[22] <= cpu_instruction_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[23] <= cpu_instruction_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[24] <= cpu_instruction_master_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[25] <= cpu_instruction_master_address_to_slave[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[26] <= cpu_instruction_master_address_to_slave[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteaddress[27] <= <GND>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteenable[0] <= <VCC>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteenable[1] <= <VCC>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteenable[2] <= <VCC>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_byteenable[3] <= <VCC>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_debugaccess <= <GND>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_read <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[24] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[25] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[26] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[27] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[28] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[29] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[30] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata_from_sa[31] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_waitrequest_from_sa <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_write <= <GND>
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_end_xfer <= d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream
clear_fifo => always1.IN1
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always98.IN0
clear_fifo => always99.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
clk => full_2.CLK
clk => stage_2[0].CLK
clk => stage_2[1].CLK
clk => stage_2[2].CLK
clk => stage_2[3].CLK
clk => full_3.CLK
clk => stage_3[0].CLK
clk => stage_3[1].CLK
clk => stage_3[2].CLK
clk => stage_3[3].CLK
clk => full_4.CLK
clk => stage_4[0].CLK
clk => stage_4[1].CLK
clk => stage_4[2].CLK
clk => stage_4[3].CLK
clk => full_5.CLK
clk => stage_5[0].CLK
clk => stage_5[1].CLK
clk => stage_5[2].CLK
clk => stage_5[3].CLK
clk => full_6.CLK
clk => stage_6[0].CLK
clk => stage_6[1].CLK
clk => stage_6[2].CLK
clk => stage_6[3].CLK
clk => full_7.CLK
clk => stage_7[0].CLK
clk => stage_7[1].CLK
clk => stage_7[2].CLK
clk => stage_7[3].CLK
clk => full_8.CLK
clk => stage_8[0].CLK
clk => stage_8[1].CLK
clk => stage_8[2].CLK
clk => stage_8[3].CLK
clk => full_9.CLK
clk => stage_9[0].CLK
clk => stage_9[1].CLK
clk => stage_9[2].CLK
clk => stage_9[3].CLK
clk => full_10.CLK
clk => stage_10[0].CLK
clk => stage_10[1].CLK
clk => stage_10[2].CLK
clk => stage_10[3].CLK
clk => full_11.CLK
clk => stage_11[0].CLK
clk => stage_11[1].CLK
clk => stage_11[2].CLK
clk => stage_11[3].CLK
clk => full_12.CLK
clk => stage_12[0].CLK
clk => stage_12[1].CLK
clk => stage_12[2].CLK
clk => stage_12[3].CLK
clk => full_13.CLK
clk => stage_13[0].CLK
clk => stage_13[1].CLK
clk => stage_13[2].CLK
clk => stage_13[3].CLK
clk => full_14.CLK
clk => stage_14[0].CLK
clk => stage_14[1].CLK
clk => stage_14[2].CLK
clk => stage_14[3].CLK
clk => full_15.CLK
clk => stage_15[0].CLK
clk => stage_15[1].CLK
clk => stage_15[2].CLK
clk => stage_15[3].CLK
clk => full_16.CLK
clk => stage_16[0].CLK
clk => stage_16[1].CLK
clk => stage_16[2].CLK
clk => stage_16[3].CLK
clk => full_17.CLK
clk => stage_17[0].CLK
clk => stage_17[1].CLK
clk => stage_17[2].CLK
clk => stage_17[3].CLK
clk => full_18.CLK
clk => stage_18[0].CLK
clk => stage_18[1].CLK
clk => stage_18[2].CLK
clk => stage_18[3].CLK
clk => full_19.CLK
clk => stage_19[0].CLK
clk => stage_19[1].CLK
clk => stage_19[2].CLK
clk => stage_19[3].CLK
clk => full_20.CLK
clk => stage_20[0].CLK
clk => stage_20[1].CLK
clk => stage_20[2].CLK
clk => stage_20[3].CLK
clk => full_21.CLK
clk => stage_21[0].CLK
clk => stage_21[1].CLK
clk => stage_21[2].CLK
clk => stage_21[3].CLK
clk => full_22.CLK
clk => stage_22[0].CLK
clk => stage_22[1].CLK
clk => stage_22[2].CLK
clk => stage_22[3].CLK
clk => full_23.CLK
clk => stage_23[0].CLK
clk => stage_23[1].CLK
clk => stage_23[2].CLK
clk => stage_23[3].CLK
clk => full_24.CLK
clk => stage_24[0].CLK
clk => stage_24[1].CLK
clk => stage_24[2].CLK
clk => stage_24[3].CLK
clk => full_25.CLK
clk => stage_25[0].CLK
clk => stage_25[1].CLK
clk => stage_25[2].CLK
clk => stage_25[3].CLK
clk => full_26.CLK
clk => stage_26[0].CLK
clk => stage_26[1].CLK
clk => stage_26[2].CLK
clk => stage_26[3].CLK
clk => full_27.CLK
clk => stage_27[0].CLK
clk => stage_27[1].CLK
clk => stage_27[2].CLK
clk => stage_27[3].CLK
clk => full_28.CLK
clk => stage_28[0].CLK
clk => stage_28[1].CLK
clk => stage_28[2].CLK
clk => stage_28[3].CLK
clk => full_29.CLK
clk => stage_29[0].CLK
clk => stage_29[1].CLK
clk => stage_29[2].CLK
clk => stage_29[3].CLK
clk => full_30.CLK
clk => stage_30[0].CLK
clk => stage_30[1].CLK
clk => stage_30[2].CLK
clk => stage_30[3].CLK
clk => full_31.CLK
clk => stage_31[0].CLK
clk => stage_31[1].CLK
clk => stage_31[2].CLK
clk => stage_31[3].CLK
clk => full_32.CLK
clk => stage_32[0].CLK
clk => stage_32[1].CLK
clk => stage_32[2].CLK
clk => stage_32[3].CLK
clk => full_33.CLK
clk => stage_33[0].CLK
clk => stage_33[1].CLK
clk => stage_33[2].CLK
clk => stage_33[3].CLK
clk => full_34.CLK
clk => stage_34[0].CLK
clk => stage_34[1].CLK
clk => stage_34[2].CLK
clk => stage_34[3].CLK
clk => full_35.CLK
clk => stage_35[0].CLK
clk => stage_35[1].CLK
clk => stage_35[2].CLK
clk => stage_35[3].CLK
clk => full_36.CLK
clk => stage_36[0].CLK
clk => stage_36[1].CLK
clk => stage_36[2].CLK
clk => stage_36[3].CLK
clk => full_37.CLK
clk => stage_37[0].CLK
clk => stage_37[1].CLK
clk => stage_37[2].CLK
clk => stage_37[3].CLK
clk => full_38.CLK
clk => stage_38[0].CLK
clk => stage_38[1].CLK
clk => stage_38[2].CLK
clk => stage_38[3].CLK
clk => full_39.CLK
clk => stage_39[0].CLK
clk => stage_39[1].CLK
clk => stage_39[2].CLK
clk => stage_39[3].CLK
clk => full_40.CLK
clk => stage_40[0].CLK
clk => stage_40[1].CLK
clk => stage_40[2].CLK
clk => stage_40[3].CLK
clk => full_41.CLK
clk => stage_41[0].CLK
clk => stage_41[1].CLK
clk => stage_41[2].CLK
clk => stage_41[3].CLK
clk => full_42.CLK
clk => stage_42[0].CLK
clk => stage_42[1].CLK
clk => stage_42[2].CLK
clk => stage_42[3].CLK
clk => full_43.CLK
clk => stage_43[0].CLK
clk => stage_43[1].CLK
clk => stage_43[2].CLK
clk => stage_43[3].CLK
clk => full_44.CLK
clk => stage_44[0].CLK
clk => stage_44[1].CLK
clk => stage_44[2].CLK
clk => stage_44[3].CLK
clk => full_45.CLK
clk => stage_45[0].CLK
clk => stage_45[1].CLK
clk => stage_45[2].CLK
clk => stage_45[3].CLK
clk => full_46.CLK
clk => stage_46[0].CLK
clk => stage_46[1].CLK
clk => stage_46[2].CLK
clk => stage_46[3].CLK
clk => full_47.CLK
clk => stage_47[0].CLK
clk => stage_47[1].CLK
clk => stage_47[2].CLK
clk => stage_47[3].CLK
clk => full_48.CLK
clk => stage_48[0].CLK
clk => stage_48[1].CLK
clk => stage_48[2].CLK
clk => stage_48[3].CLK
clk => full_49.CLK
clk => stage_49[0].CLK
clk => stage_49[1].CLK
clk => stage_49[2].CLK
clk => stage_49[3].CLK
data_in[0] => p48_stage_48[0].DATAB
data_in[0] => p47_stage_47[0].DATAB
data_in[0] => p46_stage_46[0].DATAB
data_in[0] => p45_stage_45[0].DATAB
data_in[0] => p44_stage_44[0].DATAB
data_in[0] => p43_stage_43[0].DATAB
data_in[0] => p42_stage_42[0].DATAB
data_in[0] => p41_stage_41[0].DATAB
data_in[0] => p40_stage_40[0].DATAB
data_in[0] => p39_stage_39[0].DATAB
data_in[0] => p38_stage_38[0].DATAB
data_in[0] => p37_stage_37[0].DATAB
data_in[0] => p36_stage_36[0].DATAB
data_in[0] => p35_stage_35[0].DATAB
data_in[0] => p34_stage_34[0].DATAB
data_in[0] => p33_stage_33[0].DATAB
data_in[0] => p32_stage_32[0].DATAB
data_in[0] => p31_stage_31[0].DATAB
data_in[0] => p30_stage_30[0].DATAB
data_in[0] => p29_stage_29[0].DATAB
data_in[0] => p28_stage_28[0].DATAB
data_in[0] => p27_stage_27[0].DATAB
data_in[0] => p26_stage_26[0].DATAB
data_in[0] => p25_stage_25[0].DATAB
data_in[0] => p24_stage_24[0].DATAB
data_in[0] => p23_stage_23[0].DATAB
data_in[0] => p22_stage_22[0].DATAB
data_in[0] => p21_stage_21[0].DATAB
data_in[0] => p20_stage_20[0].DATAB
data_in[0] => p19_stage_19[0].DATAB
data_in[0] => p18_stage_18[0].DATAB
data_in[0] => p17_stage_17[0].DATAB
data_in[0] => p16_stage_16[0].DATAB
data_in[0] => p15_stage_15[0].DATAB
data_in[0] => p14_stage_14[0].DATAB
data_in[0] => p13_stage_13[0].DATAB
data_in[0] => p12_stage_12[0].DATAB
data_in[0] => p11_stage_11[0].DATAB
data_in[0] => p10_stage_10[0].DATAB
data_in[0] => p9_stage_9[0].DATAB
data_in[0] => p8_stage_8[0].DATAB
data_in[0] => p7_stage_7[0].DATAB
data_in[0] => p6_stage_6[0].DATAB
data_in[0] => p5_stage_5[0].DATAB
data_in[0] => p4_stage_4[0].DATAB
data_in[0] => p3_stage_3[0].DATAB
data_in[0] => p2_stage_2[0].DATAB
data_in[0] => p1_stage_1[0].DATAB
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_49.DATAA
data_in[1] => p48_stage_48[1].DATAB
data_in[1] => p47_stage_47[1].DATAB
data_in[1] => p46_stage_46[1].DATAB
data_in[1] => p45_stage_45[1].DATAB
data_in[1] => p44_stage_44[1].DATAB
data_in[1] => p43_stage_43[1].DATAB
data_in[1] => p42_stage_42[1].DATAB
data_in[1] => p41_stage_41[1].DATAB
data_in[1] => p40_stage_40[1].DATAB
data_in[1] => p39_stage_39[1].DATAB
data_in[1] => p38_stage_38[1].DATAB
data_in[1] => p37_stage_37[1].DATAB
data_in[1] => p36_stage_36[1].DATAB
data_in[1] => p35_stage_35[1].DATAB
data_in[1] => p34_stage_34[1].DATAB
data_in[1] => p33_stage_33[1].DATAB
data_in[1] => p32_stage_32[1].DATAB
data_in[1] => p31_stage_31[1].DATAB
data_in[1] => p30_stage_30[1].DATAB
data_in[1] => p29_stage_29[1].DATAB
data_in[1] => p28_stage_28[1].DATAB
data_in[1] => p27_stage_27[1].DATAB
data_in[1] => p26_stage_26[1].DATAB
data_in[1] => p25_stage_25[1].DATAB
data_in[1] => p24_stage_24[1].DATAB
data_in[1] => p23_stage_23[1].DATAB
data_in[1] => p22_stage_22[1].DATAB
data_in[1] => p21_stage_21[1].DATAB
data_in[1] => p20_stage_20[1].DATAB
data_in[1] => p19_stage_19[1].DATAB
data_in[1] => p18_stage_18[1].DATAB
data_in[1] => p17_stage_17[1].DATAB
data_in[1] => p16_stage_16[1].DATAB
data_in[1] => p15_stage_15[1].DATAB
data_in[1] => p14_stage_14[1].DATAB
data_in[1] => p13_stage_13[1].DATAB
data_in[1] => p12_stage_12[1].DATAB
data_in[1] => p11_stage_11[1].DATAB
data_in[1] => p10_stage_10[1].DATAB
data_in[1] => p9_stage_9[1].DATAB
data_in[1] => p8_stage_8[1].DATAB
data_in[1] => p7_stage_7[1].DATAB
data_in[1] => p6_stage_6[1].DATAB
data_in[1] => p5_stage_5[1].DATAB
data_in[1] => p4_stage_4[1].DATAB
data_in[1] => p3_stage_3[1].DATAB
data_in[1] => p2_stage_2[1].DATAB
data_in[1] => p1_stage_1[1].DATAB
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_49.DATAA
data_in[2] => p48_stage_48[2].DATAB
data_in[2] => p47_stage_47[2].DATAB
data_in[2] => p46_stage_46[2].DATAB
data_in[2] => p45_stage_45[2].DATAB
data_in[2] => p44_stage_44[2].DATAB
data_in[2] => p43_stage_43[2].DATAB
data_in[2] => p42_stage_42[2].DATAB
data_in[2] => p41_stage_41[2].DATAB
data_in[2] => p40_stage_40[2].DATAB
data_in[2] => p39_stage_39[2].DATAB
data_in[2] => p38_stage_38[2].DATAB
data_in[2] => p37_stage_37[2].DATAB
data_in[2] => p36_stage_36[2].DATAB
data_in[2] => p35_stage_35[2].DATAB
data_in[2] => p34_stage_34[2].DATAB
data_in[2] => p33_stage_33[2].DATAB
data_in[2] => p32_stage_32[2].DATAB
data_in[2] => p31_stage_31[2].DATAB
data_in[2] => p30_stage_30[2].DATAB
data_in[2] => p29_stage_29[2].DATAB
data_in[2] => p28_stage_28[2].DATAB
data_in[2] => p27_stage_27[2].DATAB
data_in[2] => p26_stage_26[2].DATAB
data_in[2] => p25_stage_25[2].DATAB
data_in[2] => p24_stage_24[2].DATAB
data_in[2] => p23_stage_23[2].DATAB
data_in[2] => p22_stage_22[2].DATAB
data_in[2] => p21_stage_21[2].DATAB
data_in[2] => p20_stage_20[2].DATAB
data_in[2] => p19_stage_19[2].DATAB
data_in[2] => p18_stage_18[2].DATAB
data_in[2] => p17_stage_17[2].DATAB
data_in[2] => p16_stage_16[2].DATAB
data_in[2] => p15_stage_15[2].DATAB
data_in[2] => p14_stage_14[2].DATAB
data_in[2] => p13_stage_13[2].DATAB
data_in[2] => p12_stage_12[2].DATAB
data_in[2] => p11_stage_11[2].DATAB
data_in[2] => p10_stage_10[2].DATAB
data_in[2] => p9_stage_9[2].DATAB
data_in[2] => p8_stage_8[2].DATAB
data_in[2] => p7_stage_7[2].DATAB
data_in[2] => p6_stage_6[2].DATAB
data_in[2] => p5_stage_5[2].DATAB
data_in[2] => p4_stage_4[2].DATAB
data_in[2] => p3_stage_3[2].DATAB
data_in[2] => p2_stage_2[2].DATAB
data_in[2] => p1_stage_1[2].DATAB
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_49.DATAA
data_in[3] => p48_stage_48[3].DATAB
data_in[3] => p47_stage_47[3].DATAB
data_in[3] => p46_stage_46[3].DATAB
data_in[3] => p45_stage_45[3].DATAB
data_in[3] => p44_stage_44[3].DATAB
data_in[3] => p43_stage_43[3].DATAB
data_in[3] => p42_stage_42[3].DATAB
data_in[3] => p41_stage_41[3].DATAB
data_in[3] => p40_stage_40[3].DATAB
data_in[3] => p39_stage_39[3].DATAB
data_in[3] => p38_stage_38[3].DATAB
data_in[3] => p37_stage_37[3].DATAB
data_in[3] => p36_stage_36[3].DATAB
data_in[3] => p35_stage_35[3].DATAB
data_in[3] => p34_stage_34[3].DATAB
data_in[3] => p33_stage_33[3].DATAB
data_in[3] => p32_stage_32[3].DATAB
data_in[3] => p31_stage_31[3].DATAB
data_in[3] => p30_stage_30[3].DATAB
data_in[3] => p29_stage_29[3].DATAB
data_in[3] => p28_stage_28[3].DATAB
data_in[3] => p27_stage_27[3].DATAB
data_in[3] => p26_stage_26[3].DATAB
data_in[3] => p25_stage_25[3].DATAB
data_in[3] => p24_stage_24[3].DATAB
data_in[3] => p23_stage_23[3].DATAB
data_in[3] => p22_stage_22[3].DATAB
data_in[3] => p21_stage_21[3].DATAB
data_in[3] => p20_stage_20[3].DATAB
data_in[3] => p19_stage_19[3].DATAB
data_in[3] => p18_stage_18[3].DATAB
data_in[3] => p17_stage_17[3].DATAB
data_in[3] => p16_stage_16[3].DATAB
data_in[3] => p15_stage_15[3].DATAB
data_in[3] => p14_stage_14[3].DATAB
data_in[3] => p13_stage_13[3].DATAB
data_in[3] => p12_stage_12[3].DATAB
data_in[3] => p11_stage_11[3].DATAB
data_in[3] => p10_stage_10[3].DATAB
data_in[3] => p9_stage_9[3].DATAB
data_in[3] => p8_stage_8[3].DATAB
data_in[3] => p7_stage_7[3].DATAB
data_in[3] => p6_stage_6[3].DATAB
data_in[3] => p5_stage_5[3].DATAB
data_in[3] => p4_stage_4[3].DATAB
data_in[3] => p3_stage_3[3].DATAB
data_in[3] => p2_stage_2[3].DATAB
data_in[3] => p1_stage_1[3].DATAB
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_49.DATAA
read => p49_full_49.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always98.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_49.ACLR
reset_n => stage_49[0].ACLR
reset_n => stage_49[1].ACLR
reset_n => stage_49[2].ACLR
reset_n => stage_49[3].ACLR
reset_n => stage_48[0].ACLR
reset_n => stage_48[1].ACLR
reset_n => stage_48[2].ACLR
reset_n => stage_48[3].ACLR
reset_n => full_48.ACLR
reset_n => stage_47[0].ACLR
reset_n => stage_47[1].ACLR
reset_n => stage_47[2].ACLR
reset_n => stage_47[3].ACLR
reset_n => full_47.ACLR
reset_n => stage_46[0].ACLR
reset_n => stage_46[1].ACLR
reset_n => stage_46[2].ACLR
reset_n => stage_46[3].ACLR
reset_n => full_46.ACLR
reset_n => stage_45[0].ACLR
reset_n => stage_45[1].ACLR
reset_n => stage_45[2].ACLR
reset_n => stage_45[3].ACLR
reset_n => full_45.ACLR
reset_n => stage_44[0].ACLR
reset_n => stage_44[1].ACLR
reset_n => stage_44[2].ACLR
reset_n => stage_44[3].ACLR
reset_n => full_44.ACLR
reset_n => stage_43[0].ACLR
reset_n => stage_43[1].ACLR
reset_n => stage_43[2].ACLR
reset_n => stage_43[3].ACLR
reset_n => full_43.ACLR
reset_n => stage_42[0].ACLR
reset_n => stage_42[1].ACLR
reset_n => stage_42[2].ACLR
reset_n => stage_42[3].ACLR
reset_n => full_42.ACLR
reset_n => stage_41[0].ACLR
reset_n => stage_41[1].ACLR
reset_n => stage_41[2].ACLR
reset_n => stage_41[3].ACLR
reset_n => full_41.ACLR
reset_n => stage_40[0].ACLR
reset_n => stage_40[1].ACLR
reset_n => stage_40[2].ACLR
reset_n => stage_40[3].ACLR
reset_n => full_40.ACLR
reset_n => stage_39[0].ACLR
reset_n => stage_39[1].ACLR
reset_n => stage_39[2].ACLR
reset_n => stage_39[3].ACLR
reset_n => full_39.ACLR
reset_n => stage_38[0].ACLR
reset_n => stage_38[1].ACLR
reset_n => stage_38[2].ACLR
reset_n => stage_38[3].ACLR
reset_n => full_38.ACLR
reset_n => stage_37[0].ACLR
reset_n => stage_37[1].ACLR
reset_n => stage_37[2].ACLR
reset_n => stage_37[3].ACLR
reset_n => full_37.ACLR
reset_n => stage_36[0].ACLR
reset_n => stage_36[1].ACLR
reset_n => stage_36[2].ACLR
reset_n => stage_36[3].ACLR
reset_n => full_36.ACLR
reset_n => stage_35[0].ACLR
reset_n => stage_35[1].ACLR
reset_n => stage_35[2].ACLR
reset_n => stage_35[3].ACLR
reset_n => full_35.ACLR
reset_n => stage_34[0].ACLR
reset_n => stage_34[1].ACLR
reset_n => stage_34[2].ACLR
reset_n => stage_34[3].ACLR
reset_n => full_34.ACLR
reset_n => stage_33[0].ACLR
reset_n => stage_33[1].ACLR
reset_n => stage_33[2].ACLR
reset_n => stage_33[3].ACLR
reset_n => full_33.ACLR
reset_n => stage_32[0].ACLR
reset_n => stage_32[1].ACLR
reset_n => stage_32[2].ACLR
reset_n => stage_32[3].ACLR
reset_n => full_32.ACLR
reset_n => stage_31[0].ACLR
reset_n => stage_31[1].ACLR
reset_n => stage_31[2].ACLR
reset_n => stage_31[3].ACLR
reset_n => full_31.ACLR
reset_n => stage_30[0].ACLR
reset_n => stage_30[1].ACLR
reset_n => stage_30[2].ACLR
reset_n => stage_30[3].ACLR
reset_n => full_30.ACLR
reset_n => stage_29[0].ACLR
reset_n => stage_29[1].ACLR
reset_n => stage_29[2].ACLR
reset_n => stage_29[3].ACLR
reset_n => full_29.ACLR
reset_n => stage_28[0].ACLR
reset_n => stage_28[1].ACLR
reset_n => stage_28[2].ACLR
reset_n => stage_28[3].ACLR
reset_n => full_28.ACLR
reset_n => stage_27[0].ACLR
reset_n => stage_27[1].ACLR
reset_n => stage_27[2].ACLR
reset_n => stage_27[3].ACLR
reset_n => full_27.ACLR
reset_n => stage_26[0].ACLR
reset_n => stage_26[1].ACLR
reset_n => stage_26[2].ACLR
reset_n => stage_26[3].ACLR
reset_n => full_26.ACLR
reset_n => stage_25[0].ACLR
reset_n => stage_25[1].ACLR
reset_n => stage_25[2].ACLR
reset_n => stage_25[3].ACLR
reset_n => full_25.ACLR
reset_n => stage_24[0].ACLR
reset_n => stage_24[1].ACLR
reset_n => stage_24[2].ACLR
reset_n => stage_24[3].ACLR
reset_n => full_24.ACLR
reset_n => stage_23[0].ACLR
reset_n => stage_23[1].ACLR
reset_n => stage_23[2].ACLR
reset_n => stage_23[3].ACLR
reset_n => full_23.ACLR
reset_n => stage_22[0].ACLR
reset_n => stage_22[1].ACLR
reset_n => stage_22[2].ACLR
reset_n => stage_22[3].ACLR
reset_n => full_22.ACLR
reset_n => stage_21[0].ACLR
reset_n => stage_21[1].ACLR
reset_n => stage_21[2].ACLR
reset_n => stage_21[3].ACLR
reset_n => full_21.ACLR
reset_n => stage_20[0].ACLR
reset_n => stage_20[1].ACLR
reset_n => stage_20[2].ACLR
reset_n => stage_20[3].ACLR
reset_n => full_20.ACLR
reset_n => stage_19[0].ACLR
reset_n => stage_19[1].ACLR
reset_n => stage_19[2].ACLR
reset_n => stage_19[3].ACLR
reset_n => full_19.ACLR
reset_n => stage_18[0].ACLR
reset_n => stage_18[1].ACLR
reset_n => stage_18[2].ACLR
reset_n => stage_18[3].ACLR
reset_n => full_18.ACLR
reset_n => stage_17[0].ACLR
reset_n => stage_17[1].ACLR
reset_n => stage_17[2].ACLR
reset_n => stage_17[3].ACLR
reset_n => full_17.ACLR
reset_n => stage_16[0].ACLR
reset_n => stage_16[1].ACLR
reset_n => stage_16[2].ACLR
reset_n => stage_16[3].ACLR
reset_n => full_16.ACLR
reset_n => stage_15[0].ACLR
reset_n => stage_15[1].ACLR
reset_n => stage_15[2].ACLR
reset_n => stage_15[3].ACLR
reset_n => full_15.ACLR
reset_n => stage_14[0].ACLR
reset_n => stage_14[1].ACLR
reset_n => stage_14[2].ACLR
reset_n => stage_14[3].ACLR
reset_n => full_14.ACLR
reset_n => stage_13[0].ACLR
reset_n => stage_13[1].ACLR
reset_n => stage_13[2].ACLR
reset_n => stage_13[3].ACLR
reset_n => full_13.ACLR
reset_n => stage_12[0].ACLR
reset_n => stage_12[1].ACLR
reset_n => stage_12[2].ACLR
reset_n => stage_12[3].ACLR
reset_n => full_12.ACLR
reset_n => stage_11[0].ACLR
reset_n => stage_11[1].ACLR
reset_n => stage_11[2].ACLR
reset_n => stage_11[3].ACLR
reset_n => full_11.ACLR
reset_n => stage_10[0].ACLR
reset_n => stage_10[1].ACLR
reset_n => stage_10[2].ACLR
reset_n => stage_10[3].ACLR
reset_n => full_10.ACLR
reset_n => stage_9[0].ACLR
reset_n => stage_9[1].ACLR
reset_n => stage_9[2].ACLR
reset_n => stage_9[3].ACLR
reset_n => full_9.ACLR
reset_n => stage_8[0].ACLR
reset_n => stage_8[1].ACLR
reset_n => stage_8[2].ACLR
reset_n => stage_8[3].ACLR
reset_n => full_8.ACLR
reset_n => stage_7[0].ACLR
reset_n => stage_7[1].ACLR
reset_n => stage_7[2].ACLR
reset_n => stage_7[3].ACLR
reset_n => full_7.ACLR
reset_n => stage_6[0].ACLR
reset_n => stage_6[1].ACLR
reset_n => stage_6[2].ACLR
reset_n => stage_6[3].ACLR
reset_n => full_6.ACLR
reset_n => stage_5[0].ACLR
reset_n => stage_5[1].ACLR
reset_n => stage_5[2].ACLR
reset_n => stage_5[3].ACLR
reset_n => full_5.ACLR
reset_n => stage_4[0].ACLR
reset_n => stage_4[1].ACLR
reset_n => stage_4[2].ACLR
reset_n => stage_4[3].ACLR
reset_n => full_4.ACLR
reset_n => stage_3[0].ACLR
reset_n => stage_3[1].ACLR
reset_n => stage_3[2].ACLR
reset_n => stage_3[3].ACLR
reset_n => full_3.ACLR
reset_n => stage_2[0].ACLR
reset_n => stage_2[1].ACLR
reset_n => stage_2[2].ACLR
reset_n => stage_2[3].ACLR
reset_n => full_2.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always98.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always101.IN1
write => updated_one_count.IN1
write => p49_full_49.IN1
write => always99.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_49.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream|rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream
clear_fifo => always1.IN1
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always98.IN0
clear_fifo => always99.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
clk => full_48.CLK
clk => stage_48.CLK
clk => full_49.CLK
clk => stage_49.CLK
data_in => p48_stage_48.DATAB
data_in => p47_stage_47.DATAB
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_49.DATAA
read => p49_full_49.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always98.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_49.ACLR
reset_n => stage_49.ACLR
reset_n => stage_48.ACLR
reset_n => full_48.ACLR
reset_n => stage_47.ACLR
reset_n => full_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always98.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always101.IN1
write => updated_one_count.IN1
write => p49_full_49.IN1
write => always99.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_49.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream
clk => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_latency_counter~reg0.CLK
clk => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_read_but_no_slave_selected.CLK
cpu_ddr_clock_bridge_s1_readdata_from_sa[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[0].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[1].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[2].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[3].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[4].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[5].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[6].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[7].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[8].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[9].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[10].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[11].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[12].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[13].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[14].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[15].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[16].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[17].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[18].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[19].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[20].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[21].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[22].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[23].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[24].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[25].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[26].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[27].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[28].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[29].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[30].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[31].DATAIN
cpu_ddr_clock_bridge_s1_waitrequest_from_sa => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[22].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[23].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[24].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[25].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_burstcount => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_byteenable[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_byteenable[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_byteenable[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_byteenable[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_granted_cpu_ddr_clock_bridge_s1 => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_granted_cpu_ddr_clock_bridge_s1 => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_read_but_no_slave_selected.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_read => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_read => p1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_latency_counter.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_read_data_valid_cpu_ddr_clock_bridge_s1 => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdatavalid.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_requests_cpu_ddr_clock_bridge_s1 => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_write => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[4] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[5] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[6] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[7] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[8] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[9] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[10] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[11] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[12] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[13] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[14] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[15] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[16] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[17] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[18] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[19] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[20] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[21] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[22] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[23] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[24] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[25] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[26] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[27] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[28] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[29] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[30] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_writedata[31] => ~NO_FANOUT~
d1_cpu_ddr_clock_bridge_s1_end_xfer => ~NO_FANOUT~
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_reset_n.DATAIN
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_latency_counter~reg0.ACLR
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_read_but_no_slave_selected.ACLR
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[24] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address_to_slave[25] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_address[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_latency_counter <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[0] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[1] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[2] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[3] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[4] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[5] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[6] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[7] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[8] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[9] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[10] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[11] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[12] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[13] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[14] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[15] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[16] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[17] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[18] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[19] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[20] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[21] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[22] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[23] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[24] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[25] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[26] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[27] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[28] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[29] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[30] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdata[31] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdatavalid <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_waitrequest <= r_0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_nativeaddress[5]~reg0.CLK
clk => reg_downstream_nativeaddress[6]~reg0.CLK
clk => reg_downstream_nativeaddress[7]~reg0.CLK
clk => reg_downstream_nativeaddress[8]~reg0.CLK
clk => reg_downstream_nativeaddress[9]~reg0.CLK
clk => reg_downstream_nativeaddress[10]~reg0.CLK
clk => reg_downstream_nativeaddress[11]~reg0.CLK
clk => reg_downstream_nativeaddress[12]~reg0.CLK
clk => reg_downstream_nativeaddress[13]~reg0.CLK
clk => reg_downstream_nativeaddress[14]~reg0.CLK
clk => reg_downstream_nativeaddress[15]~reg0.CLK
clk => reg_downstream_nativeaddress[16]~reg0.CLK
clk => reg_downstream_nativeaddress[17]~reg0.CLK
clk => reg_downstream_nativeaddress[18]~reg0.CLK
clk => reg_downstream_nativeaddress[19]~reg0.CLK
clk => reg_downstream_nativeaddress[20]~reg0.CLK
clk => reg_downstream_nativeaddress[21]~reg0.CLK
clk => reg_downstream_nativeaddress[22]~reg0.CLK
clk => reg_downstream_nativeaddress[23]~reg0.CLK
clk => reg_downstream_nativeaddress[24]~reg0.CLK
clk => reg_downstream_nativeaddress[25]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => reg_downstream_address[5]~reg0.CLK
clk => reg_downstream_address[6]~reg0.CLK
clk => reg_downstream_address[7]~reg0.CLK
clk => reg_downstream_address[8]~reg0.CLK
clk => reg_downstream_address[9]~reg0.CLK
clk => reg_downstream_address[10]~reg0.CLK
clk => reg_downstream_address[11]~reg0.CLK
clk => reg_downstream_address[12]~reg0.CLK
clk => reg_downstream_address[13]~reg0.CLK
clk => reg_downstream_address[14]~reg0.CLK
clk => reg_downstream_address[15]~reg0.CLK
clk => reg_downstream_address[16]~reg0.CLK
clk => reg_downstream_address[17]~reg0.CLK
clk => reg_downstream_address[18]~reg0.CLK
clk => reg_downstream_address[19]~reg0.CLK
clk => reg_downstream_address[20]~reg0.CLK
clk => reg_downstream_address[21]~reg0.CLK
clk => reg_downstream_address[22]~reg0.CLK
clk => reg_downstream_address[23]~reg0.CLK
clk => reg_downstream_address[24]~reg0.CLK
clk => reg_downstream_address[25]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_nativeaddress[11].CLK
clk => registered_upstream_nativeaddress[12].CLK
clk => registered_upstream_nativeaddress[13].CLK
clk => registered_upstream_nativeaddress[14].CLK
clk => registered_upstream_nativeaddress[15].CLK
clk => registered_upstream_nativeaddress[16].CLK
clk => registered_upstream_nativeaddress[17].CLK
clk => registered_upstream_nativeaddress[18].CLK
clk => registered_upstream_nativeaddress[19].CLK
clk => registered_upstream_nativeaddress[20].CLK
clk => registered_upstream_nativeaddress[21].CLK
clk => registered_upstream_nativeaddress[22].CLK
clk => registered_upstream_nativeaddress[23].CLK
clk => registered_upstream_nativeaddress[24].CLK
clk => registered_upstream_nativeaddress[25].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_address[11].CLK
clk => registered_upstream_address[12].CLK
clk => registered_upstream_address[13].CLK
clk => registered_upstream_address[14].CLK
clk => registered_upstream_address[15].CLK
clk => registered_upstream_address[16].CLK
clk => registered_upstream_address[17].CLK
clk => registered_upstream_address[18].CLK
clk => registered_upstream_address[19].CLK
clk => registered_upstream_address[20].CLK
clk => registered_upstream_address[21].CLK
clk => registered_upstream_address[22].CLK
clk => registered_upstream_address[23].CLK
clk => registered_upstream_address[24].CLK
clk => registered_upstream_address[25].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[25]~reg0.ENA
downstream_waitrequest => reg_downstream_address[24]~reg0.ENA
downstream_waitrequest => reg_downstream_address[23]~reg0.ENA
downstream_waitrequest => reg_downstream_address[22]~reg0.ENA
downstream_waitrequest => reg_downstream_address[21]~reg0.ENA
downstream_waitrequest => reg_downstream_address[20]~reg0.ENA
downstream_waitrequest => reg_downstream_address[19]~reg0.ENA
downstream_waitrequest => reg_downstream_address[18]~reg0.ENA
downstream_waitrequest => reg_downstream_address[17]~reg0.ENA
downstream_waitrequest => reg_downstream_address[16]~reg0.ENA
downstream_waitrequest => reg_downstream_address[15]~reg0.ENA
downstream_waitrequest => reg_downstream_address[14]~reg0.ENA
downstream_waitrequest => reg_downstream_address[13]~reg0.ENA
downstream_waitrequest => reg_downstream_address[12]~reg0.ENA
downstream_waitrequest => reg_downstream_address[11]~reg0.ENA
downstream_waitrequest => reg_downstream_address[10]~reg0.ENA
downstream_waitrequest => reg_downstream_address[9]~reg0.ENA
downstream_waitrequest => reg_downstream_address[8]~reg0.ENA
downstream_waitrequest => reg_downstream_address[7]~reg0.ENA
downstream_waitrequest => reg_downstream_address[6]~reg0.ENA
downstream_waitrequest => reg_downstream_address[5]~reg0.ENA
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[25]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[24]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[23]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[22]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[21]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[20]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[19]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[18]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[17]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[16]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[15]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[14]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[13]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[12]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[11]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[10]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[9]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[8]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[7]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[6]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[5]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_address[5]~reg0.ACLR
reset_n => reg_downstream_address[6]~reg0.ACLR
reset_n => reg_downstream_address[7]~reg0.ACLR
reset_n => reg_downstream_address[8]~reg0.ACLR
reset_n => reg_downstream_address[9]~reg0.ACLR
reset_n => reg_downstream_address[10]~reg0.ACLR
reset_n => reg_downstream_address[11]~reg0.ACLR
reset_n => reg_downstream_address[12]~reg0.ACLR
reset_n => reg_downstream_address[13]~reg0.ACLR
reset_n => reg_downstream_address[14]~reg0.ACLR
reset_n => reg_downstream_address[15]~reg0.ACLR
reset_n => reg_downstream_address[16]~reg0.ACLR
reset_n => reg_downstream_address[17]~reg0.ACLR
reset_n => reg_downstream_address[18]~reg0.ACLR
reset_n => reg_downstream_address[19]~reg0.ACLR
reset_n => reg_downstream_address[20]~reg0.ACLR
reset_n => reg_downstream_address[21]~reg0.ACLR
reset_n => reg_downstream_address[22]~reg0.ACLR
reset_n => reg_downstream_address[23]~reg0.ACLR
reset_n => reg_downstream_address[24]~reg0.ACLR
reset_n => reg_downstream_address[25]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[5]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[6]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[7]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[8]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[9]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[10]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[11]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[12]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[13]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[14]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[15]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[16]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[17]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[18]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[19]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[20]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[21]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[22]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[23]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[24]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[25]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_address[11].ACLR
reset_n => registered_upstream_address[12].ACLR
reset_n => registered_upstream_address[13].ACLR
reset_n => registered_upstream_address[14].ACLR
reset_n => registered_upstream_address[15].ACLR
reset_n => registered_upstream_address[16].ACLR
reset_n => registered_upstream_address[17].ACLR
reset_n => registered_upstream_address[18].ACLR
reset_n => registered_upstream_address[19].ACLR
reset_n => registered_upstream_address[20].ACLR
reset_n => registered_upstream_address[21].ACLR
reset_n => registered_upstream_address[22].ACLR
reset_n => registered_upstream_address[23].ACLR
reset_n => registered_upstream_address[24].ACLR
reset_n => registered_upstream_address[25].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => registered_upstream_nativeaddress[11].ACLR
reset_n => registered_upstream_nativeaddress[12].ACLR
reset_n => registered_upstream_nativeaddress[13].ACLR
reset_n => registered_upstream_nativeaddress[14].ACLR
reset_n => registered_upstream_nativeaddress[15].ACLR
reset_n => registered_upstream_nativeaddress[16].ACLR
reset_n => registered_upstream_nativeaddress[17].ACLR
reset_n => registered_upstream_nativeaddress[18].ACLR
reset_n => registered_upstream_nativeaddress[19].ACLR
reset_n => registered_upstream_nativeaddress[20].ACLR
reset_n => registered_upstream_nativeaddress[21].ACLR
reset_n => registered_upstream_nativeaddress[22].ACLR
reset_n => registered_upstream_nativeaddress[23].ACLR
reset_n => registered_upstream_nativeaddress[24].ACLR
reset_n => registered_upstream_nativeaddress[25].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => ~NO_FANOUT~
upstream_address[1] => ~NO_FANOUT~
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => registered_upstream_address[11].DATAIN
upstream_address[12] => registered_upstream_address[12].DATAIN
upstream_address[13] => registered_upstream_address[13].DATAIN
upstream_address[14] => registered_upstream_address[14].DATAIN
upstream_address[15] => registered_upstream_address[15].DATAIN
upstream_address[16] => registered_upstream_address[16].DATAIN
upstream_address[17] => registered_upstream_address[17].DATAIN
upstream_address[18] => registered_upstream_address[18].DATAIN
upstream_address[19] => registered_upstream_address[19].DATAIN
upstream_address[20] => registered_upstream_address[20].DATAIN
upstream_address[21] => registered_upstream_address[21].DATAIN
upstream_address[22] => registered_upstream_address[22].DATAIN
upstream_address[23] => registered_upstream_address[23].DATAIN
upstream_address[24] => registered_upstream_address[24].DATAIN
upstream_address[25] => registered_upstream_address[25].DATAIN
upstream_address[26] => ~NO_FANOUT~
upstream_address[27] => ~NO_FANOUT~
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_nativeaddress[11] => registered_upstream_nativeaddress[11].DATAIN
upstream_nativeaddress[12] => registered_upstream_nativeaddress[12].DATAIN
upstream_nativeaddress[13] => registered_upstream_nativeaddress[13].DATAIN
upstream_nativeaddress[14] => registered_upstream_nativeaddress[14].DATAIN
upstream_nativeaddress[15] => registered_upstream_nativeaddress[15].DATAIN
upstream_nativeaddress[16] => registered_upstream_nativeaddress[16].DATAIN
upstream_nativeaddress[17] => registered_upstream_nativeaddress[17].DATAIN
upstream_nativeaddress[18] => registered_upstream_nativeaddress[18].DATAIN
upstream_nativeaddress[19] => registered_upstream_nativeaddress[19].DATAIN
upstream_nativeaddress[20] => registered_upstream_nativeaddress[20].DATAIN
upstream_nativeaddress[21] => registered_upstream_nativeaddress[21].DATAIN
upstream_nativeaddress[22] => registered_upstream_nativeaddress[22].DATAIN
upstream_nativeaddress[23] => registered_upstream_nativeaddress[23].DATAIN
upstream_nativeaddress[24] => registered_upstream_nativeaddress[24].DATAIN
upstream_nativeaddress[25] => registered_upstream_nativeaddress[25].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[5] <= reg_downstream_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[6] <= reg_downstream_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[7] <= reg_downstream_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[8] <= reg_downstream_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[9] <= reg_downstream_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[10] <= reg_downstream_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[11] <= reg_downstream_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[12] <= reg_downstream_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[13] <= reg_downstream_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[14] <= reg_downstream_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[15] <= reg_downstream_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[16] <= reg_downstream_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[17] <= reg_downstream_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[18] <= reg_downstream_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[19] <= reg_downstream_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[20] <= reg_downstream_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[21] <= reg_downstream_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[22] <= reg_downstream_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[23] <= reg_downstream_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[24] <= reg_downstream_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[25] <= reg_downstream_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[5] <= reg_downstream_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[6] <= reg_downstream_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[7] <= reg_downstream_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[8] <= reg_downstream_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[9] <= reg_downstream_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[10] <= reg_downstream_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[11] <= reg_downstream_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[12] <= reg_downstream_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[13] <= reg_downstream_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[14] <= reg_downstream_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[15] <= reg_downstream_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[16] <= reg_downstream_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[17] <= reg_downstream_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[18] <= reg_downstream_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[19] <= reg_downstream_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[20] <= reg_downstream_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[21] <= reg_downstream_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[22] <= reg_downstream_nativeaddress[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[23] <= reg_downstream_nativeaddress[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[24] <= reg_downstream_nativeaddress[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[25] <= reg_downstream_nativeaddress[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream
clk => clk.IN2
cpu_data_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[0].DATAIN
cpu_data_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[0].DATAIN
cpu_data_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[1].DATAIN
cpu_data_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[1].DATAIN
cpu_data_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[2].DATAIN
cpu_data_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[2].DATAIN
cpu_data_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[3].DATAIN
cpu_data_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[3].DATAIN
cpu_data_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[4].DATAIN
cpu_data_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[4].DATAIN
cpu_data_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[5].DATAIN
cpu_data_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[5].DATAIN
cpu_data_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[6].DATAIN
cpu_data_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[6].DATAIN
cpu_data_master_address_to_slave[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[7].DATAIN
cpu_data_master_address_to_slave[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[7].DATAIN
cpu_data_master_address_to_slave[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[8].DATAIN
cpu_data_master_address_to_slave[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[8].DATAIN
cpu_data_master_address_to_slave[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[9].DATAIN
cpu_data_master_address_to_slave[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[9].DATAIN
cpu_data_master_address_to_slave[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[10].DATAIN
cpu_data_master_address_to_slave[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[10].DATAIN
cpu_data_master_address_to_slave[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[11].DATAIN
cpu_data_master_address_to_slave[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[11].DATAIN
cpu_data_master_address_to_slave[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[12].DATAIN
cpu_data_master_address_to_slave[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[12].DATAIN
cpu_data_master_address_to_slave[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[13].DATAIN
cpu_data_master_address_to_slave[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[13].DATAIN
cpu_data_master_address_to_slave[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[14].DATAIN
cpu_data_master_address_to_slave[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[14].DATAIN
cpu_data_master_address_to_slave[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[15].DATAIN
cpu_data_master_address_to_slave[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[15].DATAIN
cpu_data_master_address_to_slave[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[16].DATAIN
cpu_data_master_address_to_slave[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[16].DATAIN
cpu_data_master_address_to_slave[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[17].DATAIN
cpu_data_master_address_to_slave[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[17].DATAIN
cpu_data_master_address_to_slave[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[18].DATAIN
cpu_data_master_address_to_slave[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[18].DATAIN
cpu_data_master_address_to_slave[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[19].DATAIN
cpu_data_master_address_to_slave[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[19].DATAIN
cpu_data_master_address_to_slave[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[20].DATAIN
cpu_data_master_address_to_slave[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[20].DATAIN
cpu_data_master_address_to_slave[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[21].DATAIN
cpu_data_master_address_to_slave[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[21].DATAIN
cpu_data_master_address_to_slave[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[22].DATAIN
cpu_data_master_address_to_slave[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[22].DATAIN
cpu_data_master_address_to_slave[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[23].DATAIN
cpu_data_master_address_to_slave[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[23].DATAIN
cpu_data_master_address_to_slave[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[24].DATAIN
cpu_data_master_address_to_slave[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[24].DATAIN
cpu_data_master_address_to_slave[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[25].DATAIN
cpu_data_master_address_to_slave[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[25].DATAIN
cpu_data_master_address_to_slave[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[26].DATAIN
cpu_data_master_address_to_slave[26] => Equal0.IN1
cpu_data_master_address_to_slave[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[27].DATAIN
cpu_data_master_address_to_slave[27] => Equal0.IN0
cpu_data_master_burstcount[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_burstcount.DATAB
cpu_data_master_burstcount[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_burstcount.DATAB
cpu_data_master_burstcount[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_burstcount.DATAB
cpu_data_master_burstcount[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_burstcount.DATAB
cpu_data_master_byteenable[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteenable.DATAB
cpu_data_master_byteenable[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteenable.DATAB
cpu_data_master_byteenable[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteenable.DATAB
cpu_data_master_byteenable[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteenable.DATAB
cpu_data_master_debugaccess => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_debugaccess.DATAB
cpu_data_master_latency_counter => LessThan0.IN2
cpu_data_master_latency_counter => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream.IN1
cpu_data_master_read => cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream.IN0
cpu_data_master_read => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream.IN1
cpu_data_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_read.IN0
cpu_data_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_in_a_read_cycle.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream.IN1
cpu_data_master_write => cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream.IN1
cpu_data_master_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_write.IN0
cpu_data_master_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_in_a_write_cycle.IN0
cpu_data_master_writedata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[0].DATAIN
cpu_data_master_writedata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[1].DATAIN
cpu_data_master_writedata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[2].DATAIN
cpu_data_master_writedata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[3].DATAIN
cpu_data_master_writedata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[4].DATAIN
cpu_data_master_writedata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[5].DATAIN
cpu_data_master_writedata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[6].DATAIN
cpu_data_master_writedata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[7].DATAIN
cpu_data_master_writedata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[8].DATAIN
cpu_data_master_writedata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[9].DATAIN
cpu_data_master_writedata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[10].DATAIN
cpu_data_master_writedata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[11].DATAIN
cpu_data_master_writedata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[12].DATAIN
cpu_data_master_writedata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[13].DATAIN
cpu_data_master_writedata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[14].DATAIN
cpu_data_master_writedata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[15].DATAIN
cpu_data_master_writedata[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[16].DATAIN
cpu_data_master_writedata[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[17].DATAIN
cpu_data_master_writedata[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[18].DATAIN
cpu_data_master_writedata[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[19].DATAIN
cpu_data_master_writedata[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[20].DATAIN
cpu_data_master_writedata[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[21].DATAIN
cpu_data_master_writedata[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[22].DATAIN
cpu_data_master_writedata[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[23].DATAIN
cpu_data_master_writedata[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[24].DATAIN
cpu_data_master_writedata[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[25].DATAIN
cpu_data_master_writedata[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[26].DATAIN
cpu_data_master_writedata[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[27].DATAIN
cpu_data_master_writedata[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[28].DATAIN
cpu_data_master_writedata[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[29].DATAIN
cpu_data_master_writedata[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[30].DATAIN
cpu_data_master_writedata[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[22].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[23].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[24].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[25].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[26].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[27].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[28].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[29].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[30].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdatavalid => always3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdatavalid => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_this_cycle_is_the_last_burst.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdatavalid => cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_waits_for_read.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_waits_for_write.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_waitrequest_from_sa.DATAIN
reset_n => reset_n.IN2
cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream <= cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream <= cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_shift_register <= rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream.fifo_contains_ones_n
cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream <= cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[0] <= cpu_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[1] <= cpu_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[2] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[3] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[4] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[5] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[6] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[7] <= cpu_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[8] <= cpu_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[9] <= cpu_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[10] <= cpu_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[11] <= cpu_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[12] <= cpu_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[13] <= cpu_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[14] <= cpu_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[15] <= cpu_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[16] <= cpu_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[17] <= cpu_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[18] <= cpu_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[19] <= cpu_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[20] <= cpu_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[21] <= cpu_data_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[22] <= cpu_data_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[23] <= cpu_data_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[24] <= cpu_data_master_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_address[25] <= cpu_data_master_address_to_slave[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_burstcount[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_burstcount[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_burstcount[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_burstcount[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[0] <= cpu_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[1] <= cpu_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[2] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[3] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[4] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[5] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[6] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[7] <= cpu_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[8] <= cpu_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[9] <= cpu_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[10] <= cpu_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[11] <= cpu_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[12] <= cpu_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[13] <= cpu_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[14] <= cpu_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[15] <= cpu_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[16] <= cpu_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[17] <= cpu_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[18] <= cpu_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[19] <= cpu_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[20] <= cpu_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[21] <= cpu_data_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[22] <= cpu_data_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[23] <= cpu_data_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[24] <= cpu_data_master_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[25] <= cpu_data_master_address_to_slave[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[26] <= cpu_data_master_address_to_slave[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteaddress[27] <= cpu_data_master_address_to_slave[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteenable[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteenable[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteenable[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteenable[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_debugaccess <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_read <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[24] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[25] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[26] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[27] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[28] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[29] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[30] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata_from_sa[31] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_waitrequest_from_sa <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_write <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_end_xfer <= d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream
clear_fifo => always1.IN1
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always98.IN0
clear_fifo => always99.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
clk => full_2.CLK
clk => stage_2[0].CLK
clk => stage_2[1].CLK
clk => stage_2[2].CLK
clk => stage_2[3].CLK
clk => full_3.CLK
clk => stage_3[0].CLK
clk => stage_3[1].CLK
clk => stage_3[2].CLK
clk => stage_3[3].CLK
clk => full_4.CLK
clk => stage_4[0].CLK
clk => stage_4[1].CLK
clk => stage_4[2].CLK
clk => stage_4[3].CLK
clk => full_5.CLK
clk => stage_5[0].CLK
clk => stage_5[1].CLK
clk => stage_5[2].CLK
clk => stage_5[3].CLK
clk => full_6.CLK
clk => stage_6[0].CLK
clk => stage_6[1].CLK
clk => stage_6[2].CLK
clk => stage_6[3].CLK
clk => full_7.CLK
clk => stage_7[0].CLK
clk => stage_7[1].CLK
clk => stage_7[2].CLK
clk => stage_7[3].CLK
clk => full_8.CLK
clk => stage_8[0].CLK
clk => stage_8[1].CLK
clk => stage_8[2].CLK
clk => stage_8[3].CLK
clk => full_9.CLK
clk => stage_9[0].CLK
clk => stage_9[1].CLK
clk => stage_9[2].CLK
clk => stage_9[3].CLK
clk => full_10.CLK
clk => stage_10[0].CLK
clk => stage_10[1].CLK
clk => stage_10[2].CLK
clk => stage_10[3].CLK
clk => full_11.CLK
clk => stage_11[0].CLK
clk => stage_11[1].CLK
clk => stage_11[2].CLK
clk => stage_11[3].CLK
clk => full_12.CLK
clk => stage_12[0].CLK
clk => stage_12[1].CLK
clk => stage_12[2].CLK
clk => stage_12[3].CLK
clk => full_13.CLK
clk => stage_13[0].CLK
clk => stage_13[1].CLK
clk => stage_13[2].CLK
clk => stage_13[3].CLK
clk => full_14.CLK
clk => stage_14[0].CLK
clk => stage_14[1].CLK
clk => stage_14[2].CLK
clk => stage_14[3].CLK
clk => full_15.CLK
clk => stage_15[0].CLK
clk => stage_15[1].CLK
clk => stage_15[2].CLK
clk => stage_15[3].CLK
clk => full_16.CLK
clk => stage_16[0].CLK
clk => stage_16[1].CLK
clk => stage_16[2].CLK
clk => stage_16[3].CLK
clk => full_17.CLK
clk => stage_17[0].CLK
clk => stage_17[1].CLK
clk => stage_17[2].CLK
clk => stage_17[3].CLK
clk => full_18.CLK
clk => stage_18[0].CLK
clk => stage_18[1].CLK
clk => stage_18[2].CLK
clk => stage_18[3].CLK
clk => full_19.CLK
clk => stage_19[0].CLK
clk => stage_19[1].CLK
clk => stage_19[2].CLK
clk => stage_19[3].CLK
clk => full_20.CLK
clk => stage_20[0].CLK
clk => stage_20[1].CLK
clk => stage_20[2].CLK
clk => stage_20[3].CLK
clk => full_21.CLK
clk => stage_21[0].CLK
clk => stage_21[1].CLK
clk => stage_21[2].CLK
clk => stage_21[3].CLK
clk => full_22.CLK
clk => stage_22[0].CLK
clk => stage_22[1].CLK
clk => stage_22[2].CLK
clk => stage_22[3].CLK
clk => full_23.CLK
clk => stage_23[0].CLK
clk => stage_23[1].CLK
clk => stage_23[2].CLK
clk => stage_23[3].CLK
clk => full_24.CLK
clk => stage_24[0].CLK
clk => stage_24[1].CLK
clk => stage_24[2].CLK
clk => stage_24[3].CLK
clk => full_25.CLK
clk => stage_25[0].CLK
clk => stage_25[1].CLK
clk => stage_25[2].CLK
clk => stage_25[3].CLK
clk => full_26.CLK
clk => stage_26[0].CLK
clk => stage_26[1].CLK
clk => stage_26[2].CLK
clk => stage_26[3].CLK
clk => full_27.CLK
clk => stage_27[0].CLK
clk => stage_27[1].CLK
clk => stage_27[2].CLK
clk => stage_27[3].CLK
clk => full_28.CLK
clk => stage_28[0].CLK
clk => stage_28[1].CLK
clk => stage_28[2].CLK
clk => stage_28[3].CLK
clk => full_29.CLK
clk => stage_29[0].CLK
clk => stage_29[1].CLK
clk => stage_29[2].CLK
clk => stage_29[3].CLK
clk => full_30.CLK
clk => stage_30[0].CLK
clk => stage_30[1].CLK
clk => stage_30[2].CLK
clk => stage_30[3].CLK
clk => full_31.CLK
clk => stage_31[0].CLK
clk => stage_31[1].CLK
clk => stage_31[2].CLK
clk => stage_31[3].CLK
clk => full_32.CLK
clk => stage_32[0].CLK
clk => stage_32[1].CLK
clk => stage_32[2].CLK
clk => stage_32[3].CLK
clk => full_33.CLK
clk => stage_33[0].CLK
clk => stage_33[1].CLK
clk => stage_33[2].CLK
clk => stage_33[3].CLK
clk => full_34.CLK
clk => stage_34[0].CLK
clk => stage_34[1].CLK
clk => stage_34[2].CLK
clk => stage_34[3].CLK
clk => full_35.CLK
clk => stage_35[0].CLK
clk => stage_35[1].CLK
clk => stage_35[2].CLK
clk => stage_35[3].CLK
clk => full_36.CLK
clk => stage_36[0].CLK
clk => stage_36[1].CLK
clk => stage_36[2].CLK
clk => stage_36[3].CLK
clk => full_37.CLK
clk => stage_37[0].CLK
clk => stage_37[1].CLK
clk => stage_37[2].CLK
clk => stage_37[3].CLK
clk => full_38.CLK
clk => stage_38[0].CLK
clk => stage_38[1].CLK
clk => stage_38[2].CLK
clk => stage_38[3].CLK
clk => full_39.CLK
clk => stage_39[0].CLK
clk => stage_39[1].CLK
clk => stage_39[2].CLK
clk => stage_39[3].CLK
clk => full_40.CLK
clk => stage_40[0].CLK
clk => stage_40[1].CLK
clk => stage_40[2].CLK
clk => stage_40[3].CLK
clk => full_41.CLK
clk => stage_41[0].CLK
clk => stage_41[1].CLK
clk => stage_41[2].CLK
clk => stage_41[3].CLK
clk => full_42.CLK
clk => stage_42[0].CLK
clk => stage_42[1].CLK
clk => stage_42[2].CLK
clk => stage_42[3].CLK
clk => full_43.CLK
clk => stage_43[0].CLK
clk => stage_43[1].CLK
clk => stage_43[2].CLK
clk => stage_43[3].CLK
clk => full_44.CLK
clk => stage_44[0].CLK
clk => stage_44[1].CLK
clk => stage_44[2].CLK
clk => stage_44[3].CLK
clk => full_45.CLK
clk => stage_45[0].CLK
clk => stage_45[1].CLK
clk => stage_45[2].CLK
clk => stage_45[3].CLK
clk => full_46.CLK
clk => stage_46[0].CLK
clk => stage_46[1].CLK
clk => stage_46[2].CLK
clk => stage_46[3].CLK
clk => full_47.CLK
clk => stage_47[0].CLK
clk => stage_47[1].CLK
clk => stage_47[2].CLK
clk => stage_47[3].CLK
clk => full_48.CLK
clk => stage_48[0].CLK
clk => stage_48[1].CLK
clk => stage_48[2].CLK
clk => stage_48[3].CLK
clk => full_49.CLK
clk => stage_49[0].CLK
clk => stage_49[1].CLK
clk => stage_49[2].CLK
clk => stage_49[3].CLK
data_in[0] => p48_stage_48[0].DATAB
data_in[0] => p47_stage_47[0].DATAB
data_in[0] => p46_stage_46[0].DATAB
data_in[0] => p45_stage_45[0].DATAB
data_in[0] => p44_stage_44[0].DATAB
data_in[0] => p43_stage_43[0].DATAB
data_in[0] => p42_stage_42[0].DATAB
data_in[0] => p41_stage_41[0].DATAB
data_in[0] => p40_stage_40[0].DATAB
data_in[0] => p39_stage_39[0].DATAB
data_in[0] => p38_stage_38[0].DATAB
data_in[0] => p37_stage_37[0].DATAB
data_in[0] => p36_stage_36[0].DATAB
data_in[0] => p35_stage_35[0].DATAB
data_in[0] => p34_stage_34[0].DATAB
data_in[0] => p33_stage_33[0].DATAB
data_in[0] => p32_stage_32[0].DATAB
data_in[0] => p31_stage_31[0].DATAB
data_in[0] => p30_stage_30[0].DATAB
data_in[0] => p29_stage_29[0].DATAB
data_in[0] => p28_stage_28[0].DATAB
data_in[0] => p27_stage_27[0].DATAB
data_in[0] => p26_stage_26[0].DATAB
data_in[0] => p25_stage_25[0].DATAB
data_in[0] => p24_stage_24[0].DATAB
data_in[0] => p23_stage_23[0].DATAB
data_in[0] => p22_stage_22[0].DATAB
data_in[0] => p21_stage_21[0].DATAB
data_in[0] => p20_stage_20[0].DATAB
data_in[0] => p19_stage_19[0].DATAB
data_in[0] => p18_stage_18[0].DATAB
data_in[0] => p17_stage_17[0].DATAB
data_in[0] => p16_stage_16[0].DATAB
data_in[0] => p15_stage_15[0].DATAB
data_in[0] => p14_stage_14[0].DATAB
data_in[0] => p13_stage_13[0].DATAB
data_in[0] => p12_stage_12[0].DATAB
data_in[0] => p11_stage_11[0].DATAB
data_in[0] => p10_stage_10[0].DATAB
data_in[0] => p9_stage_9[0].DATAB
data_in[0] => p8_stage_8[0].DATAB
data_in[0] => p7_stage_7[0].DATAB
data_in[0] => p6_stage_6[0].DATAB
data_in[0] => p5_stage_5[0].DATAB
data_in[0] => p4_stage_4[0].DATAB
data_in[0] => p3_stage_3[0].DATAB
data_in[0] => p2_stage_2[0].DATAB
data_in[0] => p1_stage_1[0].DATAB
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_49.DATAA
data_in[1] => p48_stage_48[1].DATAB
data_in[1] => p47_stage_47[1].DATAB
data_in[1] => p46_stage_46[1].DATAB
data_in[1] => p45_stage_45[1].DATAB
data_in[1] => p44_stage_44[1].DATAB
data_in[1] => p43_stage_43[1].DATAB
data_in[1] => p42_stage_42[1].DATAB
data_in[1] => p41_stage_41[1].DATAB
data_in[1] => p40_stage_40[1].DATAB
data_in[1] => p39_stage_39[1].DATAB
data_in[1] => p38_stage_38[1].DATAB
data_in[1] => p37_stage_37[1].DATAB
data_in[1] => p36_stage_36[1].DATAB
data_in[1] => p35_stage_35[1].DATAB
data_in[1] => p34_stage_34[1].DATAB
data_in[1] => p33_stage_33[1].DATAB
data_in[1] => p32_stage_32[1].DATAB
data_in[1] => p31_stage_31[1].DATAB
data_in[1] => p30_stage_30[1].DATAB
data_in[1] => p29_stage_29[1].DATAB
data_in[1] => p28_stage_28[1].DATAB
data_in[1] => p27_stage_27[1].DATAB
data_in[1] => p26_stage_26[1].DATAB
data_in[1] => p25_stage_25[1].DATAB
data_in[1] => p24_stage_24[1].DATAB
data_in[1] => p23_stage_23[1].DATAB
data_in[1] => p22_stage_22[1].DATAB
data_in[1] => p21_stage_21[1].DATAB
data_in[1] => p20_stage_20[1].DATAB
data_in[1] => p19_stage_19[1].DATAB
data_in[1] => p18_stage_18[1].DATAB
data_in[1] => p17_stage_17[1].DATAB
data_in[1] => p16_stage_16[1].DATAB
data_in[1] => p15_stage_15[1].DATAB
data_in[1] => p14_stage_14[1].DATAB
data_in[1] => p13_stage_13[1].DATAB
data_in[1] => p12_stage_12[1].DATAB
data_in[1] => p11_stage_11[1].DATAB
data_in[1] => p10_stage_10[1].DATAB
data_in[1] => p9_stage_9[1].DATAB
data_in[1] => p8_stage_8[1].DATAB
data_in[1] => p7_stage_7[1].DATAB
data_in[1] => p6_stage_6[1].DATAB
data_in[1] => p5_stage_5[1].DATAB
data_in[1] => p4_stage_4[1].DATAB
data_in[1] => p3_stage_3[1].DATAB
data_in[1] => p2_stage_2[1].DATAB
data_in[1] => p1_stage_1[1].DATAB
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_49.DATAA
data_in[2] => p48_stage_48[2].DATAB
data_in[2] => p47_stage_47[2].DATAB
data_in[2] => p46_stage_46[2].DATAB
data_in[2] => p45_stage_45[2].DATAB
data_in[2] => p44_stage_44[2].DATAB
data_in[2] => p43_stage_43[2].DATAB
data_in[2] => p42_stage_42[2].DATAB
data_in[2] => p41_stage_41[2].DATAB
data_in[2] => p40_stage_40[2].DATAB
data_in[2] => p39_stage_39[2].DATAB
data_in[2] => p38_stage_38[2].DATAB
data_in[2] => p37_stage_37[2].DATAB
data_in[2] => p36_stage_36[2].DATAB
data_in[2] => p35_stage_35[2].DATAB
data_in[2] => p34_stage_34[2].DATAB
data_in[2] => p33_stage_33[2].DATAB
data_in[2] => p32_stage_32[2].DATAB
data_in[2] => p31_stage_31[2].DATAB
data_in[2] => p30_stage_30[2].DATAB
data_in[2] => p29_stage_29[2].DATAB
data_in[2] => p28_stage_28[2].DATAB
data_in[2] => p27_stage_27[2].DATAB
data_in[2] => p26_stage_26[2].DATAB
data_in[2] => p25_stage_25[2].DATAB
data_in[2] => p24_stage_24[2].DATAB
data_in[2] => p23_stage_23[2].DATAB
data_in[2] => p22_stage_22[2].DATAB
data_in[2] => p21_stage_21[2].DATAB
data_in[2] => p20_stage_20[2].DATAB
data_in[2] => p19_stage_19[2].DATAB
data_in[2] => p18_stage_18[2].DATAB
data_in[2] => p17_stage_17[2].DATAB
data_in[2] => p16_stage_16[2].DATAB
data_in[2] => p15_stage_15[2].DATAB
data_in[2] => p14_stage_14[2].DATAB
data_in[2] => p13_stage_13[2].DATAB
data_in[2] => p12_stage_12[2].DATAB
data_in[2] => p11_stage_11[2].DATAB
data_in[2] => p10_stage_10[2].DATAB
data_in[2] => p9_stage_9[2].DATAB
data_in[2] => p8_stage_8[2].DATAB
data_in[2] => p7_stage_7[2].DATAB
data_in[2] => p6_stage_6[2].DATAB
data_in[2] => p5_stage_5[2].DATAB
data_in[2] => p4_stage_4[2].DATAB
data_in[2] => p3_stage_3[2].DATAB
data_in[2] => p2_stage_2[2].DATAB
data_in[2] => p1_stage_1[2].DATAB
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_49.DATAA
data_in[3] => p48_stage_48[3].DATAB
data_in[3] => p47_stage_47[3].DATAB
data_in[3] => p46_stage_46[3].DATAB
data_in[3] => p45_stage_45[3].DATAB
data_in[3] => p44_stage_44[3].DATAB
data_in[3] => p43_stage_43[3].DATAB
data_in[3] => p42_stage_42[3].DATAB
data_in[3] => p41_stage_41[3].DATAB
data_in[3] => p40_stage_40[3].DATAB
data_in[3] => p39_stage_39[3].DATAB
data_in[3] => p38_stage_38[3].DATAB
data_in[3] => p37_stage_37[3].DATAB
data_in[3] => p36_stage_36[3].DATAB
data_in[3] => p35_stage_35[3].DATAB
data_in[3] => p34_stage_34[3].DATAB
data_in[3] => p33_stage_33[3].DATAB
data_in[3] => p32_stage_32[3].DATAB
data_in[3] => p31_stage_31[3].DATAB
data_in[3] => p30_stage_30[3].DATAB
data_in[3] => p29_stage_29[3].DATAB
data_in[3] => p28_stage_28[3].DATAB
data_in[3] => p27_stage_27[3].DATAB
data_in[3] => p26_stage_26[3].DATAB
data_in[3] => p25_stage_25[3].DATAB
data_in[3] => p24_stage_24[3].DATAB
data_in[3] => p23_stage_23[3].DATAB
data_in[3] => p22_stage_22[3].DATAB
data_in[3] => p21_stage_21[3].DATAB
data_in[3] => p20_stage_20[3].DATAB
data_in[3] => p19_stage_19[3].DATAB
data_in[3] => p18_stage_18[3].DATAB
data_in[3] => p17_stage_17[3].DATAB
data_in[3] => p16_stage_16[3].DATAB
data_in[3] => p15_stage_15[3].DATAB
data_in[3] => p14_stage_14[3].DATAB
data_in[3] => p13_stage_13[3].DATAB
data_in[3] => p12_stage_12[3].DATAB
data_in[3] => p11_stage_11[3].DATAB
data_in[3] => p10_stage_10[3].DATAB
data_in[3] => p9_stage_9[3].DATAB
data_in[3] => p8_stage_8[3].DATAB
data_in[3] => p7_stage_7[3].DATAB
data_in[3] => p6_stage_6[3].DATAB
data_in[3] => p5_stage_5[3].DATAB
data_in[3] => p4_stage_4[3].DATAB
data_in[3] => p3_stage_3[3].DATAB
data_in[3] => p2_stage_2[3].DATAB
data_in[3] => p1_stage_1[3].DATAB
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_49.DATAA
read => p49_full_49.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always98.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_49.ACLR
reset_n => stage_49[0].ACLR
reset_n => stage_49[1].ACLR
reset_n => stage_49[2].ACLR
reset_n => stage_49[3].ACLR
reset_n => stage_48[0].ACLR
reset_n => stage_48[1].ACLR
reset_n => stage_48[2].ACLR
reset_n => stage_48[3].ACLR
reset_n => full_48.ACLR
reset_n => stage_47[0].ACLR
reset_n => stage_47[1].ACLR
reset_n => stage_47[2].ACLR
reset_n => stage_47[3].ACLR
reset_n => full_47.ACLR
reset_n => stage_46[0].ACLR
reset_n => stage_46[1].ACLR
reset_n => stage_46[2].ACLR
reset_n => stage_46[3].ACLR
reset_n => full_46.ACLR
reset_n => stage_45[0].ACLR
reset_n => stage_45[1].ACLR
reset_n => stage_45[2].ACLR
reset_n => stage_45[3].ACLR
reset_n => full_45.ACLR
reset_n => stage_44[0].ACLR
reset_n => stage_44[1].ACLR
reset_n => stage_44[2].ACLR
reset_n => stage_44[3].ACLR
reset_n => full_44.ACLR
reset_n => stage_43[0].ACLR
reset_n => stage_43[1].ACLR
reset_n => stage_43[2].ACLR
reset_n => stage_43[3].ACLR
reset_n => full_43.ACLR
reset_n => stage_42[0].ACLR
reset_n => stage_42[1].ACLR
reset_n => stage_42[2].ACLR
reset_n => stage_42[3].ACLR
reset_n => full_42.ACLR
reset_n => stage_41[0].ACLR
reset_n => stage_41[1].ACLR
reset_n => stage_41[2].ACLR
reset_n => stage_41[3].ACLR
reset_n => full_41.ACLR
reset_n => stage_40[0].ACLR
reset_n => stage_40[1].ACLR
reset_n => stage_40[2].ACLR
reset_n => stage_40[3].ACLR
reset_n => full_40.ACLR
reset_n => stage_39[0].ACLR
reset_n => stage_39[1].ACLR
reset_n => stage_39[2].ACLR
reset_n => stage_39[3].ACLR
reset_n => full_39.ACLR
reset_n => stage_38[0].ACLR
reset_n => stage_38[1].ACLR
reset_n => stage_38[2].ACLR
reset_n => stage_38[3].ACLR
reset_n => full_38.ACLR
reset_n => stage_37[0].ACLR
reset_n => stage_37[1].ACLR
reset_n => stage_37[2].ACLR
reset_n => stage_37[3].ACLR
reset_n => full_37.ACLR
reset_n => stage_36[0].ACLR
reset_n => stage_36[1].ACLR
reset_n => stage_36[2].ACLR
reset_n => stage_36[3].ACLR
reset_n => full_36.ACLR
reset_n => stage_35[0].ACLR
reset_n => stage_35[1].ACLR
reset_n => stage_35[2].ACLR
reset_n => stage_35[3].ACLR
reset_n => full_35.ACLR
reset_n => stage_34[0].ACLR
reset_n => stage_34[1].ACLR
reset_n => stage_34[2].ACLR
reset_n => stage_34[3].ACLR
reset_n => full_34.ACLR
reset_n => stage_33[0].ACLR
reset_n => stage_33[1].ACLR
reset_n => stage_33[2].ACLR
reset_n => stage_33[3].ACLR
reset_n => full_33.ACLR
reset_n => stage_32[0].ACLR
reset_n => stage_32[1].ACLR
reset_n => stage_32[2].ACLR
reset_n => stage_32[3].ACLR
reset_n => full_32.ACLR
reset_n => stage_31[0].ACLR
reset_n => stage_31[1].ACLR
reset_n => stage_31[2].ACLR
reset_n => stage_31[3].ACLR
reset_n => full_31.ACLR
reset_n => stage_30[0].ACLR
reset_n => stage_30[1].ACLR
reset_n => stage_30[2].ACLR
reset_n => stage_30[3].ACLR
reset_n => full_30.ACLR
reset_n => stage_29[0].ACLR
reset_n => stage_29[1].ACLR
reset_n => stage_29[2].ACLR
reset_n => stage_29[3].ACLR
reset_n => full_29.ACLR
reset_n => stage_28[0].ACLR
reset_n => stage_28[1].ACLR
reset_n => stage_28[2].ACLR
reset_n => stage_28[3].ACLR
reset_n => full_28.ACLR
reset_n => stage_27[0].ACLR
reset_n => stage_27[1].ACLR
reset_n => stage_27[2].ACLR
reset_n => stage_27[3].ACLR
reset_n => full_27.ACLR
reset_n => stage_26[0].ACLR
reset_n => stage_26[1].ACLR
reset_n => stage_26[2].ACLR
reset_n => stage_26[3].ACLR
reset_n => full_26.ACLR
reset_n => stage_25[0].ACLR
reset_n => stage_25[1].ACLR
reset_n => stage_25[2].ACLR
reset_n => stage_25[3].ACLR
reset_n => full_25.ACLR
reset_n => stage_24[0].ACLR
reset_n => stage_24[1].ACLR
reset_n => stage_24[2].ACLR
reset_n => stage_24[3].ACLR
reset_n => full_24.ACLR
reset_n => stage_23[0].ACLR
reset_n => stage_23[1].ACLR
reset_n => stage_23[2].ACLR
reset_n => stage_23[3].ACLR
reset_n => full_23.ACLR
reset_n => stage_22[0].ACLR
reset_n => stage_22[1].ACLR
reset_n => stage_22[2].ACLR
reset_n => stage_22[3].ACLR
reset_n => full_22.ACLR
reset_n => stage_21[0].ACLR
reset_n => stage_21[1].ACLR
reset_n => stage_21[2].ACLR
reset_n => stage_21[3].ACLR
reset_n => full_21.ACLR
reset_n => stage_20[0].ACLR
reset_n => stage_20[1].ACLR
reset_n => stage_20[2].ACLR
reset_n => stage_20[3].ACLR
reset_n => full_20.ACLR
reset_n => stage_19[0].ACLR
reset_n => stage_19[1].ACLR
reset_n => stage_19[2].ACLR
reset_n => stage_19[3].ACLR
reset_n => full_19.ACLR
reset_n => stage_18[0].ACLR
reset_n => stage_18[1].ACLR
reset_n => stage_18[2].ACLR
reset_n => stage_18[3].ACLR
reset_n => full_18.ACLR
reset_n => stage_17[0].ACLR
reset_n => stage_17[1].ACLR
reset_n => stage_17[2].ACLR
reset_n => stage_17[3].ACLR
reset_n => full_17.ACLR
reset_n => stage_16[0].ACLR
reset_n => stage_16[1].ACLR
reset_n => stage_16[2].ACLR
reset_n => stage_16[3].ACLR
reset_n => full_16.ACLR
reset_n => stage_15[0].ACLR
reset_n => stage_15[1].ACLR
reset_n => stage_15[2].ACLR
reset_n => stage_15[3].ACLR
reset_n => full_15.ACLR
reset_n => stage_14[0].ACLR
reset_n => stage_14[1].ACLR
reset_n => stage_14[2].ACLR
reset_n => stage_14[3].ACLR
reset_n => full_14.ACLR
reset_n => stage_13[0].ACLR
reset_n => stage_13[1].ACLR
reset_n => stage_13[2].ACLR
reset_n => stage_13[3].ACLR
reset_n => full_13.ACLR
reset_n => stage_12[0].ACLR
reset_n => stage_12[1].ACLR
reset_n => stage_12[2].ACLR
reset_n => stage_12[3].ACLR
reset_n => full_12.ACLR
reset_n => stage_11[0].ACLR
reset_n => stage_11[1].ACLR
reset_n => stage_11[2].ACLR
reset_n => stage_11[3].ACLR
reset_n => full_11.ACLR
reset_n => stage_10[0].ACLR
reset_n => stage_10[1].ACLR
reset_n => stage_10[2].ACLR
reset_n => stage_10[3].ACLR
reset_n => full_10.ACLR
reset_n => stage_9[0].ACLR
reset_n => stage_9[1].ACLR
reset_n => stage_9[2].ACLR
reset_n => stage_9[3].ACLR
reset_n => full_9.ACLR
reset_n => stage_8[0].ACLR
reset_n => stage_8[1].ACLR
reset_n => stage_8[2].ACLR
reset_n => stage_8[3].ACLR
reset_n => full_8.ACLR
reset_n => stage_7[0].ACLR
reset_n => stage_7[1].ACLR
reset_n => stage_7[2].ACLR
reset_n => stage_7[3].ACLR
reset_n => full_7.ACLR
reset_n => stage_6[0].ACLR
reset_n => stage_6[1].ACLR
reset_n => stage_6[2].ACLR
reset_n => stage_6[3].ACLR
reset_n => full_6.ACLR
reset_n => stage_5[0].ACLR
reset_n => stage_5[1].ACLR
reset_n => stage_5[2].ACLR
reset_n => stage_5[3].ACLR
reset_n => full_5.ACLR
reset_n => stage_4[0].ACLR
reset_n => stage_4[1].ACLR
reset_n => stage_4[2].ACLR
reset_n => stage_4[3].ACLR
reset_n => full_4.ACLR
reset_n => stage_3[0].ACLR
reset_n => stage_3[1].ACLR
reset_n => stage_3[2].ACLR
reset_n => stage_3[3].ACLR
reset_n => full_3.ACLR
reset_n => stage_2[0].ACLR
reset_n => stage_2[1].ACLR
reset_n => stage_2[2].ACLR
reset_n => stage_2[3].ACLR
reset_n => full_2.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always98.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always101.IN1
write => updated_one_count.IN1
write => p49_full_49.IN1
write => always99.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_49.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream
clear_fifo => always1.IN1
clear_fifo => full_49.OUTPUTSELECT
clear_fifo => full_48.OUTPUTSELECT
clear_fifo => full_47.OUTPUTSELECT
clear_fifo => full_46.OUTPUTSELECT
clear_fifo => full_45.OUTPUTSELECT
clear_fifo => full_44.OUTPUTSELECT
clear_fifo => full_43.OUTPUTSELECT
clear_fifo => full_42.OUTPUTSELECT
clear_fifo => full_41.OUTPUTSELECT
clear_fifo => full_40.OUTPUTSELECT
clear_fifo => full_39.OUTPUTSELECT
clear_fifo => full_38.OUTPUTSELECT
clear_fifo => full_37.OUTPUTSELECT
clear_fifo => full_36.OUTPUTSELECT
clear_fifo => full_35.OUTPUTSELECT
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always98.IN0
clear_fifo => always99.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p48_stage_48.IN1
clear_fifo => p47_stage_47.IN1
clear_fifo => p46_stage_46.IN1
clear_fifo => p45_stage_45.IN1
clear_fifo => p44_stage_44.IN1
clear_fifo => p43_stage_43.IN1
clear_fifo => p42_stage_42.IN1
clear_fifo => p41_stage_41.IN1
clear_fifo => p40_stage_40.IN1
clear_fifo => p39_stage_39.IN1
clear_fifo => p38_stage_38.IN1
clear_fifo => p37_stage_37.IN1
clear_fifo => p36_stage_36.IN1
clear_fifo => p35_stage_35.IN1
clear_fifo => p34_stage_34.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
clk => full_35.CLK
clk => stage_35.CLK
clk => full_36.CLK
clk => stage_36.CLK
clk => full_37.CLK
clk => stage_37.CLK
clk => full_38.CLK
clk => stage_38.CLK
clk => full_39.CLK
clk => stage_39.CLK
clk => full_40.CLK
clk => stage_40.CLK
clk => full_41.CLK
clk => stage_41.CLK
clk => full_42.CLK
clk => stage_42.CLK
clk => full_43.CLK
clk => stage_43.CLK
clk => full_44.CLK
clk => stage_44.CLK
clk => full_45.CLK
clk => stage_45.CLK
clk => full_46.CLK
clk => stage_46.CLK
clk => full_47.CLK
clk => stage_47.CLK
clk => full_48.CLK
clk => stage_48.CLK
clk => full_49.CLK
clk => stage_49.CLK
data_in => p48_stage_48.DATAB
data_in => p47_stage_47.DATAB
data_in => p46_stage_46.DATAB
data_in => p45_stage_45.DATAB
data_in => p44_stage_44.DATAB
data_in => p43_stage_43.DATAB
data_in => p42_stage_42.DATAB
data_in => p41_stage_41.DATAB
data_in => p40_stage_40.DATAB
data_in => p39_stage_39.DATAB
data_in => p38_stage_38.DATAB
data_in => p37_stage_37.DATAB
data_in => p36_stage_36.DATAB
data_in => p35_stage_35.DATAB
data_in => p34_stage_34.DATAB
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_49.DATAA
read => p49_full_49.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always70.IN1
read => always72.IN1
read => always74.IN1
read => always76.IN1
read => always78.IN1
read => always80.IN1
read => always82.IN1
read => always84.IN1
read => always86.IN1
read => always88.IN1
read => always90.IN1
read => always92.IN1
read => always94.IN1
read => always96.IN1
read => always98.IN1
read => always98.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_49.ACLR
reset_n => stage_49.ACLR
reset_n => stage_48.ACLR
reset_n => full_48.ACLR
reset_n => stage_47.ACLR
reset_n => full_47.ACLR
reset_n => stage_46.ACLR
reset_n => full_46.ACLR
reset_n => stage_45.ACLR
reset_n => full_45.ACLR
reset_n => stage_44.ACLR
reset_n => full_44.ACLR
reset_n => stage_43.ACLR
reset_n => full_43.ACLR
reset_n => stage_42.ACLR
reset_n => full_42.ACLR
reset_n => stage_41.ACLR
reset_n => full_41.ACLR
reset_n => stage_40.ACLR
reset_n => full_40.ACLR
reset_n => stage_39.ACLR
reset_n => full_39.ACLR
reset_n => stage_38.ACLR
reset_n => full_38.ACLR
reset_n => stage_37.ACLR
reset_n => full_37.ACLR
reset_n => stage_36.ACLR
reset_n => full_36.ACLR
reset_n => stage_35.ACLR
reset_n => full_35.ACLR
reset_n => stage_34.ACLR
reset_n => full_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always70.IN1
sync_reset => always72.IN1
sync_reset => always74.IN1
sync_reset => always76.IN1
sync_reset => always78.IN1
sync_reset => always80.IN1
sync_reset => always82.IN1
sync_reset => always84.IN1
sync_reset => always86.IN1
sync_reset => always88.IN1
sync_reset => always90.IN1
sync_reset => always92.IN1
sync_reset => always94.IN1
sync_reset => always96.IN1
sync_reset => always98.IN1
sync_reset => always98.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => always70.IN1
write => always70.IN1
write => always72.IN1
write => always72.IN1
write => always74.IN1
write => always74.IN1
write => always76.IN1
write => always76.IN1
write => always78.IN1
write => always78.IN1
write => always80.IN1
write => always80.IN1
write => always82.IN1
write => always82.IN1
write => always84.IN1
write => always84.IN1
write => always86.IN1
write => always86.IN1
write => always88.IN1
write => always88.IN1
write => always90.IN1
write => always90.IN1
write => always92.IN1
write => always92.IN1
write => always94.IN1
write => always94.IN1
write => always96.IN1
write => always96.IN1
write => always98.IN1
write => always98.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always101.IN1
write => updated_one_count.IN1
write => p49_full_49.IN1
write => always99.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_49.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream
clk => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_latency_counter~reg0.CLK
clk => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_read_but_no_slave_selected.CLK
cpu_ddr_clock_bridge_s1_readdata_from_sa[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[0].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[1].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[2].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[3].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[4].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[5].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[6].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[7].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[8].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[9].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[10].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[11].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[12].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[13].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[14].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[15].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[16].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[17].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[18].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[19].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[20].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[21].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[22].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[23].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[24].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[25].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[26].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[27].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[28].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[29].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[30].DATAIN
cpu_ddr_clock_bridge_s1_readdata_from_sa[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[31].DATAIN
cpu_ddr_clock_bridge_s1_waitrequest_from_sa => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[22].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[23].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[24].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[25].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_burstcount => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_byteenable[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_byteenable[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_byteenable[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_byteenable[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_granted_cpu_ddr_clock_bridge_s1 => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_granted_cpu_ddr_clock_bridge_s1 => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_read_but_no_slave_selected.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_qualified_request_cpu_ddr_clock_bridge_s1 => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_read => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_read => p1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_latency_counter.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_read_data_valid_cpu_ddr_clock_bridge_s1 => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdatavalid.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_read_data_valid_cpu_ddr_clock_bridge_s1_shift_register => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_requests_cpu_ddr_clock_bridge_s1 => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_write => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[4] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[5] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[6] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[7] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[8] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[9] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[10] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[11] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[12] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[13] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[14] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[15] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[16] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[17] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[18] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[19] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[20] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[21] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[22] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[23] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[24] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[25] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[26] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[27] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[28] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[29] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[30] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_writedata[31] => ~NO_FANOUT~
d1_cpu_ddr_clock_bridge_s1_end_xfer => ~NO_FANOUT~
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_reset_n.DATAIN
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_latency_counter~reg0.ACLR
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_read_but_no_slave_selected.ACLR
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[24] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address_to_slave[25] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_address[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_latency_counter <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[0] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[1] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[2] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[3] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[4] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[5] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[6] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[7] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[8] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[9] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[10] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[11] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[12] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[13] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[14] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[15] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[16] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[17] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[18] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[19] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[20] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[21] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[22] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[23] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[24] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[25] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[26] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[27] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[28] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[29] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[30] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdata[31] <= cpu_ddr_clock_bridge_s1_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdatavalid <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_waitrequest <= r_0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_nativeaddress[5]~reg0.CLK
clk => reg_downstream_nativeaddress[6]~reg0.CLK
clk => reg_downstream_nativeaddress[7]~reg0.CLK
clk => reg_downstream_nativeaddress[8]~reg0.CLK
clk => reg_downstream_nativeaddress[9]~reg0.CLK
clk => reg_downstream_nativeaddress[10]~reg0.CLK
clk => reg_downstream_nativeaddress[11]~reg0.CLK
clk => reg_downstream_nativeaddress[12]~reg0.CLK
clk => reg_downstream_nativeaddress[13]~reg0.CLK
clk => reg_downstream_nativeaddress[14]~reg0.CLK
clk => reg_downstream_nativeaddress[15]~reg0.CLK
clk => reg_downstream_nativeaddress[16]~reg0.CLK
clk => reg_downstream_nativeaddress[17]~reg0.CLK
clk => reg_downstream_nativeaddress[18]~reg0.CLK
clk => reg_downstream_nativeaddress[19]~reg0.CLK
clk => reg_downstream_nativeaddress[20]~reg0.CLK
clk => reg_downstream_nativeaddress[21]~reg0.CLK
clk => reg_downstream_nativeaddress[22]~reg0.CLK
clk => reg_downstream_nativeaddress[23]~reg0.CLK
clk => reg_downstream_nativeaddress[24]~reg0.CLK
clk => reg_downstream_nativeaddress[25]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => reg_downstream_address[5]~reg0.CLK
clk => reg_downstream_address[6]~reg0.CLK
clk => reg_downstream_address[7]~reg0.CLK
clk => reg_downstream_address[8]~reg0.CLK
clk => reg_downstream_address[9]~reg0.CLK
clk => reg_downstream_address[10]~reg0.CLK
clk => reg_downstream_address[11]~reg0.CLK
clk => reg_downstream_address[12]~reg0.CLK
clk => reg_downstream_address[13]~reg0.CLK
clk => reg_downstream_address[14]~reg0.CLK
clk => reg_downstream_address[15]~reg0.CLK
clk => reg_downstream_address[16]~reg0.CLK
clk => reg_downstream_address[17]~reg0.CLK
clk => reg_downstream_address[18]~reg0.CLK
clk => reg_downstream_address[19]~reg0.CLK
clk => reg_downstream_address[20]~reg0.CLK
clk => reg_downstream_address[21]~reg0.CLK
clk => reg_downstream_address[22]~reg0.CLK
clk => reg_downstream_address[23]~reg0.CLK
clk => reg_downstream_address[24]~reg0.CLK
clk => reg_downstream_address[25]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_nativeaddress[11].CLK
clk => registered_upstream_nativeaddress[12].CLK
clk => registered_upstream_nativeaddress[13].CLK
clk => registered_upstream_nativeaddress[14].CLK
clk => registered_upstream_nativeaddress[15].CLK
clk => registered_upstream_nativeaddress[16].CLK
clk => registered_upstream_nativeaddress[17].CLK
clk => registered_upstream_nativeaddress[18].CLK
clk => registered_upstream_nativeaddress[19].CLK
clk => registered_upstream_nativeaddress[20].CLK
clk => registered_upstream_nativeaddress[21].CLK
clk => registered_upstream_nativeaddress[22].CLK
clk => registered_upstream_nativeaddress[23].CLK
clk => registered_upstream_nativeaddress[24].CLK
clk => registered_upstream_nativeaddress[25].CLK
clk => registered_upstream_address[0].CLK
clk => registered_upstream_address[1].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_address[11].CLK
clk => registered_upstream_address[12].CLK
clk => registered_upstream_address[13].CLK
clk => registered_upstream_address[14].CLK
clk => registered_upstream_address[15].CLK
clk => registered_upstream_address[16].CLK
clk => registered_upstream_address[17].CLK
clk => registered_upstream_address[18].CLK
clk => registered_upstream_address[19].CLK
clk => registered_upstream_address[20].CLK
clk => registered_upstream_address[21].CLK
clk => registered_upstream_address[22].CLK
clk => registered_upstream_address[23].CLK
clk => registered_upstream_address[24].CLK
clk => registered_upstream_address[25].CLK
clk => registered_upstream_address[26].CLK
clk => registered_upstream_address[27].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[25]~reg0.ENA
downstream_waitrequest => reg_downstream_address[24]~reg0.ENA
downstream_waitrequest => reg_downstream_address[23]~reg0.ENA
downstream_waitrequest => reg_downstream_address[22]~reg0.ENA
downstream_waitrequest => reg_downstream_address[21]~reg0.ENA
downstream_waitrequest => reg_downstream_address[20]~reg0.ENA
downstream_waitrequest => reg_downstream_address[19]~reg0.ENA
downstream_waitrequest => reg_downstream_address[18]~reg0.ENA
downstream_waitrequest => reg_downstream_address[17]~reg0.ENA
downstream_waitrequest => reg_downstream_address[16]~reg0.ENA
downstream_waitrequest => reg_downstream_address[15]~reg0.ENA
downstream_waitrequest => reg_downstream_address[14]~reg0.ENA
downstream_waitrequest => reg_downstream_address[13]~reg0.ENA
downstream_waitrequest => reg_downstream_address[12]~reg0.ENA
downstream_waitrequest => reg_downstream_address[11]~reg0.ENA
downstream_waitrequest => reg_downstream_address[10]~reg0.ENA
downstream_waitrequest => reg_downstream_address[9]~reg0.ENA
downstream_waitrequest => reg_downstream_address[8]~reg0.ENA
downstream_waitrequest => reg_downstream_address[7]~reg0.ENA
downstream_waitrequest => reg_downstream_address[6]~reg0.ENA
downstream_waitrequest => reg_downstream_address[5]~reg0.ENA
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[25]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[24]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[23]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[22]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[21]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[20]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[19]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[18]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[17]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[16]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[15]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[14]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[13]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[12]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[11]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[10]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[9]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[8]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[7]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[6]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[5]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_address[5]~reg0.ACLR
reset_n => reg_downstream_address[6]~reg0.ACLR
reset_n => reg_downstream_address[7]~reg0.ACLR
reset_n => reg_downstream_address[8]~reg0.ACLR
reset_n => reg_downstream_address[9]~reg0.ACLR
reset_n => reg_downstream_address[10]~reg0.ACLR
reset_n => reg_downstream_address[11]~reg0.ACLR
reset_n => reg_downstream_address[12]~reg0.ACLR
reset_n => reg_downstream_address[13]~reg0.ACLR
reset_n => reg_downstream_address[14]~reg0.ACLR
reset_n => reg_downstream_address[15]~reg0.ACLR
reset_n => reg_downstream_address[16]~reg0.ACLR
reset_n => reg_downstream_address[17]~reg0.ACLR
reset_n => reg_downstream_address[18]~reg0.ACLR
reset_n => reg_downstream_address[19]~reg0.ACLR
reset_n => reg_downstream_address[20]~reg0.ACLR
reset_n => reg_downstream_address[21]~reg0.ACLR
reset_n => reg_downstream_address[22]~reg0.ACLR
reset_n => reg_downstream_address[23]~reg0.ACLR
reset_n => reg_downstream_address[24]~reg0.ACLR
reset_n => reg_downstream_address[25]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[5]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[6]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[7]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[8]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[9]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[10]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[11]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[12]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[13]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[14]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[15]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[16]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[17]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[18]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[19]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[20]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[21]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[22]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[23]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[24]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[25]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[0].ACLR
reset_n => registered_upstream_address[1].ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_address[11].ACLR
reset_n => registered_upstream_address[12].ACLR
reset_n => registered_upstream_address[13].ACLR
reset_n => registered_upstream_address[14].ACLR
reset_n => registered_upstream_address[15].ACLR
reset_n => registered_upstream_address[16].ACLR
reset_n => registered_upstream_address[17].ACLR
reset_n => registered_upstream_address[18].ACLR
reset_n => registered_upstream_address[19].ACLR
reset_n => registered_upstream_address[20].ACLR
reset_n => registered_upstream_address[21].ACLR
reset_n => registered_upstream_address[22].ACLR
reset_n => registered_upstream_address[23].ACLR
reset_n => registered_upstream_address[24].ACLR
reset_n => registered_upstream_address[25].ACLR
reset_n => registered_upstream_address[26].ACLR
reset_n => registered_upstream_address[27].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => registered_upstream_nativeaddress[11].ACLR
reset_n => registered_upstream_nativeaddress[12].ACLR
reset_n => registered_upstream_nativeaddress[13].ACLR
reset_n => registered_upstream_nativeaddress[14].ACLR
reset_n => registered_upstream_nativeaddress[15].ACLR
reset_n => registered_upstream_nativeaddress[16].ACLR
reset_n => registered_upstream_nativeaddress[17].ACLR
reset_n => registered_upstream_nativeaddress[18].ACLR
reset_n => registered_upstream_nativeaddress[19].ACLR
reset_n => registered_upstream_nativeaddress[20].ACLR
reset_n => registered_upstream_nativeaddress[21].ACLR
reset_n => registered_upstream_nativeaddress[22].ACLR
reset_n => registered_upstream_nativeaddress[23].ACLR
reset_n => registered_upstream_nativeaddress[24].ACLR
reset_n => registered_upstream_nativeaddress[25].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => registered_upstream_address[0].DATAIN
upstream_address[1] => registered_upstream_address[1].DATAIN
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => registered_upstream_address[11].DATAIN
upstream_address[12] => registered_upstream_address[12].DATAIN
upstream_address[13] => registered_upstream_address[13].DATAIN
upstream_address[14] => registered_upstream_address[14].DATAIN
upstream_address[15] => registered_upstream_address[15].DATAIN
upstream_address[16] => registered_upstream_address[16].DATAIN
upstream_address[17] => registered_upstream_address[17].DATAIN
upstream_address[18] => registered_upstream_address[18].DATAIN
upstream_address[19] => registered_upstream_address[19].DATAIN
upstream_address[20] => registered_upstream_address[20].DATAIN
upstream_address[21] => registered_upstream_address[21].DATAIN
upstream_address[22] => registered_upstream_address[22].DATAIN
upstream_address[23] => registered_upstream_address[23].DATAIN
upstream_address[24] => registered_upstream_address[24].DATAIN
upstream_address[25] => registered_upstream_address[25].DATAIN
upstream_address[26] => registered_upstream_address[26].DATAIN
upstream_address[27] => registered_upstream_address[27].DATAIN
upstream_burstcount[0] => downstream_arbitrationshare[0].DATAB
upstream_burstcount[1] => downstream_arbitrationshare[1].DATAB
upstream_burstcount[2] => downstream_arbitrationshare[2].DATAB
upstream_burstcount[3] => downstream_arbitrationshare[3].DATAB
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_nativeaddress[11] => registered_upstream_nativeaddress[11].DATAIN
upstream_nativeaddress[12] => registered_upstream_nativeaddress[12].DATAIN
upstream_nativeaddress[13] => registered_upstream_nativeaddress[13].DATAIN
upstream_nativeaddress[14] => registered_upstream_nativeaddress[14].DATAIN
upstream_nativeaddress[15] => registered_upstream_nativeaddress[15].DATAIN
upstream_nativeaddress[16] => registered_upstream_nativeaddress[16].DATAIN
upstream_nativeaddress[17] => registered_upstream_nativeaddress[17].DATAIN
upstream_nativeaddress[18] => registered_upstream_nativeaddress[18].DATAIN
upstream_nativeaddress[19] => registered_upstream_nativeaddress[19].DATAIN
upstream_nativeaddress[20] => registered_upstream_nativeaddress[20].DATAIN
upstream_nativeaddress[21] => registered_upstream_nativeaddress[21].DATAIN
upstream_nativeaddress[22] => registered_upstream_nativeaddress[22].DATAIN
upstream_nativeaddress[23] => registered_upstream_nativeaddress[23].DATAIN
upstream_nativeaddress[24] => registered_upstream_nativeaddress[24].DATAIN
upstream_nativeaddress[25] => registered_upstream_nativeaddress[25].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[5] <= reg_downstream_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[6] <= reg_downstream_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[7] <= reg_downstream_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[8] <= reg_downstream_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[9] <= reg_downstream_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[10] <= reg_downstream_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[11] <= reg_downstream_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[12] <= reg_downstream_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[13] <= reg_downstream_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[14] <= reg_downstream_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[15] <= reg_downstream_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[16] <= reg_downstream_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[17] <= reg_downstream_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[18] <= reg_downstream_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[19] <= reg_downstream_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[20] <= reg_downstream_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[21] <= reg_downstream_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[22] <= reg_downstream_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[23] <= reg_downstream_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[24] <= reg_downstream_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[25] <= reg_downstream_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[5] <= reg_downstream_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[6] <= reg_downstream_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[7] <= reg_downstream_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[8] <= reg_downstream_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[9] <= reg_downstream_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[10] <= reg_downstream_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[11] <= reg_downstream_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[12] <= reg_downstream_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[13] <= reg_downstream_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[14] <= reg_downstream_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[15] <= reg_downstream_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[16] <= reg_downstream_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[17] <= reg_downstream_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[18] <= reg_downstream_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[19] <= reg_downstream_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[20] <= reg_downstream_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[21] <= reg_downstream_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[22] <= reg_downstream_nativeaddress[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[23] <= reg_downstream_nativeaddress[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[24] <= reg_downstream_nativeaddress[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[25] <= reg_downstream_nativeaddress[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream
clk => clk.IN2
cpu_data_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[0].DATAIN
cpu_data_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[0].DATAIN
cpu_data_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[1].DATAIN
cpu_data_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[1].DATAIN
cpu_data_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[2].DATAIN
cpu_data_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[2].DATAIN
cpu_data_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[3].DATAIN
cpu_data_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[3].DATAIN
cpu_data_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[4].DATAIN
cpu_data_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[4].DATAIN
cpu_data_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[5].DATAIN
cpu_data_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[5].DATAIN
cpu_data_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[6].DATAIN
cpu_data_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[6].DATAIN
cpu_data_master_address_to_slave[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[7].DATAIN
cpu_data_master_address_to_slave[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[7].DATAIN
cpu_data_master_address_to_slave[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[8].DATAIN
cpu_data_master_address_to_slave[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[8].DATAIN
cpu_data_master_address_to_slave[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[9].DATAIN
cpu_data_master_address_to_slave[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[9].DATAIN
cpu_data_master_address_to_slave[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[10].DATAIN
cpu_data_master_address_to_slave[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[10].DATAIN
cpu_data_master_address_to_slave[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[11].DATAIN
cpu_data_master_address_to_slave[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[11].DATAIN
cpu_data_master_address_to_slave[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[12].DATAIN
cpu_data_master_address_to_slave[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[12].DATAIN
cpu_data_master_address_to_slave[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[13].DATAIN
cpu_data_master_address_to_slave[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[13].DATAIN
cpu_data_master_address_to_slave[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[14].DATAIN
cpu_data_master_address_to_slave[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[14].DATAIN
cpu_data_master_address_to_slave[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[15].DATAIN
cpu_data_master_address_to_slave[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[15].DATAIN
cpu_data_master_address_to_slave[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[16].DATAIN
cpu_data_master_address_to_slave[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[16].DATAIN
cpu_data_master_address_to_slave[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[17].DATAIN
cpu_data_master_address_to_slave[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[17].DATAIN
cpu_data_master_address_to_slave[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[18].DATAIN
cpu_data_master_address_to_slave[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[18].DATAIN
cpu_data_master_address_to_slave[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[19].DATAIN
cpu_data_master_address_to_slave[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[19].DATAIN
cpu_data_master_address_to_slave[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[20].DATAIN
cpu_data_master_address_to_slave[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[20].DATAIN
cpu_data_master_address_to_slave[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[21].DATAIN
cpu_data_master_address_to_slave[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[21].DATAIN
cpu_data_master_address_to_slave[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[22].DATAIN
cpu_data_master_address_to_slave[22] => Equal0.IN5
cpu_data_master_address_to_slave[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[23].DATAIN
cpu_data_master_address_to_slave[23] => Equal0.IN4
cpu_data_master_address_to_slave[24] => Equal0.IN3
cpu_data_master_address_to_slave[25] => Equal0.IN2
cpu_data_master_address_to_slave[26] => Equal0.IN1
cpu_data_master_address_to_slave[27] => Equal0.IN0
cpu_data_master_burstcount[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_burstcount.DATAB
cpu_data_master_burstcount[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_burstcount.DATAB
cpu_data_master_burstcount[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_burstcount.DATAB
cpu_data_master_burstcount[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_burstcount.DATAB
cpu_data_master_byteenable[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteenable.DATAB
cpu_data_master_byteenable[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteenable.DATAB
cpu_data_master_byteenable[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteenable.DATAB
cpu_data_master_byteenable[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteenable.DATAB
cpu_data_master_debugaccess => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_debugaccess.DATAB
cpu_data_master_latency_counter => LessThan0.IN2
cpu_data_master_latency_counter => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream.IN1
cpu_data_master_read => cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream.IN0
cpu_data_master_read => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream.IN1
cpu_data_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_read.IN0
cpu_data_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_in_a_read_cycle.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream.IN1
cpu_data_master_write => cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream.IN1
cpu_data_master_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_write.IN0
cpu_data_master_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_in_a_write_cycle.IN0
cpu_data_master_writedata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[0].DATAIN
cpu_data_master_writedata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[1].DATAIN
cpu_data_master_writedata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[2].DATAIN
cpu_data_master_writedata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[3].DATAIN
cpu_data_master_writedata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[4].DATAIN
cpu_data_master_writedata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[5].DATAIN
cpu_data_master_writedata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[6].DATAIN
cpu_data_master_writedata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[7].DATAIN
cpu_data_master_writedata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[8].DATAIN
cpu_data_master_writedata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[9].DATAIN
cpu_data_master_writedata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[10].DATAIN
cpu_data_master_writedata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[11].DATAIN
cpu_data_master_writedata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[12].DATAIN
cpu_data_master_writedata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[13].DATAIN
cpu_data_master_writedata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[14].DATAIN
cpu_data_master_writedata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[15].DATAIN
cpu_data_master_writedata[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[16].DATAIN
cpu_data_master_writedata[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[17].DATAIN
cpu_data_master_writedata[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[18].DATAIN
cpu_data_master_writedata[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[19].DATAIN
cpu_data_master_writedata[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[20].DATAIN
cpu_data_master_writedata[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[21].DATAIN
cpu_data_master_writedata[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[22].DATAIN
cpu_data_master_writedata[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[23].DATAIN
cpu_data_master_writedata[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[24].DATAIN
cpu_data_master_writedata[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[25].DATAIN
cpu_data_master_writedata[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[26].DATAIN
cpu_data_master_writedata[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[27].DATAIN
cpu_data_master_writedata[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[28].DATAIN
cpu_data_master_writedata[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[29].DATAIN
cpu_data_master_writedata[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[30].DATAIN
cpu_data_master_writedata[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[22].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[23].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[24].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[25].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[26].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[27].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[28].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[29].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[30].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdatavalid => always3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdatavalid => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_this_cycle_is_the_last_burst.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdatavalid => cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_waits_for_read.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_waits_for_write.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_waitrequest_from_sa.DATAIN
reset_n => reset_n.IN2
cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream <= cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream <= cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_shift_register <= rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream.fifo_contains_ones_n
cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream <= cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[0] <= cpu_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[1] <= cpu_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[2] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[3] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[4] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[5] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[6] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[7] <= cpu_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[8] <= cpu_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[9] <= cpu_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[10] <= cpu_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[11] <= cpu_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[12] <= cpu_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[13] <= cpu_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[14] <= cpu_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[15] <= cpu_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[16] <= cpu_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[17] <= cpu_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[18] <= cpu_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[19] <= cpu_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[20] <= cpu_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_address[21] <= cpu_data_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_burstcount[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_burstcount[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_burstcount[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_burstcount[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[0] <= cpu_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[1] <= cpu_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[2] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[3] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[4] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[5] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[6] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[7] <= cpu_data_master_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[8] <= cpu_data_master_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[9] <= cpu_data_master_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[10] <= cpu_data_master_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[11] <= cpu_data_master_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[12] <= cpu_data_master_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[13] <= cpu_data_master_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[14] <= cpu_data_master_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[15] <= cpu_data_master_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[16] <= cpu_data_master_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[17] <= cpu_data_master_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[18] <= cpu_data_master_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[19] <= cpu_data_master_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[20] <= cpu_data_master_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[21] <= cpu_data_master_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[22] <= cpu_data_master_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteaddress[23] <= cpu_data_master_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteenable[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteenable[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteenable[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteenable[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_debugaccess <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_read <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[24] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[25] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[26] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[27] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[28] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[29] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[30] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata_from_sa[31] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_waitrequest_from_sa <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_write <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_end_xfer <= d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream
clear_fifo => always1.IN1
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always68.IN0
clear_fifo => always69.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
clk => full_2.CLK
clk => stage_2[0].CLK
clk => stage_2[1].CLK
clk => stage_2[2].CLK
clk => stage_2[3].CLK
clk => full_3.CLK
clk => stage_3[0].CLK
clk => stage_3[1].CLK
clk => stage_3[2].CLK
clk => stage_3[3].CLK
clk => full_4.CLK
clk => stage_4[0].CLK
clk => stage_4[1].CLK
clk => stage_4[2].CLK
clk => stage_4[3].CLK
clk => full_5.CLK
clk => stage_5[0].CLK
clk => stage_5[1].CLK
clk => stage_5[2].CLK
clk => stage_5[3].CLK
clk => full_6.CLK
clk => stage_6[0].CLK
clk => stage_6[1].CLK
clk => stage_6[2].CLK
clk => stage_6[3].CLK
clk => full_7.CLK
clk => stage_7[0].CLK
clk => stage_7[1].CLK
clk => stage_7[2].CLK
clk => stage_7[3].CLK
clk => full_8.CLK
clk => stage_8[0].CLK
clk => stage_8[1].CLK
clk => stage_8[2].CLK
clk => stage_8[3].CLK
clk => full_9.CLK
clk => stage_9[0].CLK
clk => stage_9[1].CLK
clk => stage_9[2].CLK
clk => stage_9[3].CLK
clk => full_10.CLK
clk => stage_10[0].CLK
clk => stage_10[1].CLK
clk => stage_10[2].CLK
clk => stage_10[3].CLK
clk => full_11.CLK
clk => stage_11[0].CLK
clk => stage_11[1].CLK
clk => stage_11[2].CLK
clk => stage_11[3].CLK
clk => full_12.CLK
clk => stage_12[0].CLK
clk => stage_12[1].CLK
clk => stage_12[2].CLK
clk => stage_12[3].CLK
clk => full_13.CLK
clk => stage_13[0].CLK
clk => stage_13[1].CLK
clk => stage_13[2].CLK
clk => stage_13[3].CLK
clk => full_14.CLK
clk => stage_14[0].CLK
clk => stage_14[1].CLK
clk => stage_14[2].CLK
clk => stage_14[3].CLK
clk => full_15.CLK
clk => stage_15[0].CLK
clk => stage_15[1].CLK
clk => stage_15[2].CLK
clk => stage_15[3].CLK
clk => full_16.CLK
clk => stage_16[0].CLK
clk => stage_16[1].CLK
clk => stage_16[2].CLK
clk => stage_16[3].CLK
clk => full_17.CLK
clk => stage_17[0].CLK
clk => stage_17[1].CLK
clk => stage_17[2].CLK
clk => stage_17[3].CLK
clk => full_18.CLK
clk => stage_18[0].CLK
clk => stage_18[1].CLK
clk => stage_18[2].CLK
clk => stage_18[3].CLK
clk => full_19.CLK
clk => stage_19[0].CLK
clk => stage_19[1].CLK
clk => stage_19[2].CLK
clk => stage_19[3].CLK
clk => full_20.CLK
clk => stage_20[0].CLK
clk => stage_20[1].CLK
clk => stage_20[2].CLK
clk => stage_20[3].CLK
clk => full_21.CLK
clk => stage_21[0].CLK
clk => stage_21[1].CLK
clk => stage_21[2].CLK
clk => stage_21[3].CLK
clk => full_22.CLK
clk => stage_22[0].CLK
clk => stage_22[1].CLK
clk => stage_22[2].CLK
clk => stage_22[3].CLK
clk => full_23.CLK
clk => stage_23[0].CLK
clk => stage_23[1].CLK
clk => stage_23[2].CLK
clk => stage_23[3].CLK
clk => full_24.CLK
clk => stage_24[0].CLK
clk => stage_24[1].CLK
clk => stage_24[2].CLK
clk => stage_24[3].CLK
clk => full_25.CLK
clk => stage_25[0].CLK
clk => stage_25[1].CLK
clk => stage_25[2].CLK
clk => stage_25[3].CLK
clk => full_26.CLK
clk => stage_26[0].CLK
clk => stage_26[1].CLK
clk => stage_26[2].CLK
clk => stage_26[3].CLK
clk => full_27.CLK
clk => stage_27[0].CLK
clk => stage_27[1].CLK
clk => stage_27[2].CLK
clk => stage_27[3].CLK
clk => full_28.CLK
clk => stage_28[0].CLK
clk => stage_28[1].CLK
clk => stage_28[2].CLK
clk => stage_28[3].CLK
clk => full_29.CLK
clk => stage_29[0].CLK
clk => stage_29[1].CLK
clk => stage_29[2].CLK
clk => stage_29[3].CLK
clk => full_30.CLK
clk => stage_30[0].CLK
clk => stage_30[1].CLK
clk => stage_30[2].CLK
clk => stage_30[3].CLK
clk => full_31.CLK
clk => stage_31[0].CLK
clk => stage_31[1].CLK
clk => stage_31[2].CLK
clk => stage_31[3].CLK
clk => full_32.CLK
clk => stage_32[0].CLK
clk => stage_32[1].CLK
clk => stage_32[2].CLK
clk => stage_32[3].CLK
clk => full_33.CLK
clk => stage_33[0].CLK
clk => stage_33[1].CLK
clk => stage_33[2].CLK
clk => stage_33[3].CLK
clk => full_34.CLK
clk => stage_34[0].CLK
clk => stage_34[1].CLK
clk => stage_34[2].CLK
clk => stage_34[3].CLK
data_in[0] => p33_stage_33[0].DATAB
data_in[0] => p32_stage_32[0].DATAB
data_in[0] => p31_stage_31[0].DATAB
data_in[0] => p30_stage_30[0].DATAB
data_in[0] => p29_stage_29[0].DATAB
data_in[0] => p28_stage_28[0].DATAB
data_in[0] => p27_stage_27[0].DATAB
data_in[0] => p26_stage_26[0].DATAB
data_in[0] => p25_stage_25[0].DATAB
data_in[0] => p24_stage_24[0].DATAB
data_in[0] => p23_stage_23[0].DATAB
data_in[0] => p22_stage_22[0].DATAB
data_in[0] => p21_stage_21[0].DATAB
data_in[0] => p20_stage_20[0].DATAB
data_in[0] => p19_stage_19[0].DATAB
data_in[0] => p18_stage_18[0].DATAB
data_in[0] => p17_stage_17[0].DATAB
data_in[0] => p16_stage_16[0].DATAB
data_in[0] => p15_stage_15[0].DATAB
data_in[0] => p14_stage_14[0].DATAB
data_in[0] => p13_stage_13[0].DATAB
data_in[0] => p12_stage_12[0].DATAB
data_in[0] => p11_stage_11[0].DATAB
data_in[0] => p10_stage_10[0].DATAB
data_in[0] => p9_stage_9[0].DATAB
data_in[0] => p8_stage_8[0].DATAB
data_in[0] => p7_stage_7[0].DATAB
data_in[0] => p6_stage_6[0].DATAB
data_in[0] => p5_stage_5[0].DATAB
data_in[0] => p4_stage_4[0].DATAB
data_in[0] => p3_stage_3[0].DATAB
data_in[0] => p2_stage_2[0].DATAB
data_in[0] => p1_stage_1[0].DATAB
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_34.DATAA
data_in[1] => p33_stage_33[1].DATAB
data_in[1] => p32_stage_32[1].DATAB
data_in[1] => p31_stage_31[1].DATAB
data_in[1] => p30_stage_30[1].DATAB
data_in[1] => p29_stage_29[1].DATAB
data_in[1] => p28_stage_28[1].DATAB
data_in[1] => p27_stage_27[1].DATAB
data_in[1] => p26_stage_26[1].DATAB
data_in[1] => p25_stage_25[1].DATAB
data_in[1] => p24_stage_24[1].DATAB
data_in[1] => p23_stage_23[1].DATAB
data_in[1] => p22_stage_22[1].DATAB
data_in[1] => p21_stage_21[1].DATAB
data_in[1] => p20_stage_20[1].DATAB
data_in[1] => p19_stage_19[1].DATAB
data_in[1] => p18_stage_18[1].DATAB
data_in[1] => p17_stage_17[1].DATAB
data_in[1] => p16_stage_16[1].DATAB
data_in[1] => p15_stage_15[1].DATAB
data_in[1] => p14_stage_14[1].DATAB
data_in[1] => p13_stage_13[1].DATAB
data_in[1] => p12_stage_12[1].DATAB
data_in[1] => p11_stage_11[1].DATAB
data_in[1] => p10_stage_10[1].DATAB
data_in[1] => p9_stage_9[1].DATAB
data_in[1] => p8_stage_8[1].DATAB
data_in[1] => p7_stage_7[1].DATAB
data_in[1] => p6_stage_6[1].DATAB
data_in[1] => p5_stage_5[1].DATAB
data_in[1] => p4_stage_4[1].DATAB
data_in[1] => p3_stage_3[1].DATAB
data_in[1] => p2_stage_2[1].DATAB
data_in[1] => p1_stage_1[1].DATAB
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_34.DATAA
data_in[2] => p33_stage_33[2].DATAB
data_in[2] => p32_stage_32[2].DATAB
data_in[2] => p31_stage_31[2].DATAB
data_in[2] => p30_stage_30[2].DATAB
data_in[2] => p29_stage_29[2].DATAB
data_in[2] => p28_stage_28[2].DATAB
data_in[2] => p27_stage_27[2].DATAB
data_in[2] => p26_stage_26[2].DATAB
data_in[2] => p25_stage_25[2].DATAB
data_in[2] => p24_stage_24[2].DATAB
data_in[2] => p23_stage_23[2].DATAB
data_in[2] => p22_stage_22[2].DATAB
data_in[2] => p21_stage_21[2].DATAB
data_in[2] => p20_stage_20[2].DATAB
data_in[2] => p19_stage_19[2].DATAB
data_in[2] => p18_stage_18[2].DATAB
data_in[2] => p17_stage_17[2].DATAB
data_in[2] => p16_stage_16[2].DATAB
data_in[2] => p15_stage_15[2].DATAB
data_in[2] => p14_stage_14[2].DATAB
data_in[2] => p13_stage_13[2].DATAB
data_in[2] => p12_stage_12[2].DATAB
data_in[2] => p11_stage_11[2].DATAB
data_in[2] => p10_stage_10[2].DATAB
data_in[2] => p9_stage_9[2].DATAB
data_in[2] => p8_stage_8[2].DATAB
data_in[2] => p7_stage_7[2].DATAB
data_in[2] => p6_stage_6[2].DATAB
data_in[2] => p5_stage_5[2].DATAB
data_in[2] => p4_stage_4[2].DATAB
data_in[2] => p3_stage_3[2].DATAB
data_in[2] => p2_stage_2[2].DATAB
data_in[2] => p1_stage_1[2].DATAB
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_34.DATAA
data_in[3] => p33_stage_33[3].DATAB
data_in[3] => p32_stage_32[3].DATAB
data_in[3] => p31_stage_31[3].DATAB
data_in[3] => p30_stage_30[3].DATAB
data_in[3] => p29_stage_29[3].DATAB
data_in[3] => p28_stage_28[3].DATAB
data_in[3] => p27_stage_27[3].DATAB
data_in[3] => p26_stage_26[3].DATAB
data_in[3] => p25_stage_25[3].DATAB
data_in[3] => p24_stage_24[3].DATAB
data_in[3] => p23_stage_23[3].DATAB
data_in[3] => p22_stage_22[3].DATAB
data_in[3] => p21_stage_21[3].DATAB
data_in[3] => p20_stage_20[3].DATAB
data_in[3] => p19_stage_19[3].DATAB
data_in[3] => p18_stage_18[3].DATAB
data_in[3] => p17_stage_17[3].DATAB
data_in[3] => p16_stage_16[3].DATAB
data_in[3] => p15_stage_15[3].DATAB
data_in[3] => p14_stage_14[3].DATAB
data_in[3] => p13_stage_13[3].DATAB
data_in[3] => p12_stage_12[3].DATAB
data_in[3] => p11_stage_11[3].DATAB
data_in[3] => p10_stage_10[3].DATAB
data_in[3] => p9_stage_9[3].DATAB
data_in[3] => p8_stage_8[3].DATAB
data_in[3] => p7_stage_7[3].DATAB
data_in[3] => p6_stage_6[3].DATAB
data_in[3] => p5_stage_5[3].DATAB
data_in[3] => p4_stage_4[3].DATAB
data_in[3] => p3_stage_3[3].DATAB
data_in[3] => p2_stage_2[3].DATAB
data_in[3] => p1_stage_1[3].DATAB
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_34.DATAA
read => p34_full_34.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always68.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_34.ACLR
reset_n => stage_34[0].ACLR
reset_n => stage_34[1].ACLR
reset_n => stage_34[2].ACLR
reset_n => stage_34[3].ACLR
reset_n => stage_33[0].ACLR
reset_n => stage_33[1].ACLR
reset_n => stage_33[2].ACLR
reset_n => stage_33[3].ACLR
reset_n => full_33.ACLR
reset_n => stage_32[0].ACLR
reset_n => stage_32[1].ACLR
reset_n => stage_32[2].ACLR
reset_n => stage_32[3].ACLR
reset_n => full_32.ACLR
reset_n => stage_31[0].ACLR
reset_n => stage_31[1].ACLR
reset_n => stage_31[2].ACLR
reset_n => stage_31[3].ACLR
reset_n => full_31.ACLR
reset_n => stage_30[0].ACLR
reset_n => stage_30[1].ACLR
reset_n => stage_30[2].ACLR
reset_n => stage_30[3].ACLR
reset_n => full_30.ACLR
reset_n => stage_29[0].ACLR
reset_n => stage_29[1].ACLR
reset_n => stage_29[2].ACLR
reset_n => stage_29[3].ACLR
reset_n => full_29.ACLR
reset_n => stage_28[0].ACLR
reset_n => stage_28[1].ACLR
reset_n => stage_28[2].ACLR
reset_n => stage_28[3].ACLR
reset_n => full_28.ACLR
reset_n => stage_27[0].ACLR
reset_n => stage_27[1].ACLR
reset_n => stage_27[2].ACLR
reset_n => stage_27[3].ACLR
reset_n => full_27.ACLR
reset_n => stage_26[0].ACLR
reset_n => stage_26[1].ACLR
reset_n => stage_26[2].ACLR
reset_n => stage_26[3].ACLR
reset_n => full_26.ACLR
reset_n => stage_25[0].ACLR
reset_n => stage_25[1].ACLR
reset_n => stage_25[2].ACLR
reset_n => stage_25[3].ACLR
reset_n => full_25.ACLR
reset_n => stage_24[0].ACLR
reset_n => stage_24[1].ACLR
reset_n => stage_24[2].ACLR
reset_n => stage_24[3].ACLR
reset_n => full_24.ACLR
reset_n => stage_23[0].ACLR
reset_n => stage_23[1].ACLR
reset_n => stage_23[2].ACLR
reset_n => stage_23[3].ACLR
reset_n => full_23.ACLR
reset_n => stage_22[0].ACLR
reset_n => stage_22[1].ACLR
reset_n => stage_22[2].ACLR
reset_n => stage_22[3].ACLR
reset_n => full_22.ACLR
reset_n => stage_21[0].ACLR
reset_n => stage_21[1].ACLR
reset_n => stage_21[2].ACLR
reset_n => stage_21[3].ACLR
reset_n => full_21.ACLR
reset_n => stage_20[0].ACLR
reset_n => stage_20[1].ACLR
reset_n => stage_20[2].ACLR
reset_n => stage_20[3].ACLR
reset_n => full_20.ACLR
reset_n => stage_19[0].ACLR
reset_n => stage_19[1].ACLR
reset_n => stage_19[2].ACLR
reset_n => stage_19[3].ACLR
reset_n => full_19.ACLR
reset_n => stage_18[0].ACLR
reset_n => stage_18[1].ACLR
reset_n => stage_18[2].ACLR
reset_n => stage_18[3].ACLR
reset_n => full_18.ACLR
reset_n => stage_17[0].ACLR
reset_n => stage_17[1].ACLR
reset_n => stage_17[2].ACLR
reset_n => stage_17[3].ACLR
reset_n => full_17.ACLR
reset_n => stage_16[0].ACLR
reset_n => stage_16[1].ACLR
reset_n => stage_16[2].ACLR
reset_n => stage_16[3].ACLR
reset_n => full_16.ACLR
reset_n => stage_15[0].ACLR
reset_n => stage_15[1].ACLR
reset_n => stage_15[2].ACLR
reset_n => stage_15[3].ACLR
reset_n => full_15.ACLR
reset_n => stage_14[0].ACLR
reset_n => stage_14[1].ACLR
reset_n => stage_14[2].ACLR
reset_n => stage_14[3].ACLR
reset_n => full_14.ACLR
reset_n => stage_13[0].ACLR
reset_n => stage_13[1].ACLR
reset_n => stage_13[2].ACLR
reset_n => stage_13[3].ACLR
reset_n => full_13.ACLR
reset_n => stage_12[0].ACLR
reset_n => stage_12[1].ACLR
reset_n => stage_12[2].ACLR
reset_n => stage_12[3].ACLR
reset_n => full_12.ACLR
reset_n => stage_11[0].ACLR
reset_n => stage_11[1].ACLR
reset_n => stage_11[2].ACLR
reset_n => stage_11[3].ACLR
reset_n => full_11.ACLR
reset_n => stage_10[0].ACLR
reset_n => stage_10[1].ACLR
reset_n => stage_10[2].ACLR
reset_n => stage_10[3].ACLR
reset_n => full_10.ACLR
reset_n => stage_9[0].ACLR
reset_n => stage_9[1].ACLR
reset_n => stage_9[2].ACLR
reset_n => stage_9[3].ACLR
reset_n => full_9.ACLR
reset_n => stage_8[0].ACLR
reset_n => stage_8[1].ACLR
reset_n => stage_8[2].ACLR
reset_n => stage_8[3].ACLR
reset_n => full_8.ACLR
reset_n => stage_7[0].ACLR
reset_n => stage_7[1].ACLR
reset_n => stage_7[2].ACLR
reset_n => stage_7[3].ACLR
reset_n => full_7.ACLR
reset_n => stage_6[0].ACLR
reset_n => stage_6[1].ACLR
reset_n => stage_6[2].ACLR
reset_n => stage_6[3].ACLR
reset_n => full_6.ACLR
reset_n => stage_5[0].ACLR
reset_n => stage_5[1].ACLR
reset_n => stage_5[2].ACLR
reset_n => stage_5[3].ACLR
reset_n => full_5.ACLR
reset_n => stage_4[0].ACLR
reset_n => stage_4[1].ACLR
reset_n => stage_4[2].ACLR
reset_n => stage_4[3].ACLR
reset_n => full_4.ACLR
reset_n => stage_3[0].ACLR
reset_n => stage_3[1].ACLR
reset_n => stage_3[2].ACLR
reset_n => stage_3[3].ACLR
reset_n => full_3.ACLR
reset_n => stage_2[0].ACLR
reset_n => stage_2[1].ACLR
reset_n => stage_2[2].ACLR
reset_n => stage_2[3].ACLR
reset_n => full_2.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always68.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always71.IN1
write => updated_one_count.IN1
write => p34_full_34.IN1
write => always69.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_34.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream
clear_fifo => always1.IN1
clear_fifo => full_34.OUTPUTSELECT
clear_fifo => full_33.OUTPUTSELECT
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always68.IN0
clear_fifo => always69.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p33_stage_33.IN1
clear_fifo => p32_stage_32.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
clk => full_33.CLK
clk => stage_33.CLK
clk => full_34.CLK
clk => stage_34.CLK
data_in => p33_stage_33.DATAB
data_in => p32_stage_32.DATAB
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_34.DATAA
read => p34_full_34.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always66.IN1
read => always68.IN1
read => always68.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_34.ACLR
reset_n => stage_34.ACLR
reset_n => stage_33.ACLR
reset_n => full_33.ACLR
reset_n => stage_32.ACLR
reset_n => full_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always66.IN1
sync_reset => always68.IN1
sync_reset => always68.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => always66.IN1
write => always66.IN1
write => always68.IN1
write => always68.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always71.IN1
write => updated_one_count.IN1
write => p34_full_34.IN1
write => always69.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_34.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream
clk => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_burstcount => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_byteenable[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_byteenable[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_byteenable[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_byteenable[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_granted_slow_peripheral_bridge_s1 => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_qualified_request_slow_peripheral_bridge_s1 => r_3.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_qualified_request_slow_peripheral_bridge_s1 => r_3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_read => r_3.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_read_data_valid_slow_peripheral_bridge_s1 => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdatavalid.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_read_data_valid_slow_peripheral_bridge_s1_shift_register => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_requests_slow_peripheral_bridge_s1 => r_3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_write => r_3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[4] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[5] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[6] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[7] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[8] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[9] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[10] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[11] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[12] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[13] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[14] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[15] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[16] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[17] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[18] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[19] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[20] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[21] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[22] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[23] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[24] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[25] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[26] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[27] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[28] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[29] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[30] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[31] => ~NO_FANOUT~
d1_slow_peripheral_bridge_s1_end_xfer => ~NO_FANOUT~
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_reset_n.DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[0].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[1].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[2].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[3].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[4].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[5].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[6].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[7].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[8].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[9].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[10].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[11].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[12].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[13].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[14].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[15].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[16].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[17].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[18].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[19].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[20].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[21].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[22].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[23].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[24].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[25].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[26].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[27].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[28].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[29].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[30].DATAIN
slow_peripheral_bridge_s1_readdata_from_sa[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[31].DATAIN
slow_peripheral_bridge_s1_waitrequest_from_sa => r_3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_latency_counter <= <GND>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[0] <= slow_peripheral_bridge_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[1] <= slow_peripheral_bridge_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[2] <= slow_peripheral_bridge_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[3] <= slow_peripheral_bridge_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[4] <= slow_peripheral_bridge_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[5] <= slow_peripheral_bridge_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[6] <= slow_peripheral_bridge_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[7] <= slow_peripheral_bridge_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[8] <= slow_peripheral_bridge_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[9] <= slow_peripheral_bridge_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[10] <= slow_peripheral_bridge_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[11] <= slow_peripheral_bridge_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[12] <= slow_peripheral_bridge_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[13] <= slow_peripheral_bridge_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[14] <= slow_peripheral_bridge_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[15] <= slow_peripheral_bridge_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[16] <= slow_peripheral_bridge_s1_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[17] <= slow_peripheral_bridge_s1_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[18] <= slow_peripheral_bridge_s1_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[19] <= slow_peripheral_bridge_s1_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[20] <= slow_peripheral_bridge_s1_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[21] <= slow_peripheral_bridge_s1_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[22] <= slow_peripheral_bridge_s1_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[23] <= slow_peripheral_bridge_s1_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[24] <= slow_peripheral_bridge_s1_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[25] <= slow_peripheral_bridge_s1_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[26] <= slow_peripheral_bridge_s1_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[27] <= slow_peripheral_bridge_s1_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[28] <= slow_peripheral_bridge_s1_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[29] <= slow_peripheral_bridge_s1_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[30] <= slow_peripheral_bridge_s1_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdata[31] <= slow_peripheral_bridge_s1_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_readdatavalid <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_read_data_valid_slow_peripheral_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_waitrequest <= r_3.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_nativeaddress[5]~reg0.CLK
clk => reg_downstream_nativeaddress[6]~reg0.CLK
clk => reg_downstream_nativeaddress[7]~reg0.CLK
clk => reg_downstream_nativeaddress[8]~reg0.CLK
clk => reg_downstream_nativeaddress[9]~reg0.CLK
clk => reg_downstream_nativeaddress[10]~reg0.CLK
clk => reg_downstream_nativeaddress[11]~reg0.CLK
clk => reg_downstream_nativeaddress[12]~reg0.CLK
clk => reg_downstream_nativeaddress[13]~reg0.CLK
clk => reg_downstream_nativeaddress[14]~reg0.CLK
clk => reg_downstream_nativeaddress[15]~reg0.CLK
clk => reg_downstream_nativeaddress[16]~reg0.CLK
clk => reg_downstream_nativeaddress[17]~reg0.CLK
clk => reg_downstream_nativeaddress[18]~reg0.CLK
clk => reg_downstream_nativeaddress[19]~reg0.CLK
clk => reg_downstream_nativeaddress[20]~reg0.CLK
clk => reg_downstream_nativeaddress[21]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => reg_downstream_address[5]~reg0.CLK
clk => reg_downstream_address[6]~reg0.CLK
clk => reg_downstream_address[7]~reg0.CLK
clk => reg_downstream_address[8]~reg0.CLK
clk => reg_downstream_address[9]~reg0.CLK
clk => reg_downstream_address[10]~reg0.CLK
clk => reg_downstream_address[11]~reg0.CLK
clk => reg_downstream_address[12]~reg0.CLK
clk => reg_downstream_address[13]~reg0.CLK
clk => reg_downstream_address[14]~reg0.CLK
clk => reg_downstream_address[15]~reg0.CLK
clk => reg_downstream_address[16]~reg0.CLK
clk => reg_downstream_address[17]~reg0.CLK
clk => reg_downstream_address[18]~reg0.CLK
clk => reg_downstream_address[19]~reg0.CLK
clk => reg_downstream_address[20]~reg0.CLK
clk => reg_downstream_address[21]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_nativeaddress[5].CLK
clk => registered_upstream_nativeaddress[6].CLK
clk => registered_upstream_nativeaddress[7].CLK
clk => registered_upstream_nativeaddress[8].CLK
clk => registered_upstream_nativeaddress[9].CLK
clk => registered_upstream_nativeaddress[10].CLK
clk => registered_upstream_nativeaddress[11].CLK
clk => registered_upstream_nativeaddress[12].CLK
clk => registered_upstream_nativeaddress[13].CLK
clk => registered_upstream_nativeaddress[14].CLK
clk => registered_upstream_nativeaddress[15].CLK
clk => registered_upstream_nativeaddress[16].CLK
clk => registered_upstream_nativeaddress[17].CLK
clk => registered_upstream_nativeaddress[18].CLK
clk => registered_upstream_nativeaddress[19].CLK
clk => registered_upstream_nativeaddress[20].CLK
clk => registered_upstream_nativeaddress[21].CLK
clk => registered_upstream_address[0].CLK
clk => registered_upstream_address[1].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_address[7].CLK
clk => registered_upstream_address[8].CLK
clk => registered_upstream_address[9].CLK
clk => registered_upstream_address[10].CLK
clk => registered_upstream_address[11].CLK
clk => registered_upstream_address[12].CLK
clk => registered_upstream_address[13].CLK
clk => registered_upstream_address[14].CLK
clk => registered_upstream_address[15].CLK
clk => registered_upstream_address[16].CLK
clk => registered_upstream_address[17].CLK
clk => registered_upstream_address[18].CLK
clk => registered_upstream_address[19].CLK
clk => registered_upstream_address[20].CLK
clk => registered_upstream_address[21].CLK
clk => registered_upstream_address[22].CLK
clk => registered_upstream_address[23].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[21]~reg0.ENA
downstream_waitrequest => reg_downstream_address[20]~reg0.ENA
downstream_waitrequest => reg_downstream_address[19]~reg0.ENA
downstream_waitrequest => reg_downstream_address[18]~reg0.ENA
downstream_waitrequest => reg_downstream_address[17]~reg0.ENA
downstream_waitrequest => reg_downstream_address[16]~reg0.ENA
downstream_waitrequest => reg_downstream_address[15]~reg0.ENA
downstream_waitrequest => reg_downstream_address[14]~reg0.ENA
downstream_waitrequest => reg_downstream_address[13]~reg0.ENA
downstream_waitrequest => reg_downstream_address[12]~reg0.ENA
downstream_waitrequest => reg_downstream_address[11]~reg0.ENA
downstream_waitrequest => reg_downstream_address[10]~reg0.ENA
downstream_waitrequest => reg_downstream_address[9]~reg0.ENA
downstream_waitrequest => reg_downstream_address[8]~reg0.ENA
downstream_waitrequest => reg_downstream_address[7]~reg0.ENA
downstream_waitrequest => reg_downstream_address[6]~reg0.ENA
downstream_waitrequest => reg_downstream_address[5]~reg0.ENA
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[21]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[20]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[19]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[18]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[17]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[16]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[15]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[14]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[13]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[12]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[11]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[10]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[9]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[8]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[7]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[6]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[5]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_address[5]~reg0.ACLR
reset_n => reg_downstream_address[6]~reg0.ACLR
reset_n => reg_downstream_address[7]~reg0.ACLR
reset_n => reg_downstream_address[8]~reg0.ACLR
reset_n => reg_downstream_address[9]~reg0.ACLR
reset_n => reg_downstream_address[10]~reg0.ACLR
reset_n => reg_downstream_address[11]~reg0.ACLR
reset_n => reg_downstream_address[12]~reg0.ACLR
reset_n => reg_downstream_address[13]~reg0.ACLR
reset_n => reg_downstream_address[14]~reg0.ACLR
reset_n => reg_downstream_address[15]~reg0.ACLR
reset_n => reg_downstream_address[16]~reg0.ACLR
reset_n => reg_downstream_address[17]~reg0.ACLR
reset_n => reg_downstream_address[18]~reg0.ACLR
reset_n => reg_downstream_address[19]~reg0.ACLR
reset_n => reg_downstream_address[20]~reg0.ACLR
reset_n => reg_downstream_address[21]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[5]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[6]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[7]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[8]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[9]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[10]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[11]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[12]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[13]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[14]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[15]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[16]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[17]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[18]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[19]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[20]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[21]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[0].ACLR
reset_n => registered_upstream_address[1].ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_address[7].ACLR
reset_n => registered_upstream_address[8].ACLR
reset_n => registered_upstream_address[9].ACLR
reset_n => registered_upstream_address[10].ACLR
reset_n => registered_upstream_address[11].ACLR
reset_n => registered_upstream_address[12].ACLR
reset_n => registered_upstream_address[13].ACLR
reset_n => registered_upstream_address[14].ACLR
reset_n => registered_upstream_address[15].ACLR
reset_n => registered_upstream_address[16].ACLR
reset_n => registered_upstream_address[17].ACLR
reset_n => registered_upstream_address[18].ACLR
reset_n => registered_upstream_address[19].ACLR
reset_n => registered_upstream_address[20].ACLR
reset_n => registered_upstream_address[21].ACLR
reset_n => registered_upstream_address[22].ACLR
reset_n => registered_upstream_address[23].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => registered_upstream_nativeaddress[5].ACLR
reset_n => registered_upstream_nativeaddress[6].ACLR
reset_n => registered_upstream_nativeaddress[7].ACLR
reset_n => registered_upstream_nativeaddress[8].ACLR
reset_n => registered_upstream_nativeaddress[9].ACLR
reset_n => registered_upstream_nativeaddress[10].ACLR
reset_n => registered_upstream_nativeaddress[11].ACLR
reset_n => registered_upstream_nativeaddress[12].ACLR
reset_n => registered_upstream_nativeaddress[13].ACLR
reset_n => registered_upstream_nativeaddress[14].ACLR
reset_n => registered_upstream_nativeaddress[15].ACLR
reset_n => registered_upstream_nativeaddress[16].ACLR
reset_n => registered_upstream_nativeaddress[17].ACLR
reset_n => registered_upstream_nativeaddress[18].ACLR
reset_n => registered_upstream_nativeaddress[19].ACLR
reset_n => registered_upstream_nativeaddress[20].ACLR
reset_n => registered_upstream_nativeaddress[21].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => registered_upstream_address[0].DATAIN
upstream_address[1] => registered_upstream_address[1].DATAIN
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_address[7] => registered_upstream_address[7].DATAIN
upstream_address[8] => registered_upstream_address[8].DATAIN
upstream_address[9] => registered_upstream_address[9].DATAIN
upstream_address[10] => registered_upstream_address[10].DATAIN
upstream_address[11] => registered_upstream_address[11].DATAIN
upstream_address[12] => registered_upstream_address[12].DATAIN
upstream_address[13] => registered_upstream_address[13].DATAIN
upstream_address[14] => registered_upstream_address[14].DATAIN
upstream_address[15] => registered_upstream_address[15].DATAIN
upstream_address[16] => registered_upstream_address[16].DATAIN
upstream_address[17] => registered_upstream_address[17].DATAIN
upstream_address[18] => registered_upstream_address[18].DATAIN
upstream_address[19] => registered_upstream_address[19].DATAIN
upstream_address[20] => registered_upstream_address[20].DATAIN
upstream_address[21] => registered_upstream_address[21].DATAIN
upstream_address[22] => registered_upstream_address[22].DATAIN
upstream_address[23] => registered_upstream_address[23].DATAIN
upstream_burstcount[0] => downstream_arbitrationshare[0].DATAB
upstream_burstcount[1] => downstream_arbitrationshare[1].DATAB
upstream_burstcount[2] => downstream_arbitrationshare[2].DATAB
upstream_burstcount[3] => downstream_arbitrationshare[3].DATAB
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_nativeaddress[5] => registered_upstream_nativeaddress[5].DATAIN
upstream_nativeaddress[6] => registered_upstream_nativeaddress[6].DATAIN
upstream_nativeaddress[7] => registered_upstream_nativeaddress[7].DATAIN
upstream_nativeaddress[8] => registered_upstream_nativeaddress[8].DATAIN
upstream_nativeaddress[9] => registered_upstream_nativeaddress[9].DATAIN
upstream_nativeaddress[10] => registered_upstream_nativeaddress[10].DATAIN
upstream_nativeaddress[11] => registered_upstream_nativeaddress[11].DATAIN
upstream_nativeaddress[12] => registered_upstream_nativeaddress[12].DATAIN
upstream_nativeaddress[13] => registered_upstream_nativeaddress[13].DATAIN
upstream_nativeaddress[14] => registered_upstream_nativeaddress[14].DATAIN
upstream_nativeaddress[15] => registered_upstream_nativeaddress[15].DATAIN
upstream_nativeaddress[16] => registered_upstream_nativeaddress[16].DATAIN
upstream_nativeaddress[17] => registered_upstream_nativeaddress[17].DATAIN
upstream_nativeaddress[18] => registered_upstream_nativeaddress[18].DATAIN
upstream_nativeaddress[19] => registered_upstream_nativeaddress[19].DATAIN
upstream_nativeaddress[20] => registered_upstream_nativeaddress[20].DATAIN
upstream_nativeaddress[21] => registered_upstream_nativeaddress[21].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[5] <= reg_downstream_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[6] <= reg_downstream_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[7] <= reg_downstream_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[8] <= reg_downstream_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[9] <= reg_downstream_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[10] <= reg_downstream_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[11] <= reg_downstream_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[12] <= reg_downstream_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[13] <= reg_downstream_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[14] <= reg_downstream_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[15] <= reg_downstream_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[16] <= reg_downstream_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[17] <= reg_downstream_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[18] <= reg_downstream_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[19] <= reg_downstream_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[20] <= reg_downstream_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[21] <= reg_downstream_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[5] <= reg_downstream_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[6] <= reg_downstream_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[7] <= reg_downstream_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[8] <= reg_downstream_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[9] <= reg_downstream_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[10] <= reg_downstream_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[11] <= reg_downstream_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[12] <= reg_downstream_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[13] <= reg_downstream_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[14] <= reg_downstream_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[15] <= reg_downstream_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[16] <= reg_downstream_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[17] <= reg_downstream_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[18] <= reg_downstream_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[19] <= reg_downstream_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[20] <= reg_downstream_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[21] <= reg_downstream_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream
clk => clk.IN2
cpu_data_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_address[0].DATAIN
cpu_data_master_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteaddress[0].DATAIN
cpu_data_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_address[1].DATAIN
cpu_data_master_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteaddress[1].DATAIN
cpu_data_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_address[2].DATAIN
cpu_data_master_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteaddress[2].DATAIN
cpu_data_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_address[3].DATAIN
cpu_data_master_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteaddress[3].DATAIN
cpu_data_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_address[4].DATAIN
cpu_data_master_address_to_slave[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteaddress[4].DATAIN
cpu_data_master_address_to_slave[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteaddress[5].DATAIN
cpu_data_master_address_to_slave[5] => Equal0.IN22
cpu_data_master_address_to_slave[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteaddress[6].DATAIN
cpu_data_master_address_to_slave[6] => Equal0.IN21
cpu_data_master_address_to_slave[7] => Equal0.IN20
cpu_data_master_address_to_slave[8] => Equal0.IN19
cpu_data_master_address_to_slave[9] => Equal0.IN18
cpu_data_master_address_to_slave[10] => Equal0.IN3
cpu_data_master_address_to_slave[11] => Equal0.IN17
cpu_data_master_address_to_slave[12] => Equal0.IN16
cpu_data_master_address_to_slave[13] => Equal0.IN15
cpu_data_master_address_to_slave[14] => Equal0.IN14
cpu_data_master_address_to_slave[15] => Equal0.IN13
cpu_data_master_address_to_slave[16] => Equal0.IN12
cpu_data_master_address_to_slave[17] => Equal0.IN11
cpu_data_master_address_to_slave[18] => Equal0.IN10
cpu_data_master_address_to_slave[19] => Equal0.IN9
cpu_data_master_address_to_slave[20] => Equal0.IN8
cpu_data_master_address_to_slave[21] => Equal0.IN7
cpu_data_master_address_to_slave[22] => Equal0.IN6
cpu_data_master_address_to_slave[23] => Equal0.IN5
cpu_data_master_address_to_slave[24] => Equal0.IN2
cpu_data_master_address_to_slave[25] => Equal0.IN1
cpu_data_master_address_to_slave[26] => Equal0.IN0
cpu_data_master_address_to_slave[27] => Equal0.IN4
cpu_data_master_burstcount[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_burstcount.DATAB
cpu_data_master_burstcount[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_burstcount.DATAB
cpu_data_master_burstcount[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_burstcount.DATAB
cpu_data_master_burstcount[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_selected_burstcount.DATAB
cpu_data_master_burstcount[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_burstcount.DATAB
cpu_data_master_byteenable[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteenable.DATAB
cpu_data_master_byteenable[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteenable.DATAB
cpu_data_master_byteenable[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteenable.DATAB
cpu_data_master_byteenable[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteenable.DATAB
cpu_data_master_debugaccess => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_debugaccess.DATAB
cpu_data_master_latency_counter => LessThan0.IN2
cpu_data_master_latency_counter => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream.IN1
cpu_data_master_read => cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream.IN0
cpu_data_master_read => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream.IN1
cpu_data_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_read.IN0
cpu_data_master_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_in_a_read_cycle.IN0
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream.IN1
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_shift_register => cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream.IN1
cpu_data_master_write => cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream.IN1
cpu_data_master_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_write.IN0
cpu_data_master_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_in_a_write_cycle.IN0
cpu_data_master_writedata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[0].DATAIN
cpu_data_master_writedata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[1].DATAIN
cpu_data_master_writedata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[2].DATAIN
cpu_data_master_writedata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[3].DATAIN
cpu_data_master_writedata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[4].DATAIN
cpu_data_master_writedata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[5].DATAIN
cpu_data_master_writedata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[6].DATAIN
cpu_data_master_writedata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[7].DATAIN
cpu_data_master_writedata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[8].DATAIN
cpu_data_master_writedata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[9].DATAIN
cpu_data_master_writedata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[10].DATAIN
cpu_data_master_writedata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[11].DATAIN
cpu_data_master_writedata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[12].DATAIN
cpu_data_master_writedata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[13].DATAIN
cpu_data_master_writedata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[14].DATAIN
cpu_data_master_writedata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[15].DATAIN
cpu_data_master_writedata[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[16].DATAIN
cpu_data_master_writedata[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[17].DATAIN
cpu_data_master_writedata[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[18].DATAIN
cpu_data_master_writedata[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[19].DATAIN
cpu_data_master_writedata[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[20].DATAIN
cpu_data_master_writedata[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[21].DATAIN
cpu_data_master_writedata[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[22].DATAIN
cpu_data_master_writedata[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[23].DATAIN
cpu_data_master_writedata[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[24].DATAIN
cpu_data_master_writedata[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[25].DATAIN
cpu_data_master_writedata[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[26].DATAIN
cpu_data_master_writedata[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[27].DATAIN
cpu_data_master_writedata[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[28].DATAIN
cpu_data_master_writedata[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[29].DATAIN
cpu_data_master_writedata[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[30].DATAIN
cpu_data_master_writedata[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[22].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[23].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[24].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[25].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[26].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[27].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[28].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[29].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[30].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[31].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdatavalid => always3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdatavalid => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_this_cycle_is_the_last_burst.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdatavalid => cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_waits_for_read.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_waits_for_write.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_waitrequest_from_sa.DATAIN
reset_n => reset_n.IN2
cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream <= cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream <= cpu_data_master_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
cpu_data_master_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_shift_register <= rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream.fifo_contains_ones_n
cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream <= cpu_data_master_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_address[0] <= cpu_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_address[1] <= cpu_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_address[2] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_address[3] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_address[4] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_burstcount[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_burstcount[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_burstcount[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_burstcount[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_burstcount.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteaddress[0] <= cpu_data_master_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteaddress[1] <= cpu_data_master_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteaddress[2] <= cpu_data_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteaddress[3] <= cpu_data_master_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteaddress[4] <= cpu_data_master_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteaddress[5] <= cpu_data_master_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteaddress[6] <= cpu_data_master_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteenable[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteenable[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteenable[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteenable[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_debugaccess <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_read <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_read.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[24] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[25] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[26] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[27] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[28] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[29] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[30] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata_from_sa[31] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_waitrequest_from_sa <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_write <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_write.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[0] <= cpu_data_master_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[1] <= cpu_data_master_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[2] <= cpu_data_master_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[3] <= cpu_data_master_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[4] <= cpu_data_master_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[5] <= cpu_data_master_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[6] <= cpu_data_master_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[7] <= cpu_data_master_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[8] <= cpu_data_master_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[9] <= cpu_data_master_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[10] <= cpu_data_master_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[11] <= cpu_data_master_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[12] <= cpu_data_master_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[13] <= cpu_data_master_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[14] <= cpu_data_master_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[15] <= cpu_data_master_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[16] <= cpu_data_master_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[17] <= cpu_data_master_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[18] <= cpu_data_master_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[19] <= cpu_data_master_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[20] <= cpu_data_master_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[21] <= cpu_data_master_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[22] <= cpu_data_master_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[23] <= cpu_data_master_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[24] <= cpu_data_master_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[25] <= cpu_data_master_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[26] <= cpu_data_master_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[27] <= cpu_data_master_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[28] <= cpu_data_master_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[29] <= cpu_data_master_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[30] <= cpu_data_master_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_writedata[31] <= cpu_data_master_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_end_xfer <= d1_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0[0].CLK
clk => stage_0[1].CLK
clk => stage_0[2].CLK
clk => stage_0[3].CLK
clk => full_1.CLK
clk => stage_1[0].CLK
clk => stage_1[1].CLK
clk => stage_1[2].CLK
clk => stage_1[3].CLK
data_in[0] => p0_stage_0[0].DATAB
data_in[0] => WideOr0.IN0
data_in[0] => stage_1.DATAA
data_in[1] => p0_stage_0[1].DATAB
data_in[1] => WideOr0.IN1
data_in[1] => stage_1.DATAA
data_in[2] => p0_stage_0[2].DATAB
data_in[2] => WideOr0.IN2
data_in[2] => stage_1.DATAA
data_in[3] => p0_stage_0[3].DATAB
data_in[3] => WideOr0.IN3
data_in[3] => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0[0].ACLR
reset_n => stage_0[1].ACLR
reset_n => stage_0[2].ACLR
reset_n => stage_0[3].ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1[0].ACLR
reset_n => stage_1[1].ACLR
reset_n => stage_1[2].ACLR
reset_n => stage_1[3].ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out[0] <= stage_0[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= stage_0[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= stage_0[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= stage_0[3].DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream
clear_fifo => always1.IN1
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always2.IN0
clear_fifo => always3.IN0
clear_fifo => p0_stage_0.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_1.DATAA
read => p1_full_1.IN0
read => always1.IN0
read => always2.IN1
read => always2.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_1.ACLR
reset_n => stage_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always2.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always5.IN1
write => updated_one_count.IN1
write => p1_full_1.IN1
write => always3.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream
audio_controller_avalon_slave_readdata_from_sa[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[0].DATAIN
audio_controller_avalon_slave_readdata_from_sa[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[1].DATAIN
audio_controller_avalon_slave_readdata_from_sa[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[2].DATAIN
audio_controller_avalon_slave_readdata_from_sa[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[3].DATAIN
audio_controller_avalon_slave_readdata_from_sa[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[4].DATAIN
audio_controller_avalon_slave_readdata_from_sa[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[5].DATAIN
audio_controller_avalon_slave_readdata_from_sa[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[6].DATAIN
audio_controller_avalon_slave_readdata_from_sa[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[7].DATAIN
audio_controller_avalon_slave_readdata_from_sa[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[8].DATAIN
audio_controller_avalon_slave_readdata_from_sa[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[9].DATAIN
audio_controller_avalon_slave_readdata_from_sa[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[10].DATAIN
audio_controller_avalon_slave_readdata_from_sa[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[11].DATAIN
audio_controller_avalon_slave_readdata_from_sa[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[12].DATAIN
audio_controller_avalon_slave_readdata_from_sa[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[13].DATAIN
audio_controller_avalon_slave_readdata_from_sa[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[14].DATAIN
audio_controller_avalon_slave_readdata_from_sa[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[15].DATAIN
audio_controller_avalon_slave_readdata_from_sa[16] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[16].DATAIN
audio_controller_avalon_slave_readdata_from_sa[17] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[17].DATAIN
audio_controller_avalon_slave_readdata_from_sa[18] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[18].DATAIN
audio_controller_avalon_slave_readdata_from_sa[19] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[19].DATAIN
audio_controller_avalon_slave_readdata_from_sa[20] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[20].DATAIN
audio_controller_avalon_slave_readdata_from_sa[21] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[21].DATAIN
audio_controller_avalon_slave_readdata_from_sa[22] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[22].DATAIN
audio_controller_avalon_slave_readdata_from_sa[23] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[23].DATAIN
audio_controller_avalon_slave_readdata_from_sa[24] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[24].DATAIN
audio_controller_avalon_slave_readdata_from_sa[25] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[25].DATAIN
audio_controller_avalon_slave_readdata_from_sa[26] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[26].DATAIN
audio_controller_avalon_slave_readdata_from_sa[27] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[27].DATAIN
audio_controller_avalon_slave_readdata_from_sa[28] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[28].DATAIN
audio_controller_avalon_slave_readdata_from_sa[29] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[29].DATAIN
audio_controller_avalon_slave_readdata_from_sa[30] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[30].DATAIN
audio_controller_avalon_slave_readdata_from_sa[31] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[31].DATAIN
clk => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_burstcount => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_byteenable[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_byteenable[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_byteenable[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_byteenable[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_granted_audio_controller_avalon_slave => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_qualified_request_audio_controller_avalon_slave => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_qualified_request_audio_controller_avalon_slave => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_read => r_0.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_read_data_valid_audio_controller_avalon_slave => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdatavalid.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_requests_audio_controller_avalon_slave => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_write => r_0.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[4] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[5] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[6] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[7] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[8] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[9] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[10] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[11] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[12] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[13] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[14] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[15] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[16] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[17] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[18] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[19] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[20] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[21] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[22] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[23] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[24] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[25] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[26] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[27] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[28] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[29] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[30] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_writedata[31] => ~NO_FANOUT~
d1_audio_controller_avalon_slave_end_xfer => r_0.IN1
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_reset_n.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address_to_slave[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_address[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_latency_counter <= <GND>
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[0] <= audio_controller_avalon_slave_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[1] <= audio_controller_avalon_slave_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[2] <= audio_controller_avalon_slave_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[3] <= audio_controller_avalon_slave_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[4] <= audio_controller_avalon_slave_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[5] <= audio_controller_avalon_slave_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[6] <= audio_controller_avalon_slave_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[7] <= audio_controller_avalon_slave_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[8] <= audio_controller_avalon_slave_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[9] <= audio_controller_avalon_slave_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[10] <= audio_controller_avalon_slave_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[11] <= audio_controller_avalon_slave_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[12] <= audio_controller_avalon_slave_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[13] <= audio_controller_avalon_slave_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[14] <= audio_controller_avalon_slave_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[15] <= audio_controller_avalon_slave_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[16] <= audio_controller_avalon_slave_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[17] <= audio_controller_avalon_slave_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[18] <= audio_controller_avalon_slave_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[19] <= audio_controller_avalon_slave_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[20] <= audio_controller_avalon_slave_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[21] <= audio_controller_avalon_slave_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[22] <= audio_controller_avalon_slave_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[23] <= audio_controller_avalon_slave_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[24] <= audio_controller_avalon_slave_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[25] <= audio_controller_avalon_slave_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[26] <= audio_controller_avalon_slave_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[27] <= audio_controller_avalon_slave_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[28] <= audio_controller_avalon_slave_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[29] <= audio_controller_avalon_slave_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[30] <= audio_controller_avalon_slave_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdata[31] <= audio_controller_avalon_slave_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_readdatavalid <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_read_data_valid_audio_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_waitrequest <= r_0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7
clk => reg_downstream_writedata[0]~reg0.CLK
clk => reg_downstream_writedata[1]~reg0.CLK
clk => reg_downstream_writedata[2]~reg0.CLK
clk => reg_downstream_writedata[3]~reg0.CLK
clk => reg_downstream_writedata[4]~reg0.CLK
clk => reg_downstream_writedata[5]~reg0.CLK
clk => reg_downstream_writedata[6]~reg0.CLK
clk => reg_downstream_writedata[7]~reg0.CLK
clk => reg_downstream_writedata[8]~reg0.CLK
clk => reg_downstream_writedata[9]~reg0.CLK
clk => reg_downstream_writedata[10]~reg0.CLK
clk => reg_downstream_writedata[11]~reg0.CLK
clk => reg_downstream_writedata[12]~reg0.CLK
clk => reg_downstream_writedata[13]~reg0.CLK
clk => reg_downstream_writedata[14]~reg0.CLK
clk => reg_downstream_writedata[15]~reg0.CLK
clk => reg_downstream_writedata[16]~reg0.CLK
clk => reg_downstream_writedata[17]~reg0.CLK
clk => reg_downstream_writedata[18]~reg0.CLK
clk => reg_downstream_writedata[19]~reg0.CLK
clk => reg_downstream_writedata[20]~reg0.CLK
clk => reg_downstream_writedata[21]~reg0.CLK
clk => reg_downstream_writedata[22]~reg0.CLK
clk => reg_downstream_writedata[23]~reg0.CLK
clk => reg_downstream_writedata[24]~reg0.CLK
clk => reg_downstream_writedata[25]~reg0.CLK
clk => reg_downstream_writedata[26]~reg0.CLK
clk => reg_downstream_writedata[27]~reg0.CLK
clk => reg_downstream_writedata[28]~reg0.CLK
clk => reg_downstream_writedata[29]~reg0.CLK
clk => reg_downstream_writedata[30]~reg0.CLK
clk => reg_downstream_writedata[31]~reg0.CLK
clk => reg_downstream_write~reg0.CLK
clk => reg_downstream_read~reg0.CLK
clk => reg_downstream_nativeaddress[0]~reg0.CLK
clk => reg_downstream_nativeaddress[1]~reg0.CLK
clk => reg_downstream_nativeaddress[2]~reg0.CLK
clk => reg_downstream_nativeaddress[3]~reg0.CLK
clk => reg_downstream_nativeaddress[4]~reg0.CLK
clk => reg_downstream_debugaccess~reg0.CLK
clk => reg_downstream_byteenable[0]~reg0.CLK
clk => reg_downstream_byteenable[1]~reg0.CLK
clk => reg_downstream_byteenable[2]~reg0.CLK
clk => reg_downstream_byteenable[3]~reg0.CLK
clk => reg_downstream_burstcount~reg0.CLK
clk => reg_downstream_arbitrationshare[0]~reg0.CLK
clk => reg_downstream_arbitrationshare[1]~reg0.CLK
clk => reg_downstream_arbitrationshare[2]~reg0.CLK
clk => reg_downstream_arbitrationshare[3]~reg0.CLK
clk => reg_downstream_address[0]~reg0.CLK
clk => reg_downstream_address[1]~reg0.CLK
clk => reg_downstream_address[2]~reg0.CLK
clk => reg_downstream_address[3]~reg0.CLK
clk => reg_downstream_address[4]~reg0.CLK
clk => registered_upstream_byteenable[0].CLK
clk => registered_upstream_byteenable[1].CLK
clk => registered_upstream_byteenable[2].CLK
clk => registered_upstream_byteenable[3].CLK
clk => downstream_write_reg.CLK
clk => downstream_read.CLK
clk => read_address_offset[0].CLK
clk => read_address_offset[1].CLK
clk => read_address_offset[2].CLK
clk => write_address_offset[0].CLK
clk => write_address_offset[1].CLK
clk => write_address_offset[2].CLK
clk => data_counter[0].CLK
clk => data_counter[1].CLK
clk => data_counter[2].CLK
clk => data_counter[3].CLK
clk => transactions_remaining_reg[0].CLK
clk => transactions_remaining_reg[1].CLK
clk => transactions_remaining_reg[2].CLK
clk => transactions_remaining_reg[3].CLK
clk => atomic_counter.CLK
clk => registered_upstream_nativeaddress[2].CLK
clk => registered_upstream_nativeaddress[3].CLK
clk => registered_upstream_nativeaddress[4].CLK
clk => registered_upstream_address[0].CLK
clk => registered_upstream_address[1].CLK
clk => registered_upstream_address[2].CLK
clk => registered_upstream_address[3].CLK
clk => registered_upstream_address[4].CLK
clk => registered_upstream_address[5].CLK
clk => registered_upstream_address[6].CLK
clk => registered_upstream_write.CLK
clk => registered_upstream_read.CLK
clk => state_busy.CLK
clk => state_idle.CLK
clk => pending_upstream_write_reg.CLK
clk => pending_upstream_read_reg.CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[0].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[1].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[2].CLK
clk => registered_read_write_dbs_adjusted_upstream_burstcount[3].CLK
downstream_readdata[0] => upstream_readdata[0].DATAIN
downstream_readdata[1] => upstream_readdata[1].DATAIN
downstream_readdata[2] => upstream_readdata[2].DATAIN
downstream_readdata[3] => upstream_readdata[3].DATAIN
downstream_readdata[4] => upstream_readdata[4].DATAIN
downstream_readdata[5] => upstream_readdata[5].DATAIN
downstream_readdata[6] => upstream_readdata[6].DATAIN
downstream_readdata[7] => upstream_readdata[7].DATAIN
downstream_readdata[8] => upstream_readdata[8].DATAIN
downstream_readdata[9] => upstream_readdata[9].DATAIN
downstream_readdata[10] => upstream_readdata[10].DATAIN
downstream_readdata[11] => upstream_readdata[11].DATAIN
downstream_readdata[12] => upstream_readdata[12].DATAIN
downstream_readdata[13] => upstream_readdata[13].DATAIN
downstream_readdata[14] => upstream_readdata[14].DATAIN
downstream_readdata[15] => upstream_readdata[15].DATAIN
downstream_readdata[16] => upstream_readdata[16].DATAIN
downstream_readdata[17] => upstream_readdata[17].DATAIN
downstream_readdata[18] => upstream_readdata[18].DATAIN
downstream_readdata[19] => upstream_readdata[19].DATAIN
downstream_readdata[20] => upstream_readdata[20].DATAIN
downstream_readdata[21] => upstream_readdata[21].DATAIN
downstream_readdata[22] => upstream_readdata[22].DATAIN
downstream_readdata[23] => upstream_readdata[23].DATAIN
downstream_readdata[24] => upstream_readdata[24].DATAIN
downstream_readdata[25] => upstream_readdata[25].DATAIN
downstream_readdata[26] => upstream_readdata[26].DATAIN
downstream_readdata[27] => upstream_readdata[27].DATAIN
downstream_readdata[28] => upstream_readdata[28].DATAIN
downstream_readdata[29] => upstream_readdata[29].DATAIN
downstream_readdata[30] => upstream_readdata[30].DATAIN
downstream_readdata[31] => upstream_readdata[31].DATAIN
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => data_counter.OUTPUTSELECT
downstream_readdatavalid => upstream_readdatavalid.DATAIN
downstream_waitrequest => upstream_write_run.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => upstream_burstdone.IN1
downstream_waitrequest => enable_state_change.IN1
downstream_waitrequest => downstream_burstdone.IN1
downstream_waitrequest => read_update_count.IN1
downstream_waitrequest => write_address_offset.IN1
downstream_waitrequest => read_address_offset.IN1
downstream_waitrequest => always15.IN1
downstream_waitrequest => always16.IN1
downstream_waitrequest => reg_downstream_address[4]~reg0.ENA
downstream_waitrequest => reg_downstream_address[3]~reg0.ENA
downstream_waitrequest => reg_downstream_address[2]~reg0.ENA
downstream_waitrequest => reg_downstream_address[1]~reg0.ENA
downstream_waitrequest => reg_downstream_address[0]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[3]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[2]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[1]~reg0.ENA
downstream_waitrequest => reg_downstream_arbitrationshare[0]~reg0.ENA
downstream_waitrequest => reg_downstream_burstcount~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[3]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[2]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[1]~reg0.ENA
downstream_waitrequest => reg_downstream_byteenable[0]~reg0.ENA
downstream_waitrequest => reg_downstream_debugaccess~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[4]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[3]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[2]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[1]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[0]~reg0.ENA
downstream_waitrequest => reg_downstream_nativeaddress[0]~reg0.ENA
downstream_waitrequest => reg_downstream_read~reg0.ENA
downstream_waitrequest => reg_downstream_write~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[31]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[30]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[29]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[28]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[27]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[26]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[25]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[24]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[23]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[22]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[21]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[20]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[19]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[18]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[17]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[16]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[15]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[14]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[13]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[12]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[11]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[10]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[9]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[8]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[7]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[6]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[5]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[4]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[3]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[2]~reg0.ENA
downstream_waitrequest => reg_downstream_writedata[1]~reg0.ENA
reset_n => reg_downstream_writedata[0]~reg0.ACLR
reset_n => reg_downstream_writedata[1]~reg0.ACLR
reset_n => reg_downstream_writedata[2]~reg0.ACLR
reset_n => reg_downstream_writedata[3]~reg0.ACLR
reset_n => reg_downstream_writedata[4]~reg0.ACLR
reset_n => reg_downstream_writedata[5]~reg0.ACLR
reset_n => reg_downstream_writedata[6]~reg0.ACLR
reset_n => reg_downstream_writedata[7]~reg0.ACLR
reset_n => reg_downstream_writedata[8]~reg0.ACLR
reset_n => reg_downstream_writedata[9]~reg0.ACLR
reset_n => reg_downstream_writedata[10]~reg0.ACLR
reset_n => reg_downstream_writedata[11]~reg0.ACLR
reset_n => reg_downstream_writedata[12]~reg0.ACLR
reset_n => reg_downstream_writedata[13]~reg0.ACLR
reset_n => reg_downstream_writedata[14]~reg0.ACLR
reset_n => reg_downstream_writedata[15]~reg0.ACLR
reset_n => reg_downstream_writedata[16]~reg0.ACLR
reset_n => reg_downstream_writedata[17]~reg0.ACLR
reset_n => reg_downstream_writedata[18]~reg0.ACLR
reset_n => reg_downstream_writedata[19]~reg0.ACLR
reset_n => reg_downstream_writedata[20]~reg0.ACLR
reset_n => reg_downstream_writedata[21]~reg0.ACLR
reset_n => reg_downstream_writedata[22]~reg0.ACLR
reset_n => reg_downstream_writedata[23]~reg0.ACLR
reset_n => reg_downstream_writedata[24]~reg0.ACLR
reset_n => reg_downstream_writedata[25]~reg0.ACLR
reset_n => reg_downstream_writedata[26]~reg0.ACLR
reset_n => reg_downstream_writedata[27]~reg0.ACLR
reset_n => reg_downstream_writedata[28]~reg0.ACLR
reset_n => reg_downstream_writedata[29]~reg0.ACLR
reset_n => reg_downstream_writedata[30]~reg0.ACLR
reset_n => reg_downstream_writedata[31]~reg0.ACLR
reset_n => reg_downstream_address[0]~reg0.ACLR
reset_n => reg_downstream_address[1]~reg0.ACLR
reset_n => reg_downstream_address[2]~reg0.ACLR
reset_n => reg_downstream_address[3]~reg0.ACLR
reset_n => reg_downstream_address[4]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[0]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[1]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[2]~reg0.ACLR
reset_n => reg_downstream_arbitrationshare[3]~reg0.ACLR
reset_n => reg_downstream_burstcount~reg0.ACLR
reset_n => reg_downstream_byteenable[0]~reg0.ACLR
reset_n => reg_downstream_byteenable[1]~reg0.ACLR
reset_n => reg_downstream_byteenable[2]~reg0.ACLR
reset_n => reg_downstream_byteenable[3]~reg0.ACLR
reset_n => reg_downstream_debugaccess~reg0.ACLR
reset_n => reg_downstream_nativeaddress[0]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[1]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[2]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[3]~reg0.ACLR
reset_n => reg_downstream_nativeaddress[4]~reg0.ACLR
reset_n => reg_downstream_read~reg0.ACLR
reset_n => reg_downstream_write~reg0.ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[0].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[1].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[2].ACLR
reset_n => registered_read_write_dbs_adjusted_upstream_burstcount[3].ACLR
reset_n => pending_upstream_read_reg.ACLR
reset_n => pending_upstream_write_reg.ACLR
reset_n => state_idle.PRESET
reset_n => state_busy.ACLR
reset_n => registered_upstream_read.ACLR
reset_n => registered_upstream_write.ACLR
reset_n => registered_upstream_address[0].ACLR
reset_n => registered_upstream_address[1].ACLR
reset_n => registered_upstream_address[2].ACLR
reset_n => registered_upstream_address[3].ACLR
reset_n => registered_upstream_address[4].ACLR
reset_n => registered_upstream_address[5].ACLR
reset_n => registered_upstream_address[6].ACLR
reset_n => registered_upstream_nativeaddress[2].ACLR
reset_n => registered_upstream_nativeaddress[3].ACLR
reset_n => registered_upstream_nativeaddress[4].ACLR
reset_n => atomic_counter.ACLR
reset_n => transactions_remaining_reg[0].ACLR
reset_n => transactions_remaining_reg[1].ACLR
reset_n => transactions_remaining_reg[2].ACLR
reset_n => transactions_remaining_reg[3].ACLR
reset_n => data_counter[0].ACLR
reset_n => data_counter[1].ACLR
reset_n => data_counter[2].ACLR
reset_n => data_counter[3].ACLR
reset_n => write_address_offset[0].ACLR
reset_n => write_address_offset[1].ACLR
reset_n => write_address_offset[2].ACLR
reset_n => read_address_offset[0].ACLR
reset_n => read_address_offset[1].ACLR
reset_n => read_address_offset[2].ACLR
reset_n => downstream_read.ACLR
reset_n => downstream_write_reg.ACLR
reset_n => registered_upstream_byteenable[0].PRESET
reset_n => registered_upstream_byteenable[1].PRESET
reset_n => registered_upstream_byteenable[2].PRESET
reset_n => registered_upstream_byteenable[3].PRESET
upstream_address[0] => registered_upstream_address[0].DATAIN
upstream_address[1] => registered_upstream_address[1].DATAIN
upstream_address[2] => registered_upstream_address[2].DATAIN
upstream_address[3] => registered_upstream_address[3].DATAIN
upstream_address[4] => registered_upstream_address[4].DATAIN
upstream_address[5] => registered_upstream_address[5].DATAIN
upstream_address[6] => registered_upstream_address[6].DATAIN
upstream_burstcount[0] => downstream_arbitrationshare[0].DATAB
upstream_burstcount[1] => downstream_arbitrationshare[1].DATAB
upstream_burstcount[2] => downstream_arbitrationshare[2].DATAB
upstream_burstcount[3] => downstream_arbitrationshare[3].DATAB
upstream_byteenable[0] => downstream_byteenable[0].DATAB
upstream_byteenable[0] => registered_upstream_byteenable[0].DATAIN
upstream_byteenable[1] => downstream_byteenable[1].DATAB
upstream_byteenable[1] => registered_upstream_byteenable[1].DATAIN
upstream_byteenable[2] => downstream_byteenable[2].DATAB
upstream_byteenable[2] => registered_upstream_byteenable[2].DATAIN
upstream_byteenable[3] => downstream_byteenable[3].DATAB
upstream_byteenable[3] => registered_upstream_byteenable[3].DATAIN
upstream_debugaccess => reg_downstream_debugaccess~reg0.DATAIN
upstream_nativeaddress[0] => ~NO_FANOUT~
upstream_nativeaddress[1] => ~NO_FANOUT~
upstream_nativeaddress[2] => registered_upstream_nativeaddress[2].DATAIN
upstream_nativeaddress[3] => registered_upstream_nativeaddress[3].DATAIN
upstream_nativeaddress[4] => registered_upstream_nativeaddress[4].DATAIN
upstream_read => pending_register_enable.IN0
upstream_read => upstream_read_run.IN1
upstream_read => upstream_waitrequest.IN1
upstream_read => p1_state_idle.IN1
upstream_read => registered_upstream_read.DATAIN
upstream_write => always2.IN1
upstream_write => pending_register_enable.IN1
upstream_write => write_address_offset.IN1
upstream_write => downstream_write.IN1
upstream_write => upstream_write_run.IN1
upstream_write => p1_state_idle.IN1
upstream_write => registered_upstream_write.DATAIN
upstream_writedata[0] => reg_downstream_writedata[0]~reg0.DATAIN
upstream_writedata[1] => reg_downstream_writedata[1]~reg0.DATAIN
upstream_writedata[2] => reg_downstream_writedata[2]~reg0.DATAIN
upstream_writedata[3] => reg_downstream_writedata[3]~reg0.DATAIN
upstream_writedata[4] => reg_downstream_writedata[4]~reg0.DATAIN
upstream_writedata[5] => reg_downstream_writedata[5]~reg0.DATAIN
upstream_writedata[6] => reg_downstream_writedata[6]~reg0.DATAIN
upstream_writedata[7] => reg_downstream_writedata[7]~reg0.DATAIN
upstream_writedata[8] => reg_downstream_writedata[8]~reg0.DATAIN
upstream_writedata[9] => reg_downstream_writedata[9]~reg0.DATAIN
upstream_writedata[10] => reg_downstream_writedata[10]~reg0.DATAIN
upstream_writedata[11] => reg_downstream_writedata[11]~reg0.DATAIN
upstream_writedata[12] => reg_downstream_writedata[12]~reg0.DATAIN
upstream_writedata[13] => reg_downstream_writedata[13]~reg0.DATAIN
upstream_writedata[14] => reg_downstream_writedata[14]~reg0.DATAIN
upstream_writedata[15] => reg_downstream_writedata[15]~reg0.DATAIN
upstream_writedata[16] => reg_downstream_writedata[16]~reg0.DATAIN
upstream_writedata[17] => reg_downstream_writedata[17]~reg0.DATAIN
upstream_writedata[18] => reg_downstream_writedata[18]~reg0.DATAIN
upstream_writedata[19] => reg_downstream_writedata[19]~reg0.DATAIN
upstream_writedata[20] => reg_downstream_writedata[20]~reg0.DATAIN
upstream_writedata[21] => reg_downstream_writedata[21]~reg0.DATAIN
upstream_writedata[22] => reg_downstream_writedata[22]~reg0.DATAIN
upstream_writedata[23] => reg_downstream_writedata[23]~reg0.DATAIN
upstream_writedata[24] => reg_downstream_writedata[24]~reg0.DATAIN
upstream_writedata[25] => reg_downstream_writedata[25]~reg0.DATAIN
upstream_writedata[26] => reg_downstream_writedata[26]~reg0.DATAIN
upstream_writedata[27] => reg_downstream_writedata[27]~reg0.DATAIN
upstream_writedata[28] => reg_downstream_writedata[28]~reg0.DATAIN
upstream_writedata[29] => reg_downstream_writedata[29]~reg0.DATAIN
upstream_writedata[30] => reg_downstream_writedata[30]~reg0.DATAIN
upstream_writedata[31] => reg_downstream_writedata[31]~reg0.DATAIN
reg_downstream_address[0] <= reg_downstream_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[1] <= reg_downstream_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[2] <= reg_downstream_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[3] <= reg_downstream_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_address[4] <= reg_downstream_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[0] <= reg_downstream_arbitrationshare[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[1] <= reg_downstream_arbitrationshare[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[2] <= reg_downstream_arbitrationshare[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_arbitrationshare[3] <= reg_downstream_arbitrationshare[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_burstcount <= reg_downstream_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[0] <= reg_downstream_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[1] <= reg_downstream_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[2] <= reg_downstream_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_byteenable[3] <= reg_downstream_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_debugaccess <= reg_downstream_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[0] <= reg_downstream_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[1] <= reg_downstream_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[2] <= reg_downstream_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[3] <= reg_downstream_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_nativeaddress[4] <= reg_downstream_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_read <= reg_downstream_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_write <= reg_downstream_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[0] <= reg_downstream_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[1] <= reg_downstream_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[2] <= reg_downstream_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[3] <= reg_downstream_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[4] <= reg_downstream_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[5] <= reg_downstream_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[6] <= reg_downstream_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[7] <= reg_downstream_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[8] <= reg_downstream_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[9] <= reg_downstream_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[10] <= reg_downstream_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[11] <= reg_downstream_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[12] <= reg_downstream_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[13] <= reg_downstream_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[14] <= reg_downstream_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[15] <= reg_downstream_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[16] <= reg_downstream_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[17] <= reg_downstream_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[18] <= reg_downstream_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[19] <= reg_downstream_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[20] <= reg_downstream_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[21] <= reg_downstream_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[22] <= reg_downstream_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[23] <= reg_downstream_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[24] <= reg_downstream_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[25] <= reg_downstream_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[26] <= reg_downstream_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[27] <= reg_downstream_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[28] <= reg_downstream_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[29] <= reg_downstream_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[30] <= reg_downstream_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_downstream_writedata[31] <= reg_downstream_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[0] <= downstream_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[1] <= downstream_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[2] <= downstream_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[3] <= downstream_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[4] <= downstream_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[5] <= downstream_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[6] <= downstream_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[7] <= downstream_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[8] <= downstream_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[9] <= downstream_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[10] <= downstream_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[11] <= downstream_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[12] <= downstream_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[13] <= downstream_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[14] <= downstream_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[15] <= downstream_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[16] <= downstream_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[17] <= downstream_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[18] <= downstream_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[19] <= downstream_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[20] <= downstream_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[21] <= downstream_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[22] <= downstream_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[23] <= downstream_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[24] <= downstream_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[25] <= downstream_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[26] <= downstream_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[27] <= downstream_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[28] <= downstream_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[29] <= downstream_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[30] <= downstream_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdata[31] <= downstream_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
upstream_readdatavalid <= downstream_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
upstream_waitrequest <= upstream_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in
clk => d1_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_end_xfer~reg0.CLK
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_endofpacket => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_endofpacket_from_sa.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_waits_for_read.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_waits_for_write.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_waitrequest => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_waitrequest_from_sa.DATAIN
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_reset_n.DATAIN
reset_n => d1_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_end_xfer~reg0.PRESET
slow_peripheral_bridge_m1_address_to_slave[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_address[0].DATAIN
slow_peripheral_bridge_m1_address_to_slave[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_address[1].DATAIN
slow_peripheral_bridge_m1_address_to_slave[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_address[2].DATAIN
slow_peripheral_bridge_m1_address_to_slave[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_address[3].DATAIN
slow_peripheral_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN16
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN15
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN0
slow_peripheral_bridge_m1_byteenable[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_byteenable.DATAB
slow_peripheral_bridge_m1_byteenable[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_byteenable.DATAB
slow_peripheral_bridge_m1_byteenable[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_byteenable[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_nativeaddress[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_nativeaddress[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_nativeaddress[2].DATAIN
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in.IN1
slow_peripheral_bridge_m1_read => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_read.IN1
slow_peripheral_bridge_m1_read => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in.IN1
slow_peripheral_bridge_m1_write => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_write.IN1
slow_peripheral_bridge_m1_write => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_in_a_write_cycle.IN1
slow_peripheral_bridge_m1_writedata[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_address[0] <= slow_peripheral_bridge_m1_address_to_slave[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_address[1] <= slow_peripheral_bridge_m1_address_to_slave[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_address[2] <= slow_peripheral_bridge_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_address[3] <= slow_peripheral_bridge_m1_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_byteenable[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_byteenable[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_byteenable.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_endofpacket_from_sa <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_nativeaddress[0] <= slow_peripheral_bridge_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_nativeaddress[1] <= slow_peripheral_bridge_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_nativeaddress[2] <= slow_peripheral_bridge_m1_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_read <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_read.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_waitrequest_from_sa <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_write <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_write.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[0] <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[1] <= slow_peripheral_bridge_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[2] <= slow_peripheral_bridge_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[3] <= slow_peripheral_bridge_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[4] <= slow_peripheral_bridge_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[5] <= slow_peripheral_bridge_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[6] <= slow_peripheral_bridge_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[7] <= slow_peripheral_bridge_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[8] <= slow_peripheral_bridge_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[9] <= slow_peripheral_bridge_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[10] <= slow_peripheral_bridge_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[11] <= slow_peripheral_bridge_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[12] <= slow_peripheral_bridge_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[13] <= slow_peripheral_bridge_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[14] <= slow_peripheral_bridge_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_writedata[15] <= slow_peripheral_bridge_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_end_xfer <= d1_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in <= slow_peripheral_bridge_m1_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in <= slow_peripheral_bridge_m1_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in <= slow_peripheral_bridge_m1_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in <= slow_peripheral_bridge_m1_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out
clk => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address_to_slave[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address_to_slave[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address_to_slave[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address_to_slave[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_byteenable[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_byteenable[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_granted_pll_s1 => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_qualified_request_pll_s1 => r_3.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_qualified_request_pll_s1 => r_3.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_read => r_3.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_read => r_3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_read_data_valid_pll_s1 => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_requests_pll_s1 => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_write => r_3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_write => r_3.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[4] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[5] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[6] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[7] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[8] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[9] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[10] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[11] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[12] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[13] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[14] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[15] => ~NO_FANOUT~
d1_pll_s1_end_xfer => r_3.IN1
pll_s1_readdata_from_sa[0] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[0].DATAIN
pll_s1_readdata_from_sa[1] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[1].DATAIN
pll_s1_readdata_from_sa[2] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[2].DATAIN
pll_s1_readdata_from_sa[3] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[3].DATAIN
pll_s1_readdata_from_sa[4] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[4].DATAIN
pll_s1_readdata_from_sa[5] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[5].DATAIN
pll_s1_readdata_from_sa[6] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[6].DATAIN
pll_s1_readdata_from_sa[7] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[7].DATAIN
pll_s1_readdata_from_sa[8] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[8].DATAIN
pll_s1_readdata_from_sa[9] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[9].DATAIN
pll_s1_readdata_from_sa[10] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[10].DATAIN
pll_s1_readdata_from_sa[11] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[11].DATAIN
pll_s1_readdata_from_sa[12] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[12].DATAIN
pll_s1_readdata_from_sa[13] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[13].DATAIN
pll_s1_readdata_from_sa[14] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[14].DATAIN
pll_s1_readdata_from_sa[15] => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[15].DATAIN
reset_n => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_reset_n.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address_to_slave[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address_to_slave[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address_to_slave[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address_to_slave[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[0] <= pll_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[1] <= pll_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[2] <= pll_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[3] <= pll_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[4] <= pll_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[5] <= pll_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[6] <= pll_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[7] <= pll_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[8] <= pll_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[9] <= pll_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[10] <= pll_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[11] <= pll_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[12] <= pll_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[13] <= pll_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[14] <= pll_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_readdata[15] <= pll_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_waitrequest <= r_3.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0
master_clk => master_clk.IN4
master_endofpacket => master_endofpacket.IN1
master_readdata[0] => slave_readdata_p1[0].DATAIN
master_readdata[1] => slave_readdata_p1[1].DATAIN
master_readdata[2] => slave_readdata_p1[2].DATAIN
master_readdata[3] => slave_readdata_p1[3].DATAIN
master_readdata[4] => slave_readdata_p1[4].DATAIN
master_readdata[5] => slave_readdata_p1[5].DATAIN
master_readdata[6] => slave_readdata_p1[6].DATAIN
master_readdata[7] => slave_readdata_p1[7].DATAIN
master_readdata[8] => slave_readdata_p1[8].DATAIN
master_readdata[9] => slave_readdata_p1[9].DATAIN
master_readdata[10] => slave_readdata_p1[10].DATAIN
master_readdata[11] => slave_readdata_p1[11].DATAIN
master_readdata[12] => slave_readdata_p1[12].DATAIN
master_readdata[13] => slave_readdata_p1[13].DATAIN
master_readdata[14] => slave_readdata_p1[14].DATAIN
master_readdata[15] => slave_readdata_p1[15].DATAIN
master_reset_n => master_reset_n.IN4
master_waitrequest => master_waitrequest.IN1
slave_address[0] => slave_address_d1[0].DATAIN
slave_address[1] => slave_address_d1[1].DATAIN
slave_address[2] => slave_address_d1[2].DATAIN
slave_address[3] => slave_address_d1[3].DATAIN
slave_byteenable[0] => slave_byteenable_d1[0].DATAIN
slave_byteenable[1] => slave_byteenable_d1[1].DATAIN
slave_clk => slave_clk.IN4
slave_nativeaddress[0] => slave_nativeaddress_d1[0].DATAIN
slave_nativeaddress[1] => slave_nativeaddress_d1[1].DATAIN
slave_nativeaddress[2] => slave_nativeaddress_d1[2].DATAIN
slave_read => slave_read.IN1
slave_reset_n => slave_reset_n.IN4
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata_d1[0].DATAIN
slave_writedata[1] => slave_writedata_d1[1].DATAIN
slave_writedata[2] => slave_writedata_d1[2].DATAIN
slave_writedata[3] => slave_writedata_d1[3].DATAIN
slave_writedata[4] => slave_writedata_d1[4].DATAIN
slave_writedata[5] => slave_writedata_d1[5].DATAIN
slave_writedata[6] => slave_writedata_d1[6].DATAIN
slave_writedata[7] => slave_writedata_d1[7].DATAIN
slave_writedata[8] => slave_writedata_d1[8].DATAIN
slave_writedata[9] => slave_writedata_d1[9].DATAIN
slave_writedata[10] => slave_writedata_d1[10].DATAIN
slave_writedata[11] => slave_writedata_d1[11].DATAIN
slave_writedata[12] => slave_writedata_d1[12].DATAIN
slave_writedata[13] => slave_writedata_d1[13].DATAIN
slave_writedata[14] => slave_writedata_d1[14].DATAIN
slave_writedata[15] => slave_writedata_d1[15].DATAIN
master_address[0] <= master_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[1] <= master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[2] <= master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_address[3] <= master_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[0] <= master_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_byteenable[1] <= master_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[0] <= master_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[1] <= master_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_nativeaddress[2] <= master_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_master_FSM:master_FSM.master_read
master_write <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_master_FSM:master_FSM.master_write
master_writedata[0] <= master_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[1] <= master_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[2] <= master_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[3] <= master_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[4] <= master_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[5] <= master_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[6] <= master_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[7] <= master_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[8] <= master_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[9] <= master_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[10] <= master_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[11] <= master_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[12] <= master_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[13] <= master_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[14] <= master_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[15] <= master_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_endofpacket <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe.data_out
slave_readdata[0] <= slave_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_slave_FSM:slave_FSM.slave_waitrequest


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_edge_to_pulse:write_done_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_slave_FSM:slave_FSM
master_read_done_token => Selector0.IN1
master_read_done_token => Selector3.IN1
master_read_done_token => Selector1.IN1
master_write_done_token => Selector0.IN2
master_write_done_token => Selector3.IN2
master_write_done_token => Selector2.IN2
slave_clk => slave_write_request~reg0.CLK
slave_clk => slave_read_request~reg0.CLK
slave_clk => slave_state~1.DATAIN
slave_read => next_slave_state.OUTPUTSELECT
slave_read => next_slave_state.OUTPUTSELECT
slave_read => slave_waitrequest.OUTPUTSELECT
slave_read => next_slave_read_request.OUTPUTSELECT
slave_read => next_slave_write_request.OUTPUTSELECT
slave_read => Selector1.IN2
slave_reset_n => slave_read_request~reg0.ACLR
slave_reset_n => slave_write_request~reg0.ACLR
slave_reset_n => slave_state~3.DATAIN
slave_write => next_slave_write_request.OUTPUTSELECT
slave_write => next_slave_state.DATAA
slave_write => slave_waitrequest.DATAA
slave_write => next_slave_state.DATAA
slave_read_request <= slave_read_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
slave_write_request <= slave_write_request~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_edge_to_pulse:read_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_edge_to_pulse:write_request_edge_to_pulse
clock => data_in_d1.CLK
data_in => data_out.IN1
data_in => data_in_d1.DATAIN
reset_n => data_in_d1.ACLR
data_out <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_master_FSM:master_FSM
master_clk => master_write~reg0.CLK
master_clk => master_read~reg0.CLK
master_clk => master_write_done~reg0.CLK
master_clk => master_read_done~reg0.CLK
master_clk => master_state~1.DATAIN
master_reset_n => master_read~reg0.ACLR
master_reset_n => master_read_done~reg0.ACLR
master_reset_n => master_write~reg0.ACLR
master_reset_n => master_write_done~reg0.ACLR
master_reset_n => master_state~3.DATAIN
master_waitrequest => Selector1.IN1
master_waitrequest => Selector2.IN2
master_waitrequest => next_master_read_done.OUTPUTSELECT
master_waitrequest => next_master_read.OUTPUTSELECT
master_waitrequest => next_master_write.OUTPUTSELECT
master_waitrequest => next_master_write_done.OUTPUTSELECT
master_waitrequest => Selector0.IN1
slave_read_request_token => next_master_state.OUTPUTSELECT
slave_read_request_token => next_master_write.OUTPUTSELECT
slave_read_request_token => Selector1.IN2
slave_read_request_token => Selector3.IN2
slave_write_request_token => next_master_write.DATAA
slave_write_request_token => next_master_state.DATAA
master_read <= master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_read_done <= master_read_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
master_write_done <= master_write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe
clk1 => data_in_d1.CLK
clk2 => data_out~reg0.CLK
data_in => data_in_d1.DATAIN
reset_clk1_n => data_in_d1.ACLR
reset_clk2_n => data_out~reg0.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1
clk => clk.IN2
cpu_ddr_clock_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_address_to_slave[2] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[7].OUTPUTSELECT
cpu_ddr_clock_bridge_m1_address_to_slave[2] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[6].OUTPUTSELECT
cpu_ddr_clock_bridge_m1_address_to_slave[2] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[5].OUTPUTSELECT
cpu_ddr_clock_bridge_m1_address_to_slave[2] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[4].OUTPUTSELECT
cpu_ddr_clock_bridge_m1_address_to_slave[2] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[3].OUTPUTSELECT
cpu_ddr_clock_bridge_m1_address_to_slave[2] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[2].OUTPUTSELECT
cpu_ddr_clock_bridge_m1_address_to_slave[2] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[1].OUTPUTSELECT
cpu_ddr_clock_bridge_m1_address_to_slave[2] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[0].OUTPUTSELECT
cpu_ddr_clock_bridge_m1_address_to_slave[3] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[4] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[5] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[6] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[7] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[8] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[9] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[10] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[11] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[12] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[13] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[14] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[15] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[16] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[17] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[18] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[19] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[20] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[21] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[22] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[23] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[24] => ddr_sdram_s1_address.DATAB
cpu_ddr_clock_bridge_m1_address_to_slave[25] => cpu_ddr_clock_bridge_m1_requests_ddr_sdram_s1.IN1
cpu_ddr_clock_bridge_m1_byteenable[0] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[4].DATAA
cpu_ddr_clock_bridge_m1_byteenable[0] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[0].DATAB
cpu_ddr_clock_bridge_m1_byteenable[1] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[5].DATAA
cpu_ddr_clock_bridge_m1_byteenable[1] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[1].DATAB
cpu_ddr_clock_bridge_m1_byteenable[2] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[6].DATAA
cpu_ddr_clock_bridge_m1_byteenable[2] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[2].DATAB
cpu_ddr_clock_bridge_m1_byteenable[3] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[7].DATAA
cpu_ddr_clock_bridge_m1_byteenable[3] => cpu_ddr_clock_bridge_m1_byteenable_ddr_sdram_s1[3].DATAB
cpu_ddr_clock_bridge_m1_latency_counter => LessThan0.IN2
cpu_ddr_clock_bridge_m1_latency_counter => cpu_ddr_clock_bridge_m1_qualified_request_ddr_sdram_s1.IN1
cpu_ddr_clock_bridge_m1_read => cpu_ddr_clock_bridge_m1_requests_ddr_sdram_s1.IN0
cpu_ddr_clock_bridge_m1_read => cpu_ddr_clock_bridge_m1_qualified_request_ddr_sdram_s1.IN1
cpu_ddr_clock_bridge_m1_read => ddr_sdram_s1_in_a_read_cycle.IN0
cpu_ddr_clock_bridge_m1_write => cpu_ddr_clock_bridge_m1_requests_ddr_sdram_s1.IN1
cpu_ddr_clock_bridge_m1_write => ddr_sdram_s1_write.IN0
cpu_ddr_clock_bridge_m1_write => in_a_write_cycle.IN0
cpu_ddr_clock_bridge_m1_writedata[0] => ddr_sdram_s1_writedata[0].DATAIN
cpu_ddr_clock_bridge_m1_writedata[0] => ddr_sdram_s1_writedata[32].DATAIN
cpu_ddr_clock_bridge_m1_writedata[1] => ddr_sdram_s1_writedata[1].DATAIN
cpu_ddr_clock_bridge_m1_writedata[1] => ddr_sdram_s1_writedata[33].DATAIN
cpu_ddr_clock_bridge_m1_writedata[2] => ddr_sdram_s1_writedata[2].DATAIN
cpu_ddr_clock_bridge_m1_writedata[2] => ddr_sdram_s1_writedata[34].DATAIN
cpu_ddr_clock_bridge_m1_writedata[3] => ddr_sdram_s1_writedata[3].DATAIN
cpu_ddr_clock_bridge_m1_writedata[3] => ddr_sdram_s1_writedata[35].DATAIN
cpu_ddr_clock_bridge_m1_writedata[4] => ddr_sdram_s1_writedata[4].DATAIN
cpu_ddr_clock_bridge_m1_writedata[4] => ddr_sdram_s1_writedata[36].DATAIN
cpu_ddr_clock_bridge_m1_writedata[5] => ddr_sdram_s1_writedata[5].DATAIN
cpu_ddr_clock_bridge_m1_writedata[5] => ddr_sdram_s1_writedata[37].DATAIN
cpu_ddr_clock_bridge_m1_writedata[6] => ddr_sdram_s1_writedata[6].DATAIN
cpu_ddr_clock_bridge_m1_writedata[6] => ddr_sdram_s1_writedata[38].DATAIN
cpu_ddr_clock_bridge_m1_writedata[7] => ddr_sdram_s1_writedata[7].DATAIN
cpu_ddr_clock_bridge_m1_writedata[7] => ddr_sdram_s1_writedata[39].DATAIN
cpu_ddr_clock_bridge_m1_writedata[8] => ddr_sdram_s1_writedata[8].DATAIN
cpu_ddr_clock_bridge_m1_writedata[8] => ddr_sdram_s1_writedata[40].DATAIN
cpu_ddr_clock_bridge_m1_writedata[9] => ddr_sdram_s1_writedata[9].DATAIN
cpu_ddr_clock_bridge_m1_writedata[9] => ddr_sdram_s1_writedata[41].DATAIN
cpu_ddr_clock_bridge_m1_writedata[10] => ddr_sdram_s1_writedata[10].DATAIN
cpu_ddr_clock_bridge_m1_writedata[10] => ddr_sdram_s1_writedata[42].DATAIN
cpu_ddr_clock_bridge_m1_writedata[11] => ddr_sdram_s1_writedata[11].DATAIN
cpu_ddr_clock_bridge_m1_writedata[11] => ddr_sdram_s1_writedata[43].DATAIN
cpu_ddr_clock_bridge_m1_writedata[12] => ddr_sdram_s1_writedata[12].DATAIN
cpu_ddr_clock_bridge_m1_writedata[12] => ddr_sdram_s1_writedata[44].DATAIN
cpu_ddr_clock_bridge_m1_writedata[13] => ddr_sdram_s1_writedata[13].DATAIN
cpu_ddr_clock_bridge_m1_writedata[13] => ddr_sdram_s1_writedata[45].DATAIN
cpu_ddr_clock_bridge_m1_writedata[14] => ddr_sdram_s1_writedata[14].DATAIN
cpu_ddr_clock_bridge_m1_writedata[14] => ddr_sdram_s1_writedata[46].DATAIN
cpu_ddr_clock_bridge_m1_writedata[15] => ddr_sdram_s1_writedata[15].DATAIN
cpu_ddr_clock_bridge_m1_writedata[15] => ddr_sdram_s1_writedata[47].DATAIN
cpu_ddr_clock_bridge_m1_writedata[16] => ddr_sdram_s1_writedata[16].DATAIN
cpu_ddr_clock_bridge_m1_writedata[16] => ddr_sdram_s1_writedata[48].DATAIN
cpu_ddr_clock_bridge_m1_writedata[17] => ddr_sdram_s1_writedata[17].DATAIN
cpu_ddr_clock_bridge_m1_writedata[17] => ddr_sdram_s1_writedata[49].DATAIN
cpu_ddr_clock_bridge_m1_writedata[18] => ddr_sdram_s1_writedata[18].DATAIN
cpu_ddr_clock_bridge_m1_writedata[18] => ddr_sdram_s1_writedata[50].DATAIN
cpu_ddr_clock_bridge_m1_writedata[19] => ddr_sdram_s1_writedata[19].DATAIN
cpu_ddr_clock_bridge_m1_writedata[19] => ddr_sdram_s1_writedata[51].DATAIN
cpu_ddr_clock_bridge_m1_writedata[20] => ddr_sdram_s1_writedata[20].DATAIN
cpu_ddr_clock_bridge_m1_writedata[20] => ddr_sdram_s1_writedata[52].DATAIN
cpu_ddr_clock_bridge_m1_writedata[21] => ddr_sdram_s1_writedata[21].DATAIN
cpu_ddr_clock_bridge_m1_writedata[21] => ddr_sdram_s1_writedata[53].DATAIN
cpu_ddr_clock_bridge_m1_writedata[22] => ddr_sdram_s1_writedata[22].DATAIN
cpu_ddr_clock_bridge_m1_writedata[22] => ddr_sdram_s1_writedata[54].DATAIN
cpu_ddr_clock_bridge_m1_writedata[23] => ddr_sdram_s1_writedata[23].DATAIN
cpu_ddr_clock_bridge_m1_writedata[23] => ddr_sdram_s1_writedata[55].DATAIN
cpu_ddr_clock_bridge_m1_writedata[24] => ddr_sdram_s1_writedata[24].DATAIN
cpu_ddr_clock_bridge_m1_writedata[24] => ddr_sdram_s1_writedata[56].DATAIN
cpu_ddr_clock_bridge_m1_writedata[25] => ddr_sdram_s1_writedata[25].DATAIN
cpu_ddr_clock_bridge_m1_writedata[25] => ddr_sdram_s1_writedata[57].DATAIN
cpu_ddr_clock_bridge_m1_writedata[26] => ddr_sdram_s1_writedata[26].DATAIN
cpu_ddr_clock_bridge_m1_writedata[26] => ddr_sdram_s1_writedata[58].DATAIN
cpu_ddr_clock_bridge_m1_writedata[27] => ddr_sdram_s1_writedata[27].DATAIN
cpu_ddr_clock_bridge_m1_writedata[27] => ddr_sdram_s1_writedata[59].DATAIN
cpu_ddr_clock_bridge_m1_writedata[28] => ddr_sdram_s1_writedata[28].DATAIN
cpu_ddr_clock_bridge_m1_writedata[28] => ddr_sdram_s1_writedata[60].DATAIN
cpu_ddr_clock_bridge_m1_writedata[29] => ddr_sdram_s1_writedata[29].DATAIN
cpu_ddr_clock_bridge_m1_writedata[29] => ddr_sdram_s1_writedata[61].DATAIN
cpu_ddr_clock_bridge_m1_writedata[30] => ddr_sdram_s1_writedata[30].DATAIN
cpu_ddr_clock_bridge_m1_writedata[30] => ddr_sdram_s1_writedata[62].DATAIN
cpu_ddr_clock_bridge_m1_writedata[31] => ddr_sdram_s1_writedata[31].DATAIN
cpu_ddr_clock_bridge_m1_writedata[31] => ddr_sdram_s1_writedata[63].DATAIN
ddr_sdram_s1_readdata[0] => ddr_sdram_s1_readdata_from_sa[0].DATAIN
ddr_sdram_s1_readdata[1] => ddr_sdram_s1_readdata_from_sa[1].DATAIN
ddr_sdram_s1_readdata[2] => ddr_sdram_s1_readdata_from_sa[2].DATAIN
ddr_sdram_s1_readdata[3] => ddr_sdram_s1_readdata_from_sa[3].DATAIN
ddr_sdram_s1_readdata[4] => ddr_sdram_s1_readdata_from_sa[4].DATAIN
ddr_sdram_s1_readdata[5] => ddr_sdram_s1_readdata_from_sa[5].DATAIN
ddr_sdram_s1_readdata[6] => ddr_sdram_s1_readdata_from_sa[6].DATAIN
ddr_sdram_s1_readdata[7] => ddr_sdram_s1_readdata_from_sa[7].DATAIN
ddr_sdram_s1_readdata[8] => ddr_sdram_s1_readdata_from_sa[8].DATAIN
ddr_sdram_s1_readdata[9] => ddr_sdram_s1_readdata_from_sa[9].DATAIN
ddr_sdram_s1_readdata[10] => ddr_sdram_s1_readdata_from_sa[10].DATAIN
ddr_sdram_s1_readdata[11] => ddr_sdram_s1_readdata_from_sa[11].DATAIN
ddr_sdram_s1_readdata[12] => ddr_sdram_s1_readdata_from_sa[12].DATAIN
ddr_sdram_s1_readdata[13] => ddr_sdram_s1_readdata_from_sa[13].DATAIN
ddr_sdram_s1_readdata[14] => ddr_sdram_s1_readdata_from_sa[14].DATAIN
ddr_sdram_s1_readdata[15] => ddr_sdram_s1_readdata_from_sa[15].DATAIN
ddr_sdram_s1_readdata[16] => ddr_sdram_s1_readdata_from_sa[16].DATAIN
ddr_sdram_s1_readdata[17] => ddr_sdram_s1_readdata_from_sa[17].DATAIN
ddr_sdram_s1_readdata[18] => ddr_sdram_s1_readdata_from_sa[18].DATAIN
ddr_sdram_s1_readdata[19] => ddr_sdram_s1_readdata_from_sa[19].DATAIN
ddr_sdram_s1_readdata[20] => ddr_sdram_s1_readdata_from_sa[20].DATAIN
ddr_sdram_s1_readdata[21] => ddr_sdram_s1_readdata_from_sa[21].DATAIN
ddr_sdram_s1_readdata[22] => ddr_sdram_s1_readdata_from_sa[22].DATAIN
ddr_sdram_s1_readdata[23] => ddr_sdram_s1_readdata_from_sa[23].DATAIN
ddr_sdram_s1_readdata[24] => ddr_sdram_s1_readdata_from_sa[24].DATAIN
ddr_sdram_s1_readdata[25] => ddr_sdram_s1_readdata_from_sa[25].DATAIN
ddr_sdram_s1_readdata[26] => ddr_sdram_s1_readdata_from_sa[26].DATAIN
ddr_sdram_s1_readdata[27] => ddr_sdram_s1_readdata_from_sa[27].DATAIN
ddr_sdram_s1_readdata[28] => ddr_sdram_s1_readdata_from_sa[28].DATAIN
ddr_sdram_s1_readdata[29] => ddr_sdram_s1_readdata_from_sa[29].DATAIN
ddr_sdram_s1_readdata[30] => ddr_sdram_s1_readdata_from_sa[30].DATAIN
ddr_sdram_s1_readdata[31] => ddr_sdram_s1_readdata_from_sa[31].DATAIN
ddr_sdram_s1_readdata[32] => ddr_sdram_s1_readdata_from_sa[32].DATAIN
ddr_sdram_s1_readdata[33] => ddr_sdram_s1_readdata_from_sa[33].DATAIN
ddr_sdram_s1_readdata[34] => ddr_sdram_s1_readdata_from_sa[34].DATAIN
ddr_sdram_s1_readdata[35] => ddr_sdram_s1_readdata_from_sa[35].DATAIN
ddr_sdram_s1_readdata[36] => ddr_sdram_s1_readdata_from_sa[36].DATAIN
ddr_sdram_s1_readdata[37] => ddr_sdram_s1_readdata_from_sa[37].DATAIN
ddr_sdram_s1_readdata[38] => ddr_sdram_s1_readdata_from_sa[38].DATAIN
ddr_sdram_s1_readdata[39] => ddr_sdram_s1_readdata_from_sa[39].DATAIN
ddr_sdram_s1_readdata[40] => ddr_sdram_s1_readdata_from_sa[40].DATAIN
ddr_sdram_s1_readdata[41] => ddr_sdram_s1_readdata_from_sa[41].DATAIN
ddr_sdram_s1_readdata[42] => ddr_sdram_s1_readdata_from_sa[42].DATAIN
ddr_sdram_s1_readdata[43] => ddr_sdram_s1_readdata_from_sa[43].DATAIN
ddr_sdram_s1_readdata[44] => ddr_sdram_s1_readdata_from_sa[44].DATAIN
ddr_sdram_s1_readdata[45] => ddr_sdram_s1_readdata_from_sa[45].DATAIN
ddr_sdram_s1_readdata[46] => ddr_sdram_s1_readdata_from_sa[46].DATAIN
ddr_sdram_s1_readdata[47] => ddr_sdram_s1_readdata_from_sa[47].DATAIN
ddr_sdram_s1_readdata[48] => ddr_sdram_s1_readdata_from_sa[48].DATAIN
ddr_sdram_s1_readdata[49] => ddr_sdram_s1_readdata_from_sa[49].DATAIN
ddr_sdram_s1_readdata[50] => ddr_sdram_s1_readdata_from_sa[50].DATAIN
ddr_sdram_s1_readdata[51] => ddr_sdram_s1_readdata_from_sa[51].DATAIN
ddr_sdram_s1_readdata[52] => ddr_sdram_s1_readdata_from_sa[52].DATAIN
ddr_sdram_s1_readdata[53] => ddr_sdram_s1_readdata_from_sa[53].DATAIN
ddr_sdram_s1_readdata[54] => ddr_sdram_s1_readdata_from_sa[54].DATAIN
ddr_sdram_s1_readdata[55] => ddr_sdram_s1_readdata_from_sa[55].DATAIN
ddr_sdram_s1_readdata[56] => ddr_sdram_s1_readdata_from_sa[56].DATAIN
ddr_sdram_s1_readdata[57] => ddr_sdram_s1_readdata_from_sa[57].DATAIN
ddr_sdram_s1_readdata[58] => ddr_sdram_s1_readdata_from_sa[58].DATAIN
ddr_sdram_s1_readdata[59] => ddr_sdram_s1_readdata_from_sa[59].DATAIN
ddr_sdram_s1_readdata[60] => ddr_sdram_s1_readdata_from_sa[60].DATAIN
ddr_sdram_s1_readdata[61] => ddr_sdram_s1_readdata_from_sa[61].DATAIN
ddr_sdram_s1_readdata[62] => ddr_sdram_s1_readdata_from_sa[62].DATAIN
ddr_sdram_s1_readdata[63] => ddr_sdram_s1_readdata_from_sa[63].DATAIN
ddr_sdram_s1_readdatavalid => ddr_sdram_s1_move_on_to_next_transaction.IN2
ddr_sdram_s1_resetrequest_n => ddr_sdram_s1_resetrequest_n_from_sa.DATAIN
ddr_sdram_s1_waitrequest_n => ddr_sdram_s1_waitrequest_n_from_sa.DATAIN
ddr_sdram_s1_waitrequest_n => ddr_sdram_s1_waits_for_write.IN1
ddr_sdram_s1_waitrequest_n => ddr_sdram_s1_waits_for_read.IN1
lcd_controller_avalon_master_address_to_slave[0] => ~NO_FANOUT~
lcd_controller_avalon_master_address_to_slave[1] => ~NO_FANOUT~
lcd_controller_avalon_master_address_to_slave[2] => ~NO_FANOUT~
lcd_controller_avalon_master_address_to_slave[3] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[4] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[5] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[6] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[7] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[8] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[9] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[10] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[11] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[12] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[13] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[14] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[15] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[16] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[17] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[18] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[19] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[20] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[21] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[22] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[23] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[24] => ddr_sdram_s1_address.DATAA
lcd_controller_avalon_master_address_to_slave[25] => Equal0.IN6
lcd_controller_avalon_master_address_to_slave[26] => Equal0.IN5
lcd_controller_avalon_master_address_to_slave[27] => Equal0.IN4
lcd_controller_avalon_master_address_to_slave[28] => Equal0.IN3
lcd_controller_avalon_master_address_to_slave[29] => Equal0.IN2
lcd_controller_avalon_master_address_to_slave[30] => Equal0.IN1
lcd_controller_avalon_master_address_to_slave[31] => Equal0.IN0
lcd_controller_avalon_master_latency_counter => LessThan1.IN2
lcd_controller_avalon_master_latency_counter => lcd_controller_avalon_master_qualified_request_ddr_sdram_s1.IN1
lcd_controller_avalon_master_read => lcd_controller_avalon_master_requests_ddr_sdram_s1.IN1
lcd_controller_avalon_master_read => lcd_controller_avalon_master_requests_ddr_sdram_s1.IN1
lcd_controller_avalon_master_read => lcd_controller_avalon_master_qualified_request_ddr_sdram_s1.IN1
lcd_controller_avalon_master_read => ddr_sdram_s1_in_a_read_cycle.IN0
reset_n => reset_n.IN2
cpu_ddr_clock_bridge_m1_granted_ddr_sdram_s1 <= cpu_ddr_clock_bridge_m1_granted_ddr_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_qualified_request_ddr_sdram_s1 <= cpu_ddr_clock_bridge_m1_qualified_request_ddr_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_read_data_valid_ddr_sdram_s1 <= cpu_ddr_clock_bridge_m1_read_data_valid_ddr_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_read_data_valid_ddr_sdram_s1_shift_register <= rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1.fifo_contains_ones_n
cpu_ddr_clock_bridge_m1_requests_ddr_sdram_s1 <= cpu_ddr_clock_bridge_m1_requests_ddr_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_ddr_sdram_s1_end_xfer <= d1_ddr_sdram_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[0] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[1] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[2] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[3] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[4] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[5] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[6] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[7] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[8] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[9] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[10] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[11] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[12] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[13] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[14] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[15] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[16] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[17] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[18] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[19] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[20] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_address[21] <= ddr_sdram_s1_address.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_beginbursttransfer <= ddr_sdram_s1_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_burstcount <= <VCC>
ddr_sdram_s1_byteenable[0] <= ddr_sdram_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_byteenable[1] <= ddr_sdram_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_byteenable[2] <= ddr_sdram_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_byteenable[3] <= ddr_sdram_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_byteenable[4] <= ddr_sdram_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_byteenable[5] <= ddr_sdram_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_byteenable[6] <= ddr_sdram_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_byteenable[7] <= ddr_sdram_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_read <= ddr_sdram_s1_read.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[0] <= ddr_sdram_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[1] <= ddr_sdram_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[2] <= ddr_sdram_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[3] <= ddr_sdram_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[4] <= ddr_sdram_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[5] <= ddr_sdram_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[6] <= ddr_sdram_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[7] <= ddr_sdram_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[8] <= ddr_sdram_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[9] <= ddr_sdram_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[10] <= ddr_sdram_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[11] <= ddr_sdram_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[12] <= ddr_sdram_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[13] <= ddr_sdram_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[14] <= ddr_sdram_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[15] <= ddr_sdram_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[16] <= ddr_sdram_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[17] <= ddr_sdram_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[18] <= ddr_sdram_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[19] <= ddr_sdram_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[20] <= ddr_sdram_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[21] <= ddr_sdram_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[22] <= ddr_sdram_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[23] <= ddr_sdram_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[24] <= ddr_sdram_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[25] <= ddr_sdram_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[26] <= ddr_sdram_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[27] <= ddr_sdram_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[28] <= ddr_sdram_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[29] <= ddr_sdram_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[30] <= ddr_sdram_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[31] <= ddr_sdram_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[32] <= ddr_sdram_s1_readdata[32].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[33] <= ddr_sdram_s1_readdata[33].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[34] <= ddr_sdram_s1_readdata[34].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[35] <= ddr_sdram_s1_readdata[35].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[36] <= ddr_sdram_s1_readdata[36].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[37] <= ddr_sdram_s1_readdata[37].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[38] <= ddr_sdram_s1_readdata[38].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[39] <= ddr_sdram_s1_readdata[39].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[40] <= ddr_sdram_s1_readdata[40].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[41] <= ddr_sdram_s1_readdata[41].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[42] <= ddr_sdram_s1_readdata[42].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[43] <= ddr_sdram_s1_readdata[43].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[44] <= ddr_sdram_s1_readdata[44].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[45] <= ddr_sdram_s1_readdata[45].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[46] <= ddr_sdram_s1_readdata[46].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[47] <= ddr_sdram_s1_readdata[47].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[48] <= ddr_sdram_s1_readdata[48].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[49] <= ddr_sdram_s1_readdata[49].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[50] <= ddr_sdram_s1_readdata[50].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[51] <= ddr_sdram_s1_readdata[51].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[52] <= ddr_sdram_s1_readdata[52].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[53] <= ddr_sdram_s1_readdata[53].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[54] <= ddr_sdram_s1_readdata[54].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[55] <= ddr_sdram_s1_readdata[55].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[56] <= ddr_sdram_s1_readdata[56].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[57] <= ddr_sdram_s1_readdata[57].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[58] <= ddr_sdram_s1_readdata[58].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[59] <= ddr_sdram_s1_readdata[59].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[60] <= ddr_sdram_s1_readdata[60].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[61] <= ddr_sdram_s1_readdata[61].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[62] <= ddr_sdram_s1_readdata[62].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_readdata_from_sa[63] <= ddr_sdram_s1_readdata[63].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_resetrequest_n_from_sa <= ddr_sdram_s1_resetrequest_n.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_waitrequest_n_from_sa <= ddr_sdram_s1_waitrequest_n.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_write <= ddr_sdram_s1_write.DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[0] <= cpu_ddr_clock_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[1] <= cpu_ddr_clock_bridge_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[2] <= cpu_ddr_clock_bridge_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[3] <= cpu_ddr_clock_bridge_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[4] <= cpu_ddr_clock_bridge_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[5] <= cpu_ddr_clock_bridge_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[6] <= cpu_ddr_clock_bridge_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[7] <= cpu_ddr_clock_bridge_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[8] <= cpu_ddr_clock_bridge_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[9] <= cpu_ddr_clock_bridge_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[10] <= cpu_ddr_clock_bridge_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[11] <= cpu_ddr_clock_bridge_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[12] <= cpu_ddr_clock_bridge_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[13] <= cpu_ddr_clock_bridge_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[14] <= cpu_ddr_clock_bridge_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[15] <= cpu_ddr_clock_bridge_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[16] <= cpu_ddr_clock_bridge_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[17] <= cpu_ddr_clock_bridge_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[18] <= cpu_ddr_clock_bridge_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[19] <= cpu_ddr_clock_bridge_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[20] <= cpu_ddr_clock_bridge_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[21] <= cpu_ddr_clock_bridge_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[22] <= cpu_ddr_clock_bridge_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[23] <= cpu_ddr_clock_bridge_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[24] <= cpu_ddr_clock_bridge_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[25] <= cpu_ddr_clock_bridge_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[26] <= cpu_ddr_clock_bridge_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[27] <= cpu_ddr_clock_bridge_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[28] <= cpu_ddr_clock_bridge_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[29] <= cpu_ddr_clock_bridge_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[30] <= cpu_ddr_clock_bridge_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[31] <= cpu_ddr_clock_bridge_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[32] <= cpu_ddr_clock_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[33] <= cpu_ddr_clock_bridge_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[34] <= cpu_ddr_clock_bridge_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[35] <= cpu_ddr_clock_bridge_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[36] <= cpu_ddr_clock_bridge_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[37] <= cpu_ddr_clock_bridge_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[38] <= cpu_ddr_clock_bridge_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[39] <= cpu_ddr_clock_bridge_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[40] <= cpu_ddr_clock_bridge_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[41] <= cpu_ddr_clock_bridge_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[42] <= cpu_ddr_clock_bridge_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[43] <= cpu_ddr_clock_bridge_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[44] <= cpu_ddr_clock_bridge_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[45] <= cpu_ddr_clock_bridge_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[46] <= cpu_ddr_clock_bridge_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[47] <= cpu_ddr_clock_bridge_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[48] <= cpu_ddr_clock_bridge_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[49] <= cpu_ddr_clock_bridge_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[50] <= cpu_ddr_clock_bridge_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[51] <= cpu_ddr_clock_bridge_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[52] <= cpu_ddr_clock_bridge_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[53] <= cpu_ddr_clock_bridge_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[54] <= cpu_ddr_clock_bridge_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[55] <= cpu_ddr_clock_bridge_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[56] <= cpu_ddr_clock_bridge_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[57] <= cpu_ddr_clock_bridge_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[58] <= cpu_ddr_clock_bridge_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[59] <= cpu_ddr_clock_bridge_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[60] <= cpu_ddr_clock_bridge_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[61] <= cpu_ddr_clock_bridge_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[62] <= cpu_ddr_clock_bridge_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
ddr_sdram_s1_writedata[63] <= cpu_ddr_clock_bridge_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_granted_ddr_sdram_s1 <= lcd_controller_avalon_master_granted_ddr_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_qualified_request_ddr_sdram_s1 <= lcd_controller_avalon_master_qualified_request_ddr_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_read_data_valid_ddr_sdram_s1 <= lcd_controller_avalon_master_read_data_valid_ddr_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_read_data_valid_ddr_sdram_s1_shift_register <= rdv_fifo_for_lcd_controller_avalon_master_to_ddr_sdram_s1_module:rdv_fifo_for_lcd_controller_avalon_master_to_ddr_sdram_s1.fifo_contains_ones_n
lcd_controller_avalon_master_requests_ddr_sdram_s1 <= lcd_controller_avalon_master_requests_ddr_sdram_s1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1
clear_fifo => always1.IN1
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always62.IN0
clear_fifo => always63.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_31.DATAA
read => p31_full_31.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always62.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_31.ACLR
reset_n => stage_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always62.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always65.IN1
write => updated_one_count.IN1
write => p31_full_31.IN1
write => always63.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_31.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_lcd_controller_avalon_master_to_ddr_sdram_s1_module:rdv_fifo_for_lcd_controller_avalon_master_to_ddr_sdram_s1
clear_fifo => always1.IN1
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always62.IN0
clear_fifo => always63.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_31.DATAA
read => p31_full_31.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always62.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_31.ACLR
reset_n => stage_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always62.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always65.IN1
write => updated_one_count.IN1
write => p31_full_31.IN1
write => always63.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_31.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_osc_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_osc_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram
local_address[0] => local_address[0].IN1
local_address[1] => local_address[1].IN1
local_address[2] => local_address[2].IN1
local_address[3] => local_address[3].IN1
local_address[4] => local_address[4].IN1
local_address[5] => local_address[5].IN1
local_address[6] => local_address[6].IN1
local_address[7] => local_address[7].IN1
local_address[8] => local_address[8].IN1
local_address[9] => local_address[9].IN1
local_address[10] => local_address[10].IN1
local_address[11] => local_address[11].IN1
local_address[12] => local_address[12].IN1
local_address[13] => local_address[13].IN1
local_address[14] => local_address[14].IN1
local_address[15] => local_address[15].IN1
local_address[16] => local_address[16].IN1
local_address[17] => local_address[17].IN1
local_address[18] => local_address[18].IN1
local_address[19] => local_address[19].IN1
local_address[20] => local_address[20].IN1
local_address[21] => local_address[21].IN1
local_write_req => local_write_req.IN1
local_read_req => local_read_req.IN1
local_burstbegin => local_burstbegin.IN1
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_wdata[32] => local_wdata[32].IN1
local_wdata[33] => local_wdata[33].IN1
local_wdata[34] => local_wdata[34].IN1
local_wdata[35] => local_wdata[35].IN1
local_wdata[36] => local_wdata[36].IN1
local_wdata[37] => local_wdata[37].IN1
local_wdata[38] => local_wdata[38].IN1
local_wdata[39] => local_wdata[39].IN1
local_wdata[40] => local_wdata[40].IN1
local_wdata[41] => local_wdata[41].IN1
local_wdata[42] => local_wdata[42].IN1
local_wdata[43] => local_wdata[43].IN1
local_wdata[44] => local_wdata[44].IN1
local_wdata[45] => local_wdata[45].IN1
local_wdata[46] => local_wdata[46].IN1
local_wdata[47] => local_wdata[47].IN1
local_wdata[48] => local_wdata[48].IN1
local_wdata[49] => local_wdata[49].IN1
local_wdata[50] => local_wdata[50].IN1
local_wdata[51] => local_wdata[51].IN1
local_wdata[52] => local_wdata[52].IN1
local_wdata[53] => local_wdata[53].IN1
local_wdata[54] => local_wdata[54].IN1
local_wdata[55] => local_wdata[55].IN1
local_wdata[56] => local_wdata[56].IN1
local_wdata[57] => local_wdata[57].IN1
local_wdata[58] => local_wdata[58].IN1
local_wdata[59] => local_wdata[59].IN1
local_wdata[60] => local_wdata[60].IN1
local_wdata[61] => local_wdata[61].IN1
local_wdata[62] => local_wdata[62].IN1
local_wdata[63] => local_wdata[63].IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_be[4] => local_be[4].IN1
local_be[5] => local_be[5].IN1
local_be[6] => local_be[6].IN1
local_be[7] => local_be[7].IN1
local_size => local_size.IN1
global_reset_n => global_reset_n.IN1
pll_ref_clk => pll_ref_clk.IN1
soft_reset_n => soft_reset_n.IN1
local_ready <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_ready
local_rdata[0] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[1] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[2] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[3] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[4] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[5] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[6] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[7] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[8] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[9] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[10] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[11] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[12] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[13] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[14] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[15] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[16] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[17] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[18] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[19] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[20] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[21] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[22] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[23] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[24] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[25] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[26] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[27] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[28] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[29] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[30] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[31] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[32] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[33] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[34] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[35] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[36] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[37] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[38] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[39] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[40] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[41] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[42] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[43] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[44] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[45] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[46] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[47] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[48] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[49] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[50] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[51] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[52] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[53] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[54] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[55] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[56] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[57] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[58] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[59] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[60] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[61] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[62] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata[63] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata
local_rdata_valid <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_rdata_valid
reset_request_n <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.reset_request_n
mem_cs_n[0] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_cs_n
mem_cke[0] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_cke
mem_addr[0] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_addr
mem_addr[1] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_addr
mem_addr[2] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_addr
mem_addr[3] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_addr
mem_addr[4] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_addr
mem_addr[5] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_addr
mem_addr[6] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_addr
mem_addr[7] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_addr
mem_addr[8] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_addr
mem_addr[9] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_addr
mem_addr[10] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_addr
mem_addr[11] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_addr
mem_addr[12] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_addr
mem_ba[0] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_ba
mem_ba[1] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_ba
mem_ras_n <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_ras_n
mem_cas_n <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_cas_n
mem_we_n <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_we_n
mem_dm[0] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dm
mem_dm[1] <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dm
local_refresh_ack <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_refresh_ack
local_wdata_req <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_wdata_req
local_init_done <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.local_init_done
reset_phy_clk_n <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.reset_phy_clk_n
phy_clk <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.phy_clk
aux_full_rate_clk <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.aux_full_rate_clk
aux_half_rate_clk <= ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.aux_half_rate_clk
mem_clk[0] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_clk
mem_clk_n[0] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_clk_n
mem_dq[0] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[1] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[2] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[3] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[4] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[5] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[6] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[7] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[8] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[9] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[10] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[11] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[12] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[13] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[14] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dq[15] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dq
mem_dqs[0] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dqs
mem_dqs[1] <> ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst.mem_dqs


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst
dqs_delay_ctrl_import[0] => dqs_delay_ctrl_import[0].IN1
dqs_delay_ctrl_import[1] => dqs_delay_ctrl_import[1].IN1
dqs_delay_ctrl_import[2] => dqs_delay_ctrl_import[2].IN1
dqs_delay_ctrl_import[3] => dqs_delay_ctrl_import[3].IN1
dqs_delay_ctrl_import[4] => dqs_delay_ctrl_import[4].IN1
dqs_delay_ctrl_import[5] => dqs_delay_ctrl_import[5].IN1
global_reset_n => global_reset_n.IN1
local_address[0] => local_address[0].IN1
local_address[1] => local_address[1].IN1
local_address[2] => local_address[2].IN1
local_address[3] => local_address[3].IN1
local_address[4] => local_address[4].IN1
local_address[5] => local_address[5].IN1
local_address[6] => local_address[6].IN1
local_address[7] => local_address[7].IN1
local_address[8] => local_address[8].IN1
local_address[9] => local_address[9].IN1
local_address[10] => local_address[10].IN1
local_address[11] => local_address[11].IN1
local_address[12] => local_address[12].IN1
local_address[13] => local_address[13].IN1
local_address[14] => local_address[14].IN1
local_address[15] => local_address[15].IN1
local_address[16] => local_address[16].IN1
local_address[17] => local_address[17].IN1
local_address[18] => local_address[18].IN1
local_address[19] => local_address[19].IN1
local_address[20] => local_address[20].IN1
local_address[21] => local_address[21].IN1
local_autopch_req => local_autopch_req.IN1
local_be[0] => local_be_sig[0].IN1
local_be[1] => local_be_sig[1].IN1
local_be[2] => local_be_sig[2].IN1
local_be[3] => local_be_sig[3].IN1
local_be[4] => local_be_sig[4].IN1
local_be[5] => local_be_sig[5].IN1
local_be[6] => local_be_sig[6].IN1
local_be[7] => local_be_sig[7].IN1
local_burstbegin => local_burstbegin.IN1
local_powerdn_req => local_powerdn_req.IN1
local_read_req => local_read_req.IN1
local_refresh_req => local_refresh_req.IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_size => local_size.IN1
local_wdata[0] => local_wdata_sig[0].IN1
local_wdata[1] => local_wdata_sig[1].IN1
local_wdata[2] => local_wdata_sig[2].IN1
local_wdata[3] => local_wdata_sig[3].IN1
local_wdata[4] => local_wdata_sig[4].IN1
local_wdata[5] => local_wdata_sig[5].IN1
local_wdata[6] => local_wdata_sig[6].IN1
local_wdata[7] => local_wdata_sig[7].IN1
local_wdata[8] => local_wdata_sig[8].IN1
local_wdata[9] => local_wdata_sig[9].IN1
local_wdata[10] => local_wdata_sig[10].IN1
local_wdata[11] => local_wdata_sig[11].IN1
local_wdata[12] => local_wdata_sig[12].IN1
local_wdata[13] => local_wdata_sig[13].IN1
local_wdata[14] => local_wdata_sig[14].IN1
local_wdata[15] => local_wdata_sig[15].IN1
local_wdata[16] => local_wdata_sig[16].IN1
local_wdata[17] => local_wdata_sig[17].IN1
local_wdata[18] => local_wdata_sig[18].IN1
local_wdata[19] => local_wdata_sig[19].IN1
local_wdata[20] => local_wdata_sig[20].IN1
local_wdata[21] => local_wdata_sig[21].IN1
local_wdata[22] => local_wdata_sig[22].IN1
local_wdata[23] => local_wdata_sig[23].IN1
local_wdata[24] => local_wdata_sig[24].IN1
local_wdata[25] => local_wdata_sig[25].IN1
local_wdata[26] => local_wdata_sig[26].IN1
local_wdata[27] => local_wdata_sig[27].IN1
local_wdata[28] => local_wdata_sig[28].IN1
local_wdata[29] => local_wdata_sig[29].IN1
local_wdata[30] => local_wdata_sig[30].IN1
local_wdata[31] => local_wdata_sig[31].IN1
local_wdata[32] => local_wdata_sig[32].IN1
local_wdata[33] => local_wdata_sig[33].IN1
local_wdata[34] => local_wdata_sig[34].IN1
local_wdata[35] => local_wdata_sig[35].IN1
local_wdata[36] => local_wdata_sig[36].IN1
local_wdata[37] => local_wdata_sig[37].IN1
local_wdata[38] => local_wdata_sig[38].IN1
local_wdata[39] => local_wdata_sig[39].IN1
local_wdata[40] => local_wdata_sig[40].IN1
local_wdata[41] => local_wdata_sig[41].IN1
local_wdata[42] => local_wdata_sig[42].IN1
local_wdata[43] => local_wdata_sig[43].IN1
local_wdata[44] => local_wdata_sig[44].IN1
local_wdata[45] => local_wdata_sig[45].IN1
local_wdata[46] => local_wdata_sig[46].IN1
local_wdata[47] => local_wdata_sig[47].IN1
local_wdata[48] => local_wdata_sig[48].IN1
local_wdata[49] => local_wdata_sig[49].IN1
local_wdata[50] => local_wdata_sig[50].IN1
local_wdata[51] => local_wdata_sig[51].IN1
local_wdata[52] => local_wdata_sig[52].IN1
local_wdata[53] => local_wdata_sig[53].IN1
local_wdata[54] => local_wdata_sig[54].IN1
local_wdata[55] => local_wdata_sig[55].IN1
local_wdata[56] => local_wdata_sig[56].IN1
local_wdata[57] => local_wdata_sig[57].IN1
local_wdata[58] => local_wdata_sig[58].IN1
local_wdata[59] => local_wdata_sig[59].IN1
local_wdata[60] => local_wdata_sig[60].IN1
local_wdata[61] => local_wdata_sig[61].IN1
local_wdata[62] => local_wdata_sig[62].IN1
local_wdata[63] => local_wdata_sig[63].IN1
local_write_req => local_write_req.IN1
oct_ctl_rs_value[0] => ~NO_FANOUT~
oct_ctl_rs_value[1] => ~NO_FANOUT~
oct_ctl_rs_value[2] => ~NO_FANOUT~
oct_ctl_rs_value[3] => ~NO_FANOUT~
oct_ctl_rs_value[4] => ~NO_FANOUT~
oct_ctl_rs_value[5] => ~NO_FANOUT~
oct_ctl_rs_value[6] => ~NO_FANOUT~
oct_ctl_rs_value[7] => ~NO_FANOUT~
oct_ctl_rs_value[8] => ~NO_FANOUT~
oct_ctl_rs_value[9] => ~NO_FANOUT~
oct_ctl_rs_value[10] => ~NO_FANOUT~
oct_ctl_rs_value[11] => ~NO_FANOUT~
oct_ctl_rs_value[12] => ~NO_FANOUT~
oct_ctl_rs_value[13] => ~NO_FANOUT~
oct_ctl_rt_value[0] => ~NO_FANOUT~
oct_ctl_rt_value[1] => ~NO_FANOUT~
oct_ctl_rt_value[2] => ~NO_FANOUT~
oct_ctl_rt_value[3] => ~NO_FANOUT~
oct_ctl_rt_value[4] => ~NO_FANOUT~
oct_ctl_rt_value[5] => ~NO_FANOUT~
oct_ctl_rt_value[6] => ~NO_FANOUT~
oct_ctl_rt_value[7] => ~NO_FANOUT~
oct_ctl_rt_value[8] => ~NO_FANOUT~
oct_ctl_rt_value[9] => ~NO_FANOUT~
oct_ctl_rt_value[10] => ~NO_FANOUT~
oct_ctl_rt_value[11] => ~NO_FANOUT~
oct_ctl_rt_value[12] => ~NO_FANOUT~
oct_ctl_rt_value[13] => ~NO_FANOUT~
pll_reconfig => pll_reconfig.IN1
pll_reconfig_counter_param[0] => pll_reconfig_counter_param[0].IN1
pll_reconfig_counter_param[1] => pll_reconfig_counter_param[1].IN1
pll_reconfig_counter_param[2] => pll_reconfig_counter_param[2].IN1
pll_reconfig_counter_type[0] => pll_reconfig_counter_type[0].IN1
pll_reconfig_counter_type[1] => pll_reconfig_counter_type[1].IN1
pll_reconfig_counter_type[2] => pll_reconfig_counter_type[2].IN1
pll_reconfig_counter_type[3] => pll_reconfig_counter_type[3].IN1
pll_reconfig_data_in[0] => pll_reconfig_data_in[0].IN1
pll_reconfig_data_in[1] => pll_reconfig_data_in[1].IN1
pll_reconfig_data_in[2] => pll_reconfig_data_in[2].IN1
pll_reconfig_data_in[3] => pll_reconfig_data_in[3].IN1
pll_reconfig_data_in[4] => pll_reconfig_data_in[4].IN1
pll_reconfig_data_in[5] => pll_reconfig_data_in[5].IN1
pll_reconfig_data_in[6] => pll_reconfig_data_in[6].IN1
pll_reconfig_data_in[7] => pll_reconfig_data_in[7].IN1
pll_reconfig_data_in[8] => pll_reconfig_data_in[8].IN1
pll_reconfig_enable => pll_reconfig_enable.IN1
pll_reconfig_read_param => pll_reconfig_read_param.IN1
pll_reconfig_soft_reset_en_n => ~NO_FANOUT~
pll_reconfig_write_param => pll_reconfig_write_param.IN1
pll_ref_clk => pll_ref_clk.IN1
soft_reset_n => soft_reset_n.IN1
aux_full_rate_clk <= ddr_sdram_phy:alt_mem_phy_inst.aux_full_rate_clk
aux_half_rate_clk <= ddr_sdram_phy:alt_mem_phy_inst.aux_half_rate_clk
dll_reference_clk <= ddr_sdram_phy:alt_mem_phy_inst.dll_reference_clk
dqs_delay_ctrl_export[0] <= ddr_sdram_phy:alt_mem_phy_inst.dqs_delay_ctrl_export
dqs_delay_ctrl_export[1] <= ddr_sdram_phy:alt_mem_phy_inst.dqs_delay_ctrl_export
dqs_delay_ctrl_export[2] <= ddr_sdram_phy:alt_mem_phy_inst.dqs_delay_ctrl_export
dqs_delay_ctrl_export[3] <= ddr_sdram_phy:alt_mem_phy_inst.dqs_delay_ctrl_export
dqs_delay_ctrl_export[4] <= ddr_sdram_phy:alt_mem_phy_inst.dqs_delay_ctrl_export
dqs_delay_ctrl_export[5] <= ddr_sdram_phy:alt_mem_phy_inst.dqs_delay_ctrl_export
local_init_done <= ddr_sdram_phy:alt_mem_phy_inst.local_init_done
local_powerdn_ack <= ddr_sdram_phy:alt_mem_phy_inst.local_powerdn_ack
local_rdata[0] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[1] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[2] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[3] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[4] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[5] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[6] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[7] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[8] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[9] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[10] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[11] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[12] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[13] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[14] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[15] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[16] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[17] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[18] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[19] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[20] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[21] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[22] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[23] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[24] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[25] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[26] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[27] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[28] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[29] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[30] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[31] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[32] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[33] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[34] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[35] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[36] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[37] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[38] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[39] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[40] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[41] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[42] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[43] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[44] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[45] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[46] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[47] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[48] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[49] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[50] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[51] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[52] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[53] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[54] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[55] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[56] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[57] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[58] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[59] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[60] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[61] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[62] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata[63] <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata
local_rdata_error <= <GND>
local_rdata_valid <= ddr_sdram_phy:alt_mem_phy_inst.local_rdata_valid
local_ready <= ddr_sdram_phy:alt_mem_phy_inst.local_ready
local_refresh_ack <= ddr_sdram_phy:alt_mem_phy_inst.local_refresh_ack
local_self_rfsh_ack <= ddr_sdram_phy:alt_mem_phy_inst.local_self_rfsh_ack
local_wdata_req <= ddr_sdram_phy:alt_mem_phy_inst.local_wdata_req
mem_addr[0] <= ddr_sdram_phy:alt_mem_phy_inst.mem_addr
mem_addr[1] <= ddr_sdram_phy:alt_mem_phy_inst.mem_addr
mem_addr[2] <= ddr_sdram_phy:alt_mem_phy_inst.mem_addr
mem_addr[3] <= ddr_sdram_phy:alt_mem_phy_inst.mem_addr
mem_addr[4] <= ddr_sdram_phy:alt_mem_phy_inst.mem_addr
mem_addr[5] <= ddr_sdram_phy:alt_mem_phy_inst.mem_addr
mem_addr[6] <= ddr_sdram_phy:alt_mem_phy_inst.mem_addr
mem_addr[7] <= ddr_sdram_phy:alt_mem_phy_inst.mem_addr
mem_addr[8] <= ddr_sdram_phy:alt_mem_phy_inst.mem_addr
mem_addr[9] <= ddr_sdram_phy:alt_mem_phy_inst.mem_addr
mem_addr[10] <= ddr_sdram_phy:alt_mem_phy_inst.mem_addr
mem_addr[11] <= ddr_sdram_phy:alt_mem_phy_inst.mem_addr
mem_addr[12] <= ddr_sdram_phy:alt_mem_phy_inst.mem_addr
mem_ba[0] <= ddr_sdram_phy:alt_mem_phy_inst.mem_ba
mem_ba[1] <= ddr_sdram_phy:alt_mem_phy_inst.mem_ba
mem_cas_n <= ddr_sdram_phy:alt_mem_phy_inst.mem_cas_n
mem_cke[0] <= ddr_sdram_phy:alt_mem_phy_inst.mem_cke
mem_clk[0] <> ddr_sdram_phy:alt_mem_phy_inst.mem_clk
mem_clk_n[0] <> ddr_sdram_phy:alt_mem_phy_inst.mem_clk_n
mem_cs_n[0] <= ddr_sdram_phy:alt_mem_phy_inst.mem_cs_n
mem_dm[0] <= ddr_sdram_phy:alt_mem_phy_inst.mem_dm
mem_dm[1] <= ddr_sdram_phy:alt_mem_phy_inst.mem_dm
mem_dq[0] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[1] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[2] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[3] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[4] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[5] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[6] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[7] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[8] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[9] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[10] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[11] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[12] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[13] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[14] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dq[15] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dq
mem_dqs[0] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dqs
mem_dqs[1] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dqs
mem_dqsn[0] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dqsn
mem_dqsn[1] <> ddr_sdram_phy:alt_mem_phy_inst.mem_dqsn
mem_odt[0] <= ddr_sdram_phy:alt_mem_phy_inst.mem_odt
mem_ras_n <= ddr_sdram_phy:alt_mem_phy_inst.mem_ras_n
mem_reset_n <= ddr_sdram_phy:alt_mem_phy_inst.mem_reset_n
mem_we_n <= ddr_sdram_phy:alt_mem_phy_inst.mem_we_n
phy_clk <= phy_clk.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfig_busy <= ddr_sdram_phy:alt_mem_phy_inst.pll_reconfig_busy
pll_reconfig_clk <= ddr_sdram_phy:alt_mem_phy_inst.pll_reconfig_clk
pll_reconfig_data_out[0] <= ddr_sdram_phy:alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[1] <= ddr_sdram_phy:alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[2] <= ddr_sdram_phy:alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[3] <= ddr_sdram_phy:alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[4] <= ddr_sdram_phy:alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[5] <= ddr_sdram_phy:alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[6] <= ddr_sdram_phy:alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[7] <= ddr_sdram_phy:alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[8] <= ddr_sdram_phy:alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_reset <= ddr_sdram_phy:alt_mem_phy_inst.pll_reconfig_reset
reset_phy_clk_n <= reset_phy_clk_n.DB_MAX_OUTPUT_PORT_TYPE
reset_request_n <= ddr_sdram_phy:alt_mem_phy_inst.reset_request_n


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst
local_ready <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.local_ready
local_rdata_valid <= control_rdata_valid.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[0] <= control_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[1] <= control_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[2] <= control_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[3] <= control_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[4] <= control_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[5] <= control_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[6] <= control_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[7] <= control_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[8] <= control_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[9] <= control_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[10] <= control_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[11] <= control_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[12] <= control_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[13] <= control_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[14] <= control_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[15] <= control_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[16] <= control_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[17] <= control_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[18] <= control_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[19] <= control_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[20] <= control_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[21] <= control_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[22] <= control_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[23] <= control_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[24] <= control_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[25] <= control_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[26] <= control_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[27] <= control_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[28] <= control_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[29] <= control_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[30] <= control_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[31] <= control_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[32] <= control_rdata[32].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[33] <= control_rdata[33].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[34] <= control_rdata[34].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[35] <= control_rdata[35].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[36] <= control_rdata[36].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[37] <= control_rdata[37].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[38] <= control_rdata[38].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[39] <= control_rdata[39].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[40] <= control_rdata[40].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[41] <= control_rdata[41].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[42] <= control_rdata[42].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[43] <= control_rdata[43].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[44] <= control_rdata[44].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[45] <= control_rdata[45].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[46] <= control_rdata[46].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[47] <= control_rdata[47].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[48] <= control_rdata[48].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[49] <= control_rdata[49].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[50] <= control_rdata[50].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[51] <= control_rdata[51].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[52] <= control_rdata[52].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[53] <= control_rdata[53].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[54] <= control_rdata[54].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[55] <= control_rdata[55].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[56] <= control_rdata[56].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[57] <= control_rdata[57].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[58] <= control_rdata[58].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[59] <= control_rdata[59].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[60] <= control_rdata[60].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[61] <= control_rdata[61].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[62] <= control_rdata[62].DB_MAX_OUTPUT_PORT_TYPE
local_rdata[63] <= control_rdata[63].DB_MAX_OUTPUT_PORT_TYPE
local_wdata_req <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.local_wdata_req
local_init_done <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.local_init_done
local_refresh_ack <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.local_refresh_ack
local_powerdn_ack <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.local_powerdn_ack
local_self_rfsh_ack <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.local_self_rfsh_ack
ddr_cs_n[0] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_cs_n
ddr_cke_l[0] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_cke_l
ddr_cke_h[0] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_cke_h
ddr_odt[0] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_odt
ddr_a[0] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_a
ddr_a[1] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_a
ddr_a[2] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_a
ddr_a[3] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_a
ddr_a[4] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_a
ddr_a[5] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_a
ddr_a[6] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_a
ddr_a[7] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_a
ddr_a[8] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_a
ddr_a[9] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_a
ddr_a[10] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_a
ddr_a[11] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_a
ddr_a[12] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_a
ddr_ba[0] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_ba
ddr_ba[1] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_ba
ddr_ras_n <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_ras_n
ddr_cas_n <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_cas_n
ddr_we_n <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.ddr_we_n
control_doing_wr <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_doing_wr
control_dqs_burst[0] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_dqs_burst
control_dqs_burst[1] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_dqs_burst
control_dqs_burst[2] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_dqs_burst
control_dqs_burst[3] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_dqs_burst
control_wdata_valid[0] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata_valid
control_wdata_valid[1] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata_valid
control_wdata_valid[2] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata_valid
control_wdata_valid[3] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata_valid
control_wdata[0] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[1] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[2] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[3] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[4] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[5] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[6] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[7] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[8] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[9] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[10] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[11] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[12] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[13] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[14] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[15] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[16] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[17] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[18] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[19] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[20] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[21] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[22] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[23] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[24] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[25] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[26] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[27] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[28] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[29] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[30] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[31] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[32] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[33] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[34] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[35] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[36] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[37] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[38] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[39] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[40] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[41] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[42] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[43] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[44] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[45] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[46] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[47] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[48] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[49] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[50] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[51] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[52] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[53] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[54] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[55] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[56] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[57] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[58] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[59] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[60] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[61] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[62] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_wdata[63] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_wdata
control_be[0] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_be
control_be[1] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_be
control_be[2] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_be
control_be[3] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_be
control_be[4] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_be
control_be[5] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_be
control_be[6] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_be
control_be[7] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_be
control_dm[0] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_dm
control_dm[1] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_dm
control_dm[2] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_dm
control_dm[3] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_dm
control_dm[4] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_dm
control_dm[5] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_dm
control_dm[6] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_dm
control_dm[7] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_dm
control_doing_rd[0] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_doing_rd
control_doing_rd[1] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_doing_rd
control_doing_rd[2] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_doing_rd
control_doing_rd[3] <= auk_ddr_hp_controller:auk_ddr_hp_controller_inst.control_doing_rd
clk => clk.IN1
reset_n => reset_n.IN1
seq_cal_complete => seq_cal_complete.IN1
local_read_req => local_read_req.IN1
local_write_req => local_write_req.IN1
local_autopch_req => local_autopch_req.IN1
local_size[0] => local_size[0].IN1
local_burstbegin => local_burstbegin.IN1
local_cs_addr[0] => local_cs_addr[0].IN1
local_row_addr[0] => local_row_addr[0].IN1
local_row_addr[1] => local_row_addr[1].IN1
local_row_addr[2] => local_row_addr[2].IN1
local_row_addr[3] => local_row_addr[3].IN1
local_row_addr[4] => local_row_addr[4].IN1
local_row_addr[5] => local_row_addr[5].IN1
local_row_addr[6] => local_row_addr[6].IN1
local_row_addr[7] => local_row_addr[7].IN1
local_row_addr[8] => local_row_addr[8].IN1
local_row_addr[9] => local_row_addr[9].IN1
local_row_addr[10] => local_row_addr[10].IN1
local_row_addr[11] => local_row_addr[11].IN1
local_row_addr[12] => local_row_addr[12].IN1
local_bank_addr[0] => local_bank_addr[0].IN1
local_bank_addr[1] => local_bank_addr[1].IN1
local_col_addr[0] => local_col_addr[0].IN1
local_col_addr[1] => local_col_addr[1].IN1
local_col_addr[2] => local_col_addr[2].IN1
local_col_addr[3] => local_col_addr[3].IN1
local_col_addr[4] => local_col_addr[4].IN1
local_col_addr[5] => local_col_addr[5].IN1
local_col_addr[6] => local_col_addr[6].IN1
local_col_addr[7] => local_col_addr[7].IN1
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_wdata[32] => local_wdata[32].IN1
local_wdata[33] => local_wdata[33].IN1
local_wdata[34] => local_wdata[34].IN1
local_wdata[35] => local_wdata[35].IN1
local_wdata[36] => local_wdata[36].IN1
local_wdata[37] => local_wdata[37].IN1
local_wdata[38] => local_wdata[38].IN1
local_wdata[39] => local_wdata[39].IN1
local_wdata[40] => local_wdata[40].IN1
local_wdata[41] => local_wdata[41].IN1
local_wdata[42] => local_wdata[42].IN1
local_wdata[43] => local_wdata[43].IN1
local_wdata[44] => local_wdata[44].IN1
local_wdata[45] => local_wdata[45].IN1
local_wdata[46] => local_wdata[46].IN1
local_wdata[47] => local_wdata[47].IN1
local_wdata[48] => local_wdata[48].IN1
local_wdata[49] => local_wdata[49].IN1
local_wdata[50] => local_wdata[50].IN1
local_wdata[51] => local_wdata[51].IN1
local_wdata[52] => local_wdata[52].IN1
local_wdata[53] => local_wdata[53].IN1
local_wdata[54] => local_wdata[54].IN1
local_wdata[55] => local_wdata[55].IN1
local_wdata[56] => local_wdata[56].IN1
local_wdata[57] => local_wdata[57].IN1
local_wdata[58] => local_wdata[58].IN1
local_wdata[59] => local_wdata[59].IN1
local_wdata[60] => local_wdata[60].IN1
local_wdata[61] => local_wdata[61].IN1
local_wdata[62] => local_wdata[62].IN1
local_wdata[63] => local_wdata[63].IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_be[4] => local_be[4].IN1
local_be[5] => local_be[5].IN1
local_be[6] => local_be[6].IN1
local_be[7] => local_be[7].IN1
local_refresh_req => local_refresh_req.IN1
local_powerdn_req => local_powerdn_req.IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
control_rdata[0] => local_rdata[0].DATAIN
control_rdata[1] => local_rdata[1].DATAIN
control_rdata[2] => local_rdata[2].DATAIN
control_rdata[3] => local_rdata[3].DATAIN
control_rdata[4] => local_rdata[4].DATAIN
control_rdata[5] => local_rdata[5].DATAIN
control_rdata[6] => local_rdata[6].DATAIN
control_rdata[7] => local_rdata[7].DATAIN
control_rdata[8] => local_rdata[8].DATAIN
control_rdata[9] => local_rdata[9].DATAIN
control_rdata[10] => local_rdata[10].DATAIN
control_rdata[11] => local_rdata[11].DATAIN
control_rdata[12] => local_rdata[12].DATAIN
control_rdata[13] => local_rdata[13].DATAIN
control_rdata[14] => local_rdata[14].DATAIN
control_rdata[15] => local_rdata[15].DATAIN
control_rdata[16] => local_rdata[16].DATAIN
control_rdata[17] => local_rdata[17].DATAIN
control_rdata[18] => local_rdata[18].DATAIN
control_rdata[19] => local_rdata[19].DATAIN
control_rdata[20] => local_rdata[20].DATAIN
control_rdata[21] => local_rdata[21].DATAIN
control_rdata[22] => local_rdata[22].DATAIN
control_rdata[23] => local_rdata[23].DATAIN
control_rdata[24] => local_rdata[24].DATAIN
control_rdata[25] => local_rdata[25].DATAIN
control_rdata[26] => local_rdata[26].DATAIN
control_rdata[27] => local_rdata[27].DATAIN
control_rdata[28] => local_rdata[28].DATAIN
control_rdata[29] => local_rdata[29].DATAIN
control_rdata[30] => local_rdata[30].DATAIN
control_rdata[31] => local_rdata[31].DATAIN
control_rdata[32] => local_rdata[32].DATAIN
control_rdata[33] => local_rdata[33].DATAIN
control_rdata[34] => local_rdata[34].DATAIN
control_rdata[35] => local_rdata[35].DATAIN
control_rdata[36] => local_rdata[36].DATAIN
control_rdata[37] => local_rdata[37].DATAIN
control_rdata[38] => local_rdata[38].DATAIN
control_rdata[39] => local_rdata[39].DATAIN
control_rdata[40] => local_rdata[40].DATAIN
control_rdata[41] => local_rdata[41].DATAIN
control_rdata[42] => local_rdata[42].DATAIN
control_rdata[43] => local_rdata[43].DATAIN
control_rdata[44] => local_rdata[44].DATAIN
control_rdata[45] => local_rdata[45].DATAIN
control_rdata[46] => local_rdata[46].DATAIN
control_rdata[47] => local_rdata[47].DATAIN
control_rdata[48] => local_rdata[48].DATAIN
control_rdata[49] => local_rdata[49].DATAIN
control_rdata[50] => local_rdata[50].DATAIN
control_rdata[51] => local_rdata[51].DATAIN
control_rdata[52] => local_rdata[52].DATAIN
control_rdata[53] => local_rdata[53].DATAIN
control_rdata[54] => local_rdata[54].DATAIN
control_rdata[55] => local_rdata[55].DATAIN
control_rdata[56] => local_rdata[56].DATAIN
control_rdata[57] => local_rdata[57].DATAIN
control_rdata[58] => local_rdata[58].DATAIN
control_rdata[59] => local_rdata[59].DATAIN
control_rdata[60] => local_rdata[60].DATAIN
control_rdata[61] => local_rdata[61].DATAIN
control_rdata[62] => local_rdata[62].DATAIN
control_rdata[63] => local_rdata[63].DATAIN
control_rdata_valid => local_rdata_valid.DATAIN
control_wlat[0] => control_wlat[0].IN1
control_wlat[1] => control_wlat[1].IN1
control_wlat[2] => control_wlat[2].IN1
control_wlat[3] => control_wlat[3].IN1
control_wlat[4] => control_wlat[4].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst
clk => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.clk
clk => \g_twtr_timers:0:twtr_pipe[0].CLK
clk => doing_init_lmr_r.CLK
clk => finished_tmrd.CLK
clk => finished_trpa_r.CLK
clk => trp_pipe[0].CLK
clk => trp_pipe[1].CLK
clk => trp_pipe[2].CLK
clk => trp_pipe[3].CLK
clk => trp_pipe[4].CLK
clk => trp_pipe[5].CLK
clk => finished_trp.CLK
clk => finished_trfc_r2.CLK
clk => finished_trfc_r.CLK
clk => finished_trfc.CLK
clk => trfc_pipe[0].CLK
clk => trfc_pipe[1].CLK
clk => trfc_pipe[2].CLK
clk => trfc_pipe[3].CLK
clk => trfc_pipe[4].CLK
clk => trfc_pipe[5].CLK
clk => trfc_pipe[6].CLK
clk => trfc_pipe[7].CLK
clk => trfc_pipe[8].CLK
clk => trfc_pipe[9].CLK
clk => trfc_pipe[10].CLK
clk => trfc_pipe[11].CLK
clk => trfc_pipe[12].CLK
clk => trfc_pipe[13].CLK
clk => trfc_pipe[14].CLK
clk => trfc_pipe[15].CLK
clk => trfc_pipe[16].CLK
clk => trfc_pipe[17].CLK
clk => trfc_pipe[18].CLK
clk => trfc_pipe[19].CLK
clk => trfc_pipe[20].CLK
clk => trfc_pipe[21].CLK
clk => trfc_pipe[22].CLK
clk => trfc_pipe[23].CLK
clk => trfc_pipe[24].CLK
clk => trfc_pipe[25].CLK
clk => trfc_pipe[26].CLK
clk => trfc_pipe[27].CLK
clk => trfc_pipe[28].CLK
clk => trfc_pipe[29].CLK
clk => trfc_pipe[30].CLK
clk => trfc_pipe[31].CLK
clk => trfc_pipe[32].CLK
clk => trfc_pipe[33].CLK
clk => trfc_pipe[34].CLK
clk => trfc_pipe[35].CLK
clk => trfc_pipe[36].CLK
clk => trfc_pipe[37].CLK
clk => trfc_pipe[38].CLK
clk => trfc_pipe[39].CLK
clk => trfc_pipe[40].CLK
clk => trfc_pipe[41].CLK
clk => trfc_pipe[42].CLK
clk => trfc_pipe[43].CLK
clk => trfc_pipe[44].CLK
clk => trfc_pipe[45].CLK
clk => trfc_pipe[46].CLK
clk => trfc_pipe[47].CLK
clk => trfc_pipe[48].CLK
clk => trfc_pipe[49].CLK
clk => trfc_pipe[50].CLK
clk => trfc_pipe[51].CLK
clk => trfc_pipe[52].CLK
clk => trfc_pipe[53].CLK
clk => trfc_pipe[54].CLK
clk => trfc_pipe[55].CLK
clk => trfc_pipe[56].CLK
clk => trfc_pipe[57].CLK
clk => trfc_pipe[58].CLK
clk => trfc_pipe[59].CLK
clk => trfc_pipe[60].CLK
clk => trfc_pipe[61].CLK
clk => trfc_pipe[62].CLK
clk => trfc_pipe[63].CLK
clk => trfc_pipe[64].CLK
clk => trfc_pipe[65].CLK
clk => trfc_pipe[66].CLK
clk => trfc_pipe[67].CLK
clk => trfc_pipe[68].CLK
clk => trfc_pipe[69].CLK
clk => trfc_pipe[70].CLK
clk => trfc_pipe[71].CLK
clk => trfc_pipe[72].CLK
clk => trfc_pipe[73].CLK
clk => trfc_pipe[74].CLK
clk => trfc_pipe[75].CLK
clk => trfc_pipe[76].CLK
clk => trfc_pipe[77].CLK
clk => trfc_pipe[78].CLK
clk => trfc_pipe[79].CLK
clk => trfc_pipe[80].CLK
clk => trfc_pipe[81].CLK
clk => trfc_pipe[82].CLK
clk => trfc_pipe[83].CLK
clk => trfc_pipe[84].CLK
clk => trfc_pipe[85].CLK
clk => trfc_pipe[86].CLK
clk => trfc_pipe[87].CLK
clk => trfc_pipe[88].CLK
clk => trfc_pipe[89].CLK
clk => trfc_pipe[90].CLK
clk => trfc_pipe[91].CLK
clk => trfc_pipe[92].CLK
clk => trfc_pipe[93].CLK
clk => trfc_pipe[94].CLK
clk => trfc_pipe[95].CLK
clk => trfc_pipe[96].CLK
clk => trfc_pipe[97].CLK
clk => trfc_pipe[98].CLK
clk => trfc_pipe[99].CLK
clk => trfc_pipe[100].CLK
clk => trfc_pipe[101].CLK
clk => trfc_pipe[102].CLK
clk => trfc_pipe[103].CLK
clk => trfc_pipe[104].CLK
clk => trfc_pipe[105].CLK
clk => trfc_pipe[106].CLK
clk => trfc_pipe[107].CLK
clk => trfc_pipe[108].CLK
clk => trfc_pipe[109].CLK
clk => trfc_pipe[110].CLK
clk => trfc_pipe[111].CLK
clk => trfc_pipe[112].CLK
clk => trfc_pipe[113].CLK
clk => trfc_pipe[114].CLK
clk => trfc_pipe[115].CLK
clk => trfc_pipe[116].CLK
clk => trfc_pipe[117].CLK
clk => trfc_pipe[118].CLK
clk => trfc_pipe[119].CLK
clk => trfc_pipe[120].CLK
clk => trfc_pipe[121].CLK
clk => trfc_pipe[122].CLK
clk => trfc_pipe[123].CLK
clk => trfc_pipe[124].CLK
clk => trfc_pipe[125].CLK
clk => trfc_pipe[126].CLK
clk => trfc_pipe[127].CLK
clk => finished_trcd_r.CLK
clk => will_finish_trcd.CLK
clk => trcd_pipe[0].CLK
clk => trcd_pipe[1].CLK
clk => trcd_pipe[2].CLK
clk => trcd_pipe[3].CLK
clk => trcd_pipe[4].CLK
clk => trcd_pipe[5].CLK
clk => finished_trcd.CLK
clk => finished_ap_trcd.CLK
clk => finished_ap_wr_twr_trp_next.CLK
clk => finished_ap_wr_twr_trp_all.CLK
clk => finished_ap_wr_twr_trp.CLK
clk => finished_ap_rd_trp_all.CLK
clk => finished_ap_rd_trp.CLK
clk => finished_tras_all.CLK
clk => finished_tras_last.CLK
clk => finished_tras.CLK
clk => finished_twtr_last.CLK
clk => finished_twtr.CLK
clk => self_rfsh_exit_count[0].CLK
clk => self_rfsh_exit_count[1].CLK
clk => self_rfsh_exit_count[2].CLK
clk => self_rfsh_exit_count[3].CLK
clk => self_rfsh_exit_count[4].CLK
clk => self_rfsh_exit_count[5].CLK
clk => self_rfsh_exit_count[6].CLK
clk => self_rfsh_exit_count[7].CLK
clk => am_writing.CLK
clk => wdata_burst_count[0].CLK
clk => accepted.CLK
clk => new_req.CLK
clk => was_self_rfsh_req.CLK
clk => changing_cs_pause.CLK
clk => go_into_self_rfsh.CLK
clk => didnt_term.CLK
clk => didnt_read.CLK
clk => didnt_write.CLK
clk => didnt_act.CLK
clk => didnt_pch.CLK
clk => in_powerdn.CLK
clk => in_self_rfsh.CLK
clk => doing_wr.CLK
clk => doing_rfsh.CLK
clk => doing_rd.CLK
clk => doing_pch_all.CLK
clk => doing_autopch.CLK
clk => doing_pch.CLK
clk => doing_act.CLK
clk => cs_addr_to_term[0].CLK
clk => cs_n[0].CLK
clk => ba[0].CLK
clk => ba[1].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => we_n.CLK
clk => cas_n.CLK
clk => ras_n.CLK
clk => refresh_in_progress.CLK
clk => rfsh_done.CLK
clk => ddr_cke_h[0]~reg0.CLK
clk => dqs_toggle_le_3.CLK
clk => dqs_toggle_le_2.CLK
clk => dqs_toggle_le_1.CLK
clk => dqs_toggle_eq_0.CLK
clk => dqs_must_keep_toggling[0].CLK
clk => dqs_must_keep_toggling[1].CLK
clk => dqs_must_keep_toggling[2].CLK
clk => dqs_burst_cas3.CLK
clk => fifo_rdreq_cas3.CLK
clk => doing_wr_cas3.CLK
clk => rdata_valid_pipe[0].CLK
clk => rdata_valid_pipe[1].CLK
clk => rdata_valid_pipe[2].CLK
clk => rdata_valid_pipe[3].CLK
clk => am_reading.CLK
clk => rdata_bcount_le_1.CLK
clk => rdata_bcount_eq_0.CLK
clk => rdata_bcount_eq_1.CLK
clk => this_row_is_open.CLK
clk => bank_is_open.CLK
clk => cs_last_ne_cs_this.CLK
clk => write_req_last.CLK
clk => read_req_last.CLK
clk => to_this_bank[0].CLK
clk => to_this_bank[1].CLK
clk => to_this_bank[2].CLK
clk => to_this_bank[3].CLK
clk => bank_addr_last_valid[0].CLK
clk => bank_addr_last_valid[1].CLK
clk => cs_addr_last_valid[0].CLK
clk => autopch_req_last_valid.CLK
clk => row_mux_sel_last[0].CLK
clk => row_mux_sel_last[1].CLK
clk => to_this_chip[0].CLK
clk => bank_addr_last[0].CLK
clk => bank_addr_last[1].CLK
clk => size_last[0].CLK
clk => autopch_req_last.CLK
clk => bank_addr_this_valid[0].CLK
clk => bank_addr_this_valid[1].CLK
clk => cs_addr_this_valid[0].CLK
clk => autopch_req_this_valid.CLK
clk => col_addr_this[0].CLK
clk => col_addr_this[1].CLK
clk => col_addr_this[2].CLK
clk => col_addr_this[3].CLK
clk => col_addr_this[4].CLK
clk => col_addr_this[5].CLK
clk => col_addr_this[6].CLK
clk => col_addr_this[7].CLK
clk => bank_addr_this[0].CLK
clk => bank_addr_this[1].CLK
clk => row_addr_this[0].CLK
clk => row_addr_this[1].CLK
clk => row_addr_this[2].CLK
clk => row_addr_this[3].CLK
clk => row_addr_this[4].CLK
clk => row_addr_this[5].CLK
clk => row_addr_this[6].CLK
clk => row_addr_this[7].CLK
clk => row_addr_this[8].CLK
clk => row_addr_this[9].CLK
clk => row_addr_this[10].CLK
clk => row_addr_this[11].CLK
clk => row_addr_this[12].CLK
clk => cs_addr_this[0].CLK
clk => size_this[0].CLK
clk => autopch_req_this.CLK
clk => write_req_this.CLK
clk => read_req_this.CLK
clk => buf_not_empty_r.CLK
clk => accepted_r.CLK
clk => init_200us_done.CLK
clk => rfsh_pending.CLK
clk => rfsh_counter[0].CLK
clk => rfsh_counter[1].CLK
clk => rfsh_counter[2].CLK
clk => rfsh_counter[3].CLK
clk => rfsh_counter[4].CLK
clk => rfsh_counter[5].CLK
clk => rfsh_counter[6].CLK
clk => rfsh_counter[7].CLK
clk => rfsh_counter[8].CLK
clk => rfsh_counter[9].CLK
clk => rfsh_counter[10].CLK
clk => rfsh_counter[11].CLK
clk => rfsh_counter[12].CLK
clk => rfsh_counter[13].CLK
clk => rfsh_counter[14].CLK
clk => rfsh_counter[15].CLK
clk => in_powerdn_r2.CLK
clk => in_powerdn_r.CLK
clk => self_rfsh_ack.CLK
clk => self_rfsh_req.CLK
clk => powerdn_ack.CLK
clk => powerdn_req.CLK
clk => writing_in_proc.CLK
clk => auk_ddr_hp_input_buf:in_buf.clk
clk => auk_ddr_hp_bank_details:bank_man.clk
clk => auk_ddr_hp_init:g_ddr_init:init_block.clk
clk => auk_ddr_hp_timers:g_timers:0:bank_timer.clk
clk => auk_ddr_hp_timers:g_timers:1:bank_timer.clk
clk => auk_ddr_hp_timers:g_timers:2:bank_timer.clk
clk => auk_ddr_hp_timers:g_timers:3:bank_timer.clk
clk => state~13.DATAIN
reset_n => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.reset_n
reset_n => auk_ddr_hp_input_buf:in_buf.reset_n
reset_n => auk_ddr_hp_bank_details:bank_man.reset_n
reset_n => auk_ddr_hp_init:g_ddr_init:init_block.reset_n
reset_n => auk_ddr_hp_timers:g_timers:0:bank_timer.reset_n
reset_n => auk_ddr_hp_timers:g_timers:1:bank_timer.reset_n
reset_n => auk_ddr_hp_timers:g_timers:2:bank_timer.reset_n
reset_n => auk_ddr_hp_timers:g_timers:3:bank_timer.reset_n
reset_n => init_200us_done.ACLR
reset_n => rfsh_pending.ACLR
reset_n => rfsh_counter[0].ACLR
reset_n => rfsh_counter[1].ACLR
reset_n => rfsh_counter[2].ACLR
reset_n => rfsh_counter[3].ACLR
reset_n => rfsh_counter[4].ACLR
reset_n => rfsh_counter[5].ACLR
reset_n => rfsh_counter[6].ACLR
reset_n => rfsh_counter[7].ACLR
reset_n => rfsh_counter[8].ACLR
reset_n => rfsh_counter[9].ACLR
reset_n => rfsh_counter[10].ACLR
reset_n => rfsh_counter[11].ACLR
reset_n => rfsh_counter[12].ACLR
reset_n => rfsh_counter[13].ACLR
reset_n => rfsh_counter[14].ACLR
reset_n => rfsh_counter[15].ACLR
reset_n => powerdn_ack.ACLR
reset_n => self_rfsh_ack.ACLR
reset_n => ddr_cke_h[0]~reg0.ACLR
reset_n => dqs_burst_cas3.ACLR
reset_n => fifo_rdreq_cas3.ACLR
reset_n => doing_wr_cas3.ACLR
reset_n => writing_in_proc.ACLR
reset_n => powerdn_req.ACLR
reset_n => self_rfsh_req.ACLR
reset_n => in_powerdn_r2.ACLR
reset_n => in_powerdn_r.ACLR
reset_n => buf_not_empty_r.ACLR
reset_n => accepted_r.ACLR
reset_n => col_addr_this[0].ACLR
reset_n => col_addr_this[1].ACLR
reset_n => col_addr_this[2].ACLR
reset_n => col_addr_this[3].ACLR
reset_n => col_addr_this[4].ACLR
reset_n => col_addr_this[5].ACLR
reset_n => col_addr_this[6].ACLR
reset_n => col_addr_this[7].ACLR
reset_n => bank_addr_this[0].ACLR
reset_n => bank_addr_this[1].ACLR
reset_n => row_addr_this[0].ACLR
reset_n => row_addr_this[1].ACLR
reset_n => row_addr_this[2].ACLR
reset_n => row_addr_this[3].ACLR
reset_n => row_addr_this[4].ACLR
reset_n => row_addr_this[5].ACLR
reset_n => row_addr_this[6].ACLR
reset_n => row_addr_this[7].ACLR
reset_n => row_addr_this[8].ACLR
reset_n => row_addr_this[9].ACLR
reset_n => row_addr_this[10].ACLR
reset_n => row_addr_this[11].ACLR
reset_n => row_addr_this[12].ACLR
reset_n => cs_addr_this[0].ACLR
reset_n => size_this[0].ACLR
reset_n => autopch_req_this.ACLR
reset_n => write_req_this.ACLR
reset_n => read_req_this.ACLR
reset_n => bank_addr_this_valid[0].ACLR
reset_n => bank_addr_this_valid[1].ACLR
reset_n => cs_addr_this_valid[0].ACLR
reset_n => autopch_req_this_valid.ACLR
reset_n => row_mux_sel_last[0].ACLR
reset_n => row_mux_sel_last[1].ACLR
reset_n => to_this_chip[0].PRESET
reset_n => bank_addr_last[0].ACLR
reset_n => bank_addr_last[1].ACLR
reset_n => size_last[0].ACLR
reset_n => autopch_req_last.ACLR
reset_n => bank_addr_last_valid[0].ACLR
reset_n => bank_addr_last_valid[1].ACLR
reset_n => cs_addr_last_valid[0].ACLR
reset_n => autopch_req_last_valid.ACLR
reset_n => to_this_bank[0].PRESET
reset_n => to_this_bank[1].PRESET
reset_n => to_this_bank[2].PRESET
reset_n => to_this_bank[3].PRESET
reset_n => write_req_last.ACLR
reset_n => read_req_last.ACLR
reset_n => cs_last_ne_cs_this.ACLR
reset_n => bank_is_open.ACLR
reset_n => this_row_is_open.ACLR
reset_n => rdata_bcount_le_1.PRESET
reset_n => rdata_bcount_eq_0.PRESET
reset_n => rdata_bcount_eq_1.ACLR
reset_n => am_reading.ACLR
reset_n => rdata_valid_pipe[0].ACLR
reset_n => rdata_valid_pipe[1].ACLR
reset_n => rdata_valid_pipe[2].ACLR
reset_n => rdata_valid_pipe[3].ACLR
reset_n => dqs_toggle_le_3.ACLR
reset_n => dqs_toggle_le_2.ACLR
reset_n => dqs_toggle_le_1.ACLR
reset_n => dqs_toggle_eq_0.PRESET
reset_n => dqs_must_keep_toggling[0].ACLR
reset_n => dqs_must_keep_toggling[1].ACLR
reset_n => dqs_must_keep_toggling[2].ACLR
reset_n => am_writing.ACLR
reset_n => wdata_burst_count[0].ACLR
reset_n => accepted.ACLR
reset_n => new_req.ACLR
reset_n => was_self_rfsh_req.ACLR
reset_n => changing_cs_pause.ACLR
reset_n => go_into_self_rfsh.ACLR
reset_n => didnt_term.ACLR
reset_n => didnt_read.ACLR
reset_n => didnt_write.ACLR
reset_n => didnt_act.ACLR
reset_n => didnt_pch.ACLR
reset_n => in_powerdn.ACLR
reset_n => in_self_rfsh.ACLR
reset_n => doing_wr.ACLR
reset_n => doing_rfsh.ACLR
reset_n => doing_rd.ACLR
reset_n => doing_pch_all.ACLR
reset_n => doing_autopch.ACLR
reset_n => doing_pch.ACLR
reset_n => doing_act.ACLR
reset_n => cs_addr_to_term[0].PRESET
reset_n => cs_n[0].PRESET
reset_n => ba[0].ACLR
reset_n => ba[1].ACLR
reset_n => a[0].ACLR
reset_n => a[1].ACLR
reset_n => a[2].ACLR
reset_n => a[3].ACLR
reset_n => a[4].ACLR
reset_n => a[5].ACLR
reset_n => a[6].ACLR
reset_n => a[7].ACLR
reset_n => a[8].ACLR
reset_n => a[9].ACLR
reset_n => a[10].ACLR
reset_n => a[11].ACLR
reset_n => a[12].ACLR
reset_n => we_n.PRESET
reset_n => cas_n.PRESET
reset_n => ras_n.PRESET
reset_n => refresh_in_progress.ACLR
reset_n => rfsh_done.ACLR
reset_n => finished_twtr_last.ACLR
reset_n => finished_twtr.ACLR
reset_n => finished_tras_all.ACLR
reset_n => finished_tras_last.ACLR
reset_n => finished_tras.ACLR
reset_n => finished_ap_rd_trp_all.ACLR
reset_n => finished_ap_rd_trp.ACLR
reset_n => finished_ap_wr_twr_trp_all.ACLR
reset_n => finished_ap_wr_twr_trp.ACLR
reset_n => finished_ap_wr_twr_trp_next.ACLR
reset_n => finished_ap_trcd.ACLR
reset_n => will_finish_trcd.ACLR
reset_n => trcd_pipe[0].ACLR
reset_n => trcd_pipe[1].ACLR
reset_n => trcd_pipe[2].ACLR
reset_n => trcd_pipe[3].ACLR
reset_n => trcd_pipe[4].ACLR
reset_n => trcd_pipe[5].ACLR
reset_n => finished_trcd.ACLR
reset_n => finished_trcd_r.PRESET
reset_n => finished_trfc_r2.ACLR
reset_n => finished_trfc_r.ACLR
reset_n => finished_trfc.ACLR
reset_n => trfc_pipe[0].ACLR
reset_n => trfc_pipe[1].ACLR
reset_n => trfc_pipe[2].ACLR
reset_n => trfc_pipe[3].ACLR
reset_n => trfc_pipe[4].ACLR
reset_n => trfc_pipe[5].ACLR
reset_n => trfc_pipe[6].ACLR
reset_n => trfc_pipe[7].ACLR
reset_n => trfc_pipe[8].ACLR
reset_n => trfc_pipe[9].ACLR
reset_n => trfc_pipe[10].ACLR
reset_n => trfc_pipe[11].ACLR
reset_n => trfc_pipe[12].ACLR
reset_n => trfc_pipe[13].ACLR
reset_n => trfc_pipe[14].ACLR
reset_n => trfc_pipe[15].ACLR
reset_n => trfc_pipe[16].ACLR
reset_n => trfc_pipe[17].ACLR
reset_n => trfc_pipe[18].ACLR
reset_n => trfc_pipe[19].ACLR
reset_n => trfc_pipe[20].ACLR
reset_n => trfc_pipe[21].ACLR
reset_n => trfc_pipe[22].ACLR
reset_n => trfc_pipe[23].ACLR
reset_n => trfc_pipe[24].ACLR
reset_n => trfc_pipe[25].ACLR
reset_n => trfc_pipe[26].ACLR
reset_n => trfc_pipe[27].ACLR
reset_n => trfc_pipe[28].ACLR
reset_n => trfc_pipe[29].ACLR
reset_n => trfc_pipe[30].ACLR
reset_n => trfc_pipe[31].ACLR
reset_n => trfc_pipe[32].ACLR
reset_n => trfc_pipe[33].ACLR
reset_n => trfc_pipe[34].ACLR
reset_n => trfc_pipe[35].ACLR
reset_n => trfc_pipe[36].ACLR
reset_n => trfc_pipe[37].ACLR
reset_n => trfc_pipe[38].ACLR
reset_n => trfc_pipe[39].ACLR
reset_n => trfc_pipe[40].ACLR
reset_n => trfc_pipe[41].ACLR
reset_n => trfc_pipe[42].ACLR
reset_n => trfc_pipe[43].ACLR
reset_n => trfc_pipe[44].ACLR
reset_n => trfc_pipe[45].ACLR
reset_n => trfc_pipe[46].ACLR
reset_n => trfc_pipe[47].ACLR
reset_n => trfc_pipe[48].ACLR
reset_n => trfc_pipe[49].ACLR
reset_n => trfc_pipe[50].ACLR
reset_n => trfc_pipe[51].ACLR
reset_n => trfc_pipe[52].ACLR
reset_n => trfc_pipe[53].ACLR
reset_n => trfc_pipe[54].ACLR
reset_n => trfc_pipe[55].ACLR
reset_n => trfc_pipe[56].ACLR
reset_n => trfc_pipe[57].ACLR
reset_n => trfc_pipe[58].ACLR
reset_n => trfc_pipe[59].ACLR
reset_n => trfc_pipe[60].ACLR
reset_n => trfc_pipe[61].ACLR
reset_n => trfc_pipe[62].ACLR
reset_n => trfc_pipe[63].ACLR
reset_n => trfc_pipe[64].ACLR
reset_n => trfc_pipe[65].ACLR
reset_n => trfc_pipe[66].ACLR
reset_n => trfc_pipe[67].ACLR
reset_n => trfc_pipe[68].ACLR
reset_n => trfc_pipe[69].ACLR
reset_n => trfc_pipe[70].ACLR
reset_n => trfc_pipe[71].ACLR
reset_n => trfc_pipe[72].ACLR
reset_n => trfc_pipe[73].ACLR
reset_n => trfc_pipe[74].ACLR
reset_n => trfc_pipe[75].ACLR
reset_n => trfc_pipe[76].ACLR
reset_n => trfc_pipe[77].ACLR
reset_n => trfc_pipe[78].ACLR
reset_n => trfc_pipe[79].ACLR
reset_n => trfc_pipe[80].ACLR
reset_n => trfc_pipe[81].ACLR
reset_n => trfc_pipe[82].ACLR
reset_n => trfc_pipe[83].ACLR
reset_n => trfc_pipe[84].ACLR
reset_n => trfc_pipe[85].ACLR
reset_n => trfc_pipe[86].ACLR
reset_n => trfc_pipe[87].ACLR
reset_n => trfc_pipe[88].ACLR
reset_n => trfc_pipe[89].ACLR
reset_n => trfc_pipe[90].ACLR
reset_n => trfc_pipe[91].ACLR
reset_n => trfc_pipe[92].ACLR
reset_n => trfc_pipe[93].ACLR
reset_n => trfc_pipe[94].ACLR
reset_n => trfc_pipe[95].ACLR
reset_n => trfc_pipe[96].ACLR
reset_n => trfc_pipe[97].ACLR
reset_n => trfc_pipe[98].ACLR
reset_n => trfc_pipe[99].ACLR
reset_n => trfc_pipe[100].ACLR
reset_n => trfc_pipe[101].ACLR
reset_n => trfc_pipe[102].ACLR
reset_n => trfc_pipe[103].ACLR
reset_n => trfc_pipe[104].ACLR
reset_n => trfc_pipe[105].ACLR
reset_n => trfc_pipe[106].ACLR
reset_n => trfc_pipe[107].ACLR
reset_n => trfc_pipe[108].ACLR
reset_n => trfc_pipe[109].ACLR
reset_n => trfc_pipe[110].ACLR
reset_n => trfc_pipe[111].ACLR
reset_n => trfc_pipe[112].ACLR
reset_n => trfc_pipe[113].ACLR
reset_n => trfc_pipe[114].ACLR
reset_n => trfc_pipe[115].ACLR
reset_n => trfc_pipe[116].ACLR
reset_n => trfc_pipe[117].ACLR
reset_n => trfc_pipe[118].ACLR
reset_n => trfc_pipe[119].ACLR
reset_n => trfc_pipe[120].ACLR
reset_n => trfc_pipe[121].ACLR
reset_n => trfc_pipe[122].ACLR
reset_n => trfc_pipe[123].ACLR
reset_n => trfc_pipe[124].ACLR
reset_n => trfc_pipe[125].ACLR
reset_n => trfc_pipe[126].ACLR
reset_n => trfc_pipe[127].ACLR
reset_n => trp_pipe[0].ACLR
reset_n => trp_pipe[1].ACLR
reset_n => trp_pipe[2].ACLR
reset_n => trp_pipe[3].ACLR
reset_n => trp_pipe[4].ACLR
reset_n => trp_pipe[5].ACLR
reset_n => finished_trp.ACLR
reset_n => finished_trpa_r.ACLR
reset_n => doing_init_lmr_r.ACLR
reset_n => finished_tmrd.ACLR
reset_n => \g_twtr_timers:0:twtr_pipe[0].PRESET
reset_n => state~15.DATAIN
reset_n => self_rfsh_exit_count[7].ENA
reset_n => self_rfsh_exit_count[6].ENA
reset_n => self_rfsh_exit_count[5].ENA
reset_n => self_rfsh_exit_count[4].ENA
reset_n => self_rfsh_exit_count[3].ENA
reset_n => self_rfsh_exit_count[2].ENA
reset_n => self_rfsh_exit_count[1].ENA
reset_n => self_rfsh_exit_count[0].ENA
seq_cal_complete => ~NO_FANOUT~
local_read_req => auk_ddr_hp_input_buf:in_buf.read_req
local_write_req => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_write_req
local_write_req => auk_ddr_hp_input_buf:in_buf.write_req
local_size[0] => auk_ddr_hp_input_buf:in_buf.size[0]
local_ready <= auk_ddr_hp_input_buf:in_buf.buf_full
local_burstbegin => ~NO_FANOUT~
local_cs_addr[0] => auk_ddr_hp_input_buf:in_buf.cs_addr[0]
local_row_addr[0] => auk_ddr_hp_input_buf:in_buf.row_addr[0]
local_row_addr[1] => auk_ddr_hp_input_buf:in_buf.row_addr[1]
local_row_addr[2] => auk_ddr_hp_input_buf:in_buf.row_addr[2]
local_row_addr[3] => auk_ddr_hp_input_buf:in_buf.row_addr[3]
local_row_addr[4] => auk_ddr_hp_input_buf:in_buf.row_addr[4]
local_row_addr[5] => auk_ddr_hp_input_buf:in_buf.row_addr[5]
local_row_addr[6] => auk_ddr_hp_input_buf:in_buf.row_addr[6]
local_row_addr[7] => auk_ddr_hp_input_buf:in_buf.row_addr[7]
local_row_addr[8] => auk_ddr_hp_input_buf:in_buf.row_addr[8]
local_row_addr[9] => auk_ddr_hp_input_buf:in_buf.row_addr[9]
local_row_addr[10] => auk_ddr_hp_input_buf:in_buf.row_addr[10]
local_row_addr[11] => auk_ddr_hp_input_buf:in_buf.row_addr[11]
local_row_addr[12] => auk_ddr_hp_input_buf:in_buf.row_addr[12]
local_bank_addr[0] => auk_ddr_hp_input_buf:in_buf.bank_addr[0]
local_bank_addr[1] => auk_ddr_hp_input_buf:in_buf.bank_addr[1]
local_col_addr[0] => auk_ddr_hp_input_buf:in_buf.col_addr[0]
local_col_addr[1] => auk_ddr_hp_input_buf:in_buf.col_addr[1]
local_col_addr[2] => auk_ddr_hp_input_buf:in_buf.col_addr[2]
local_col_addr[3] => auk_ddr_hp_input_buf:in_buf.col_addr[3]
local_col_addr[4] => auk_ddr_hp_input_buf:in_buf.col_addr[4]
local_col_addr[5] => auk_ddr_hp_input_buf:in_buf.col_addr[5]
local_col_addr[6] => auk_ddr_hp_input_buf:in_buf.col_addr[6]
local_col_addr[7] => auk_ddr_hp_input_buf:in_buf.col_addr[7]
local_wdata[0] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[0]
local_wdata[1] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[1]
local_wdata[2] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[2]
local_wdata[3] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[3]
local_wdata[4] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[4]
local_wdata[5] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[5]
local_wdata[6] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[6]
local_wdata[7] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[7]
local_wdata[8] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[8]
local_wdata[9] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[9]
local_wdata[10] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[10]
local_wdata[11] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[11]
local_wdata[12] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[12]
local_wdata[13] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[13]
local_wdata[14] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[14]
local_wdata[15] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[15]
local_wdata[16] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[16]
local_wdata[17] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[17]
local_wdata[18] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[18]
local_wdata[19] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[19]
local_wdata[20] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[20]
local_wdata[21] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[21]
local_wdata[22] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[22]
local_wdata[23] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[23]
local_wdata[24] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[24]
local_wdata[25] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[25]
local_wdata[26] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[26]
local_wdata[27] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[27]
local_wdata[28] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[28]
local_wdata[29] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[29]
local_wdata[30] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[30]
local_wdata[31] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[31]
local_wdata[32] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[32]
local_wdata[33] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[33]
local_wdata[34] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[34]
local_wdata[35] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[35]
local_wdata[36] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[36]
local_wdata[37] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[37]
local_wdata[38] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[38]
local_wdata[39] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[39]
local_wdata[40] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[40]
local_wdata[41] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[41]
local_wdata[42] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[42]
local_wdata[43] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[43]
local_wdata[44] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[44]
local_wdata[45] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[45]
local_wdata[46] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[46]
local_wdata[47] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[47]
local_wdata[48] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[48]
local_wdata[49] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[49]
local_wdata[50] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[50]
local_wdata[51] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[51]
local_wdata[52] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[52]
local_wdata[53] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[53]
local_wdata[54] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[54]
local_wdata[55] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[55]
local_wdata[56] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[56]
local_wdata[57] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[57]
local_wdata[58] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[58]
local_wdata[59] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[59]
local_wdata[60] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[60]
local_wdata[61] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[61]
local_wdata[62] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[62]
local_wdata[63] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_wdata[63]
local_wdata_req <= <GND>
local_be[0] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_be[0]
local_be[1] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_be[1]
local_be[2] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_be[2]
local_be[3] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_be[3]
local_be[4] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_be[4]
local_be[5] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_be[5]
local_be[6] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_be[6]
local_be[7] => auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.avalon_be[7]
local_init_done <= auk_ddr_hp_init:g_ddr_init:init_block.init_done
local_refresh_req => ~NO_FANOUT~
local_refresh_ack <= refresh_ack.DB_MAX_OUTPUT_PORT_TYPE
local_autopch_req => auk_ddr_hp_input_buf:in_buf.autopch_req
local_powerdn_req => power_down.IN1
local_powerdn_req => powerdn_req.OUTPUTSELECT
local_powerdn_req => power_down_ack.IN1
local_powerdn_ack <= powerdn_ack.DB_MAX_OUTPUT_PORT_TYPE
local_self_rfsh_req => self_refresh.IN1
local_self_rfsh_req => self_rfsh_req.OUTPUTSELECT
local_self_rfsh_req => self_refresh_ack.IN1
local_self_rfsh_ack <= self_rfsh_ack.DB_MAX_OUTPUT_PORT_TYPE
ddr_cs_n[0] <= pipe_cs_n.DB_MAX_OUTPUT_PORT_TYPE
ddr_cke_l[0] <= pipe_cke[0].DB_MAX_OUTPUT_PORT_TYPE
ddr_cke_h[0] <= ddr_cke_h[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ddr_odt[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
ddr_a[0] <= pipe_a.DB_MAX_OUTPUT_PORT_TYPE
ddr_a[1] <= pipe_a.DB_MAX_OUTPUT_PORT_TYPE
ddr_a[2] <= pipe_a.DB_MAX_OUTPUT_PORT_TYPE
ddr_a[3] <= pipe_a.DB_MAX_OUTPUT_PORT_TYPE
ddr_a[4] <= pipe_a.DB_MAX_OUTPUT_PORT_TYPE
ddr_a[5] <= pipe_a.DB_MAX_OUTPUT_PORT_TYPE
ddr_a[6] <= pipe_a.DB_MAX_OUTPUT_PORT_TYPE
ddr_a[7] <= pipe_a.DB_MAX_OUTPUT_PORT_TYPE
ddr_a[8] <= pipe_a.DB_MAX_OUTPUT_PORT_TYPE
ddr_a[9] <= pipe_a.DB_MAX_OUTPUT_PORT_TYPE
ddr_a[10] <= pipe_a.DB_MAX_OUTPUT_PORT_TYPE
ddr_a[11] <= pipe_a.DB_MAX_OUTPUT_PORT_TYPE
ddr_a[12] <= pipe_a.DB_MAX_OUTPUT_PORT_TYPE
ddr_ba[0] <= pipe_ba.DB_MAX_OUTPUT_PORT_TYPE
ddr_ba[1] <= pipe_ba.DB_MAX_OUTPUT_PORT_TYPE
ddr_ras_n <= pipe_ras_n.DB_MAX_OUTPUT_PORT_TYPE
ddr_cas_n <= pipe_cas_n.DB_MAX_OUTPUT_PORT_TYPE
ddr_we_n <= pipe_we_n.DB_MAX_OUTPUT_PORT_TYPE
control_doing_wr <= doing_wr_cas3.DB_MAX_OUTPUT_PORT_TYPE
control_wlat[0] => ~NO_FANOUT~
control_wlat[1] => ~NO_FANOUT~
control_wlat[2] => ~NO_FANOUT~
control_wlat[3] => ~NO_FANOUT~
control_wlat[4] => ~NO_FANOUT~
control_dqs_burst[0] <= dqs_burst_cas3.DB_MAX_OUTPUT_PORT_TYPE
control_dqs_burst[1] <= <GND>
control_dqs_burst[2] <= <GND>
control_dqs_burst[3] <= <GND>
control_wdata_valid[0] <= doing_wr_cas3.DB_MAX_OUTPUT_PORT_TYPE
control_wdata_valid[1] <= doing_wr_cas3.DB_MAX_OUTPUT_PORT_TYPE
control_wdata_valid[2] <= doing_wr_cas3.DB_MAX_OUTPUT_PORT_TYPE
control_wdata_valid[3] <= doing_wr_cas3.DB_MAX_OUTPUT_PORT_TYPE
control_wdata[0] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[0]
control_wdata[1] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[1]
control_wdata[2] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[2]
control_wdata[3] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[3]
control_wdata[4] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[4]
control_wdata[5] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[5]
control_wdata[6] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[6]
control_wdata[7] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[7]
control_wdata[8] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[8]
control_wdata[9] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[9]
control_wdata[10] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[10]
control_wdata[11] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[11]
control_wdata[12] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[12]
control_wdata[13] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[13]
control_wdata[14] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[14]
control_wdata[15] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[15]
control_wdata[16] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[16]
control_wdata[17] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[17]
control_wdata[18] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[18]
control_wdata[19] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[19]
control_wdata[20] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[20]
control_wdata[21] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[21]
control_wdata[22] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[22]
control_wdata[23] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[23]
control_wdata[24] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[24]
control_wdata[25] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[25]
control_wdata[26] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[26]
control_wdata[27] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[27]
control_wdata[28] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[28]
control_wdata[29] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[29]
control_wdata[30] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[30]
control_wdata[31] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[31]
control_wdata[32] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[32]
control_wdata[33] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[33]
control_wdata[34] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[34]
control_wdata[35] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[35]
control_wdata[36] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[36]
control_wdata[37] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[37]
control_wdata[38] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[38]
control_wdata[39] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[39]
control_wdata[40] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[40]
control_wdata[41] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[41]
control_wdata[42] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[42]
control_wdata[43] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[43]
control_wdata[44] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[44]
control_wdata[45] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[45]
control_wdata[46] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[46]
control_wdata[47] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[47]
control_wdata[48] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[48]
control_wdata[49] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[49]
control_wdata[50] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[50]
control_wdata[51] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[51]
control_wdata[52] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[52]
control_wdata[53] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[53]
control_wdata[54] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[54]
control_wdata[55] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[55]
control_wdata[56] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[56]
control_wdata[57] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[57]
control_wdata[58] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[58]
control_wdata[59] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[59]
control_wdata[60] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[60]
control_wdata[61] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[61]
control_wdata[62] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[62]
control_wdata[63] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_wdata[63]
control_be[0] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[0]
control_be[1] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[1]
control_be[2] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[2]
control_be[3] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[3]
control_be[4] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[4]
control_be[5] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[5]
control_be[6] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[6]
control_be[7] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[7]
control_dm[0] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[0]
control_dm[1] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[1]
control_dm[2] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[2]
control_dm[3] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[3]
control_dm[4] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[4]
control_dm[5] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[5]
control_dm[6] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[6]
control_dm[7] <= auk_ddr_hp_avalon_if:g_local_avalon_if:av_if.local_be[7]
control_doing_rd[0] <= doing_rd_pipedcmds.DB_MAX_OUTPUT_PORT_TYPE
control_doing_rd[1] <= doing_rd_pipedcmds.DB_MAX_OUTPUT_PORT_TYPE
control_doing_rd[2] <= doing_rd_pipedcmds.DB_MAX_OUTPUT_PORT_TYPE
control_doing_rd[3] <= doing_rd_pipedcmds.DB_MAX_OUTPUT_PORT_TYPE
mem_tcl[0] => auk_ddr_hp_init:g_ddr_init:init_block.mem_tcl[0]
mem_tcl[0] => auk_ddr_hp_timers:g_timers:0:bank_timer.mem_tcl[0]
mem_tcl[0] => auk_ddr_hp_timers:g_timers:1:bank_timer.mem_tcl[0]
mem_tcl[0] => auk_ddr_hp_timers:g_timers:2:bank_timer.mem_tcl[0]
mem_tcl[0] => auk_ddr_hp_timers:g_timers:3:bank_timer.mem_tcl[0]
mem_tcl[1] => auk_ddr_hp_init:g_ddr_init:init_block.mem_tcl[1]
mem_tcl[1] => auk_ddr_hp_timers:g_timers:0:bank_timer.mem_tcl[1]
mem_tcl[1] => auk_ddr_hp_timers:g_timers:1:bank_timer.mem_tcl[1]
mem_tcl[1] => auk_ddr_hp_timers:g_timers:2:bank_timer.mem_tcl[1]
mem_tcl[1] => auk_ddr_hp_timers:g_timers:3:bank_timer.mem_tcl[1]
mem_tcl[2] => auk_ddr_hp_init:g_ddr_init:init_block.mem_tcl[2]
mem_tcl[2] => auk_ddr_hp_timers:g_timers:0:bank_timer.mem_tcl[2]
mem_tcl[2] => auk_ddr_hp_timers:g_timers:1:bank_timer.mem_tcl[2]
mem_tcl[2] => auk_ddr_hp_timers:g_timers:2:bank_timer.mem_tcl[2]
mem_tcl[2] => auk_ddr_hp_timers:g_timers:3:bank_timer.mem_tcl[2]
mem_bl[0] => auk_ddr_hp_init:g_ddr_init:init_block.mem_bl[0]
mem_bl[1] => auk_ddr_hp_init:g_ddr_init:init_block.mem_bl[1]
mem_bl[2] => auk_ddr_hp_init:g_ddr_init:init_block.mem_bl[2]
mem_btype => auk_ddr_hp_init:g_ddr_init:init_block.mem_btype
mem_dll_en => auk_ddr_hp_init:g_ddr_init:init_block.mem_dll_en
mem_dqsn_en => ~NO_FANOUT~
mem_drv_str => auk_ddr_hp_init:g_ddr_init:init_block.mem_drv_str
mem_odt[0] => ~NO_FANOUT~
mem_odt[1] => ~NO_FANOUT~
mem_trcd[0] => Equal7.IN5
mem_trcd[0] => LessThan13.IN6
mem_trcd[0] => Mux8.IN2
mem_trcd[0] => Equal12.IN5
mem_trcd[0] => Add7.IN6
mem_trcd[1] => Equal7.IN4
mem_trcd[1] => LessThan13.IN5
mem_trcd[1] => Mux8.IN1
mem_trcd[1] => Equal12.IN4
mem_trcd[1] => Add7.IN5
mem_trcd[2] => Equal7.IN3
mem_trcd[2] => LessThan13.IN4
mem_trcd[2] => Add6.IN2
mem_trcd[2] => Equal12.IN3
mem_trcd[2] => Add7.IN4
mem_tras[0] => auk_ddr_hp_timers:g_timers:0:bank_timer.mem_tras[0]
mem_tras[0] => auk_ddr_hp_timers:g_timers:1:bank_timer.mem_tras[0]
mem_tras[0] => auk_ddr_hp_timers:g_timers:2:bank_timer.mem_tras[0]
mem_tras[0] => auk_ddr_hp_timers:g_timers:3:bank_timer.mem_tras[0]
mem_tras[1] => auk_ddr_hp_timers:g_timers:0:bank_timer.mem_tras[1]
mem_tras[1] => auk_ddr_hp_timers:g_timers:1:bank_timer.mem_tras[1]
mem_tras[1] => auk_ddr_hp_timers:g_timers:2:bank_timer.mem_tras[1]
mem_tras[1] => auk_ddr_hp_timers:g_timers:3:bank_timer.mem_tras[1]
mem_tras[2] => auk_ddr_hp_timers:g_timers:0:bank_timer.mem_tras[2]
mem_tras[2] => auk_ddr_hp_timers:g_timers:1:bank_timer.mem_tras[2]
mem_tras[2] => auk_ddr_hp_timers:g_timers:2:bank_timer.mem_tras[2]
mem_tras[2] => auk_ddr_hp_timers:g_timers:3:bank_timer.mem_tras[2]
mem_tras[3] => auk_ddr_hp_timers:g_timers:0:bank_timer.mem_tras[3]
mem_tras[3] => auk_ddr_hp_timers:g_timers:1:bank_timer.mem_tras[3]
mem_tras[3] => auk_ddr_hp_timers:g_timers:2:bank_timer.mem_tras[3]
mem_tras[3] => auk_ddr_hp_timers:g_timers:3:bank_timer.mem_tras[3]
mem_twtr[0] => Equal14.IN3
mem_twtr[1] => Equal14.IN2
mem_twr[0] => auk_ddr_hp_timers:g_timers:0:bank_timer.mem_twr[0]
mem_twr[0] => auk_ddr_hp_timers:g_timers:1:bank_timer.mem_twr[0]
mem_twr[0] => auk_ddr_hp_timers:g_timers:2:bank_timer.mem_twr[0]
mem_twr[0] => auk_ddr_hp_timers:g_timers:3:bank_timer.mem_twr[0]
mem_twr[1] => auk_ddr_hp_timers:g_timers:0:bank_timer.mem_twr[1]
mem_twr[1] => auk_ddr_hp_timers:g_timers:1:bank_timer.mem_twr[1]
mem_twr[1] => auk_ddr_hp_timers:g_timers:2:bank_timer.mem_twr[1]
mem_twr[1] => auk_ddr_hp_timers:g_timers:3:bank_timer.mem_twr[1]
mem_twr[2] => auk_ddr_hp_timers:g_timers:0:bank_timer.mem_twr[2]
mem_twr[2] => auk_ddr_hp_timers:g_timers:1:bank_timer.mem_twr[2]
mem_twr[2] => auk_ddr_hp_timers:g_timers:2:bank_timer.mem_twr[2]
mem_twr[2] => auk_ddr_hp_timers:g_timers:3:bank_timer.mem_twr[2]
mem_trp[0] => LessThan14.IN6
mem_trp[0] => Add9.IN6
mem_trp[0] => auk_ddr_hp_timers:g_timers:0:bank_timer.mem_trp[0]
mem_trp[0] => auk_ddr_hp_timers:g_timers:1:bank_timer.mem_trp[0]
mem_trp[0] => auk_ddr_hp_timers:g_timers:2:bank_timer.mem_trp[0]
mem_trp[0] => auk_ddr_hp_timers:g_timers:3:bank_timer.mem_trp[0]
mem_trp[1] => LessThan14.IN5
mem_trp[1] => Add9.IN5
mem_trp[1] => auk_ddr_hp_timers:g_timers:0:bank_timer.mem_trp[1]
mem_trp[1] => auk_ddr_hp_timers:g_timers:1:bank_timer.mem_trp[1]
mem_trp[1] => auk_ddr_hp_timers:g_timers:2:bank_timer.mem_trp[1]
mem_trp[1] => auk_ddr_hp_timers:g_timers:3:bank_timer.mem_trp[1]
mem_trp[2] => LessThan14.IN4
mem_trp[2] => Add9.IN4
mem_trp[2] => auk_ddr_hp_timers:g_timers:0:bank_timer.mem_trp[2]
mem_trp[2] => auk_ddr_hp_timers:g_timers:1:bank_timer.mem_trp[2]
mem_trp[2] => auk_ddr_hp_timers:g_timers:2:bank_timer.mem_trp[2]
mem_trp[2] => auk_ddr_hp_timers:g_timers:3:bank_timer.mem_trp[2]
mem_trfc[0] => Mux10.IN6
mem_trfc[1] => Mux10.IN5
mem_trfc[2] => Add8.IN10
mem_trfc[3] => Add8.IN9
mem_trfc[4] => Add8.IN8
mem_trfc[5] => Add8.IN7
mem_trfc[6] => Add8.IN6
mem_tmrd[0] => Equal13.IN3
mem_tmrd[1] => Equal13.IN2
mem_trefi[0] => LessThan1.IN16
mem_trefi[1] => LessThan1.IN15
mem_trefi[2] => LessThan1.IN14
mem_trefi[3] => LessThan1.IN13
mem_trefi[4] => LessThan1.IN12
mem_trefi[5] => LessThan1.IN11
mem_trefi[6] => LessThan1.IN10
mem_trefi[7] => LessThan1.IN9
mem_trefi[8] => LessThan1.IN8
mem_trefi[9] => LessThan1.IN7
mem_trefi[10] => LessThan1.IN6
mem_trefi[11] => LessThan1.IN5
mem_trefi[12] => LessThan1.IN4
mem_trefi[13] => LessThan1.IN3
mem_trefi[14] => LessThan1.IN2
mem_trefi[15] => LessThan1.IN1
mem_tinit_time[0] => LessThan2.IN16
mem_tinit_time[1] => LessThan2.IN15
mem_tinit_time[2] => LessThan2.IN14
mem_tinit_time[3] => LessThan2.IN13
mem_tinit_time[4] => LessThan2.IN12
mem_tinit_time[5] => LessThan2.IN11
mem_tinit_time[6] => LessThan2.IN10
mem_tinit_time[7] => LessThan2.IN9
mem_tinit_time[8] => LessThan2.IN8
mem_tinit_time[9] => LessThan2.IN7
mem_tinit_time[10] => LessThan2.IN6
mem_tinit_time[11] => LessThan2.IN5
mem_tinit_time[12] => LessThan2.IN4
mem_tinit_time[13] => LessThan2.IN3
mem_tinit_time[14] => LessThan2.IN2
mem_tinit_time[15] => LessThan2.IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if
clk => scfifo:wfifo.clock
reset_n => scfifo:wfifo.aclr
avalon_write_req => fifo_wrreq.IN0
avalon_wdata[0] => scfifo:wfifo.data[0]
avalon_wdata[1] => scfifo:wfifo.data[1]
avalon_wdata[2] => scfifo:wfifo.data[2]
avalon_wdata[3] => scfifo:wfifo.data[3]
avalon_wdata[4] => scfifo:wfifo.data[4]
avalon_wdata[5] => scfifo:wfifo.data[5]
avalon_wdata[6] => scfifo:wfifo.data[6]
avalon_wdata[7] => scfifo:wfifo.data[7]
avalon_wdata[8] => scfifo:wfifo.data[8]
avalon_wdata[9] => scfifo:wfifo.data[9]
avalon_wdata[10] => scfifo:wfifo.data[10]
avalon_wdata[11] => scfifo:wfifo.data[11]
avalon_wdata[12] => scfifo:wfifo.data[12]
avalon_wdata[13] => scfifo:wfifo.data[13]
avalon_wdata[14] => scfifo:wfifo.data[14]
avalon_wdata[15] => scfifo:wfifo.data[15]
avalon_wdata[16] => scfifo:wfifo.data[16]
avalon_wdata[17] => scfifo:wfifo.data[17]
avalon_wdata[18] => scfifo:wfifo.data[18]
avalon_wdata[19] => scfifo:wfifo.data[19]
avalon_wdata[20] => scfifo:wfifo.data[20]
avalon_wdata[21] => scfifo:wfifo.data[21]
avalon_wdata[22] => scfifo:wfifo.data[22]
avalon_wdata[23] => scfifo:wfifo.data[23]
avalon_wdata[24] => scfifo:wfifo.data[24]
avalon_wdata[25] => scfifo:wfifo.data[25]
avalon_wdata[26] => scfifo:wfifo.data[26]
avalon_wdata[27] => scfifo:wfifo.data[27]
avalon_wdata[28] => scfifo:wfifo.data[28]
avalon_wdata[29] => scfifo:wfifo.data[29]
avalon_wdata[30] => scfifo:wfifo.data[30]
avalon_wdata[31] => scfifo:wfifo.data[31]
avalon_wdata[32] => scfifo:wfifo.data[32]
avalon_wdata[33] => scfifo:wfifo.data[33]
avalon_wdata[34] => scfifo:wfifo.data[34]
avalon_wdata[35] => scfifo:wfifo.data[35]
avalon_wdata[36] => scfifo:wfifo.data[36]
avalon_wdata[37] => scfifo:wfifo.data[37]
avalon_wdata[38] => scfifo:wfifo.data[38]
avalon_wdata[39] => scfifo:wfifo.data[39]
avalon_wdata[40] => scfifo:wfifo.data[40]
avalon_wdata[41] => scfifo:wfifo.data[41]
avalon_wdata[42] => scfifo:wfifo.data[42]
avalon_wdata[43] => scfifo:wfifo.data[43]
avalon_wdata[44] => scfifo:wfifo.data[44]
avalon_wdata[45] => scfifo:wfifo.data[45]
avalon_wdata[46] => scfifo:wfifo.data[46]
avalon_wdata[47] => scfifo:wfifo.data[47]
avalon_wdata[48] => scfifo:wfifo.data[48]
avalon_wdata[49] => scfifo:wfifo.data[49]
avalon_wdata[50] => scfifo:wfifo.data[50]
avalon_wdata[51] => scfifo:wfifo.data[51]
avalon_wdata[52] => scfifo:wfifo.data[52]
avalon_wdata[53] => scfifo:wfifo.data[53]
avalon_wdata[54] => scfifo:wfifo.data[54]
avalon_wdata[55] => scfifo:wfifo.data[55]
avalon_wdata[56] => scfifo:wfifo.data[56]
avalon_wdata[57] => scfifo:wfifo.data[57]
avalon_wdata[58] => scfifo:wfifo.data[58]
avalon_wdata[59] => scfifo:wfifo.data[59]
avalon_wdata[60] => scfifo:wfifo.data[60]
avalon_wdata[61] => scfifo:wfifo.data[61]
avalon_wdata[62] => scfifo:wfifo.data[62]
avalon_wdata[63] => scfifo:wfifo.data[63]
avalon_be[0] => scfifo:wfifo.data[64]
avalon_be[1] => scfifo:wfifo.data[65]
avalon_be[2] => scfifo:wfifo.data[66]
avalon_be[3] => scfifo:wfifo.data[67]
avalon_be[4] => scfifo:wfifo.data[68]
avalon_be[5] => scfifo:wfifo.data[69]
avalon_be[6] => scfifo:wfifo.data[70]
avalon_be[7] => scfifo:wfifo.data[71]
local_ready => fifo_wrreq.IN1
local_wdata_req => scfifo:wfifo.rdreq
local_wdata[0] <= scfifo:wfifo.q[0]
local_wdata[1] <= scfifo:wfifo.q[1]
local_wdata[2] <= scfifo:wfifo.q[2]
local_wdata[3] <= scfifo:wfifo.q[3]
local_wdata[4] <= scfifo:wfifo.q[4]
local_wdata[5] <= scfifo:wfifo.q[5]
local_wdata[6] <= scfifo:wfifo.q[6]
local_wdata[7] <= scfifo:wfifo.q[7]
local_wdata[8] <= scfifo:wfifo.q[8]
local_wdata[9] <= scfifo:wfifo.q[9]
local_wdata[10] <= scfifo:wfifo.q[10]
local_wdata[11] <= scfifo:wfifo.q[11]
local_wdata[12] <= scfifo:wfifo.q[12]
local_wdata[13] <= scfifo:wfifo.q[13]
local_wdata[14] <= scfifo:wfifo.q[14]
local_wdata[15] <= scfifo:wfifo.q[15]
local_wdata[16] <= scfifo:wfifo.q[16]
local_wdata[17] <= scfifo:wfifo.q[17]
local_wdata[18] <= scfifo:wfifo.q[18]
local_wdata[19] <= scfifo:wfifo.q[19]
local_wdata[20] <= scfifo:wfifo.q[20]
local_wdata[21] <= scfifo:wfifo.q[21]
local_wdata[22] <= scfifo:wfifo.q[22]
local_wdata[23] <= scfifo:wfifo.q[23]
local_wdata[24] <= scfifo:wfifo.q[24]
local_wdata[25] <= scfifo:wfifo.q[25]
local_wdata[26] <= scfifo:wfifo.q[26]
local_wdata[27] <= scfifo:wfifo.q[27]
local_wdata[28] <= scfifo:wfifo.q[28]
local_wdata[29] <= scfifo:wfifo.q[29]
local_wdata[30] <= scfifo:wfifo.q[30]
local_wdata[31] <= scfifo:wfifo.q[31]
local_wdata[32] <= scfifo:wfifo.q[32]
local_wdata[33] <= scfifo:wfifo.q[33]
local_wdata[34] <= scfifo:wfifo.q[34]
local_wdata[35] <= scfifo:wfifo.q[35]
local_wdata[36] <= scfifo:wfifo.q[36]
local_wdata[37] <= scfifo:wfifo.q[37]
local_wdata[38] <= scfifo:wfifo.q[38]
local_wdata[39] <= scfifo:wfifo.q[39]
local_wdata[40] <= scfifo:wfifo.q[40]
local_wdata[41] <= scfifo:wfifo.q[41]
local_wdata[42] <= scfifo:wfifo.q[42]
local_wdata[43] <= scfifo:wfifo.q[43]
local_wdata[44] <= scfifo:wfifo.q[44]
local_wdata[45] <= scfifo:wfifo.q[45]
local_wdata[46] <= scfifo:wfifo.q[46]
local_wdata[47] <= scfifo:wfifo.q[47]
local_wdata[48] <= scfifo:wfifo.q[48]
local_wdata[49] <= scfifo:wfifo.q[49]
local_wdata[50] <= scfifo:wfifo.q[50]
local_wdata[51] <= scfifo:wfifo.q[51]
local_wdata[52] <= scfifo:wfifo.q[52]
local_wdata[53] <= scfifo:wfifo.q[53]
local_wdata[54] <= scfifo:wfifo.q[54]
local_wdata[55] <= scfifo:wfifo.q[55]
local_wdata[56] <= scfifo:wfifo.q[56]
local_wdata[57] <= scfifo:wfifo.q[57]
local_wdata[58] <= scfifo:wfifo.q[58]
local_wdata[59] <= scfifo:wfifo.q[59]
local_wdata[60] <= scfifo:wfifo.q[60]
local_wdata[61] <= scfifo:wfifo.q[61]
local_wdata[62] <= scfifo:wfifo.q[62]
local_wdata[63] <= scfifo:wfifo.q[63]
local_be[0] <= scfifo:wfifo.q[64]
local_be[1] <= scfifo:wfifo.q[65]
local_be[2] <= scfifo:wfifo.q[66]
local_be[3] <= scfifo:wfifo.q[67]
local_be[4] <= scfifo:wfifo.q[68]
local_be[5] <= scfifo:wfifo.q[69]
local_be[6] <= scfifo:wfifo.q[70]
local_be[7] <= scfifo:wfifo.q[71]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo
data[0] => scfifo_jve1:auto_generated.data[0]
data[1] => scfifo_jve1:auto_generated.data[1]
data[2] => scfifo_jve1:auto_generated.data[2]
data[3] => scfifo_jve1:auto_generated.data[3]
data[4] => scfifo_jve1:auto_generated.data[4]
data[5] => scfifo_jve1:auto_generated.data[5]
data[6] => scfifo_jve1:auto_generated.data[6]
data[7] => scfifo_jve1:auto_generated.data[7]
data[8] => scfifo_jve1:auto_generated.data[8]
data[9] => scfifo_jve1:auto_generated.data[9]
data[10] => scfifo_jve1:auto_generated.data[10]
data[11] => scfifo_jve1:auto_generated.data[11]
data[12] => scfifo_jve1:auto_generated.data[12]
data[13] => scfifo_jve1:auto_generated.data[13]
data[14] => scfifo_jve1:auto_generated.data[14]
data[15] => scfifo_jve1:auto_generated.data[15]
data[16] => scfifo_jve1:auto_generated.data[16]
data[17] => scfifo_jve1:auto_generated.data[17]
data[18] => scfifo_jve1:auto_generated.data[18]
data[19] => scfifo_jve1:auto_generated.data[19]
data[20] => scfifo_jve1:auto_generated.data[20]
data[21] => scfifo_jve1:auto_generated.data[21]
data[22] => scfifo_jve1:auto_generated.data[22]
data[23] => scfifo_jve1:auto_generated.data[23]
data[24] => scfifo_jve1:auto_generated.data[24]
data[25] => scfifo_jve1:auto_generated.data[25]
data[26] => scfifo_jve1:auto_generated.data[26]
data[27] => scfifo_jve1:auto_generated.data[27]
data[28] => scfifo_jve1:auto_generated.data[28]
data[29] => scfifo_jve1:auto_generated.data[29]
data[30] => scfifo_jve1:auto_generated.data[30]
data[31] => scfifo_jve1:auto_generated.data[31]
data[32] => scfifo_jve1:auto_generated.data[32]
data[33] => scfifo_jve1:auto_generated.data[33]
data[34] => scfifo_jve1:auto_generated.data[34]
data[35] => scfifo_jve1:auto_generated.data[35]
data[36] => scfifo_jve1:auto_generated.data[36]
data[37] => scfifo_jve1:auto_generated.data[37]
data[38] => scfifo_jve1:auto_generated.data[38]
data[39] => scfifo_jve1:auto_generated.data[39]
data[40] => scfifo_jve1:auto_generated.data[40]
data[41] => scfifo_jve1:auto_generated.data[41]
data[42] => scfifo_jve1:auto_generated.data[42]
data[43] => scfifo_jve1:auto_generated.data[43]
data[44] => scfifo_jve1:auto_generated.data[44]
data[45] => scfifo_jve1:auto_generated.data[45]
data[46] => scfifo_jve1:auto_generated.data[46]
data[47] => scfifo_jve1:auto_generated.data[47]
data[48] => scfifo_jve1:auto_generated.data[48]
data[49] => scfifo_jve1:auto_generated.data[49]
data[50] => scfifo_jve1:auto_generated.data[50]
data[51] => scfifo_jve1:auto_generated.data[51]
data[52] => scfifo_jve1:auto_generated.data[52]
data[53] => scfifo_jve1:auto_generated.data[53]
data[54] => scfifo_jve1:auto_generated.data[54]
data[55] => scfifo_jve1:auto_generated.data[55]
data[56] => scfifo_jve1:auto_generated.data[56]
data[57] => scfifo_jve1:auto_generated.data[57]
data[58] => scfifo_jve1:auto_generated.data[58]
data[59] => scfifo_jve1:auto_generated.data[59]
data[60] => scfifo_jve1:auto_generated.data[60]
data[61] => scfifo_jve1:auto_generated.data[61]
data[62] => scfifo_jve1:auto_generated.data[62]
data[63] => scfifo_jve1:auto_generated.data[63]
data[64] => scfifo_jve1:auto_generated.data[64]
data[65] => scfifo_jve1:auto_generated.data[65]
data[66] => scfifo_jve1:auto_generated.data[66]
data[67] => scfifo_jve1:auto_generated.data[67]
data[68] => scfifo_jve1:auto_generated.data[68]
data[69] => scfifo_jve1:auto_generated.data[69]
data[70] => scfifo_jve1:auto_generated.data[70]
data[71] => scfifo_jve1:auto_generated.data[71]
q[0] <= scfifo_jve1:auto_generated.q[0]
q[1] <= scfifo_jve1:auto_generated.q[1]
q[2] <= scfifo_jve1:auto_generated.q[2]
q[3] <= scfifo_jve1:auto_generated.q[3]
q[4] <= scfifo_jve1:auto_generated.q[4]
q[5] <= scfifo_jve1:auto_generated.q[5]
q[6] <= scfifo_jve1:auto_generated.q[6]
q[7] <= scfifo_jve1:auto_generated.q[7]
q[8] <= scfifo_jve1:auto_generated.q[8]
q[9] <= scfifo_jve1:auto_generated.q[9]
q[10] <= scfifo_jve1:auto_generated.q[10]
q[11] <= scfifo_jve1:auto_generated.q[11]
q[12] <= scfifo_jve1:auto_generated.q[12]
q[13] <= scfifo_jve1:auto_generated.q[13]
q[14] <= scfifo_jve1:auto_generated.q[14]
q[15] <= scfifo_jve1:auto_generated.q[15]
q[16] <= scfifo_jve1:auto_generated.q[16]
q[17] <= scfifo_jve1:auto_generated.q[17]
q[18] <= scfifo_jve1:auto_generated.q[18]
q[19] <= scfifo_jve1:auto_generated.q[19]
q[20] <= scfifo_jve1:auto_generated.q[20]
q[21] <= scfifo_jve1:auto_generated.q[21]
q[22] <= scfifo_jve1:auto_generated.q[22]
q[23] <= scfifo_jve1:auto_generated.q[23]
q[24] <= scfifo_jve1:auto_generated.q[24]
q[25] <= scfifo_jve1:auto_generated.q[25]
q[26] <= scfifo_jve1:auto_generated.q[26]
q[27] <= scfifo_jve1:auto_generated.q[27]
q[28] <= scfifo_jve1:auto_generated.q[28]
q[29] <= scfifo_jve1:auto_generated.q[29]
q[30] <= scfifo_jve1:auto_generated.q[30]
q[31] <= scfifo_jve1:auto_generated.q[31]
q[32] <= scfifo_jve1:auto_generated.q[32]
q[33] <= scfifo_jve1:auto_generated.q[33]
q[34] <= scfifo_jve1:auto_generated.q[34]
q[35] <= scfifo_jve1:auto_generated.q[35]
q[36] <= scfifo_jve1:auto_generated.q[36]
q[37] <= scfifo_jve1:auto_generated.q[37]
q[38] <= scfifo_jve1:auto_generated.q[38]
q[39] <= scfifo_jve1:auto_generated.q[39]
q[40] <= scfifo_jve1:auto_generated.q[40]
q[41] <= scfifo_jve1:auto_generated.q[41]
q[42] <= scfifo_jve1:auto_generated.q[42]
q[43] <= scfifo_jve1:auto_generated.q[43]
q[44] <= scfifo_jve1:auto_generated.q[44]
q[45] <= scfifo_jve1:auto_generated.q[45]
q[46] <= scfifo_jve1:auto_generated.q[46]
q[47] <= scfifo_jve1:auto_generated.q[47]
q[48] <= scfifo_jve1:auto_generated.q[48]
q[49] <= scfifo_jve1:auto_generated.q[49]
q[50] <= scfifo_jve1:auto_generated.q[50]
q[51] <= scfifo_jve1:auto_generated.q[51]
q[52] <= scfifo_jve1:auto_generated.q[52]
q[53] <= scfifo_jve1:auto_generated.q[53]
q[54] <= scfifo_jve1:auto_generated.q[54]
q[55] <= scfifo_jve1:auto_generated.q[55]
q[56] <= scfifo_jve1:auto_generated.q[56]
q[57] <= scfifo_jve1:auto_generated.q[57]
q[58] <= scfifo_jve1:auto_generated.q[58]
q[59] <= scfifo_jve1:auto_generated.q[59]
q[60] <= scfifo_jve1:auto_generated.q[60]
q[61] <= scfifo_jve1:auto_generated.q[61]
q[62] <= scfifo_jve1:auto_generated.q[62]
q[63] <= scfifo_jve1:auto_generated.q[63]
q[64] <= scfifo_jve1:auto_generated.q[64]
q[65] <= scfifo_jve1:auto_generated.q[65]
q[66] <= scfifo_jve1:auto_generated.q[66]
q[67] <= scfifo_jve1:auto_generated.q[67]
q[68] <= scfifo_jve1:auto_generated.q[68]
q[69] <= scfifo_jve1:auto_generated.q[69]
q[70] <= scfifo_jve1:auto_generated.q[70]
q[71] <= scfifo_jve1:auto_generated.q[71]
wrreq => scfifo_jve1:auto_generated.wrreq
rdreq => scfifo_jve1:auto_generated.rdreq
clock => scfifo_jve1:auto_generated.clock
aclr => scfifo_jve1:auto_generated.aclr
sclr => scfifo_jve1:auto_generated.sclr
empty <= <GND>
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated
aclr => a_dpfifo_kg71:dpfifo.aclr
clock => a_dpfifo_kg71:dpfifo.clock
data[0] => a_dpfifo_kg71:dpfifo.data[0]
data[1] => a_dpfifo_kg71:dpfifo.data[1]
data[2] => a_dpfifo_kg71:dpfifo.data[2]
data[3] => a_dpfifo_kg71:dpfifo.data[3]
data[4] => a_dpfifo_kg71:dpfifo.data[4]
data[5] => a_dpfifo_kg71:dpfifo.data[5]
data[6] => a_dpfifo_kg71:dpfifo.data[6]
data[7] => a_dpfifo_kg71:dpfifo.data[7]
data[8] => a_dpfifo_kg71:dpfifo.data[8]
data[9] => a_dpfifo_kg71:dpfifo.data[9]
data[10] => a_dpfifo_kg71:dpfifo.data[10]
data[11] => a_dpfifo_kg71:dpfifo.data[11]
data[12] => a_dpfifo_kg71:dpfifo.data[12]
data[13] => a_dpfifo_kg71:dpfifo.data[13]
data[14] => a_dpfifo_kg71:dpfifo.data[14]
data[15] => a_dpfifo_kg71:dpfifo.data[15]
data[16] => a_dpfifo_kg71:dpfifo.data[16]
data[17] => a_dpfifo_kg71:dpfifo.data[17]
data[18] => a_dpfifo_kg71:dpfifo.data[18]
data[19] => a_dpfifo_kg71:dpfifo.data[19]
data[20] => a_dpfifo_kg71:dpfifo.data[20]
data[21] => a_dpfifo_kg71:dpfifo.data[21]
data[22] => a_dpfifo_kg71:dpfifo.data[22]
data[23] => a_dpfifo_kg71:dpfifo.data[23]
data[24] => a_dpfifo_kg71:dpfifo.data[24]
data[25] => a_dpfifo_kg71:dpfifo.data[25]
data[26] => a_dpfifo_kg71:dpfifo.data[26]
data[27] => a_dpfifo_kg71:dpfifo.data[27]
data[28] => a_dpfifo_kg71:dpfifo.data[28]
data[29] => a_dpfifo_kg71:dpfifo.data[29]
data[30] => a_dpfifo_kg71:dpfifo.data[30]
data[31] => a_dpfifo_kg71:dpfifo.data[31]
data[32] => a_dpfifo_kg71:dpfifo.data[32]
data[33] => a_dpfifo_kg71:dpfifo.data[33]
data[34] => a_dpfifo_kg71:dpfifo.data[34]
data[35] => a_dpfifo_kg71:dpfifo.data[35]
data[36] => a_dpfifo_kg71:dpfifo.data[36]
data[37] => a_dpfifo_kg71:dpfifo.data[37]
data[38] => a_dpfifo_kg71:dpfifo.data[38]
data[39] => a_dpfifo_kg71:dpfifo.data[39]
data[40] => a_dpfifo_kg71:dpfifo.data[40]
data[41] => a_dpfifo_kg71:dpfifo.data[41]
data[42] => a_dpfifo_kg71:dpfifo.data[42]
data[43] => a_dpfifo_kg71:dpfifo.data[43]
data[44] => a_dpfifo_kg71:dpfifo.data[44]
data[45] => a_dpfifo_kg71:dpfifo.data[45]
data[46] => a_dpfifo_kg71:dpfifo.data[46]
data[47] => a_dpfifo_kg71:dpfifo.data[47]
data[48] => a_dpfifo_kg71:dpfifo.data[48]
data[49] => a_dpfifo_kg71:dpfifo.data[49]
data[50] => a_dpfifo_kg71:dpfifo.data[50]
data[51] => a_dpfifo_kg71:dpfifo.data[51]
data[52] => a_dpfifo_kg71:dpfifo.data[52]
data[53] => a_dpfifo_kg71:dpfifo.data[53]
data[54] => a_dpfifo_kg71:dpfifo.data[54]
data[55] => a_dpfifo_kg71:dpfifo.data[55]
data[56] => a_dpfifo_kg71:dpfifo.data[56]
data[57] => a_dpfifo_kg71:dpfifo.data[57]
data[58] => a_dpfifo_kg71:dpfifo.data[58]
data[59] => a_dpfifo_kg71:dpfifo.data[59]
data[60] => a_dpfifo_kg71:dpfifo.data[60]
data[61] => a_dpfifo_kg71:dpfifo.data[61]
data[62] => a_dpfifo_kg71:dpfifo.data[62]
data[63] => a_dpfifo_kg71:dpfifo.data[63]
data[64] => a_dpfifo_kg71:dpfifo.data[64]
data[65] => a_dpfifo_kg71:dpfifo.data[65]
data[66] => a_dpfifo_kg71:dpfifo.data[66]
data[67] => a_dpfifo_kg71:dpfifo.data[67]
data[68] => a_dpfifo_kg71:dpfifo.data[68]
data[69] => a_dpfifo_kg71:dpfifo.data[69]
data[70] => a_dpfifo_kg71:dpfifo.data[70]
data[71] => a_dpfifo_kg71:dpfifo.data[71]
q[0] <= a_dpfifo_kg71:dpfifo.q[0]
q[1] <= a_dpfifo_kg71:dpfifo.q[1]
q[2] <= a_dpfifo_kg71:dpfifo.q[2]
q[3] <= a_dpfifo_kg71:dpfifo.q[3]
q[4] <= a_dpfifo_kg71:dpfifo.q[4]
q[5] <= a_dpfifo_kg71:dpfifo.q[5]
q[6] <= a_dpfifo_kg71:dpfifo.q[6]
q[7] <= a_dpfifo_kg71:dpfifo.q[7]
q[8] <= a_dpfifo_kg71:dpfifo.q[8]
q[9] <= a_dpfifo_kg71:dpfifo.q[9]
q[10] <= a_dpfifo_kg71:dpfifo.q[10]
q[11] <= a_dpfifo_kg71:dpfifo.q[11]
q[12] <= a_dpfifo_kg71:dpfifo.q[12]
q[13] <= a_dpfifo_kg71:dpfifo.q[13]
q[14] <= a_dpfifo_kg71:dpfifo.q[14]
q[15] <= a_dpfifo_kg71:dpfifo.q[15]
q[16] <= a_dpfifo_kg71:dpfifo.q[16]
q[17] <= a_dpfifo_kg71:dpfifo.q[17]
q[18] <= a_dpfifo_kg71:dpfifo.q[18]
q[19] <= a_dpfifo_kg71:dpfifo.q[19]
q[20] <= a_dpfifo_kg71:dpfifo.q[20]
q[21] <= a_dpfifo_kg71:dpfifo.q[21]
q[22] <= a_dpfifo_kg71:dpfifo.q[22]
q[23] <= a_dpfifo_kg71:dpfifo.q[23]
q[24] <= a_dpfifo_kg71:dpfifo.q[24]
q[25] <= a_dpfifo_kg71:dpfifo.q[25]
q[26] <= a_dpfifo_kg71:dpfifo.q[26]
q[27] <= a_dpfifo_kg71:dpfifo.q[27]
q[28] <= a_dpfifo_kg71:dpfifo.q[28]
q[29] <= a_dpfifo_kg71:dpfifo.q[29]
q[30] <= a_dpfifo_kg71:dpfifo.q[30]
q[31] <= a_dpfifo_kg71:dpfifo.q[31]
q[32] <= a_dpfifo_kg71:dpfifo.q[32]
q[33] <= a_dpfifo_kg71:dpfifo.q[33]
q[34] <= a_dpfifo_kg71:dpfifo.q[34]
q[35] <= a_dpfifo_kg71:dpfifo.q[35]
q[36] <= a_dpfifo_kg71:dpfifo.q[36]
q[37] <= a_dpfifo_kg71:dpfifo.q[37]
q[38] <= a_dpfifo_kg71:dpfifo.q[38]
q[39] <= a_dpfifo_kg71:dpfifo.q[39]
q[40] <= a_dpfifo_kg71:dpfifo.q[40]
q[41] <= a_dpfifo_kg71:dpfifo.q[41]
q[42] <= a_dpfifo_kg71:dpfifo.q[42]
q[43] <= a_dpfifo_kg71:dpfifo.q[43]
q[44] <= a_dpfifo_kg71:dpfifo.q[44]
q[45] <= a_dpfifo_kg71:dpfifo.q[45]
q[46] <= a_dpfifo_kg71:dpfifo.q[46]
q[47] <= a_dpfifo_kg71:dpfifo.q[47]
q[48] <= a_dpfifo_kg71:dpfifo.q[48]
q[49] <= a_dpfifo_kg71:dpfifo.q[49]
q[50] <= a_dpfifo_kg71:dpfifo.q[50]
q[51] <= a_dpfifo_kg71:dpfifo.q[51]
q[52] <= a_dpfifo_kg71:dpfifo.q[52]
q[53] <= a_dpfifo_kg71:dpfifo.q[53]
q[54] <= a_dpfifo_kg71:dpfifo.q[54]
q[55] <= a_dpfifo_kg71:dpfifo.q[55]
q[56] <= a_dpfifo_kg71:dpfifo.q[56]
q[57] <= a_dpfifo_kg71:dpfifo.q[57]
q[58] <= a_dpfifo_kg71:dpfifo.q[58]
q[59] <= a_dpfifo_kg71:dpfifo.q[59]
q[60] <= a_dpfifo_kg71:dpfifo.q[60]
q[61] <= a_dpfifo_kg71:dpfifo.q[61]
q[62] <= a_dpfifo_kg71:dpfifo.q[62]
q[63] <= a_dpfifo_kg71:dpfifo.q[63]
q[64] <= a_dpfifo_kg71:dpfifo.q[64]
q[65] <= a_dpfifo_kg71:dpfifo.q[65]
q[66] <= a_dpfifo_kg71:dpfifo.q[66]
q[67] <= a_dpfifo_kg71:dpfifo.q[67]
q[68] <= a_dpfifo_kg71:dpfifo.q[68]
q[69] <= a_dpfifo_kg71:dpfifo.q[69]
q[70] <= a_dpfifo_kg71:dpfifo.q[70]
q[71] <= a_dpfifo_kg71:dpfifo.q[71]
rdreq => a_dpfifo_kg71:dpfifo.rreq
sclr => a_dpfifo_kg71:dpfifo.sclr
wrreq => a_dpfifo_kg71:dpfifo.wreq


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[4].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => usedw_is_2_dff.IN0
aclr => wrreq_delaya[1].IN0
aclr => cntr_mmb:rd_ptr_msb.aclr
aclr => cntr_3n7:usedw_counter.aclr
aclr => cntr_nmb:wr_ptr.aclr
clock => altsyncram_1ea1:FIFOram.clock0
clock => cntr_mmb:rd_ptr_msb.clock
clock => cntr_3n7:usedw_counter.clock
clock => cntr_nmb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_1ea1:FIFOram.data_a[0]
data[1] => altsyncram_1ea1:FIFOram.data_a[1]
data[2] => altsyncram_1ea1:FIFOram.data_a[2]
data[3] => altsyncram_1ea1:FIFOram.data_a[3]
data[4] => altsyncram_1ea1:FIFOram.data_a[4]
data[5] => altsyncram_1ea1:FIFOram.data_a[5]
data[6] => altsyncram_1ea1:FIFOram.data_a[6]
data[7] => altsyncram_1ea1:FIFOram.data_a[7]
data[8] => altsyncram_1ea1:FIFOram.data_a[8]
data[9] => altsyncram_1ea1:FIFOram.data_a[9]
data[10] => altsyncram_1ea1:FIFOram.data_a[10]
data[11] => altsyncram_1ea1:FIFOram.data_a[11]
data[12] => altsyncram_1ea1:FIFOram.data_a[12]
data[13] => altsyncram_1ea1:FIFOram.data_a[13]
data[14] => altsyncram_1ea1:FIFOram.data_a[14]
data[15] => altsyncram_1ea1:FIFOram.data_a[15]
data[16] => altsyncram_1ea1:FIFOram.data_a[16]
data[17] => altsyncram_1ea1:FIFOram.data_a[17]
data[18] => altsyncram_1ea1:FIFOram.data_a[18]
data[19] => altsyncram_1ea1:FIFOram.data_a[19]
data[20] => altsyncram_1ea1:FIFOram.data_a[20]
data[21] => altsyncram_1ea1:FIFOram.data_a[21]
data[22] => altsyncram_1ea1:FIFOram.data_a[22]
data[23] => altsyncram_1ea1:FIFOram.data_a[23]
data[24] => altsyncram_1ea1:FIFOram.data_a[24]
data[25] => altsyncram_1ea1:FIFOram.data_a[25]
data[26] => altsyncram_1ea1:FIFOram.data_a[26]
data[27] => altsyncram_1ea1:FIFOram.data_a[27]
data[28] => altsyncram_1ea1:FIFOram.data_a[28]
data[29] => altsyncram_1ea1:FIFOram.data_a[29]
data[30] => altsyncram_1ea1:FIFOram.data_a[30]
data[31] => altsyncram_1ea1:FIFOram.data_a[31]
data[32] => altsyncram_1ea1:FIFOram.data_a[32]
data[33] => altsyncram_1ea1:FIFOram.data_a[33]
data[34] => altsyncram_1ea1:FIFOram.data_a[34]
data[35] => altsyncram_1ea1:FIFOram.data_a[35]
data[36] => altsyncram_1ea1:FIFOram.data_a[36]
data[37] => altsyncram_1ea1:FIFOram.data_a[37]
data[38] => altsyncram_1ea1:FIFOram.data_a[38]
data[39] => altsyncram_1ea1:FIFOram.data_a[39]
data[40] => altsyncram_1ea1:FIFOram.data_a[40]
data[41] => altsyncram_1ea1:FIFOram.data_a[41]
data[42] => altsyncram_1ea1:FIFOram.data_a[42]
data[43] => altsyncram_1ea1:FIFOram.data_a[43]
data[44] => altsyncram_1ea1:FIFOram.data_a[44]
data[45] => altsyncram_1ea1:FIFOram.data_a[45]
data[46] => altsyncram_1ea1:FIFOram.data_a[46]
data[47] => altsyncram_1ea1:FIFOram.data_a[47]
data[48] => altsyncram_1ea1:FIFOram.data_a[48]
data[49] => altsyncram_1ea1:FIFOram.data_a[49]
data[50] => altsyncram_1ea1:FIFOram.data_a[50]
data[51] => altsyncram_1ea1:FIFOram.data_a[51]
data[52] => altsyncram_1ea1:FIFOram.data_a[52]
data[53] => altsyncram_1ea1:FIFOram.data_a[53]
data[54] => altsyncram_1ea1:FIFOram.data_a[54]
data[55] => altsyncram_1ea1:FIFOram.data_a[55]
data[56] => altsyncram_1ea1:FIFOram.data_a[56]
data[57] => altsyncram_1ea1:FIFOram.data_a[57]
data[58] => altsyncram_1ea1:FIFOram.data_a[58]
data[59] => altsyncram_1ea1:FIFOram.data_a[59]
data[60] => altsyncram_1ea1:FIFOram.data_a[60]
data[61] => altsyncram_1ea1:FIFOram.data_a[61]
data[62] => altsyncram_1ea1:FIFOram.data_a[62]
data[63] => altsyncram_1ea1:FIFOram.data_a[63]
data[64] => altsyncram_1ea1:FIFOram.data_a[64]
data[65] => altsyncram_1ea1:FIFOram.data_a[65]
data[66] => altsyncram_1ea1:FIFOram.data_a[66]
data[67] => altsyncram_1ea1:FIFOram.data_a[67]
data[68] => altsyncram_1ea1:FIFOram.data_a[68]
data[69] => altsyncram_1ea1:FIFOram.data_a[69]
data[70] => altsyncram_1ea1:FIFOram.data_a[70]
data[71] => altsyncram_1ea1:FIFOram.data_a[71]
q[0] <= altsyncram_1ea1:FIFOram.q_b[0]
q[1] <= altsyncram_1ea1:FIFOram.q_b[1]
q[2] <= altsyncram_1ea1:FIFOram.q_b[2]
q[3] <= altsyncram_1ea1:FIFOram.q_b[3]
q[4] <= altsyncram_1ea1:FIFOram.q_b[4]
q[5] <= altsyncram_1ea1:FIFOram.q_b[5]
q[6] <= altsyncram_1ea1:FIFOram.q_b[6]
q[7] <= altsyncram_1ea1:FIFOram.q_b[7]
q[8] <= altsyncram_1ea1:FIFOram.q_b[8]
q[9] <= altsyncram_1ea1:FIFOram.q_b[9]
q[10] <= altsyncram_1ea1:FIFOram.q_b[10]
q[11] <= altsyncram_1ea1:FIFOram.q_b[11]
q[12] <= altsyncram_1ea1:FIFOram.q_b[12]
q[13] <= altsyncram_1ea1:FIFOram.q_b[13]
q[14] <= altsyncram_1ea1:FIFOram.q_b[14]
q[15] <= altsyncram_1ea1:FIFOram.q_b[15]
q[16] <= altsyncram_1ea1:FIFOram.q_b[16]
q[17] <= altsyncram_1ea1:FIFOram.q_b[17]
q[18] <= altsyncram_1ea1:FIFOram.q_b[18]
q[19] <= altsyncram_1ea1:FIFOram.q_b[19]
q[20] <= altsyncram_1ea1:FIFOram.q_b[20]
q[21] <= altsyncram_1ea1:FIFOram.q_b[21]
q[22] <= altsyncram_1ea1:FIFOram.q_b[22]
q[23] <= altsyncram_1ea1:FIFOram.q_b[23]
q[24] <= altsyncram_1ea1:FIFOram.q_b[24]
q[25] <= altsyncram_1ea1:FIFOram.q_b[25]
q[26] <= altsyncram_1ea1:FIFOram.q_b[26]
q[27] <= altsyncram_1ea1:FIFOram.q_b[27]
q[28] <= altsyncram_1ea1:FIFOram.q_b[28]
q[29] <= altsyncram_1ea1:FIFOram.q_b[29]
q[30] <= altsyncram_1ea1:FIFOram.q_b[30]
q[31] <= altsyncram_1ea1:FIFOram.q_b[31]
q[32] <= altsyncram_1ea1:FIFOram.q_b[32]
q[33] <= altsyncram_1ea1:FIFOram.q_b[33]
q[34] <= altsyncram_1ea1:FIFOram.q_b[34]
q[35] <= altsyncram_1ea1:FIFOram.q_b[35]
q[36] <= altsyncram_1ea1:FIFOram.q_b[36]
q[37] <= altsyncram_1ea1:FIFOram.q_b[37]
q[38] <= altsyncram_1ea1:FIFOram.q_b[38]
q[39] <= altsyncram_1ea1:FIFOram.q_b[39]
q[40] <= altsyncram_1ea1:FIFOram.q_b[40]
q[41] <= altsyncram_1ea1:FIFOram.q_b[41]
q[42] <= altsyncram_1ea1:FIFOram.q_b[42]
q[43] <= altsyncram_1ea1:FIFOram.q_b[43]
q[44] <= altsyncram_1ea1:FIFOram.q_b[44]
q[45] <= altsyncram_1ea1:FIFOram.q_b[45]
q[46] <= altsyncram_1ea1:FIFOram.q_b[46]
q[47] <= altsyncram_1ea1:FIFOram.q_b[47]
q[48] <= altsyncram_1ea1:FIFOram.q_b[48]
q[49] <= altsyncram_1ea1:FIFOram.q_b[49]
q[50] <= altsyncram_1ea1:FIFOram.q_b[50]
q[51] <= altsyncram_1ea1:FIFOram.q_b[51]
q[52] <= altsyncram_1ea1:FIFOram.q_b[52]
q[53] <= altsyncram_1ea1:FIFOram.q_b[53]
q[54] <= altsyncram_1ea1:FIFOram.q_b[54]
q[55] <= altsyncram_1ea1:FIFOram.q_b[55]
q[56] <= altsyncram_1ea1:FIFOram.q_b[56]
q[57] <= altsyncram_1ea1:FIFOram.q_b[57]
q[58] <= altsyncram_1ea1:FIFOram.q_b[58]
q[59] <= altsyncram_1ea1:FIFOram.q_b[59]
q[60] <= altsyncram_1ea1:FIFOram.q_b[60]
q[61] <= altsyncram_1ea1:FIFOram.q_b[61]
q[62] <= altsyncram_1ea1:FIFOram.q_b[62]
q[63] <= altsyncram_1ea1:FIFOram.q_b[63]
q[64] <= altsyncram_1ea1:FIFOram.q_b[64]
q[65] <= altsyncram_1ea1:FIFOram.q_b[65]
q[66] <= altsyncram_1ea1:FIFOram.q_b[66]
q[67] <= altsyncram_1ea1:FIFOram.q_b[67]
q[68] <= altsyncram_1ea1:FIFOram.q_b[68]
q[69] <= altsyncram_1ea1:FIFOram.q_b[69]
q[70] <= altsyncram_1ea1:FIFOram.q_b[70]
q[71] <= altsyncram_1ea1:FIFOram.q_b[71]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_mmb:rd_ptr_msb.sclr
sclr => cntr_3n7:usedw_counter.sclr
sclr => cntr_nmb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo|altsyncram_1ea1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
q_b[64] <= ram_block1a64.PORTBDATAOUT
q_b[65] <= ram_block1a65.PORTBDATAOUT
q_b[66] <= ram_block1a66.PORTBDATAOUT
q_b[67] <= ram_block1a67.PORTBDATAOUT
q_b[68] <= ram_block1a68.PORTBDATAOUT
q_b[69] <= ram_block1a69.PORTBDATAOUT
q_b[70] <= ram_block1a70.PORTBDATAOUT
q_b[71] <= ram_block1a71.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo|cmpr_9r8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo|cmpr_9r8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo|cntr_mmb:rd_ptr_msb
aclr => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo|cntr_3n7:usedw_counter
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo|cntr_nmb:wr_ptr
aclr => counter_reg_bit[4].IN0
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf
clk => auk_ddr_hp_custom_fifo:my_fifo.clock
clk => last_entry_written[0].CLK
clk => last_entry_written[1].CLK
clk => last_entry_written[2].CLK
clk => last_entry_written[3].CLK
clk => last_entry_written[4].CLK
clk => last_entry_written[5].CLK
clk => last_entry_written[6].CLK
clk => last_entry_written[7].CLK
clk => last_entry_written[8].CLK
clk => last_entry_written[9].CLK
clk => last_entry_written[10].CLK
clk => last_entry_written[11].CLK
clk => last_entry_written[12].CLK
clk => last_entry_written[13].CLK
clk => last_entry_written[14].CLK
clk => last_entry_written[15].CLK
reset_n => auk_ddr_hp_custom_fifo:my_fifo.aclr
reset_n => last_entry_written[0].ACLR
reset_n => last_entry_written[1].ACLR
reset_n => last_entry_written[2].ACLR
reset_n => last_entry_written[3].ACLR
reset_n => last_entry_written[4].ACLR
reset_n => last_entry_written[5].ACLR
reset_n => last_entry_written[6].ACLR
reset_n => last_entry_written[7].ACLR
reset_n => last_entry_written[8].ACLR
reset_n => last_entry_written[9].ACLR
reset_n => last_entry_written[10].ACLR
reset_n => last_entry_written[11].ACLR
reset_n => last_entry_written[12].ACLR
reset_n => last_entry_written[13].ACLR
reset_n => last_entry_written[14].ACLR
reset_n => last_entry_written[15].ACLR
read_req => wr_en.IN0
read_req => auk_ddr_hp_custom_fifo:my_fifo.data[26]
write_req => wr_en.IN1
write_req => auk_ddr_hp_custom_fifo:my_fifo.data[27]
autopch_req => buffer_input[25].DATAA
ready => wr_en.IN1
cs_addr[0] => auk_ddr_hp_custom_fifo:my_fifo.data[23]
cs_addr[0] => Equal0.IN0
cs_addr[0] => last_entry_written[15].DATAIN
row_addr[0] => auk_ddr_hp_custom_fifo:my_fifo.data[10]
row_addr[0] => Equal0.IN13
row_addr[0] => last_entry_written[2].DATAIN
row_addr[1] => auk_ddr_hp_custom_fifo:my_fifo.data[11]
row_addr[1] => Equal0.IN12
row_addr[1] => last_entry_written[3].DATAIN
row_addr[2] => auk_ddr_hp_custom_fifo:my_fifo.data[12]
row_addr[2] => Equal0.IN11
row_addr[2] => last_entry_written[4].DATAIN
row_addr[3] => auk_ddr_hp_custom_fifo:my_fifo.data[13]
row_addr[3] => Equal0.IN10
row_addr[3] => last_entry_written[5].DATAIN
row_addr[4] => auk_ddr_hp_custom_fifo:my_fifo.data[14]
row_addr[4] => Equal0.IN9
row_addr[4] => last_entry_written[6].DATAIN
row_addr[5] => auk_ddr_hp_custom_fifo:my_fifo.data[15]
row_addr[5] => Equal0.IN8
row_addr[5] => last_entry_written[7].DATAIN
row_addr[6] => auk_ddr_hp_custom_fifo:my_fifo.data[16]
row_addr[6] => Equal0.IN7
row_addr[6] => last_entry_written[8].DATAIN
row_addr[7] => auk_ddr_hp_custom_fifo:my_fifo.data[17]
row_addr[7] => Equal0.IN6
row_addr[7] => last_entry_written[9].DATAIN
row_addr[8] => auk_ddr_hp_custom_fifo:my_fifo.data[18]
row_addr[8] => Equal0.IN5
row_addr[8] => last_entry_written[10].DATAIN
row_addr[9] => auk_ddr_hp_custom_fifo:my_fifo.data[19]
row_addr[9] => Equal0.IN4
row_addr[9] => last_entry_written[11].DATAIN
row_addr[10] => auk_ddr_hp_custom_fifo:my_fifo.data[20]
row_addr[10] => Equal0.IN3
row_addr[10] => last_entry_written[12].DATAIN
row_addr[11] => auk_ddr_hp_custom_fifo:my_fifo.data[21]
row_addr[11] => Equal0.IN2
row_addr[11] => last_entry_written[13].DATAIN
row_addr[12] => auk_ddr_hp_custom_fifo:my_fifo.data[22]
row_addr[12] => Equal0.IN1
row_addr[12] => last_entry_written[14].DATAIN
bank_addr[0] => auk_ddr_hp_custom_fifo:my_fifo.data[8]
bank_addr[0] => Equal0.IN15
bank_addr[0] => last_entry_written[0].DATAIN
bank_addr[1] => auk_ddr_hp_custom_fifo:my_fifo.data[9]
bank_addr[1] => Equal0.IN14
bank_addr[1] => last_entry_written[1].DATAIN
col_addr[0] => auk_ddr_hp_custom_fifo:my_fifo.data[0]
col_addr[1] => auk_ddr_hp_custom_fifo:my_fifo.data[1]
col_addr[2] => auk_ddr_hp_custom_fifo:my_fifo.data[2]
col_addr[3] => auk_ddr_hp_custom_fifo:my_fifo.data[3]
col_addr[4] => auk_ddr_hp_custom_fifo:my_fifo.data[4]
col_addr[5] => auk_ddr_hp_custom_fifo:my_fifo.data[5]
col_addr[6] => auk_ddr_hp_custom_fifo:my_fifo.data[6]
col_addr[7] => auk_ddr_hp_custom_fifo:my_fifo.data[7]
size[0] => LessThan0.IN2
size[0] => auk_ddr_hp_custom_fifo:my_fifo.data[24]
accepted => auk_ddr_hp_custom_fifo:my_fifo.rreq
buf_output[0] <= auk_ddr_hp_custom_fifo:my_fifo.q[0]
buf_output[1] <= auk_ddr_hp_custom_fifo:my_fifo.q[1]
buf_output[2] <= auk_ddr_hp_custom_fifo:my_fifo.q[2]
buf_output[3] <= auk_ddr_hp_custom_fifo:my_fifo.q[3]
buf_output[4] <= auk_ddr_hp_custom_fifo:my_fifo.q[4]
buf_output[5] <= auk_ddr_hp_custom_fifo:my_fifo.q[5]
buf_output[6] <= auk_ddr_hp_custom_fifo:my_fifo.q[6]
buf_output[7] <= auk_ddr_hp_custom_fifo:my_fifo.q[7]
buf_output[8] <= auk_ddr_hp_custom_fifo:my_fifo.q[8]
buf_output[9] <= auk_ddr_hp_custom_fifo:my_fifo.q[9]
buf_output[10] <= auk_ddr_hp_custom_fifo:my_fifo.q[10]
buf_output[11] <= auk_ddr_hp_custom_fifo:my_fifo.q[11]
buf_output[12] <= auk_ddr_hp_custom_fifo:my_fifo.q[12]
buf_output[13] <= auk_ddr_hp_custom_fifo:my_fifo.q[13]
buf_output[14] <= auk_ddr_hp_custom_fifo:my_fifo.q[14]
buf_output[15] <= auk_ddr_hp_custom_fifo:my_fifo.q[15]
buf_output[16] <= auk_ddr_hp_custom_fifo:my_fifo.q[16]
buf_output[17] <= auk_ddr_hp_custom_fifo:my_fifo.q[17]
buf_output[18] <= auk_ddr_hp_custom_fifo:my_fifo.q[18]
buf_output[19] <= auk_ddr_hp_custom_fifo:my_fifo.q[19]
buf_output[20] <= auk_ddr_hp_custom_fifo:my_fifo.q[20]
buf_output[21] <= auk_ddr_hp_custom_fifo:my_fifo.q[21]
buf_output[22] <= auk_ddr_hp_custom_fifo:my_fifo.q[22]
buf_output[23] <= auk_ddr_hp_custom_fifo:my_fifo.q[23]
buf_output[24] <= auk_ddr_hp_custom_fifo:my_fifo.q[24]
buf_output[25] <= auk_ddr_hp_custom_fifo:my_fifo.q[25]
buf_output[26] <= auk_ddr_hp_custom_fifo:my_fifo.q[26]
buf_output[27] <= auk_ddr_hp_custom_fifo:my_fifo.q[27]
buf_output[28] <= auk_ddr_hp_custom_fifo:my_fifo.q[28]
buf_full <= auk_ddr_hp_custom_fifo:my_fifo.full
buf_not_empty <= auk_ddr_hp_custom_fifo:my_fifo.empty


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo
clock => pipefull[2].CLK
clock => pipefull[1].CLK
clock => pipefull[3].CLK
clock => pipefull[0].CLK
clock => pipe[3][0].CLK
clock => pipe[3][1].CLK
clock => pipe[3][2].CLK
clock => pipe[3][3].CLK
clock => pipe[3][4].CLK
clock => pipe[3][5].CLK
clock => pipe[3][6].CLK
clock => pipe[3][7].CLK
clock => pipe[3][8].CLK
clock => pipe[3][9].CLK
clock => pipe[3][10].CLK
clock => pipe[3][11].CLK
clock => pipe[3][12].CLK
clock => pipe[3][13].CLK
clock => pipe[3][14].CLK
clock => pipe[3][15].CLK
clock => pipe[3][16].CLK
clock => pipe[3][17].CLK
clock => pipe[3][18].CLK
clock => pipe[3][19].CLK
clock => pipe[3][20].CLK
clock => pipe[3][21].CLK
clock => pipe[3][22].CLK
clock => pipe[3][23].CLK
clock => pipe[3][24].CLK
clock => pipe[3][25].CLK
clock => pipe[3][26].CLK
clock => pipe[3][27].CLK
clock => pipe[3][28].CLK
clock => pipe[2][0].CLK
clock => pipe[2][1].CLK
clock => pipe[2][2].CLK
clock => pipe[2][3].CLK
clock => pipe[2][4].CLK
clock => pipe[2][5].CLK
clock => pipe[2][6].CLK
clock => pipe[2][7].CLK
clock => pipe[2][8].CLK
clock => pipe[2][9].CLK
clock => pipe[2][10].CLK
clock => pipe[2][11].CLK
clock => pipe[2][12].CLK
clock => pipe[2][13].CLK
clock => pipe[2][14].CLK
clock => pipe[2][15].CLK
clock => pipe[2][16].CLK
clock => pipe[2][17].CLK
clock => pipe[2][18].CLK
clock => pipe[2][19].CLK
clock => pipe[2][20].CLK
clock => pipe[2][21].CLK
clock => pipe[2][22].CLK
clock => pipe[2][23].CLK
clock => pipe[2][24].CLK
clock => pipe[2][25].CLK
clock => pipe[2][26].CLK
clock => pipe[2][27].CLK
clock => pipe[2][28].CLK
clock => pipe[1][0].CLK
clock => pipe[1][1].CLK
clock => pipe[1][2].CLK
clock => pipe[1][3].CLK
clock => pipe[1][4].CLK
clock => pipe[1][5].CLK
clock => pipe[1][6].CLK
clock => pipe[1][7].CLK
clock => pipe[1][8].CLK
clock => pipe[1][9].CLK
clock => pipe[1][10].CLK
clock => pipe[1][11].CLK
clock => pipe[1][12].CLK
clock => pipe[1][13].CLK
clock => pipe[1][14].CLK
clock => pipe[1][15].CLK
clock => pipe[1][16].CLK
clock => pipe[1][17].CLK
clock => pipe[1][18].CLK
clock => pipe[1][19].CLK
clock => pipe[1][20].CLK
clock => pipe[1][21].CLK
clock => pipe[1][22].CLK
clock => pipe[1][23].CLK
clock => pipe[1][24].CLK
clock => pipe[1][25].CLK
clock => pipe[1][26].CLK
clock => pipe[1][27].CLK
clock => pipe[1][28].CLK
clock => pipe[0][0].CLK
clock => pipe[0][1].CLK
clock => pipe[0][2].CLK
clock => pipe[0][3].CLK
clock => pipe[0][4].CLK
clock => pipe[0][5].CLK
clock => pipe[0][6].CLK
clock => pipe[0][7].CLK
clock => pipe[0][8].CLK
clock => pipe[0][9].CLK
clock => pipe[0][10].CLK
clock => pipe[0][11].CLK
clock => pipe[0][12].CLK
clock => pipe[0][13].CLK
clock => pipe[0][14].CLK
clock => pipe[0][15].CLK
clock => pipe[0][16].CLK
clock => pipe[0][17].CLK
clock => pipe[0][18].CLK
clock => pipe[0][19].CLK
clock => pipe[0][20].CLK
clock => pipe[0][21].CLK
clock => pipe[0][22].CLK
clock => pipe[0][23].CLK
clock => pipe[0][24].CLK
clock => pipe[0][25].CLK
clock => pipe[0][26].CLK
clock => pipe[0][27].CLK
clock => pipe[0][28].CLK
aclr => pipefull[2].ACLR
aclr => pipefull[1].ACLR
aclr => pipefull[3].ACLR
aclr => pipefull[0].ACLR
aclr => pipe[3][0].ACLR
aclr => pipe[3][1].ACLR
aclr => pipe[3][2].ACLR
aclr => pipe[3][3].ACLR
aclr => pipe[3][4].ACLR
aclr => pipe[3][5].ACLR
aclr => pipe[3][6].ACLR
aclr => pipe[3][7].ACLR
aclr => pipe[3][8].ACLR
aclr => pipe[3][9].ACLR
aclr => pipe[3][10].ACLR
aclr => pipe[3][11].ACLR
aclr => pipe[3][12].ACLR
aclr => pipe[3][13].ACLR
aclr => pipe[3][14].ACLR
aclr => pipe[3][15].ACLR
aclr => pipe[3][16].ACLR
aclr => pipe[3][17].ACLR
aclr => pipe[3][18].ACLR
aclr => pipe[3][19].ACLR
aclr => pipe[3][20].ACLR
aclr => pipe[3][21].ACLR
aclr => pipe[3][22].ACLR
aclr => pipe[3][23].ACLR
aclr => pipe[3][24].ACLR
aclr => pipe[3][25].ACLR
aclr => pipe[3][26].ACLR
aclr => pipe[3][27].ACLR
aclr => pipe[3][28].ACLR
aclr => pipe[2][0].ACLR
aclr => pipe[2][1].ACLR
aclr => pipe[2][2].ACLR
aclr => pipe[2][3].ACLR
aclr => pipe[2][4].ACLR
aclr => pipe[2][5].ACLR
aclr => pipe[2][6].ACLR
aclr => pipe[2][7].ACLR
aclr => pipe[2][8].ACLR
aclr => pipe[2][9].ACLR
aclr => pipe[2][10].ACLR
aclr => pipe[2][11].ACLR
aclr => pipe[2][12].ACLR
aclr => pipe[2][13].ACLR
aclr => pipe[2][14].ACLR
aclr => pipe[2][15].ACLR
aclr => pipe[2][16].ACLR
aclr => pipe[2][17].ACLR
aclr => pipe[2][18].ACLR
aclr => pipe[2][19].ACLR
aclr => pipe[2][20].ACLR
aclr => pipe[2][21].ACLR
aclr => pipe[2][22].ACLR
aclr => pipe[2][23].ACLR
aclr => pipe[2][24].ACLR
aclr => pipe[2][25].ACLR
aclr => pipe[2][26].ACLR
aclr => pipe[2][27].ACLR
aclr => pipe[2][28].ACLR
aclr => pipe[1][0].ACLR
aclr => pipe[1][1].ACLR
aclr => pipe[1][2].ACLR
aclr => pipe[1][3].ACLR
aclr => pipe[1][4].ACLR
aclr => pipe[1][5].ACLR
aclr => pipe[1][6].ACLR
aclr => pipe[1][7].ACLR
aclr => pipe[1][8].ACLR
aclr => pipe[1][9].ACLR
aclr => pipe[1][10].ACLR
aclr => pipe[1][11].ACLR
aclr => pipe[1][12].ACLR
aclr => pipe[1][13].ACLR
aclr => pipe[1][14].ACLR
aclr => pipe[1][15].ACLR
aclr => pipe[1][16].ACLR
aclr => pipe[1][17].ACLR
aclr => pipe[1][18].ACLR
aclr => pipe[1][19].ACLR
aclr => pipe[1][20].ACLR
aclr => pipe[1][21].ACLR
aclr => pipe[1][22].ACLR
aclr => pipe[1][23].ACLR
aclr => pipe[1][24].ACLR
aclr => pipe[1][25].ACLR
aclr => pipe[1][26].ACLR
aclr => pipe[1][27].ACLR
aclr => pipe[1][28].ACLR
aclr => pipe[0][0].ACLR
aclr => pipe[0][1].ACLR
aclr => pipe[0][2].ACLR
aclr => pipe[0][3].ACLR
aclr => pipe[0][4].ACLR
aclr => pipe[0][5].ACLR
aclr => pipe[0][6].ACLR
aclr => pipe[0][7].ACLR
aclr => pipe[0][8].ACLR
aclr => pipe[0][9].ACLR
aclr => pipe[0][10].ACLR
aclr => pipe[0][11].ACLR
aclr => pipe[0][12].ACLR
aclr => pipe[0][13].ACLR
aclr => pipe[0][14].ACLR
aclr => pipe[0][15].ACLR
aclr => pipe[0][16].ACLR
aclr => pipe[0][17].ACLR
aclr => pipe[0][18].ACLR
aclr => pipe[0][19].ACLR
aclr => pipe[0][20].ACLR
aclr => pipe[0][21].ACLR
aclr => pipe[0][22].ACLR
aclr => pipe[0][23].ACLR
aclr => pipe[0][24].ACLR
aclr => pipe[0][25].ACLR
aclr => pipe[0][26].ACLR
aclr => pipe[0][27].ACLR
aclr => pipe[0][28].ACLR
data[0] => pipe.DATAB
data[0] => pipe.DATAB
data[0] => pipe.DATAB
data[0] => pipe[3][0].DATAIN
data[1] => pipe.DATAB
data[1] => pipe.DATAB
data[1] => pipe.DATAB
data[1] => pipe[3][1].DATAIN
data[2] => pipe.DATAB
data[2] => pipe.DATAB
data[2] => pipe.DATAB
data[2] => pipe[3][2].DATAIN
data[3] => pipe.DATAB
data[3] => pipe.DATAB
data[3] => pipe.DATAB
data[3] => pipe[3][3].DATAIN
data[4] => pipe.DATAB
data[4] => pipe.DATAB
data[4] => pipe.DATAB
data[4] => pipe[3][4].DATAIN
data[5] => pipe.DATAB
data[5] => pipe.DATAB
data[5] => pipe.DATAB
data[5] => pipe[3][5].DATAIN
data[6] => pipe.DATAB
data[6] => pipe.DATAB
data[6] => pipe.DATAB
data[6] => pipe[3][6].DATAIN
data[7] => pipe.DATAB
data[7] => pipe.DATAB
data[7] => pipe.DATAB
data[7] => pipe[3][7].DATAIN
data[8] => pipe.DATAB
data[8] => pipe.DATAB
data[8] => pipe.DATAB
data[8] => pipe[3][8].DATAIN
data[9] => pipe.DATAB
data[9] => pipe.DATAB
data[9] => pipe.DATAB
data[9] => pipe[3][9].DATAIN
data[10] => pipe.DATAB
data[10] => pipe.DATAB
data[10] => pipe.DATAB
data[10] => pipe[3][10].DATAIN
data[11] => pipe.DATAB
data[11] => pipe.DATAB
data[11] => pipe.DATAB
data[11] => pipe[3][11].DATAIN
data[12] => pipe.DATAB
data[12] => pipe.DATAB
data[12] => pipe.DATAB
data[12] => pipe[3][12].DATAIN
data[13] => pipe.DATAB
data[13] => pipe.DATAB
data[13] => pipe.DATAB
data[13] => pipe[3][13].DATAIN
data[14] => pipe.DATAB
data[14] => pipe.DATAB
data[14] => pipe.DATAB
data[14] => pipe[3][14].DATAIN
data[15] => pipe.DATAB
data[15] => pipe.DATAB
data[15] => pipe.DATAB
data[15] => pipe[3][15].DATAIN
data[16] => pipe.DATAB
data[16] => pipe.DATAB
data[16] => pipe.DATAB
data[16] => pipe[3][16].DATAIN
data[17] => pipe.DATAB
data[17] => pipe.DATAB
data[17] => pipe.DATAB
data[17] => pipe[3][17].DATAIN
data[18] => pipe.DATAB
data[18] => pipe.DATAB
data[18] => pipe.DATAB
data[18] => pipe[3][18].DATAIN
data[19] => pipe.DATAB
data[19] => pipe.DATAB
data[19] => pipe.DATAB
data[19] => pipe[3][19].DATAIN
data[20] => pipe.DATAB
data[20] => pipe.DATAB
data[20] => pipe.DATAB
data[20] => pipe[3][20].DATAIN
data[21] => pipe.DATAB
data[21] => pipe.DATAB
data[21] => pipe.DATAB
data[21] => pipe[3][21].DATAIN
data[22] => pipe.DATAB
data[22] => pipe.DATAB
data[22] => pipe.DATAB
data[22] => pipe[3][22].DATAIN
data[23] => pipe.DATAB
data[23] => pipe.DATAB
data[23] => pipe.DATAB
data[23] => pipe[3][23].DATAIN
data[24] => pipe.DATAB
data[24] => pipe.DATAB
data[24] => pipe.DATAB
data[24] => pipe[3][24].DATAIN
data[25] => pipe.DATAB
data[25] => pipe.DATAB
data[25] => pipe.DATAB
data[25] => pipe[3][25].DATAIN
data[26] => pipe.DATAB
data[26] => pipe.DATAB
data[26] => pipe.DATAB
data[26] => pipe[3][26].DATAIN
data[27] => pipe.DATAB
data[27] => pipe.DATAB
data[27] => pipe.DATAB
data[27] => pipe[3][27].DATAIN
data[28] => pipe.DATAB
data[28] => pipe.DATAB
data[28] => pipe.DATAB
data[28] => pipe[3][28].DATAIN
q[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
wreq => valid_wreq.IN1
wreq => process_1.IN1
wreq => pipefull.IN1
wreq => process_0.IN0
rreq => valid_rreq.IN1
rreq => process_0.IN1
rreq => process_1.IN1
rreq => process_2.IN1
rreq => process_0.IN1
rreq => process_2.IN1
rreq => process_0.IN1
rreq => pipefull.IN1
rreq => pipefull.IN1
rreq => pipefull.IN1
rreq => pipefull.IN1
empty <= pipefull[0].DB_MAX_OUTPUT_PORT_TYPE
full <= pipefull[3].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man
clk => in_this_bank_r[0].CLK
clk => in_this_bank_r[1].CLK
clk => in_this_bank_r[2].CLK
clk => bank_is_open[0].CLK
clk => bank_is_open[1].CLK
clk => bank_is_open[2].CLK
clk => bank_is_open[3].CLK
clk => bank_is_open[4].CLK
clk => bank_is_open[5].CLK
clk => bank_is_open[6].CLK
clk => bank_is_open[7].CLK
clk => openrows[0][0].CLK
clk => openrows[0][1].CLK
clk => openrows[0][2].CLK
clk => openrows[0][3].CLK
clk => openrows[0][4].CLK
clk => openrows[0][5].CLK
clk => openrows[0][6].CLK
clk => openrows[0][7].CLK
clk => openrows[0][8].CLK
clk => openrows[0][9].CLK
clk => openrows[0][10].CLK
clk => openrows[0][11].CLK
clk => openrows[0][12].CLK
clk => openrows[1][0].CLK
clk => openrows[1][1].CLK
clk => openrows[1][2].CLK
clk => openrows[1][3].CLK
clk => openrows[1][4].CLK
clk => openrows[1][5].CLK
clk => openrows[1][6].CLK
clk => openrows[1][7].CLK
clk => openrows[1][8].CLK
clk => openrows[1][9].CLK
clk => openrows[1][10].CLK
clk => openrows[1][11].CLK
clk => openrows[1][12].CLK
clk => openrows[2][0].CLK
clk => openrows[2][1].CLK
clk => openrows[2][2].CLK
clk => openrows[2][3].CLK
clk => openrows[2][4].CLK
clk => openrows[2][5].CLK
clk => openrows[2][6].CLK
clk => openrows[2][7].CLK
clk => openrows[2][8].CLK
clk => openrows[2][9].CLK
clk => openrows[2][10].CLK
clk => openrows[2][11].CLK
clk => openrows[2][12].CLK
clk => openrows[3][0].CLK
clk => openrows[3][1].CLK
clk => openrows[3][2].CLK
clk => openrows[3][3].CLK
clk => openrows[3][4].CLK
clk => openrows[3][5].CLK
clk => openrows[3][6].CLK
clk => openrows[3][7].CLK
clk => openrows[3][8].CLK
clk => openrows[3][9].CLK
clk => openrows[3][10].CLK
clk => openrows[3][11].CLK
clk => openrows[3][12].CLK
clk => openrows[4][0].CLK
clk => openrows[4][1].CLK
clk => openrows[4][2].CLK
clk => openrows[4][3].CLK
clk => openrows[4][4].CLK
clk => openrows[4][5].CLK
clk => openrows[4][6].CLK
clk => openrows[4][7].CLK
clk => openrows[4][8].CLK
clk => openrows[4][9].CLK
clk => openrows[4][10].CLK
clk => openrows[4][11].CLK
clk => openrows[4][12].CLK
clk => openrows[5][0].CLK
clk => openrows[5][1].CLK
clk => openrows[5][2].CLK
clk => openrows[5][3].CLK
clk => openrows[5][4].CLK
clk => openrows[5][5].CLK
clk => openrows[5][6].CLK
clk => openrows[5][7].CLK
clk => openrows[5][8].CLK
clk => openrows[5][9].CLK
clk => openrows[5][10].CLK
clk => openrows[5][11].CLK
clk => openrows[5][12].CLK
clk => openrows[6][0].CLK
clk => openrows[6][1].CLK
clk => openrows[6][2].CLK
clk => openrows[6][3].CLK
clk => openrows[6][4].CLK
clk => openrows[6][5].CLK
clk => openrows[6][6].CLK
clk => openrows[6][7].CLK
clk => openrows[6][8].CLK
clk => openrows[6][9].CLK
clk => openrows[6][10].CLK
clk => openrows[6][11].CLK
clk => openrows[6][12].CLK
clk => openrows[7][0].CLK
clk => openrows[7][1].CLK
clk => openrows[7][2].CLK
clk => openrows[7][3].CLK
clk => openrows[7][4].CLK
clk => openrows[7][5].CLK
clk => openrows[7][6].CLK
clk => openrows[7][7].CLK
clk => openrows[7][8].CLK
clk => openrows[7][9].CLK
clk => openrows[7][10].CLK
clk => openrows[7][11].CLK
clk => openrows[7][12].CLK
reset_n => bank_is_open[0].ACLR
reset_n => bank_is_open[1].ACLR
reset_n => bank_is_open[2].ACLR
reset_n => bank_is_open[3].ACLR
reset_n => bank_is_open[4].ACLR
reset_n => bank_is_open[5].ACLR
reset_n => bank_is_open[6].ACLR
reset_n => bank_is_open[7].ACLR
reset_n => openrows[0][0].ACLR
reset_n => openrows[0][1].ACLR
reset_n => openrows[0][2].ACLR
reset_n => openrows[0][3].ACLR
reset_n => openrows[0][4].ACLR
reset_n => openrows[0][5].ACLR
reset_n => openrows[0][6].ACLR
reset_n => openrows[0][7].ACLR
reset_n => openrows[0][8].ACLR
reset_n => openrows[0][9].ACLR
reset_n => openrows[0][10].ACLR
reset_n => openrows[0][11].ACLR
reset_n => openrows[0][12].ACLR
reset_n => openrows[1][0].ACLR
reset_n => openrows[1][1].ACLR
reset_n => openrows[1][2].ACLR
reset_n => openrows[1][3].ACLR
reset_n => openrows[1][4].ACLR
reset_n => openrows[1][5].ACLR
reset_n => openrows[1][6].ACLR
reset_n => openrows[1][7].ACLR
reset_n => openrows[1][8].ACLR
reset_n => openrows[1][9].ACLR
reset_n => openrows[1][10].ACLR
reset_n => openrows[1][11].ACLR
reset_n => openrows[1][12].ACLR
reset_n => openrows[2][0].ACLR
reset_n => openrows[2][1].ACLR
reset_n => openrows[2][2].ACLR
reset_n => openrows[2][3].ACLR
reset_n => openrows[2][4].ACLR
reset_n => openrows[2][5].ACLR
reset_n => openrows[2][6].ACLR
reset_n => openrows[2][7].ACLR
reset_n => openrows[2][8].ACLR
reset_n => openrows[2][9].ACLR
reset_n => openrows[2][10].ACLR
reset_n => openrows[2][11].ACLR
reset_n => openrows[2][12].ACLR
reset_n => openrows[3][0].ACLR
reset_n => openrows[3][1].ACLR
reset_n => openrows[3][2].ACLR
reset_n => openrows[3][3].ACLR
reset_n => openrows[3][4].ACLR
reset_n => openrows[3][5].ACLR
reset_n => openrows[3][6].ACLR
reset_n => openrows[3][7].ACLR
reset_n => openrows[3][8].ACLR
reset_n => openrows[3][9].ACLR
reset_n => openrows[3][10].ACLR
reset_n => openrows[3][11].ACLR
reset_n => openrows[3][12].ACLR
reset_n => openrows[4][0].ACLR
reset_n => openrows[4][1].ACLR
reset_n => openrows[4][2].ACLR
reset_n => openrows[4][3].ACLR
reset_n => openrows[4][4].ACLR
reset_n => openrows[4][5].ACLR
reset_n => openrows[4][6].ACLR
reset_n => openrows[4][7].ACLR
reset_n => openrows[4][8].ACLR
reset_n => openrows[4][9].ACLR
reset_n => openrows[4][10].ACLR
reset_n => openrows[4][11].ACLR
reset_n => openrows[4][12].ACLR
reset_n => openrows[5][0].ACLR
reset_n => openrows[5][1].ACLR
reset_n => openrows[5][2].ACLR
reset_n => openrows[5][3].ACLR
reset_n => openrows[5][4].ACLR
reset_n => openrows[5][5].ACLR
reset_n => openrows[5][6].ACLR
reset_n => openrows[5][7].ACLR
reset_n => openrows[5][8].ACLR
reset_n => openrows[5][9].ACLR
reset_n => openrows[5][10].ACLR
reset_n => openrows[5][11].ACLR
reset_n => openrows[5][12].ACLR
reset_n => openrows[6][0].ACLR
reset_n => openrows[6][1].ACLR
reset_n => openrows[6][2].ACLR
reset_n => openrows[6][3].ACLR
reset_n => openrows[6][4].ACLR
reset_n => openrows[6][5].ACLR
reset_n => openrows[6][6].ACLR
reset_n => openrows[6][7].ACLR
reset_n => openrows[6][8].ACLR
reset_n => openrows[6][9].ACLR
reset_n => openrows[6][10].ACLR
reset_n => openrows[6][11].ACLR
reset_n => openrows[6][12].ACLR
reset_n => openrows[7][0].ACLR
reset_n => openrows[7][1].ACLR
reset_n => openrows[7][2].ACLR
reset_n => openrows[7][3].ACLR
reset_n => openrows[7][4].ACLR
reset_n => openrows[7][5].ACLR
reset_n => openrows[7][6].ACLR
reset_n => openrows[7][7].ACLR
reset_n => openrows[7][8].ACLR
reset_n => openrows[7][9].ACLR
reset_n => openrows[7][10].ACLR
reset_n => openrows[7][11].ACLR
reset_n => openrows[7][12].ACLR
reset_n => in_this_bank_r[2].ENA
reset_n => in_this_bank_r[1].ENA
reset_n => in_this_bank_r[0].ENA
doing_pch_all => process_0.IN0
doing_pch_all => process_0.IN1
doing_pch_all => process_0.IN1
doing_pch_all => process_0.IN1
doing_pch_all => process_0.IN1
doing_pch_all => process_0.IN1
doing_pch_all => process_0.IN1
doing_pch_all => process_0.IN1
doing_pch_all => process_0.IN1
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => openrows.OUTPUTSELECT
doing_act => bank_is_open.OUTPUTSELECT
doing_act => bank_is_open.OUTPUTSELECT
doing_act => bank_is_open.OUTPUTSELECT
doing_act => bank_is_open.OUTPUTSELECT
doing_act => bank_is_open.OUTPUTSELECT
doing_act => bank_is_open.OUTPUTSELECT
doing_act => bank_is_open.OUTPUTSELECT
doing_act => bank_is_open.OUTPUTSELECT
doing_pch => process_0.IN1
doing_pch => process_0.IN1
doing_pch => process_0.IN1
doing_pch => process_0.IN1
doing_pch => process_0.IN1
doing_pch => process_0.IN1
doing_pch => process_0.IN1
doing_pch => process_0.IN1
doing_pch => process_0.IN1
open_this_row[0] => openrows.DATAB
open_this_row[0] => openrows.DATAB
open_this_row[0] => openrows.DATAB
open_this_row[0] => openrows.DATAB
open_this_row[0] => openrows.DATAB
open_this_row[0] => openrows.DATAB
open_this_row[0] => openrows.DATAB
open_this_row[0] => openrows.DATAB
open_this_row[1] => openrows.DATAB
open_this_row[1] => openrows.DATAB
open_this_row[1] => openrows.DATAB
open_this_row[1] => openrows.DATAB
open_this_row[1] => openrows.DATAB
open_this_row[1] => openrows.DATAB
open_this_row[1] => openrows.DATAB
open_this_row[1] => openrows.DATAB
open_this_row[2] => openrows.DATAB
open_this_row[2] => openrows.DATAB
open_this_row[2] => openrows.DATAB
open_this_row[2] => openrows.DATAB
open_this_row[2] => openrows.DATAB
open_this_row[2] => openrows.DATAB
open_this_row[2] => openrows.DATAB
open_this_row[2] => openrows.DATAB
open_this_row[3] => openrows.DATAB
open_this_row[3] => openrows.DATAB
open_this_row[3] => openrows.DATAB
open_this_row[3] => openrows.DATAB
open_this_row[3] => openrows.DATAB
open_this_row[3] => openrows.DATAB
open_this_row[3] => openrows.DATAB
open_this_row[3] => openrows.DATAB
open_this_row[4] => openrows.DATAB
open_this_row[4] => openrows.DATAB
open_this_row[4] => openrows.DATAB
open_this_row[4] => openrows.DATAB
open_this_row[4] => openrows.DATAB
open_this_row[4] => openrows.DATAB
open_this_row[4] => openrows.DATAB
open_this_row[4] => openrows.DATAB
open_this_row[5] => openrows.DATAB
open_this_row[5] => openrows.DATAB
open_this_row[5] => openrows.DATAB
open_this_row[5] => openrows.DATAB
open_this_row[5] => openrows.DATAB
open_this_row[5] => openrows.DATAB
open_this_row[5] => openrows.DATAB
open_this_row[5] => openrows.DATAB
open_this_row[6] => openrows.DATAB
open_this_row[6] => openrows.DATAB
open_this_row[6] => openrows.DATAB
open_this_row[6] => openrows.DATAB
open_this_row[6] => openrows.DATAB
open_this_row[6] => openrows.DATAB
open_this_row[6] => openrows.DATAB
open_this_row[6] => openrows.DATAB
open_this_row[7] => openrows.DATAB
open_this_row[7] => openrows.DATAB
open_this_row[7] => openrows.DATAB
open_this_row[7] => openrows.DATAB
open_this_row[7] => openrows.DATAB
open_this_row[7] => openrows.DATAB
open_this_row[7] => openrows.DATAB
open_this_row[7] => openrows.DATAB
open_this_row[8] => openrows.DATAB
open_this_row[8] => openrows.DATAB
open_this_row[8] => openrows.DATAB
open_this_row[8] => openrows.DATAB
open_this_row[8] => openrows.DATAB
open_this_row[8] => openrows.DATAB
open_this_row[8] => openrows.DATAB
open_this_row[8] => openrows.DATAB
open_this_row[9] => openrows.DATAB
open_this_row[9] => openrows.DATAB
open_this_row[9] => openrows.DATAB
open_this_row[9] => openrows.DATAB
open_this_row[9] => openrows.DATAB
open_this_row[9] => openrows.DATAB
open_this_row[9] => openrows.DATAB
open_this_row[9] => openrows.DATAB
open_this_row[10] => openrows.DATAB
open_this_row[10] => openrows.DATAB
open_this_row[10] => openrows.DATAB
open_this_row[10] => openrows.DATAB
open_this_row[10] => openrows.DATAB
open_this_row[10] => openrows.DATAB
open_this_row[10] => openrows.DATAB
open_this_row[10] => openrows.DATAB
open_this_row[11] => openrows.DATAB
open_this_row[11] => openrows.DATAB
open_this_row[11] => openrows.DATAB
open_this_row[11] => openrows.DATAB
open_this_row[11] => openrows.DATAB
open_this_row[11] => openrows.DATAB
open_this_row[11] => openrows.DATAB
open_this_row[11] => openrows.DATAB
open_this_row[12] => openrows.DATAB
open_this_row[12] => openrows.DATAB
open_this_row[12] => openrows.DATAB
open_this_row[12] => openrows.DATAB
open_this_row[12] => openrows.DATAB
open_this_row[12] => openrows.DATAB
open_this_row[12] => openrows.DATAB
open_this_row[12] => openrows.DATAB
in_this_bank[0] => in_this_bank_r[0].DATAIN
in_this_bank[1] => in_this_bank_r[1].DATAIN
in_this_bank[2] => in_this_bank_r[2].DATAIN
cs_ba_addr[0] => Mux0.IN2
cs_ba_addr[0] => Mux1.IN2
cs_ba_addr[0] => Mux2.IN2
cs_ba_addr[0] => Mux3.IN2
cs_ba_addr[0] => Mux4.IN2
cs_ba_addr[0] => Mux5.IN2
cs_ba_addr[0] => Mux6.IN2
cs_ba_addr[0] => Mux7.IN2
cs_ba_addr[0] => Mux8.IN2
cs_ba_addr[0] => Mux9.IN2
cs_ba_addr[0] => Mux10.IN2
cs_ba_addr[0] => Mux11.IN2
cs_ba_addr[0] => Mux12.IN2
cs_ba_addr[0] => Mux13.IN2
cs_ba_addr[1] => Mux0.IN1
cs_ba_addr[1] => Mux1.IN1
cs_ba_addr[1] => Mux2.IN1
cs_ba_addr[1] => Mux3.IN1
cs_ba_addr[1] => Mux4.IN1
cs_ba_addr[1] => Mux5.IN1
cs_ba_addr[1] => Mux6.IN1
cs_ba_addr[1] => Mux7.IN1
cs_ba_addr[1] => Mux8.IN1
cs_ba_addr[1] => Mux9.IN1
cs_ba_addr[1] => Mux10.IN1
cs_ba_addr[1] => Mux11.IN1
cs_ba_addr[1] => Mux12.IN1
cs_ba_addr[1] => Mux13.IN1
cs_ba_addr[2] => Mux0.IN0
cs_ba_addr[2] => Mux1.IN0
cs_ba_addr[2] => Mux2.IN0
cs_ba_addr[2] => Mux3.IN0
cs_ba_addr[2] => Mux4.IN0
cs_ba_addr[2] => Mux5.IN0
cs_ba_addr[2] => Mux6.IN0
cs_ba_addr[2] => Mux7.IN0
cs_ba_addr[2] => Mux8.IN0
cs_ba_addr[2] => Mux9.IN0
cs_ba_addr[2] => Mux10.IN0
cs_ba_addr[2] => Mux11.IN0
cs_ba_addr[2] => Mux12.IN0
cs_ba_addr[2] => Mux13.IN0
openrow[0] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
openrow[1] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
openrow[2] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
openrow[3] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
openrow[4] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
openrow[5] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
openrow[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
openrow[7] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
openrow[8] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
openrow[9] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
openrow[10] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
openrow[11] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
openrow[12] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
bank_open <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
all_banks_closed <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
next_row_addr[0] => Equal9.IN12
next_row_addr[1] => Equal9.IN11
next_row_addr[2] => Equal9.IN10
next_row_addr[3] => Equal9.IN9
next_row_addr[4] => Equal9.IN8
next_row_addr[5] => Equal9.IN7
next_row_addr[6] => Equal9.IN6
next_row_addr[7] => Equal9.IN5
next_row_addr[8] => Equal9.IN4
next_row_addr[9] => Equal9.IN3
next_row_addr[10] => Equal9.IN2
next_row_addr[11] => Equal9.IN1
next_row_addr[12] => Equal9.IN0
next_ba_row_open <= next_ba_row_open.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block
clk => init_200us_done_r.CLK
clk => init_addr[0]~reg0.CLK
clk => init_addr[1]~reg0.CLK
clk => init_addr[2]~reg0.CLK
clk => init_addr[3]~reg0.CLK
clk => init_addr[4]~reg0.CLK
clk => init_addr[5]~reg0.CLK
clk => init_addr[6]~reg0.CLK
clk => init_addr[7]~reg0.CLK
clk => init_addr[8]~reg0.CLK
clk => init_addr[9]~reg0.CLK
clk => init_addr[10]~reg0.CLK
clk => init_addr[11]~reg0.CLK
clk => init_addr[12]~reg0.CLK
clk => init_ba[0]~reg0.CLK
clk => init_ba[1]~reg0.CLK
clk => init_done~reg0.CLK
clk => start_200clk_timer.CLK
clk => doing_init_rfsh~reg0.CLK
clk => doing_init_pch~reg0.CLK
clk => doing_init_lmr~reg0.CLK
clk => two_hundred_counter[0].CLK
clk => two_hundred_counter[1].CLK
clk => two_hundred_counter[2].CLK
clk => two_hundred_counter[3].CLK
clk => two_hundred_counter[4].CLK
clk => two_hundred_counter[5].CLK
clk => two_hundred_counter[6].CLK
clk => two_hundred_counter[7].CLK
clk => init_200clks_done.CLK
clk => ddr_init_state~10.DATAIN
reset_n => init_done~reg0.ACLR
reset_n => start_200clk_timer.ACLR
reset_n => doing_init_rfsh~reg0.ACLR
reset_n => doing_init_pch~reg0.ACLR
reset_n => doing_init_lmr~reg0.ACLR
reset_n => two_hundred_counter[0].ACLR
reset_n => two_hundred_counter[1].ACLR
reset_n => two_hundred_counter[2].ACLR
reset_n => two_hundred_counter[3].PRESET
reset_n => two_hundred_counter[4].ACLR
reset_n => two_hundred_counter[5].ACLR
reset_n => two_hundred_counter[6].PRESET
reset_n => two_hundred_counter[7].PRESET
reset_n => init_200clks_done.ACLR
reset_n => init_200us_done_r.ACLR
reset_n => ddr_init_state~12.DATAIN
reset_n => init_ba[1]~reg0.ENA
reset_n => init_ba[0]~reg0.ENA
reset_n => init_addr[12]~reg0.ENA
reset_n => init_addr[11]~reg0.ENA
reset_n => init_addr[10]~reg0.ENA
reset_n => init_addr[9]~reg0.ENA
reset_n => init_addr[8]~reg0.ENA
reset_n => init_addr[7]~reg0.ENA
reset_n => init_addr[6]~reg0.ENA
reset_n => init_addr[5]~reg0.ENA
reset_n => init_addr[4]~reg0.ENA
reset_n => init_addr[3]~reg0.ENA
reset_n => init_addr[2]~reg0.ENA
reset_n => init_addr[1]~reg0.ENA
reset_n => init_addr[0]~reg0.ENA
doing_init_lmr <= doing_init_lmr~reg0.DB_MAX_OUTPUT_PORT_TYPE
doing_init_pch <= doing_init_pch~reg0.DB_MAX_OUTPUT_PORT_TYPE
doing_init_rfsh <= doing_init_rfsh~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_200us_done => init_200us_done_r.DATAIN
init_done <= init_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[0] <= init_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[1] <= init_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[2] <= init_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[3] <= init_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[4] <= init_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[5] <= init_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[6] <= init_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[7] <= init_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[8] <= init_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[9] <= init_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[10] <= init_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[11] <= init_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[12] <= init_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_ba[0] <= init_ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_ba[1] <= init_ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
finished_trp => init_ba.OUTPUTSELECT
finished_trp => init_ba.OUTPUTSELECT
finished_trp => init_addr.OUTPUTSELECT
finished_trp => init_addr.OUTPUTSELECT
finished_trp => init_addr.OUTPUTSELECT
finished_trp => init_addr.OUTPUTSELECT
finished_trp => init_addr.OUTPUTSELECT
finished_trp => init_addr.OUTPUTSELECT
finished_trp => init_addr.OUTPUTSELECT
finished_trp => init_addr.OUTPUTSELECT
finished_trp => init_addr.OUTPUTSELECT
finished_trp => init_addr.OUTPUTSELECT
finished_trp => init_addr.OUTPUTSELECT
finished_trp => init_addr.OUTPUTSELECT
finished_trp => init_addr.OUTPUTSELECT
finished_trp => ddr_init_state.OUTPUTSELECT
finished_trp => ddr_init_state.OUTPUTSELECT
finished_trp => ddr_init_state.OUTPUTSELECT
finished_trp => ddr_init_state.OUTPUTSELECT
finished_trp => ddr_init_state.OUTPUTSELECT
finished_trp => ddr_init_state.OUTPUTSELECT
finished_trp => ddr_init_state.OUTPUTSELECT
finished_trp => ddr_init_state.OUTPUTSELECT
finished_trp => ddr_init_state.OUTPUTSELECT
finished_trp => ddr_init_state.OUTPUTSELECT
finished_trp => ddr_init_state.OUTPUTSELECT
finished_trp => Selector10.IN2
finished_trp => Selector26.IN2
finished_tmrd => start_200clk_timer.OUTPUTSELECT
finished_tmrd => init_ba.OUTPUTSELECT
finished_tmrd => init_ba.OUTPUTSELECT
finished_tmrd => init_addr.OUTPUTSELECT
finished_tmrd => init_addr.OUTPUTSELECT
finished_tmrd => init_addr.OUTPUTSELECT
finished_tmrd => init_addr.OUTPUTSELECT
finished_tmrd => init_addr.OUTPUTSELECT
finished_tmrd => init_addr.OUTPUTSELECT
finished_tmrd => init_addr.OUTPUTSELECT
finished_tmrd => init_addr.OUTPUTSELECT
finished_tmrd => init_addr.OUTPUTSELECT
finished_tmrd => init_addr.OUTPUTSELECT
finished_tmrd => init_addr.OUTPUTSELECT
finished_tmrd => init_addr.OUTPUTSELECT
finished_tmrd => init_addr.OUTPUTSELECT
finished_tmrd => ddr_init_state.OUTPUTSELECT
finished_tmrd => ddr_init_state.OUTPUTSELECT
finished_tmrd => ddr_init_state.OUTPUTSELECT
finished_tmrd => ddr_init_state.OUTPUTSELECT
finished_tmrd => ddr_init_state.OUTPUTSELECT
finished_tmrd => ddr_init_state.OUTPUTSELECT
finished_tmrd => ddr_init_state.OUTPUTSELECT
finished_tmrd => ddr_init_state.OUTPUTSELECT
finished_tmrd => ddr_init_state.OUTPUTSELECT
finished_tmrd => p_ddr_init_fsm.IN1
finished_tmrd => Selector10.IN3
finished_trfc => ddr_init_state.OUTPUTSELECT
finished_trfc => ddr_init_state.OUTPUTSELECT
finished_trfc => ddr_init_state.OUTPUTSELECT
finished_trfc => ddr_init_state.OUTPUTSELECT
finished_trfc => ddr_init_state.OUTPUTSELECT
finished_trfc => ddr_init_state.OUTPUTSELECT
finished_trfc => ddr_init_state.OUTPUTSELECT
finished_trfc => ddr_init_state.OUTPUTSELECT
finished_trfc => ddr_init_state.OUTPUTSELECT
finished_trfc => init_ba.OUTPUTSELECT
finished_trfc => init_ba.OUTPUTSELECT
finished_trfc => init_addr.OUTPUTSELECT
finished_trfc => init_addr.OUTPUTSELECT
finished_trfc => init_addr.OUTPUTSELECT
finished_trfc => init_addr.OUTPUTSELECT
finished_trfc => init_addr.OUTPUTSELECT
finished_trfc => init_addr.OUTPUTSELECT
finished_trfc => init_addr.OUTPUTSELECT
finished_trfc => init_addr.OUTPUTSELECT
finished_trfc => init_addr.OUTPUTSELECT
finished_trfc => init_addr.OUTPUTSELECT
finished_trfc => init_addr.OUTPUTSELECT
finished_trfc => init_addr.OUTPUTSELECT
finished_trfc => init_addr.OUTPUTSELECT
finished_trfc => ddr_init_state.OUTPUTSELECT
finished_trfc => ddr_init_state.OUTPUTSELECT
finished_trfc => Selector10.IN4
finished_trfc => Selector26.IN3
mem_tcl[0] => init_addr.DATAB
mem_tcl[0] => init_addr.DATAB
mem_tcl[1] => init_addr.DATAB
mem_tcl[1] => init_addr.DATAB
mem_tcl[2] => init_addr.DATAB
mem_tcl[2] => init_addr.DATAB
mem_bl[0] => init_addr.DATAB
mem_bl[0] => init_addr.DATAB
mem_bl[1] => init_addr.DATAB
mem_bl[1] => init_addr.DATAB
mem_bl[2] => init_addr.DATAB
mem_bl[2] => init_addr.DATAB
mem_btype => init_addr.DATAB
mem_btype => init_addr.DATAB
mem_dll_en => init_addr.DATAB
mem_drv_str => init_addr.DATAB


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer
clk => ap_trcd_pipe[0].CLK
clk => ap_trcd_pipe[1].CLK
clk => ap_trcd_pipe[2].CLK
clk => ap_trcd_pipe[3].CLK
clk => ap_trcd_pipe[4].CLK
clk => ap_trcd_pipe[5].CLK
clk => ap_trcd_pipe[6].CLK
clk => ap_trcd_pipe[7].CLK
clk => ap_trcd_pipe[8].CLK
clk => ap_trcd_pipe[9].CLK
clk => ap_trcd_pipe[10].CLK
clk => ap_trcd_pipe[11].CLK
clk => ap_trcd_pipe[12].CLK
clk => ap_trcd_pipe[13].CLK
clk => twr_trp_pipe[0].CLK
clk => twr_trp_pipe[1].CLK
clk => twr_trp_pipe[2].CLK
clk => twr_trp_pipe[3].CLK
clk => twr_trp_pipe[4].CLK
clk => twr_trp_pipe[5].CLK
clk => twr_trp_pipe[6].CLK
clk => twr_trp_pipe[7].CLK
clk => twr_trp_pipe[8].CLK
clk => twr_trp_pipe[9].CLK
clk => twr_trp_pipe[10].CLK
clk => to_this_bank_r.CLK
clk => doing_wr_r.CLK
clk => ap_for_wr.CLK
clk => trp2_pipe[0].CLK
clk => trp2_pipe[1].CLK
clk => trp2_pipe[2].CLK
clk => trp2_pipe[3].CLK
clk => trp2_pipe[4].CLK
clk => trp2_pipe[5].CLK
clk => twr_pipe[0].CLK
clk => twr_pipe[1].CLK
clk => twr_pipe[2].CLK
clk => twr_pipe[3].CLK
clk => twr_pipe[4].CLK
clk => twr_pipe[5].CLK
clk => finished_tras~reg0.CLK
clk => tras_pipe[0].CLK
clk => tras_pipe[1].CLK
clk => tras_pipe[2].CLK
clk => tras_pipe[3].CLK
clk => tras_pipe[4].CLK
clk => tras_pipe[5].CLK
clk => tras_pipe[6].CLK
clk => tras_pipe[7].CLK
clk => tras_pipe[8].CLK
clk => tras_pipe[9].CLK
clk => tras_pipe[10].CLK
clk => tras_pipe[11].CLK
clk => tras_pipe[12].CLK
clk => tras_pipe[13].CLK
clk => tras_pipe[14].CLK
clk => tras_pipe[15].CLK
reset_n => finished_tras~reg0.ACLR
reset_n => tras_pipe[0].ACLR
reset_n => tras_pipe[1].ACLR
reset_n => tras_pipe[2].ACLR
reset_n => tras_pipe[3].ACLR
reset_n => tras_pipe[4].ACLR
reset_n => tras_pipe[5].ACLR
reset_n => tras_pipe[6].ACLR
reset_n => tras_pipe[7].ACLR
reset_n => tras_pipe[8].ACLR
reset_n => tras_pipe[9].ACLR
reset_n => tras_pipe[10].ACLR
reset_n => tras_pipe[11].ACLR
reset_n => tras_pipe[12].ACLR
reset_n => tras_pipe[13].ACLR
reset_n => tras_pipe[14].ACLR
reset_n => tras_pipe[15].ACLR
reset_n => twr_pipe[0].PRESET
reset_n => twr_pipe[1].PRESET
reset_n => twr_pipe[2].PRESET
reset_n => twr_pipe[3].PRESET
reset_n => twr_pipe[4].PRESET
reset_n => twr_pipe[5].PRESET
reset_n => trp2_pipe[0].PRESET
reset_n => trp2_pipe[1].PRESET
reset_n => trp2_pipe[2].PRESET
reset_n => trp2_pipe[3].PRESET
reset_n => trp2_pipe[4].PRESET
reset_n => trp2_pipe[5].PRESET
reset_n => ap_for_wr.ACLR
reset_n => to_this_bank_r.ACLR
reset_n => doing_wr_r.ACLR
reset_n => twr_trp_pipe[0].PRESET
reset_n => twr_trp_pipe[1].PRESET
reset_n => twr_trp_pipe[2].PRESET
reset_n => twr_trp_pipe[3].PRESET
reset_n => twr_trp_pipe[4].PRESET
reset_n => twr_trp_pipe[5].PRESET
reset_n => twr_trp_pipe[6].PRESET
reset_n => twr_trp_pipe[7].PRESET
reset_n => twr_trp_pipe[8].PRESET
reset_n => twr_trp_pipe[9].PRESET
reset_n => twr_trp_pipe[10].PRESET
reset_n => ap_trcd_pipe[0].PRESET
reset_n => ap_trcd_pipe[1].PRESET
reset_n => ap_trcd_pipe[2].PRESET
reset_n => ap_trcd_pipe[3].PRESET
reset_n => ap_trcd_pipe[4].PRESET
reset_n => ap_trcd_pipe[5].PRESET
reset_n => ap_trcd_pipe[6].PRESET
reset_n => ap_trcd_pipe[7].PRESET
reset_n => ap_trcd_pipe[8].PRESET
reset_n => ap_trcd_pipe[9].PRESET
reset_n => ap_trcd_pipe[10].PRESET
reset_n => ap_trcd_pipe[11].PRESET
reset_n => ap_trcd_pipe[12].PRESET
reset_n => ap_trcd_pipe[13].PRESET
mem_tras[0] => Mux0.IN3
mem_tras[0] => LessThan0.IN8
mem_tras[0] => Add6.IN8
mem_tras[1] => Mux0.IN2
mem_tras[1] => LessThan0.IN7
mem_tras[1] => Add6.IN7
mem_tras[2] => Add0.IN4
mem_tras[2] => LessThan0.IN6
mem_tras[2] => Add6.IN6
mem_tras[3] => Add0.IN3
mem_tras[3] => LessThan0.IN5
mem_tras[3] => Add6.IN5
mem_twr[0] => Add3.IN3
mem_twr[1] => Add1.IN4
mem_twr[1] => Add3.IN2
mem_twr[2] => Add1.IN3
mem_twr[2] => Add3.IN1
mem_trp[0] => Add2.IN6
mem_trp[0] => Add3.IN6
mem_trp[1] => Add2.IN5
mem_trp[1] => Add3.IN5
mem_trp[2] => Add2.IN4
mem_trp[2] => Add3.IN4
mem_tcl[0] => tcl_convert[0].DATAA
mem_tcl[1] => tcl_convert[1].DATAA
mem_tcl[2] => tcl_convert[1].OUTPUTSELECT
mem_tcl[2] => tcl_convert[0].OUTPUTSELECT
doing_act => start_ap_trcd_timer.IN0
doing_wr => start_twr_timer.IN0
doing_wr => start_twr_trp_timer.IN1
doing_wr => doing_wr_r.DATAIN
doing_wr => process_3.IN1
doing_rd => start_trp2_timer.IN0
doing_ap => start_trp2_timer.IN1
doing_ap => ap_for_wr.OUTPUTSELECT
doing_ap => start_twr_trp_timer.IN1
to_this_bank => start_twr_timer.IN1
to_this_bank => start_trp2_timer.IN1
to_this_bank => start_ap_trcd_timer.IN1
to_this_bank => to_this_bank_r.DATAIN
finished_twr <= finished_twr.DB_MAX_OUTPUT_PORT_TYPE
finished_tras <= finished_tras~reg0.DB_MAX_OUTPUT_PORT_TYPE
finished_ap_rd_trp <= finished_ap_rd_trp.DB_MAX_OUTPUT_PORT_TYPE
finished_ap_wr_twr_trp <= finished_ap_wr_twr_trp.DB_MAX_OUTPUT_PORT_TYPE
finished_ap_trcd <= finished_ap_trcd.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:1:bank_timer
clk => ap_trcd_pipe[0].CLK
clk => ap_trcd_pipe[1].CLK
clk => ap_trcd_pipe[2].CLK
clk => ap_trcd_pipe[3].CLK
clk => ap_trcd_pipe[4].CLK
clk => ap_trcd_pipe[5].CLK
clk => ap_trcd_pipe[6].CLK
clk => ap_trcd_pipe[7].CLK
clk => ap_trcd_pipe[8].CLK
clk => ap_trcd_pipe[9].CLK
clk => ap_trcd_pipe[10].CLK
clk => ap_trcd_pipe[11].CLK
clk => ap_trcd_pipe[12].CLK
clk => ap_trcd_pipe[13].CLK
clk => twr_trp_pipe[0].CLK
clk => twr_trp_pipe[1].CLK
clk => twr_trp_pipe[2].CLK
clk => twr_trp_pipe[3].CLK
clk => twr_trp_pipe[4].CLK
clk => twr_trp_pipe[5].CLK
clk => twr_trp_pipe[6].CLK
clk => twr_trp_pipe[7].CLK
clk => twr_trp_pipe[8].CLK
clk => twr_trp_pipe[9].CLK
clk => twr_trp_pipe[10].CLK
clk => to_this_bank_r.CLK
clk => doing_wr_r.CLK
clk => ap_for_wr.CLK
clk => trp2_pipe[0].CLK
clk => trp2_pipe[1].CLK
clk => trp2_pipe[2].CLK
clk => trp2_pipe[3].CLK
clk => trp2_pipe[4].CLK
clk => trp2_pipe[5].CLK
clk => twr_pipe[0].CLK
clk => twr_pipe[1].CLK
clk => twr_pipe[2].CLK
clk => twr_pipe[3].CLK
clk => twr_pipe[4].CLK
clk => twr_pipe[5].CLK
clk => finished_tras~reg0.CLK
clk => tras_pipe[0].CLK
clk => tras_pipe[1].CLK
clk => tras_pipe[2].CLK
clk => tras_pipe[3].CLK
clk => tras_pipe[4].CLK
clk => tras_pipe[5].CLK
clk => tras_pipe[6].CLK
clk => tras_pipe[7].CLK
clk => tras_pipe[8].CLK
clk => tras_pipe[9].CLK
clk => tras_pipe[10].CLK
clk => tras_pipe[11].CLK
clk => tras_pipe[12].CLK
clk => tras_pipe[13].CLK
clk => tras_pipe[14].CLK
clk => tras_pipe[15].CLK
reset_n => finished_tras~reg0.ACLR
reset_n => tras_pipe[0].ACLR
reset_n => tras_pipe[1].ACLR
reset_n => tras_pipe[2].ACLR
reset_n => tras_pipe[3].ACLR
reset_n => tras_pipe[4].ACLR
reset_n => tras_pipe[5].ACLR
reset_n => tras_pipe[6].ACLR
reset_n => tras_pipe[7].ACLR
reset_n => tras_pipe[8].ACLR
reset_n => tras_pipe[9].ACLR
reset_n => tras_pipe[10].ACLR
reset_n => tras_pipe[11].ACLR
reset_n => tras_pipe[12].ACLR
reset_n => tras_pipe[13].ACLR
reset_n => tras_pipe[14].ACLR
reset_n => tras_pipe[15].ACLR
reset_n => twr_pipe[0].PRESET
reset_n => twr_pipe[1].PRESET
reset_n => twr_pipe[2].PRESET
reset_n => twr_pipe[3].PRESET
reset_n => twr_pipe[4].PRESET
reset_n => twr_pipe[5].PRESET
reset_n => trp2_pipe[0].PRESET
reset_n => trp2_pipe[1].PRESET
reset_n => trp2_pipe[2].PRESET
reset_n => trp2_pipe[3].PRESET
reset_n => trp2_pipe[4].PRESET
reset_n => trp2_pipe[5].PRESET
reset_n => ap_for_wr.ACLR
reset_n => to_this_bank_r.ACLR
reset_n => doing_wr_r.ACLR
reset_n => twr_trp_pipe[0].PRESET
reset_n => twr_trp_pipe[1].PRESET
reset_n => twr_trp_pipe[2].PRESET
reset_n => twr_trp_pipe[3].PRESET
reset_n => twr_trp_pipe[4].PRESET
reset_n => twr_trp_pipe[5].PRESET
reset_n => twr_trp_pipe[6].PRESET
reset_n => twr_trp_pipe[7].PRESET
reset_n => twr_trp_pipe[8].PRESET
reset_n => twr_trp_pipe[9].PRESET
reset_n => twr_trp_pipe[10].PRESET
reset_n => ap_trcd_pipe[0].PRESET
reset_n => ap_trcd_pipe[1].PRESET
reset_n => ap_trcd_pipe[2].PRESET
reset_n => ap_trcd_pipe[3].PRESET
reset_n => ap_trcd_pipe[4].PRESET
reset_n => ap_trcd_pipe[5].PRESET
reset_n => ap_trcd_pipe[6].PRESET
reset_n => ap_trcd_pipe[7].PRESET
reset_n => ap_trcd_pipe[8].PRESET
reset_n => ap_trcd_pipe[9].PRESET
reset_n => ap_trcd_pipe[10].PRESET
reset_n => ap_trcd_pipe[11].PRESET
reset_n => ap_trcd_pipe[12].PRESET
reset_n => ap_trcd_pipe[13].PRESET
mem_tras[0] => Mux0.IN3
mem_tras[0] => LessThan0.IN8
mem_tras[0] => Add6.IN8
mem_tras[1] => Mux0.IN2
mem_tras[1] => LessThan0.IN7
mem_tras[1] => Add6.IN7
mem_tras[2] => Add0.IN4
mem_tras[2] => LessThan0.IN6
mem_tras[2] => Add6.IN6
mem_tras[3] => Add0.IN3
mem_tras[3] => LessThan0.IN5
mem_tras[3] => Add6.IN5
mem_twr[0] => Add3.IN3
mem_twr[1] => Add1.IN4
mem_twr[1] => Add3.IN2
mem_twr[2] => Add1.IN3
mem_twr[2] => Add3.IN1
mem_trp[0] => Add2.IN6
mem_trp[0] => Add3.IN6
mem_trp[1] => Add2.IN5
mem_trp[1] => Add3.IN5
mem_trp[2] => Add2.IN4
mem_trp[2] => Add3.IN4
mem_tcl[0] => tcl_convert[0].DATAA
mem_tcl[1] => tcl_convert[1].DATAA
mem_tcl[2] => tcl_convert[1].OUTPUTSELECT
mem_tcl[2] => tcl_convert[0].OUTPUTSELECT
doing_act => start_ap_trcd_timer.IN0
doing_wr => start_twr_timer.IN0
doing_wr => start_twr_trp_timer.IN1
doing_wr => doing_wr_r.DATAIN
doing_wr => process_3.IN1
doing_rd => start_trp2_timer.IN0
doing_ap => start_trp2_timer.IN1
doing_ap => ap_for_wr.OUTPUTSELECT
doing_ap => start_twr_trp_timer.IN1
to_this_bank => start_twr_timer.IN1
to_this_bank => start_trp2_timer.IN1
to_this_bank => start_ap_trcd_timer.IN1
to_this_bank => to_this_bank_r.DATAIN
finished_twr <= finished_twr.DB_MAX_OUTPUT_PORT_TYPE
finished_tras <= finished_tras~reg0.DB_MAX_OUTPUT_PORT_TYPE
finished_ap_rd_trp <= finished_ap_rd_trp.DB_MAX_OUTPUT_PORT_TYPE
finished_ap_wr_twr_trp <= finished_ap_wr_twr_trp.DB_MAX_OUTPUT_PORT_TYPE
finished_ap_trcd <= finished_ap_trcd.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:2:bank_timer
clk => ap_trcd_pipe[0].CLK
clk => ap_trcd_pipe[1].CLK
clk => ap_trcd_pipe[2].CLK
clk => ap_trcd_pipe[3].CLK
clk => ap_trcd_pipe[4].CLK
clk => ap_trcd_pipe[5].CLK
clk => ap_trcd_pipe[6].CLK
clk => ap_trcd_pipe[7].CLK
clk => ap_trcd_pipe[8].CLK
clk => ap_trcd_pipe[9].CLK
clk => ap_trcd_pipe[10].CLK
clk => ap_trcd_pipe[11].CLK
clk => ap_trcd_pipe[12].CLK
clk => ap_trcd_pipe[13].CLK
clk => twr_trp_pipe[0].CLK
clk => twr_trp_pipe[1].CLK
clk => twr_trp_pipe[2].CLK
clk => twr_trp_pipe[3].CLK
clk => twr_trp_pipe[4].CLK
clk => twr_trp_pipe[5].CLK
clk => twr_trp_pipe[6].CLK
clk => twr_trp_pipe[7].CLK
clk => twr_trp_pipe[8].CLK
clk => twr_trp_pipe[9].CLK
clk => twr_trp_pipe[10].CLK
clk => to_this_bank_r.CLK
clk => doing_wr_r.CLK
clk => ap_for_wr.CLK
clk => trp2_pipe[0].CLK
clk => trp2_pipe[1].CLK
clk => trp2_pipe[2].CLK
clk => trp2_pipe[3].CLK
clk => trp2_pipe[4].CLK
clk => trp2_pipe[5].CLK
clk => twr_pipe[0].CLK
clk => twr_pipe[1].CLK
clk => twr_pipe[2].CLK
clk => twr_pipe[3].CLK
clk => twr_pipe[4].CLK
clk => twr_pipe[5].CLK
clk => finished_tras~reg0.CLK
clk => tras_pipe[0].CLK
clk => tras_pipe[1].CLK
clk => tras_pipe[2].CLK
clk => tras_pipe[3].CLK
clk => tras_pipe[4].CLK
clk => tras_pipe[5].CLK
clk => tras_pipe[6].CLK
clk => tras_pipe[7].CLK
clk => tras_pipe[8].CLK
clk => tras_pipe[9].CLK
clk => tras_pipe[10].CLK
clk => tras_pipe[11].CLK
clk => tras_pipe[12].CLK
clk => tras_pipe[13].CLK
clk => tras_pipe[14].CLK
clk => tras_pipe[15].CLK
reset_n => finished_tras~reg0.ACLR
reset_n => tras_pipe[0].ACLR
reset_n => tras_pipe[1].ACLR
reset_n => tras_pipe[2].ACLR
reset_n => tras_pipe[3].ACLR
reset_n => tras_pipe[4].ACLR
reset_n => tras_pipe[5].ACLR
reset_n => tras_pipe[6].ACLR
reset_n => tras_pipe[7].ACLR
reset_n => tras_pipe[8].ACLR
reset_n => tras_pipe[9].ACLR
reset_n => tras_pipe[10].ACLR
reset_n => tras_pipe[11].ACLR
reset_n => tras_pipe[12].ACLR
reset_n => tras_pipe[13].ACLR
reset_n => tras_pipe[14].ACLR
reset_n => tras_pipe[15].ACLR
reset_n => twr_pipe[0].PRESET
reset_n => twr_pipe[1].PRESET
reset_n => twr_pipe[2].PRESET
reset_n => twr_pipe[3].PRESET
reset_n => twr_pipe[4].PRESET
reset_n => twr_pipe[5].PRESET
reset_n => trp2_pipe[0].PRESET
reset_n => trp2_pipe[1].PRESET
reset_n => trp2_pipe[2].PRESET
reset_n => trp2_pipe[3].PRESET
reset_n => trp2_pipe[4].PRESET
reset_n => trp2_pipe[5].PRESET
reset_n => ap_for_wr.ACLR
reset_n => to_this_bank_r.ACLR
reset_n => doing_wr_r.ACLR
reset_n => twr_trp_pipe[0].PRESET
reset_n => twr_trp_pipe[1].PRESET
reset_n => twr_trp_pipe[2].PRESET
reset_n => twr_trp_pipe[3].PRESET
reset_n => twr_trp_pipe[4].PRESET
reset_n => twr_trp_pipe[5].PRESET
reset_n => twr_trp_pipe[6].PRESET
reset_n => twr_trp_pipe[7].PRESET
reset_n => twr_trp_pipe[8].PRESET
reset_n => twr_trp_pipe[9].PRESET
reset_n => twr_trp_pipe[10].PRESET
reset_n => ap_trcd_pipe[0].PRESET
reset_n => ap_trcd_pipe[1].PRESET
reset_n => ap_trcd_pipe[2].PRESET
reset_n => ap_trcd_pipe[3].PRESET
reset_n => ap_trcd_pipe[4].PRESET
reset_n => ap_trcd_pipe[5].PRESET
reset_n => ap_trcd_pipe[6].PRESET
reset_n => ap_trcd_pipe[7].PRESET
reset_n => ap_trcd_pipe[8].PRESET
reset_n => ap_trcd_pipe[9].PRESET
reset_n => ap_trcd_pipe[10].PRESET
reset_n => ap_trcd_pipe[11].PRESET
reset_n => ap_trcd_pipe[12].PRESET
reset_n => ap_trcd_pipe[13].PRESET
mem_tras[0] => Mux0.IN3
mem_tras[0] => LessThan0.IN8
mem_tras[0] => Add6.IN8
mem_tras[1] => Mux0.IN2
mem_tras[1] => LessThan0.IN7
mem_tras[1] => Add6.IN7
mem_tras[2] => Add0.IN4
mem_tras[2] => LessThan0.IN6
mem_tras[2] => Add6.IN6
mem_tras[3] => Add0.IN3
mem_tras[3] => LessThan0.IN5
mem_tras[3] => Add6.IN5
mem_twr[0] => Add3.IN3
mem_twr[1] => Add1.IN4
mem_twr[1] => Add3.IN2
mem_twr[2] => Add1.IN3
mem_twr[2] => Add3.IN1
mem_trp[0] => Add2.IN6
mem_trp[0] => Add3.IN6
mem_trp[1] => Add2.IN5
mem_trp[1] => Add3.IN5
mem_trp[2] => Add2.IN4
mem_trp[2] => Add3.IN4
mem_tcl[0] => tcl_convert[0].DATAA
mem_tcl[1] => tcl_convert[1].DATAA
mem_tcl[2] => tcl_convert[1].OUTPUTSELECT
mem_tcl[2] => tcl_convert[0].OUTPUTSELECT
doing_act => start_ap_trcd_timer.IN0
doing_wr => start_twr_timer.IN0
doing_wr => start_twr_trp_timer.IN1
doing_wr => doing_wr_r.DATAIN
doing_wr => process_3.IN1
doing_rd => start_trp2_timer.IN0
doing_ap => start_trp2_timer.IN1
doing_ap => ap_for_wr.OUTPUTSELECT
doing_ap => start_twr_trp_timer.IN1
to_this_bank => start_twr_timer.IN1
to_this_bank => start_trp2_timer.IN1
to_this_bank => start_ap_trcd_timer.IN1
to_this_bank => to_this_bank_r.DATAIN
finished_twr <= finished_twr.DB_MAX_OUTPUT_PORT_TYPE
finished_tras <= finished_tras~reg0.DB_MAX_OUTPUT_PORT_TYPE
finished_ap_rd_trp <= finished_ap_rd_trp.DB_MAX_OUTPUT_PORT_TYPE
finished_ap_wr_twr_trp <= finished_ap_wr_twr_trp.DB_MAX_OUTPUT_PORT_TYPE
finished_ap_trcd <= finished_ap_trcd.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:3:bank_timer
clk => ap_trcd_pipe[0].CLK
clk => ap_trcd_pipe[1].CLK
clk => ap_trcd_pipe[2].CLK
clk => ap_trcd_pipe[3].CLK
clk => ap_trcd_pipe[4].CLK
clk => ap_trcd_pipe[5].CLK
clk => ap_trcd_pipe[6].CLK
clk => ap_trcd_pipe[7].CLK
clk => ap_trcd_pipe[8].CLK
clk => ap_trcd_pipe[9].CLK
clk => ap_trcd_pipe[10].CLK
clk => ap_trcd_pipe[11].CLK
clk => ap_trcd_pipe[12].CLK
clk => ap_trcd_pipe[13].CLK
clk => twr_trp_pipe[0].CLK
clk => twr_trp_pipe[1].CLK
clk => twr_trp_pipe[2].CLK
clk => twr_trp_pipe[3].CLK
clk => twr_trp_pipe[4].CLK
clk => twr_trp_pipe[5].CLK
clk => twr_trp_pipe[6].CLK
clk => twr_trp_pipe[7].CLK
clk => twr_trp_pipe[8].CLK
clk => twr_trp_pipe[9].CLK
clk => twr_trp_pipe[10].CLK
clk => to_this_bank_r.CLK
clk => doing_wr_r.CLK
clk => ap_for_wr.CLK
clk => trp2_pipe[0].CLK
clk => trp2_pipe[1].CLK
clk => trp2_pipe[2].CLK
clk => trp2_pipe[3].CLK
clk => trp2_pipe[4].CLK
clk => trp2_pipe[5].CLK
clk => twr_pipe[0].CLK
clk => twr_pipe[1].CLK
clk => twr_pipe[2].CLK
clk => twr_pipe[3].CLK
clk => twr_pipe[4].CLK
clk => twr_pipe[5].CLK
clk => finished_tras~reg0.CLK
clk => tras_pipe[0].CLK
clk => tras_pipe[1].CLK
clk => tras_pipe[2].CLK
clk => tras_pipe[3].CLK
clk => tras_pipe[4].CLK
clk => tras_pipe[5].CLK
clk => tras_pipe[6].CLK
clk => tras_pipe[7].CLK
clk => tras_pipe[8].CLK
clk => tras_pipe[9].CLK
clk => tras_pipe[10].CLK
clk => tras_pipe[11].CLK
clk => tras_pipe[12].CLK
clk => tras_pipe[13].CLK
clk => tras_pipe[14].CLK
clk => tras_pipe[15].CLK
reset_n => finished_tras~reg0.ACLR
reset_n => tras_pipe[0].ACLR
reset_n => tras_pipe[1].ACLR
reset_n => tras_pipe[2].ACLR
reset_n => tras_pipe[3].ACLR
reset_n => tras_pipe[4].ACLR
reset_n => tras_pipe[5].ACLR
reset_n => tras_pipe[6].ACLR
reset_n => tras_pipe[7].ACLR
reset_n => tras_pipe[8].ACLR
reset_n => tras_pipe[9].ACLR
reset_n => tras_pipe[10].ACLR
reset_n => tras_pipe[11].ACLR
reset_n => tras_pipe[12].ACLR
reset_n => tras_pipe[13].ACLR
reset_n => tras_pipe[14].ACLR
reset_n => tras_pipe[15].ACLR
reset_n => twr_pipe[0].PRESET
reset_n => twr_pipe[1].PRESET
reset_n => twr_pipe[2].PRESET
reset_n => twr_pipe[3].PRESET
reset_n => twr_pipe[4].PRESET
reset_n => twr_pipe[5].PRESET
reset_n => trp2_pipe[0].PRESET
reset_n => trp2_pipe[1].PRESET
reset_n => trp2_pipe[2].PRESET
reset_n => trp2_pipe[3].PRESET
reset_n => trp2_pipe[4].PRESET
reset_n => trp2_pipe[5].PRESET
reset_n => ap_for_wr.ACLR
reset_n => to_this_bank_r.ACLR
reset_n => doing_wr_r.ACLR
reset_n => twr_trp_pipe[0].PRESET
reset_n => twr_trp_pipe[1].PRESET
reset_n => twr_trp_pipe[2].PRESET
reset_n => twr_trp_pipe[3].PRESET
reset_n => twr_trp_pipe[4].PRESET
reset_n => twr_trp_pipe[5].PRESET
reset_n => twr_trp_pipe[6].PRESET
reset_n => twr_trp_pipe[7].PRESET
reset_n => twr_trp_pipe[8].PRESET
reset_n => twr_trp_pipe[9].PRESET
reset_n => twr_trp_pipe[10].PRESET
reset_n => ap_trcd_pipe[0].PRESET
reset_n => ap_trcd_pipe[1].PRESET
reset_n => ap_trcd_pipe[2].PRESET
reset_n => ap_trcd_pipe[3].PRESET
reset_n => ap_trcd_pipe[4].PRESET
reset_n => ap_trcd_pipe[5].PRESET
reset_n => ap_trcd_pipe[6].PRESET
reset_n => ap_trcd_pipe[7].PRESET
reset_n => ap_trcd_pipe[8].PRESET
reset_n => ap_trcd_pipe[9].PRESET
reset_n => ap_trcd_pipe[10].PRESET
reset_n => ap_trcd_pipe[11].PRESET
reset_n => ap_trcd_pipe[12].PRESET
reset_n => ap_trcd_pipe[13].PRESET
mem_tras[0] => Mux0.IN3
mem_tras[0] => LessThan0.IN8
mem_tras[0] => Add6.IN8
mem_tras[1] => Mux0.IN2
mem_tras[1] => LessThan0.IN7
mem_tras[1] => Add6.IN7
mem_tras[2] => Add0.IN4
mem_tras[2] => LessThan0.IN6
mem_tras[2] => Add6.IN6
mem_tras[3] => Add0.IN3
mem_tras[3] => LessThan0.IN5
mem_tras[3] => Add6.IN5
mem_twr[0] => Add3.IN3
mem_twr[1] => Add1.IN4
mem_twr[1] => Add3.IN2
mem_twr[2] => Add1.IN3
mem_twr[2] => Add3.IN1
mem_trp[0] => Add2.IN6
mem_trp[0] => Add3.IN6
mem_trp[1] => Add2.IN5
mem_trp[1] => Add3.IN5
mem_trp[2] => Add2.IN4
mem_trp[2] => Add3.IN4
mem_tcl[0] => tcl_convert[0].DATAA
mem_tcl[1] => tcl_convert[1].DATAA
mem_tcl[2] => tcl_convert[1].OUTPUTSELECT
mem_tcl[2] => tcl_convert[0].OUTPUTSELECT
doing_act => start_ap_trcd_timer.IN0
doing_wr => start_twr_timer.IN0
doing_wr => start_twr_trp_timer.IN1
doing_wr => doing_wr_r.DATAIN
doing_wr => process_3.IN1
doing_rd => start_trp2_timer.IN0
doing_ap => start_trp2_timer.IN1
doing_ap => ap_for_wr.OUTPUTSELECT
doing_ap => start_twr_trp_timer.IN1
to_this_bank => start_twr_timer.IN1
to_this_bank => start_trp2_timer.IN1
to_this_bank => start_ap_trcd_timer.IN1
to_this_bank => to_this_bank_r.DATAIN
finished_twr <= finished_twr.DB_MAX_OUTPUT_PORT_TYPE
finished_tras <= finished_tras~reg0.DB_MAX_OUTPUT_PORT_TYPE
finished_ap_rd_trp <= finished_ap_rd_trp.DB_MAX_OUTPUT_PORT_TYPE
finished_ap_wr_twr_trp <= finished_ap_wr_twr_trp.DB_MAX_OUTPUT_PORT_TYPE
finished_ap_trcd <= finished_ap_trcd.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN1
soft_reset_n => soft_reset_n.IN1
local_address[0] => local_address[0].IN1
local_address[1] => local_address[1].IN1
local_address[2] => local_address[2].IN1
local_address[3] => local_address[3].IN1
local_address[4] => local_address[4].IN1
local_address[5] => local_address[5].IN1
local_address[6] => local_address[6].IN1
local_address[7] => local_address[7].IN1
local_address[8] => local_address[8].IN1
local_address[9] => local_address[9].IN1
local_address[10] => local_address[10].IN1
local_address[11] => local_address[11].IN1
local_address[12] => local_address[12].IN1
local_address[13] => local_address[13].IN1
local_address[14] => local_address[14].IN1
local_address[15] => local_address[15].IN1
local_address[16] => local_address[16].IN1
local_address[17] => local_address[17].IN1
local_address[18] => local_address[18].IN1
local_address[19] => local_address[19].IN1
local_address[20] => local_address[20].IN1
local_address[21] => local_address[21].IN1
local_read_req => local_read_req.IN1
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_wdata[32] => local_wdata[32].IN1
local_wdata[33] => local_wdata[33].IN1
local_wdata[34] => local_wdata[34].IN1
local_wdata[35] => local_wdata[35].IN1
local_wdata[36] => local_wdata[36].IN1
local_wdata[37] => local_wdata[37].IN1
local_wdata[38] => local_wdata[38].IN1
local_wdata[39] => local_wdata[39].IN1
local_wdata[40] => local_wdata[40].IN1
local_wdata[41] => local_wdata[41].IN1
local_wdata[42] => local_wdata[42].IN1
local_wdata[43] => local_wdata[43].IN1
local_wdata[44] => local_wdata[44].IN1
local_wdata[45] => local_wdata[45].IN1
local_wdata[46] => local_wdata[46].IN1
local_wdata[47] => local_wdata[47].IN1
local_wdata[48] => local_wdata[48].IN1
local_wdata[49] => local_wdata[49].IN1
local_wdata[50] => local_wdata[50].IN1
local_wdata[51] => local_wdata[51].IN1
local_wdata[52] => local_wdata[52].IN1
local_wdata[53] => local_wdata[53].IN1
local_wdata[54] => local_wdata[54].IN1
local_wdata[55] => local_wdata[55].IN1
local_wdata[56] => local_wdata[56].IN1
local_wdata[57] => local_wdata[57].IN1
local_wdata[58] => local_wdata[58].IN1
local_wdata[59] => local_wdata[59].IN1
local_wdata[60] => local_wdata[60].IN1
local_wdata[61] => local_wdata[61].IN1
local_wdata[62] => local_wdata[62].IN1
local_wdata[63] => local_wdata[63].IN1
local_write_req => local_write_req.IN1
local_size[0] => local_size[0].IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_be[4] => local_be[4].IN1
local_be[5] => local_be[5].IN1
local_be[6] => local_be[6].IN1
local_be[7] => local_be[7].IN1
local_refresh_req => local_refresh_req.IN1
local_burstbegin => local_burstbegin.IN1
ctl_ready => ctl_ready.IN1
ctl_wdata_req => ctl_wdata_req.IN1
ctl_rdata[0] => ctl_rdata[0].IN1
ctl_rdata[1] => ctl_rdata[1].IN1
ctl_rdata[2] => ctl_rdata[2].IN1
ctl_rdata[3] => ctl_rdata[3].IN1
ctl_rdata[4] => ctl_rdata[4].IN1
ctl_rdata[5] => ctl_rdata[5].IN1
ctl_rdata[6] => ctl_rdata[6].IN1
ctl_rdata[7] => ctl_rdata[7].IN1
ctl_rdata[8] => ctl_rdata[8].IN1
ctl_rdata[9] => ctl_rdata[9].IN1
ctl_rdata[10] => ctl_rdata[10].IN1
ctl_rdata[11] => ctl_rdata[11].IN1
ctl_rdata[12] => ctl_rdata[12].IN1
ctl_rdata[13] => ctl_rdata[13].IN1
ctl_rdata[14] => ctl_rdata[14].IN1
ctl_rdata[15] => ctl_rdata[15].IN1
ctl_rdata[16] => ctl_rdata[16].IN1
ctl_rdata[17] => ctl_rdata[17].IN1
ctl_rdata[18] => ctl_rdata[18].IN1
ctl_rdata[19] => ctl_rdata[19].IN1
ctl_rdata[20] => ctl_rdata[20].IN1
ctl_rdata[21] => ctl_rdata[21].IN1
ctl_rdata[22] => ctl_rdata[22].IN1
ctl_rdata[23] => ctl_rdata[23].IN1
ctl_rdata[24] => ctl_rdata[24].IN1
ctl_rdata[25] => ctl_rdata[25].IN1
ctl_rdata[26] => ctl_rdata[26].IN1
ctl_rdata[27] => ctl_rdata[27].IN1
ctl_rdata[28] => ctl_rdata[28].IN1
ctl_rdata[29] => ctl_rdata[29].IN1
ctl_rdata[30] => ctl_rdata[30].IN1
ctl_rdata[31] => ctl_rdata[31].IN1
ctl_rdata[32] => ctl_rdata[32].IN1
ctl_rdata[33] => ctl_rdata[33].IN1
ctl_rdata[34] => ctl_rdata[34].IN1
ctl_rdata[35] => ctl_rdata[35].IN1
ctl_rdata[36] => ctl_rdata[36].IN1
ctl_rdata[37] => ctl_rdata[37].IN1
ctl_rdata[38] => ctl_rdata[38].IN1
ctl_rdata[39] => ctl_rdata[39].IN1
ctl_rdata[40] => ctl_rdata[40].IN1
ctl_rdata[41] => ctl_rdata[41].IN1
ctl_rdata[42] => ctl_rdata[42].IN1
ctl_rdata[43] => ctl_rdata[43].IN1
ctl_rdata[44] => ctl_rdata[44].IN1
ctl_rdata[45] => ctl_rdata[45].IN1
ctl_rdata[46] => ctl_rdata[46].IN1
ctl_rdata[47] => ctl_rdata[47].IN1
ctl_rdata[48] => ctl_rdata[48].IN1
ctl_rdata[49] => ctl_rdata[49].IN1
ctl_rdata[50] => ctl_rdata[50].IN1
ctl_rdata[51] => ctl_rdata[51].IN1
ctl_rdata[52] => ctl_rdata[52].IN1
ctl_rdata[53] => ctl_rdata[53].IN1
ctl_rdata[54] => ctl_rdata[54].IN1
ctl_rdata[55] => ctl_rdata[55].IN1
ctl_rdata[56] => ctl_rdata[56].IN1
ctl_rdata[57] => ctl_rdata[57].IN1
ctl_rdata[58] => ctl_rdata[58].IN1
ctl_rdata[59] => ctl_rdata[59].IN1
ctl_rdata[60] => ctl_rdata[60].IN1
ctl_rdata[61] => ctl_rdata[61].IN1
ctl_rdata[62] => ctl_rdata[62].IN1
ctl_rdata[63] => ctl_rdata[63].IN1
ctl_rdata_valid => ctl_rdata_valid.IN1
ctl_refresh_ack => ctl_refresh_ack.IN1
ctl_mem_addr_h[0] => ctl_mem_addr_h[0].IN1
ctl_mem_addr_h[1] => ctl_mem_addr_h[1].IN1
ctl_mem_addr_h[2] => ctl_mem_addr_h[2].IN1
ctl_mem_addr_h[3] => ctl_mem_addr_h[3].IN1
ctl_mem_addr_h[4] => ctl_mem_addr_h[4].IN1
ctl_mem_addr_h[5] => ctl_mem_addr_h[5].IN1
ctl_mem_addr_h[6] => ctl_mem_addr_h[6].IN1
ctl_mem_addr_h[7] => ctl_mem_addr_h[7].IN1
ctl_mem_addr_h[8] => ctl_mem_addr_h[8].IN1
ctl_mem_addr_h[9] => ctl_mem_addr_h[9].IN1
ctl_mem_addr_h[10] => ctl_mem_addr_h[10].IN1
ctl_mem_addr_h[11] => ctl_mem_addr_h[11].IN1
ctl_mem_addr_h[12] => ctl_mem_addr_h[12].IN1
ctl_mem_addr_l[0] => ctl_mem_addr_l[0].IN1
ctl_mem_addr_l[1] => ctl_mem_addr_l[1].IN1
ctl_mem_addr_l[2] => ctl_mem_addr_l[2].IN1
ctl_mem_addr_l[3] => ctl_mem_addr_l[3].IN1
ctl_mem_addr_l[4] => ctl_mem_addr_l[4].IN1
ctl_mem_addr_l[5] => ctl_mem_addr_l[5].IN1
ctl_mem_addr_l[6] => ctl_mem_addr_l[6].IN1
ctl_mem_addr_l[7] => ctl_mem_addr_l[7].IN1
ctl_mem_addr_l[8] => ctl_mem_addr_l[8].IN1
ctl_mem_addr_l[9] => ctl_mem_addr_l[9].IN1
ctl_mem_addr_l[10] => ctl_mem_addr_l[10].IN1
ctl_mem_addr_l[11] => ctl_mem_addr_l[11].IN1
ctl_mem_addr_l[12] => ctl_mem_addr_l[12].IN1
ctl_mem_ba_h[0] => ctl_mem_ba_h[0].IN1
ctl_mem_ba_h[1] => ctl_mem_ba_h[1].IN1
ctl_mem_ba_l[0] => ctl_mem_ba_l[0].IN1
ctl_mem_ba_l[1] => ctl_mem_ba_l[1].IN1
ctl_mem_cas_n_h => ctl_mem_cas_n_h.IN1
ctl_mem_cas_n_l => ctl_mem_cas_n_l.IN1
ctl_mem_cke_h[0] => ctl_mem_cke_h[0].IN1
ctl_mem_cke_l[0] => ctl_mem_cke_l[0].IN1
ctl_mem_cs_n_h[0] => ctl_mem_cs_n_h[0].IN1
ctl_mem_cs_n_l[0] => ctl_mem_cs_n_l[0].IN1
ctl_mem_odt_h[0] => ctl_mem_odt_h[0].IN1
ctl_mem_odt_l[0] => ctl_mem_odt_l[0].IN1
ctl_mem_ras_n_h => ctl_mem_ras_n_h.IN1
ctl_mem_ras_n_l => ctl_mem_ras_n_l.IN1
ctl_mem_we_n_h => ctl_mem_we_n_h.IN1
ctl_mem_we_n_l => ctl_mem_we_n_l.IN1
ctl_mem_be[0] => ctl_mem_be[0].IN1
ctl_mem_be[1] => ctl_mem_be[1].IN1
ctl_mem_be[2] => ctl_mem_be[2].IN1
ctl_mem_be[3] => ctl_mem_be[3].IN1
ctl_mem_be[4] => ctl_mem_be[4].IN1
ctl_mem_be[5] => ctl_mem_be[5].IN1
ctl_mem_be[6] => ctl_mem_be[6].IN1
ctl_mem_be[7] => ctl_mem_be[7].IN1
ctl_mem_dqs_burst => ctl_mem_dqs_burst.IN1
ctl_mem_wdata[0] => ctl_mem_wdata[0].IN1
ctl_mem_wdata[1] => ctl_mem_wdata[1].IN1
ctl_mem_wdata[2] => ctl_mem_wdata[2].IN1
ctl_mem_wdata[3] => ctl_mem_wdata[3].IN1
ctl_mem_wdata[4] => ctl_mem_wdata[4].IN1
ctl_mem_wdata[5] => ctl_mem_wdata[5].IN1
ctl_mem_wdata[6] => ctl_mem_wdata[6].IN1
ctl_mem_wdata[7] => ctl_mem_wdata[7].IN1
ctl_mem_wdata[8] => ctl_mem_wdata[8].IN1
ctl_mem_wdata[9] => ctl_mem_wdata[9].IN1
ctl_mem_wdata[10] => ctl_mem_wdata[10].IN1
ctl_mem_wdata[11] => ctl_mem_wdata[11].IN1
ctl_mem_wdata[12] => ctl_mem_wdata[12].IN1
ctl_mem_wdata[13] => ctl_mem_wdata[13].IN1
ctl_mem_wdata[14] => ctl_mem_wdata[14].IN1
ctl_mem_wdata[15] => ctl_mem_wdata[15].IN1
ctl_mem_wdata[16] => ctl_mem_wdata[16].IN1
ctl_mem_wdata[17] => ctl_mem_wdata[17].IN1
ctl_mem_wdata[18] => ctl_mem_wdata[18].IN1
ctl_mem_wdata[19] => ctl_mem_wdata[19].IN1
ctl_mem_wdata[20] => ctl_mem_wdata[20].IN1
ctl_mem_wdata[21] => ctl_mem_wdata[21].IN1
ctl_mem_wdata[22] => ctl_mem_wdata[22].IN1
ctl_mem_wdata[23] => ctl_mem_wdata[23].IN1
ctl_mem_wdata[24] => ctl_mem_wdata[24].IN1
ctl_mem_wdata[25] => ctl_mem_wdata[25].IN1
ctl_mem_wdata[26] => ctl_mem_wdata[26].IN1
ctl_mem_wdata[27] => ctl_mem_wdata[27].IN1
ctl_mem_wdata[28] => ctl_mem_wdata[28].IN1
ctl_mem_wdata[29] => ctl_mem_wdata[29].IN1
ctl_mem_wdata[30] => ctl_mem_wdata[30].IN1
ctl_mem_wdata[31] => ctl_mem_wdata[31].IN1
ctl_mem_wdata[32] => ctl_mem_wdata[32].IN1
ctl_mem_wdata[33] => ctl_mem_wdata[33].IN1
ctl_mem_wdata[34] => ctl_mem_wdata[34].IN1
ctl_mem_wdata[35] => ctl_mem_wdata[35].IN1
ctl_mem_wdata[36] => ctl_mem_wdata[36].IN1
ctl_mem_wdata[37] => ctl_mem_wdata[37].IN1
ctl_mem_wdata[38] => ctl_mem_wdata[38].IN1
ctl_mem_wdata[39] => ctl_mem_wdata[39].IN1
ctl_mem_wdata[40] => ctl_mem_wdata[40].IN1
ctl_mem_wdata[41] => ctl_mem_wdata[41].IN1
ctl_mem_wdata[42] => ctl_mem_wdata[42].IN1
ctl_mem_wdata[43] => ctl_mem_wdata[43].IN1
ctl_mem_wdata[44] => ctl_mem_wdata[44].IN1
ctl_mem_wdata[45] => ctl_mem_wdata[45].IN1
ctl_mem_wdata[46] => ctl_mem_wdata[46].IN1
ctl_mem_wdata[47] => ctl_mem_wdata[47].IN1
ctl_mem_wdata[48] => ctl_mem_wdata[48].IN1
ctl_mem_wdata[49] => ctl_mem_wdata[49].IN1
ctl_mem_wdata[50] => ctl_mem_wdata[50].IN1
ctl_mem_wdata[51] => ctl_mem_wdata[51].IN1
ctl_mem_wdata[52] => ctl_mem_wdata[52].IN1
ctl_mem_wdata[53] => ctl_mem_wdata[53].IN1
ctl_mem_wdata[54] => ctl_mem_wdata[54].IN1
ctl_mem_wdata[55] => ctl_mem_wdata[55].IN1
ctl_mem_wdata[56] => ctl_mem_wdata[56].IN1
ctl_mem_wdata[57] => ctl_mem_wdata[57].IN1
ctl_mem_wdata[58] => ctl_mem_wdata[58].IN1
ctl_mem_wdata[59] => ctl_mem_wdata[59].IN1
ctl_mem_wdata[60] => ctl_mem_wdata[60].IN1
ctl_mem_wdata[61] => ctl_mem_wdata[61].IN1
ctl_mem_wdata[62] => ctl_mem_wdata[62].IN1
ctl_mem_wdata[63] => ctl_mem_wdata[63].IN1
ctl_mem_wdata_valid => ctl_mem_wdata_valid.IN1
ctl_init_done => ctl_init_done.IN1
ctl_doing_rd => ctl_doing_rd.IN1
ctl_add_1t_ac_lat => ctl_add_1t_ac_lat.IN1
ctl_add_1t_odt_lat => ctl_add_1t_odt_lat.IN1
ctl_add_intermediate_regs => ctl_add_intermediate_regs.IN1
ctl_negedge_en => ctl_negedge_en.IN1
dqs_delay_ctrl_import[0] => dqs_delay_ctrl_import[0].IN1
dqs_delay_ctrl_import[1] => dqs_delay_ctrl_import[1].IN1
dqs_delay_ctrl_import[2] => dqs_delay_ctrl_import[2].IN1
dqs_delay_ctrl_import[3] => dqs_delay_ctrl_import[3].IN1
dqs_delay_ctrl_import[4] => dqs_delay_ctrl_import[4].IN1
dqs_delay_ctrl_import[5] => dqs_delay_ctrl_import[5].IN1
pll_reconfig_enable => pll_reconfig_enable.IN1
pll_reconfig_counter_type[0] => pll_reconfig_counter_type[0].IN1
pll_reconfig_counter_type[1] => pll_reconfig_counter_type[1].IN1
pll_reconfig_counter_type[2] => pll_reconfig_counter_type[2].IN1
pll_reconfig_counter_type[3] => pll_reconfig_counter_type[3].IN1
pll_reconfig_counter_param[0] => pll_reconfig_counter_param[0].IN1
pll_reconfig_counter_param[1] => pll_reconfig_counter_param[1].IN1
pll_reconfig_counter_param[2] => pll_reconfig_counter_param[2].IN1
pll_reconfig_data_in[0] => pll_reconfig_data_in[0].IN1
pll_reconfig_data_in[1] => pll_reconfig_data_in[1].IN1
pll_reconfig_data_in[2] => pll_reconfig_data_in[2].IN1
pll_reconfig_data_in[3] => pll_reconfig_data_in[3].IN1
pll_reconfig_data_in[4] => pll_reconfig_data_in[4].IN1
pll_reconfig_data_in[5] => pll_reconfig_data_in[5].IN1
pll_reconfig_data_in[6] => pll_reconfig_data_in[6].IN1
pll_reconfig_data_in[7] => pll_reconfig_data_in[7].IN1
pll_reconfig_data_in[8] => pll_reconfig_data_in[8].IN1
pll_reconfig_read_param => pll_reconfig_read_param.IN1
pll_reconfig_write_param => pll_reconfig_write_param.IN1
pll_reconfig => pll_reconfig.IN1
local_autopch_req => local_autopch_req.IN1
local_powerdn_req => local_powerdn_req.IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
ctl_self_rfsh_ack => ctl_self_rfsh_ack.IN1
ctl_powerdn_ack => ctl_powerdn_ack.IN1
reset_request_n <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.reset_request_n
phy_clk <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.phy_clk
reset_phy_clk_n <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.reset_phy_clk_n
aux_half_rate_clk <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.aux_half_rate_clk
aux_full_rate_clk <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.aux_full_rate_clk
local_ready <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_ready
local_rdata[0] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[1] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[2] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[3] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[4] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[5] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[6] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[7] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[8] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[9] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[10] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[11] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[12] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[13] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[14] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[15] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[16] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[17] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[18] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[19] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[20] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[21] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[22] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[23] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[24] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[25] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[26] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[27] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[28] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[29] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[30] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[31] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[32] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[33] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[34] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[35] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[36] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[37] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[38] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[39] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[40] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[41] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[42] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[43] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[44] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[45] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[46] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[47] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[48] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[49] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[50] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[51] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[52] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[53] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[54] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[55] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[56] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[57] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[58] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[59] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[60] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[61] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[62] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata[63] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata
local_rdata_valid <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_rdata_valid
local_init_done <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_init_done
local_refresh_ack <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_refresh_ack
local_wdata_req <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_wdata_req
ctl_address[0] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[1] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[2] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[3] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[4] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[5] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[6] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[7] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[8] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[9] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[10] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[11] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[12] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[13] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[14] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[15] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[16] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[17] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[18] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[19] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[20] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_address[21] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_address
ctl_read_req <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_read_req
ctl_wdata[0] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[1] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[2] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[3] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[4] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[5] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[6] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[7] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[8] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[9] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[10] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[11] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[12] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[13] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[14] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[15] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[16] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[17] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[18] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[19] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[20] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[21] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[22] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[23] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[24] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[25] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[26] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[27] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[28] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[29] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[30] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[31] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[32] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[33] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[34] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[35] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[36] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[37] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[38] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[39] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[40] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[41] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[42] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[43] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[44] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[45] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[46] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[47] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[48] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[49] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[50] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[51] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[52] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[53] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[54] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[55] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[56] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[57] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[58] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[59] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[60] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[61] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[62] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_wdata[63] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_wdata
ctl_write_req <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_write_req
ctl_size[0] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_size
ctl_be[0] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_be
ctl_be[1] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_be
ctl_be[2] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_be
ctl_be[3] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_be
ctl_be[4] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_be
ctl_be[5] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_be
ctl_be[6] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_be
ctl_be[7] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_be
ctl_refresh_req <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_refresh_req
ctl_burstbegin <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_burstbegin
ctl_mem_rdata[0] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[1] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[2] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[3] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[4] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[5] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[6] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[7] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[8] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[9] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[10] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[11] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[12] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[13] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[14] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[15] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[16] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[17] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[18] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[19] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[20] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[21] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[22] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[23] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[24] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[25] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[26] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[27] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[28] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[29] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[30] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[31] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[32] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[33] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[34] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[35] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[36] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[37] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[38] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[39] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[40] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[41] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[42] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[43] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[44] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[45] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[46] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[47] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[48] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[49] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[50] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[51] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[52] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[53] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[54] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[55] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[56] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[57] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[58] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[59] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[60] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[61] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[62] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata[63] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata
ctl_mem_rdata_valid <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_mem_rdata_valid
ctl_usr_mode_rdy <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_usr_mode_rdy
mem_addr[0] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[1] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[2] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[3] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[4] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[5] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[6] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[7] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[8] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[9] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[10] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[11] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_addr[12] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_addr
mem_ba[0] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_ba
mem_ba[1] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_ba
mem_cas_n <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_cas_n
mem_cke[0] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_cke
mem_cs_n[0] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_cs_n
mem_dm[0] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dm
mem_dm[1] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dm
mem_odt[0] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_odt
mem_ras_n <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_ras_n
mem_we_n <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_we_n
mem_reset_n <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_reset_n
resynchronisation_successful <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.resynchronisation_successful
postamble_successful <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.postamble_successful
tracking_successful <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.tracking_successful
tracking_adjustment_up <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.tracking_adjustment_up
tracking_adjustment_down <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.tracking_adjustment_down
dqs_delay_ctrl_export[0] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.dqs_delay_ctrl_export
dqs_delay_ctrl_export[1] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.dqs_delay_ctrl_export
dqs_delay_ctrl_export[2] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.dqs_delay_ctrl_export
dqs_delay_ctrl_export[3] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.dqs_delay_ctrl_export
dqs_delay_ctrl_export[4] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.dqs_delay_ctrl_export
dqs_delay_ctrl_export[5] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.dqs_delay_ctrl_export
dll_reference_clk <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.dll_reference_clk
pll_reconfig_clk <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.pll_reconfig_clk
pll_reconfig_reset <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.pll_reconfig_reset
pll_reconfig_data_out[0] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[1] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[2] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[3] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[4] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[5] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[6] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[7] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_data_out[8] <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.pll_reconfig_data_out
pll_reconfig_busy <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.pll_reconfig_busy
local_self_rfsh_ack <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_self_rfsh_ack
local_powerdn_ack <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.local_powerdn_ack
ctl_autopch_req <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_autopch_req
ctl_powerdn_req <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_powerdn_req
ctl_self_rfsh_req <= ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.ctl_self_rfsh_req
mem_clk[0] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_clk
mem_clk_n[0] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_clk_n
mem_dq[0] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[1] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[2] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[3] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[4] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[5] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[6] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[7] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[8] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[9] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[10] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[11] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[12] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[13] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[14] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dq[15] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dq
mem_dqs[0] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dqs
mem_dqs[1] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dqs
mem_dqsn[0] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dqsn
mem_dqsn[1] <> ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst.mem_dqsn


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN1
soft_reset_n => soft_reset_n.IN1
reset_request_n <= ddr_sdram_phy_alt_mem_phy_clk_reset:clk.reset_request_n
phy_clk <= phy_clk_1x.DB_MAX_OUTPUT_PORT_TYPE
reset_phy_clk_n <= reset_phy_clk_1x_n.DB_MAX_OUTPUT_PORT_TYPE
aux_half_rate_clk <= phy_clk_1x.DB_MAX_OUTPUT_PORT_TYPE
aux_full_rate_clk <= mem_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
local_address[0] => local_address[0].IN1
local_address[1] => local_address[1].IN1
local_address[2] => local_address[2].IN1
local_address[3] => local_address[3].IN1
local_address[4] => local_address[4].IN1
local_address[5] => local_address[5].IN1
local_address[6] => local_address[6].IN1
local_address[7] => local_address[7].IN1
local_address[8] => local_address[8].IN1
local_address[9] => local_address[9].IN1
local_address[10] => local_address[10].IN1
local_address[11] => local_address[11].IN1
local_address[12] => local_address[12].IN1
local_address[13] => local_address[13].IN1
local_address[14] => local_address[14].IN1
local_address[15] => local_address[15].IN1
local_address[16] => local_address[16].IN1
local_address[17] => local_address[17].IN1
local_address[18] => local_address[18].IN1
local_address[19] => local_address[19].IN1
local_address[20] => local_address[20].IN1
local_address[21] => local_address[21].IN1
local_read_req => local_read_req.IN1
local_wdata[0] => local_wdata[0].IN1
local_wdata[1] => local_wdata[1].IN1
local_wdata[2] => local_wdata[2].IN1
local_wdata[3] => local_wdata[3].IN1
local_wdata[4] => local_wdata[4].IN1
local_wdata[5] => local_wdata[5].IN1
local_wdata[6] => local_wdata[6].IN1
local_wdata[7] => local_wdata[7].IN1
local_wdata[8] => local_wdata[8].IN1
local_wdata[9] => local_wdata[9].IN1
local_wdata[10] => local_wdata[10].IN1
local_wdata[11] => local_wdata[11].IN1
local_wdata[12] => local_wdata[12].IN1
local_wdata[13] => local_wdata[13].IN1
local_wdata[14] => local_wdata[14].IN1
local_wdata[15] => local_wdata[15].IN1
local_wdata[16] => local_wdata[16].IN1
local_wdata[17] => local_wdata[17].IN1
local_wdata[18] => local_wdata[18].IN1
local_wdata[19] => local_wdata[19].IN1
local_wdata[20] => local_wdata[20].IN1
local_wdata[21] => local_wdata[21].IN1
local_wdata[22] => local_wdata[22].IN1
local_wdata[23] => local_wdata[23].IN1
local_wdata[24] => local_wdata[24].IN1
local_wdata[25] => local_wdata[25].IN1
local_wdata[26] => local_wdata[26].IN1
local_wdata[27] => local_wdata[27].IN1
local_wdata[28] => local_wdata[28].IN1
local_wdata[29] => local_wdata[29].IN1
local_wdata[30] => local_wdata[30].IN1
local_wdata[31] => local_wdata[31].IN1
local_wdata[32] => local_wdata[32].IN1
local_wdata[33] => local_wdata[33].IN1
local_wdata[34] => local_wdata[34].IN1
local_wdata[35] => local_wdata[35].IN1
local_wdata[36] => local_wdata[36].IN1
local_wdata[37] => local_wdata[37].IN1
local_wdata[38] => local_wdata[38].IN1
local_wdata[39] => local_wdata[39].IN1
local_wdata[40] => local_wdata[40].IN1
local_wdata[41] => local_wdata[41].IN1
local_wdata[42] => local_wdata[42].IN1
local_wdata[43] => local_wdata[43].IN1
local_wdata[44] => local_wdata[44].IN1
local_wdata[45] => local_wdata[45].IN1
local_wdata[46] => local_wdata[46].IN1
local_wdata[47] => local_wdata[47].IN1
local_wdata[48] => local_wdata[48].IN1
local_wdata[49] => local_wdata[49].IN1
local_wdata[50] => local_wdata[50].IN1
local_wdata[51] => local_wdata[51].IN1
local_wdata[52] => local_wdata[52].IN1
local_wdata[53] => local_wdata[53].IN1
local_wdata[54] => local_wdata[54].IN1
local_wdata[55] => local_wdata[55].IN1
local_wdata[56] => local_wdata[56].IN1
local_wdata[57] => local_wdata[57].IN1
local_wdata[58] => local_wdata[58].IN1
local_wdata[59] => local_wdata[59].IN1
local_wdata[60] => local_wdata[60].IN1
local_wdata[61] => local_wdata[61].IN1
local_wdata[62] => local_wdata[62].IN1
local_wdata[63] => local_wdata[63].IN1
local_write_req => local_write_req.IN1
local_size[0] => local_size[0].IN1
local_be[0] => local_be[0].IN1
local_be[1] => local_be[1].IN1
local_be[2] => local_be[2].IN1
local_be[3] => local_be[3].IN1
local_be[4] => local_be[4].IN1
local_be[5] => local_be[5].IN1
local_be[6] => local_be[6].IN1
local_be[7] => local_be[7].IN1
local_refresh_req => local_refresh_req.IN1
local_burstbegin => local_burstbegin.IN1
local_ready <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_ready
local_wdata_req <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_wdata_req
local_refresh_ack <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_refresh_ack
local_rdata[0] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[1] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[2] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[3] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[4] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[5] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[6] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[7] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[8] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[9] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[10] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[11] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[12] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[13] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[14] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[15] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[16] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[17] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[18] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[19] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[20] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[21] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[22] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[23] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[24] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[25] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[26] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[27] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[28] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[29] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[30] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[31] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[32] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[33] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[34] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[35] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[36] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[37] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[38] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[39] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[40] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[41] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[42] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[43] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[44] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[45] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[46] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[47] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[48] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[49] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[50] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[51] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[52] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[53] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[54] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[55] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[56] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[57] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[58] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[59] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[60] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[61] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[62] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata[63] <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata
local_rdata_valid <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_rdata_valid
local_init_done <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_init_done
local_autopch_req => local_autopch_req.IN1
local_powerdn_req => local_powerdn_req.IN1
local_self_rfsh_req => local_self_rfsh_req.IN1
local_self_rfsh_ack <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_self_rfsh_ack
local_powerdn_ack <= ddr_sdram_phy_alt_mem_phy_mux:mux.local_powerdn_ack
ctl_autopch_req <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_autopch_req
ctl_powerdn_req <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_powerdn_req
ctl_self_rfsh_req <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_self_rfsh_req
ctl_self_rfsh_ack => ctl_self_rfsh_ack.IN1
ctl_powerdn_ack => ctl_powerdn_ack.IN1
ctl_address[0] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[1] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[2] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[3] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[4] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[5] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[6] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[7] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[8] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[9] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[10] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[11] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[12] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[13] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[14] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[15] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[16] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[17] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[18] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[19] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[20] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_address[21] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_address
ctl_read_req <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_read_req
ctl_wdata[0] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[1] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[2] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[3] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[4] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[5] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[6] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[7] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[8] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[9] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[10] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[11] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[12] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[13] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[14] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[15] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[16] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[17] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[18] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[19] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[20] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[21] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[22] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[23] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[24] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[25] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[26] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[27] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[28] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[29] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[30] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[31] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[32] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[33] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[34] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[35] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[36] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[37] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[38] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[39] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[40] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[41] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[42] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[43] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[44] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[45] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[46] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[47] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[48] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[49] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[50] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[51] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[52] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[53] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[54] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[55] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[56] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[57] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[58] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[59] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[60] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[61] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[62] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_wdata[63] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_wdata
ctl_write_req <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_write_req
ctl_size[0] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_size
ctl_be[0] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_be
ctl_be[1] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_be
ctl_be[2] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_be
ctl_be[3] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_be
ctl_be[4] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_be
ctl_be[5] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_be
ctl_be[6] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_be
ctl_be[7] <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_be
ctl_refresh_req <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_refresh_req
ctl_burstbegin <= ddr_sdram_phy_alt_mem_phy_mux:mux.ctl_burstbegin
ctl_ready => ctl_ready.IN1
ctl_wdata_req => ctl_wdata_req.IN1
ctl_rdata[0] => ctl_rdata[0].IN1
ctl_rdata[1] => ctl_rdata[1].IN1
ctl_rdata[2] => ctl_rdata[2].IN1
ctl_rdata[3] => ctl_rdata[3].IN1
ctl_rdata[4] => ctl_rdata[4].IN1
ctl_rdata[5] => ctl_rdata[5].IN1
ctl_rdata[6] => ctl_rdata[6].IN1
ctl_rdata[7] => ctl_rdata[7].IN1
ctl_rdata[8] => ctl_rdata[8].IN1
ctl_rdata[9] => ctl_rdata[9].IN1
ctl_rdata[10] => ctl_rdata[10].IN1
ctl_rdata[11] => ctl_rdata[11].IN1
ctl_rdata[12] => ctl_rdata[12].IN1
ctl_rdata[13] => ctl_rdata[13].IN1
ctl_rdata[14] => ctl_rdata[14].IN1
ctl_rdata[15] => ctl_rdata[15].IN1
ctl_rdata[16] => ctl_rdata[16].IN1
ctl_rdata[17] => ctl_rdata[17].IN1
ctl_rdata[18] => ctl_rdata[18].IN1
ctl_rdata[19] => ctl_rdata[19].IN1
ctl_rdata[20] => ctl_rdata[20].IN1
ctl_rdata[21] => ctl_rdata[21].IN1
ctl_rdata[22] => ctl_rdata[22].IN1
ctl_rdata[23] => ctl_rdata[23].IN1
ctl_rdata[24] => ctl_rdata[24].IN1
ctl_rdata[25] => ctl_rdata[25].IN1
ctl_rdata[26] => ctl_rdata[26].IN1
ctl_rdata[27] => ctl_rdata[27].IN1
ctl_rdata[28] => ctl_rdata[28].IN1
ctl_rdata[29] => ctl_rdata[29].IN1
ctl_rdata[30] => ctl_rdata[30].IN1
ctl_rdata[31] => ctl_rdata[31].IN1
ctl_rdata[32] => ctl_rdata[32].IN1
ctl_rdata[33] => ctl_rdata[33].IN1
ctl_rdata[34] => ctl_rdata[34].IN1
ctl_rdata[35] => ctl_rdata[35].IN1
ctl_rdata[36] => ctl_rdata[36].IN1
ctl_rdata[37] => ctl_rdata[37].IN1
ctl_rdata[38] => ctl_rdata[38].IN1
ctl_rdata[39] => ctl_rdata[39].IN1
ctl_rdata[40] => ctl_rdata[40].IN1
ctl_rdata[41] => ctl_rdata[41].IN1
ctl_rdata[42] => ctl_rdata[42].IN1
ctl_rdata[43] => ctl_rdata[43].IN1
ctl_rdata[44] => ctl_rdata[44].IN1
ctl_rdata[45] => ctl_rdata[45].IN1
ctl_rdata[46] => ctl_rdata[46].IN1
ctl_rdata[47] => ctl_rdata[47].IN1
ctl_rdata[48] => ctl_rdata[48].IN1
ctl_rdata[49] => ctl_rdata[49].IN1
ctl_rdata[50] => ctl_rdata[50].IN1
ctl_rdata[51] => ctl_rdata[51].IN1
ctl_rdata[52] => ctl_rdata[52].IN1
ctl_rdata[53] => ctl_rdata[53].IN1
ctl_rdata[54] => ctl_rdata[54].IN1
ctl_rdata[55] => ctl_rdata[55].IN1
ctl_rdata[56] => ctl_rdata[56].IN1
ctl_rdata[57] => ctl_rdata[57].IN1
ctl_rdata[58] => ctl_rdata[58].IN1
ctl_rdata[59] => ctl_rdata[59].IN1
ctl_rdata[60] => ctl_rdata[60].IN1
ctl_rdata[61] => ctl_rdata[61].IN1
ctl_rdata[62] => ctl_rdata[62].IN1
ctl_rdata[63] => ctl_rdata[63].IN1
ctl_rdata_valid => ctl_rdata_valid.IN1
ctl_refresh_ack => ctl_refresh_ack.IN1
ctl_mem_addr_h[0] => ctl_mem_addr_h[0].IN1
ctl_mem_addr_h[1] => ctl_mem_addr_h[1].IN1
ctl_mem_addr_h[2] => ctl_mem_addr_h[2].IN1
ctl_mem_addr_h[3] => ctl_mem_addr_h[3].IN1
ctl_mem_addr_h[4] => ctl_mem_addr_h[4].IN1
ctl_mem_addr_h[5] => ctl_mem_addr_h[5].IN1
ctl_mem_addr_h[6] => ctl_mem_addr_h[6].IN1
ctl_mem_addr_h[7] => ctl_mem_addr_h[7].IN1
ctl_mem_addr_h[8] => ctl_mem_addr_h[8].IN1
ctl_mem_addr_h[9] => ctl_mem_addr_h[9].IN1
ctl_mem_addr_h[10] => ctl_mem_addr_h[10].IN1
ctl_mem_addr_h[11] => ctl_mem_addr_h[11].IN1
ctl_mem_addr_h[12] => ctl_mem_addr_h[12].IN1
ctl_mem_addr_l[0] => ctl_mem_addr_l[0].IN1
ctl_mem_addr_l[1] => ctl_mem_addr_l[1].IN1
ctl_mem_addr_l[2] => ctl_mem_addr_l[2].IN1
ctl_mem_addr_l[3] => ctl_mem_addr_l[3].IN1
ctl_mem_addr_l[4] => ctl_mem_addr_l[4].IN1
ctl_mem_addr_l[5] => ctl_mem_addr_l[5].IN1
ctl_mem_addr_l[6] => ctl_mem_addr_l[6].IN1
ctl_mem_addr_l[7] => ctl_mem_addr_l[7].IN1
ctl_mem_addr_l[8] => ctl_mem_addr_l[8].IN1
ctl_mem_addr_l[9] => ctl_mem_addr_l[9].IN1
ctl_mem_addr_l[10] => ctl_mem_addr_l[10].IN1
ctl_mem_addr_l[11] => ctl_mem_addr_l[11].IN1
ctl_mem_addr_l[12] => ctl_mem_addr_l[12].IN1
ctl_mem_ba_h[0] => ctl_mem_ba_h[0].IN1
ctl_mem_ba_h[1] => ctl_mem_ba_h[1].IN1
ctl_mem_ba_l[0] => ctl_mem_ba_l[0].IN1
ctl_mem_ba_l[1] => ctl_mem_ba_l[1].IN1
ctl_mem_cas_n_h => ctl_mem_cas_n_h.IN1
ctl_mem_cas_n_l => ctl_mem_cas_n_l.IN1
ctl_mem_cke_h[0] => ctl_mem_cke_h[0].IN1
ctl_mem_cke_l[0] => ctl_mem_cke_l[0].IN1
ctl_mem_cs_n_h[0] => ctl_mem_cs_n_h[0].IN1
ctl_mem_cs_n_l[0] => ctl_mem_cs_n_l[0].IN1
ctl_mem_odt_h[0] => ctl_mem_odt_h[0].IN1
ctl_mem_odt_l[0] => ctl_mem_odt_l[0].IN1
ctl_mem_ras_n_h => ctl_mem_ras_n_h.IN1
ctl_mem_ras_n_l => ctl_mem_ras_n_l.IN1
ctl_mem_we_n_h => ctl_mem_we_n_h.IN1
ctl_mem_we_n_l => ctl_mem_we_n_l.IN1
ctl_mem_be[0] => ctl_mem_be[0].IN1
ctl_mem_be[1] => ctl_mem_be[1].IN1
ctl_mem_be[2] => ctl_mem_be[2].IN1
ctl_mem_be[3] => ctl_mem_be[3].IN1
ctl_mem_be[4] => ctl_mem_be[4].IN1
ctl_mem_be[5] => ctl_mem_be[5].IN1
ctl_mem_be[6] => ctl_mem_be[6].IN1
ctl_mem_be[7] => ctl_mem_be[7].IN1
ctl_mem_dqs_burst => ctl_mem_dqs_burst.IN1
ctl_mem_wdata[0] => ctl_mem_wdata[0].IN1
ctl_mem_wdata[1] => ctl_mem_wdata[1].IN1
ctl_mem_wdata[2] => ctl_mem_wdata[2].IN1
ctl_mem_wdata[3] => ctl_mem_wdata[3].IN1
ctl_mem_wdata[4] => ctl_mem_wdata[4].IN1
ctl_mem_wdata[5] => ctl_mem_wdata[5].IN1
ctl_mem_wdata[6] => ctl_mem_wdata[6].IN1
ctl_mem_wdata[7] => ctl_mem_wdata[7].IN1
ctl_mem_wdata[8] => ctl_mem_wdata[8].IN1
ctl_mem_wdata[9] => ctl_mem_wdata[9].IN1
ctl_mem_wdata[10] => ctl_mem_wdata[10].IN1
ctl_mem_wdata[11] => ctl_mem_wdata[11].IN1
ctl_mem_wdata[12] => ctl_mem_wdata[12].IN1
ctl_mem_wdata[13] => ctl_mem_wdata[13].IN1
ctl_mem_wdata[14] => ctl_mem_wdata[14].IN1
ctl_mem_wdata[15] => ctl_mem_wdata[15].IN1
ctl_mem_wdata[16] => ctl_mem_wdata[16].IN1
ctl_mem_wdata[17] => ctl_mem_wdata[17].IN1
ctl_mem_wdata[18] => ctl_mem_wdata[18].IN1
ctl_mem_wdata[19] => ctl_mem_wdata[19].IN1
ctl_mem_wdata[20] => ctl_mem_wdata[20].IN1
ctl_mem_wdata[21] => ctl_mem_wdata[21].IN1
ctl_mem_wdata[22] => ctl_mem_wdata[22].IN1
ctl_mem_wdata[23] => ctl_mem_wdata[23].IN1
ctl_mem_wdata[24] => ctl_mem_wdata[24].IN1
ctl_mem_wdata[25] => ctl_mem_wdata[25].IN1
ctl_mem_wdata[26] => ctl_mem_wdata[26].IN1
ctl_mem_wdata[27] => ctl_mem_wdata[27].IN1
ctl_mem_wdata[28] => ctl_mem_wdata[28].IN1
ctl_mem_wdata[29] => ctl_mem_wdata[29].IN1
ctl_mem_wdata[30] => ctl_mem_wdata[30].IN1
ctl_mem_wdata[31] => ctl_mem_wdata[31].IN1
ctl_mem_wdata[32] => ctl_mem_wdata[32].IN1
ctl_mem_wdata[33] => ctl_mem_wdata[33].IN1
ctl_mem_wdata[34] => ctl_mem_wdata[34].IN1
ctl_mem_wdata[35] => ctl_mem_wdata[35].IN1
ctl_mem_wdata[36] => ctl_mem_wdata[36].IN1
ctl_mem_wdata[37] => ctl_mem_wdata[37].IN1
ctl_mem_wdata[38] => ctl_mem_wdata[38].IN1
ctl_mem_wdata[39] => ctl_mem_wdata[39].IN1
ctl_mem_wdata[40] => ctl_mem_wdata[40].IN1
ctl_mem_wdata[41] => ctl_mem_wdata[41].IN1
ctl_mem_wdata[42] => ctl_mem_wdata[42].IN1
ctl_mem_wdata[43] => ctl_mem_wdata[43].IN1
ctl_mem_wdata[44] => ctl_mem_wdata[44].IN1
ctl_mem_wdata[45] => ctl_mem_wdata[45].IN1
ctl_mem_wdata[46] => ctl_mem_wdata[46].IN1
ctl_mem_wdata[47] => ctl_mem_wdata[47].IN1
ctl_mem_wdata[48] => ctl_mem_wdata[48].IN1
ctl_mem_wdata[49] => ctl_mem_wdata[49].IN1
ctl_mem_wdata[50] => ctl_mem_wdata[50].IN1
ctl_mem_wdata[51] => ctl_mem_wdata[51].IN1
ctl_mem_wdata[52] => ctl_mem_wdata[52].IN1
ctl_mem_wdata[53] => ctl_mem_wdata[53].IN1
ctl_mem_wdata[54] => ctl_mem_wdata[54].IN1
ctl_mem_wdata[55] => ctl_mem_wdata[55].IN1
ctl_mem_wdata[56] => ctl_mem_wdata[56].IN1
ctl_mem_wdata[57] => ctl_mem_wdata[57].IN1
ctl_mem_wdata[58] => ctl_mem_wdata[58].IN1
ctl_mem_wdata[59] => ctl_mem_wdata[59].IN1
ctl_mem_wdata[60] => ctl_mem_wdata[60].IN1
ctl_mem_wdata[61] => ctl_mem_wdata[61].IN1
ctl_mem_wdata[62] => ctl_mem_wdata[62].IN1
ctl_mem_wdata[63] => ctl_mem_wdata[63].IN1
ctl_mem_wdata_valid => ctl_mem_wdata_valid.IN1
ctl_mem_wps_n[0] => ~NO_FANOUT~
ctl_mem_rps_n[0] => ~NO_FANOUT~
ctl_mem_rdata[0] <= ctl_mem_rdata[0].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[1] <= ctl_mem_rdata[1].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[2] <= ctl_mem_rdata[2].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[3] <= ctl_mem_rdata[3].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[4] <= ctl_mem_rdata[4].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[5] <= ctl_mem_rdata[5].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[6] <= ctl_mem_rdata[6].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[7] <= ctl_mem_rdata[7].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[8] <= ctl_mem_rdata[8].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[9] <= ctl_mem_rdata[9].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[10] <= ctl_mem_rdata[10].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[11] <= ctl_mem_rdata[11].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[12] <= ctl_mem_rdata[12].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[13] <= ctl_mem_rdata[13].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[14] <= ctl_mem_rdata[14].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[15] <= ctl_mem_rdata[15].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[16] <= ctl_mem_rdata[16].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[17] <= ctl_mem_rdata[17].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[18] <= ctl_mem_rdata[18].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[19] <= ctl_mem_rdata[19].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[20] <= ctl_mem_rdata[20].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[21] <= ctl_mem_rdata[21].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[22] <= ctl_mem_rdata[22].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[23] <= ctl_mem_rdata[23].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[24] <= ctl_mem_rdata[24].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[25] <= ctl_mem_rdata[25].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[26] <= ctl_mem_rdata[26].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[27] <= ctl_mem_rdata[27].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[28] <= ctl_mem_rdata[28].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[29] <= ctl_mem_rdata[29].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[30] <= ctl_mem_rdata[30].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[31] <= ctl_mem_rdata[31].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[32] <= ctl_mem_rdata[32].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[33] <= ctl_mem_rdata[33].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[34] <= ctl_mem_rdata[34].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[35] <= ctl_mem_rdata[35].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[36] <= ctl_mem_rdata[36].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[37] <= ctl_mem_rdata[37].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[38] <= ctl_mem_rdata[38].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[39] <= ctl_mem_rdata[39].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[40] <= ctl_mem_rdata[40].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[41] <= ctl_mem_rdata[41].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[42] <= ctl_mem_rdata[42].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[43] <= ctl_mem_rdata[43].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[44] <= ctl_mem_rdata[44].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[45] <= ctl_mem_rdata[45].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[46] <= ctl_mem_rdata[46].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[47] <= ctl_mem_rdata[47].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[48] <= ctl_mem_rdata[48].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[49] <= ctl_mem_rdata[49].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[50] <= ctl_mem_rdata[50].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[51] <= ctl_mem_rdata[51].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[52] <= ctl_mem_rdata[52].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[53] <= ctl_mem_rdata[53].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[54] <= ctl_mem_rdata[54].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[55] <= ctl_mem_rdata[55].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[56] <= ctl_mem_rdata[56].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[57] <= ctl_mem_rdata[57].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[58] <= ctl_mem_rdata[58].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[59] <= ctl_mem_rdata[59].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[60] <= ctl_mem_rdata[60].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[61] <= ctl_mem_rdata[61].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[62] <= ctl_mem_rdata[62].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata[63] <= ctl_mem_rdata[63].DB_MAX_OUTPUT_PORT_TYPE
ctl_mem_rdata_valid <= ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq.ctl_mem_rdata_valid
ctl_init_done => ctl_init_done.IN2
ctl_doing_rd => ctl_doing_rd.IN1
ctl_add_1t_ac_lat => ~NO_FANOUT~
ctl_add_1t_odt_lat => ~NO_FANOUT~
ctl_add_intermediate_regs => ~NO_FANOUT~
ctl_negedge_en => ~NO_FANOUT~
ctl_usr_mode_rdy <= ctl_usr_mode_rdy.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_addr
mem_addr[1] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_addr
mem_addr[2] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_addr
mem_addr[3] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_addr
mem_addr[4] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_addr
mem_addr[5] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_addr
mem_addr[6] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_addr
mem_addr[7] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_addr
mem_addr[8] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_addr
mem_addr[9] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_addr
mem_addr[10] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_addr
mem_addr[11] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_addr
mem_addr[12] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_addr
mem_ba[0] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_ba
mem_ba[1] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_ba
mem_cas_n <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_cas_n
mem_cke[0] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_cke
mem_cs_n[0] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_cs_n
mem_d[0] <= <GND>
mem_d[1] <= <GND>
mem_d[2] <= <GND>
mem_d[3] <= <GND>
mem_d[4] <= <GND>
mem_d[5] <= <GND>
mem_d[6] <= <GND>
mem_d[7] <= <GND>
mem_d[8] <= <GND>
mem_d[9] <= <GND>
mem_d[10] <= <GND>
mem_d[11] <= <GND>
mem_d[12] <= <GND>
mem_d[13] <= <GND>
mem_d[14] <= <GND>
mem_d[15] <= <GND>
mem_dm[0] <= ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dm
mem_dm[1] <= ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dm
mem_odt[0] <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_odt
mem_ras_n <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_ras_n
mem_we_n <= ddr_sdram_phy_alt_mem_phy_addr_cmd:adc.mem_we_n
mem_clk[0] <> ddr_sdram_phy_alt_mem_phy_clk_reset:clk.mem_clk
mem_clk_n[0] <> ddr_sdram_phy_alt_mem_phy_clk_reset:clk.mem_clk_n
mem_reset_n <= ddr_sdram_phy_alt_mem_phy_clk_reset:clk.mem_reset_n
mem_doff_n <= <GND>
mem_dq[0] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[1] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[2] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[3] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[4] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[5] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[6] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[7] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[8] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[9] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[10] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[11] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[12] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[13] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[14] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dq[15] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dq
mem_dqs[0] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dqs
mem_dqs[1] <> ddr_sdram_phy_alt_mem_phy_dp_io:dpio.mem_dqs
mem_dqsn[0] <> mem_dqsn[0]
mem_dqsn[1] <> mem_dqsn[1]
mem_rps_n[0] <= <GND>
mem_wps_n[0] <= <GND>
resynchronisation_successful <= ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq.resynchronisation_successful
postamble_successful <= ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq.postamble_successful
tracking_successful <= ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq.tracking_successful
tracking_adjustment_up <= ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq.tracking_adjustment_up
tracking_adjustment_down <= ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq.tracking_adjustment_down
dqs_delay_ctrl_import[0] => ~NO_FANOUT~
dqs_delay_ctrl_import[1] => ~NO_FANOUT~
dqs_delay_ctrl_import[2] => ~NO_FANOUT~
dqs_delay_ctrl_import[3] => ~NO_FANOUT~
dqs_delay_ctrl_import[4] => ~NO_FANOUT~
dqs_delay_ctrl_import[5] => ~NO_FANOUT~
dqs_delay_ctrl_export[0] <= <GND>
dqs_delay_ctrl_export[1] <= <GND>
dqs_delay_ctrl_export[2] <= <GND>
dqs_delay_ctrl_export[3] <= <GND>
dqs_delay_ctrl_export[4] <= <GND>
dqs_delay_ctrl_export[5] <= <GND>
dll_reference_clk <= <GND>
pll_reconfig_clk <= <GND>
pll_reconfig_reset <= <GND>
pll_reconfig_data_out[0] <= <GND>
pll_reconfig_data_out[1] <= <GND>
pll_reconfig_data_out[2] <= <GND>
pll_reconfig_data_out[3] <= <GND>
pll_reconfig_data_out[4] <= <GND>
pll_reconfig_data_out[5] <= <GND>
pll_reconfig_data_out[6] <= <GND>
pll_reconfig_data_out[7] <= <GND>
pll_reconfig_data_out[8] <= <GND>
pll_reconfig_busy <= <GND>
pll_reconfig_enable => ~NO_FANOUT~
pll_reconfig_counter_type[0] => ~NO_FANOUT~
pll_reconfig_counter_type[1] => ~NO_FANOUT~
pll_reconfig_counter_type[2] => ~NO_FANOUT~
pll_reconfig_counter_type[3] => ~NO_FANOUT~
pll_reconfig_counter_param[0] => ~NO_FANOUT~
pll_reconfig_counter_param[1] => ~NO_FANOUT~
pll_reconfig_counter_param[2] => ~NO_FANOUT~
pll_reconfig_data_in[0] => ~NO_FANOUT~
pll_reconfig_data_in[1] => ~NO_FANOUT~
pll_reconfig_data_in[2] => ~NO_FANOUT~
pll_reconfig_data_in[3] => ~NO_FANOUT~
pll_reconfig_data_in[4] => ~NO_FANOUT~
pll_reconfig_data_in[5] => ~NO_FANOUT~
pll_reconfig_data_in[6] => ~NO_FANOUT~
pll_reconfig_data_in[7] => ~NO_FANOUT~
pll_reconfig_data_in[8] => ~NO_FANOUT~
pll_reconfig_read_param => ~NO_FANOUT~
pll_reconfig_write_param => ~NO_FANOUT~
pll_reconfig => ~NO_FANOUT~


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio
reset_resync_clk_2x_n => reset_resync_clk_2x.IN16
resync_clk_2x => dq_capture_clk[0].IN16
mem_clk_2x => dqs[0].dqs_ddio_out.CLKHI
mem_clk_2x => dqs[0].dqs_ddio_out.CLKLO
mem_clk_2x => dqs[0].dqs_ddio_out.MUXSEL
mem_clk_2x => dqs[0].dqsoe_ddio_oe.CLK
mem_clk_2x => dqs[1].dqs_ddio_out.CLKHI
mem_clk_2x => dqs[1].dqs_ddio_out.CLKLO
mem_clk_2x => dqs[1].dqs_ddio_out.MUXSEL
mem_clk_2x => dqs[1].dqsoe_ddio_oe.CLK
write_clk_2x => wdp_wdata_oe_2x_r[15].CLK
write_clk_2x => wdp_wdata_oe_2x_r[14].CLK
write_clk_2x => wdp_wdata_oe_2x_r[13].CLK
write_clk_2x => wdp_wdata_oe_2x_r[12].CLK
write_clk_2x => wdp_wdata_oe_2x_r[11].CLK
write_clk_2x => wdp_wdata_oe_2x_r[10].CLK
write_clk_2x => wdp_wdata_oe_2x_r[9].CLK
write_clk_2x => wdp_wdata_oe_2x_r[8].CLK
write_clk_2x => wdp_wdata_oe_2x_r[7].CLK
write_clk_2x => wdp_wdata_oe_2x_r[6].CLK
write_clk_2x => wdp_wdata_oe_2x_r[5].CLK
write_clk_2x => wdp_wdata_oe_2x_r[4].CLK
write_clk_2x => wdp_wdata_oe_2x_r[3].CLK
write_clk_2x => wdp_wdata_oe_2x_r[2].CLK
write_clk_2x => wdp_wdata_oe_2x_r[1].CLK
write_clk_2x => wdp_wdata_oe_2x_r[0].CLK
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[0].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[1].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[2].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[3].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[4].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[5].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[6].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[0].dq[7].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[0].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[1].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[2].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[3].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[4].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[5].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[6].dq_ddio_out.MUXSEL
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.CLKHI
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.CLKLO
write_clk_2x => dqs_group[1].dq[7].dq_ddio_out.MUXSEL
write_clk_2x => dm[0].dm_ddio_out.CLKHI
write_clk_2x => dm[0].dm_ddio_out.CLKLO
write_clk_2x => dm[0].dm_ddio_out.MUXSEL
write_clk_2x => dm[1].dm_ddio_out.CLKHI
write_clk_2x => dm[1].dm_ddio_out.CLKLO
write_clk_2x => dm[1].dm_ddio_out.MUXSEL
mem_dm[0] <= dm[0].dm_obuf.OUT
mem_dm[1] <= dm[1].dm_obuf.OUT
mem_dq[0] <> dqs_group[0].dq[0].dq_obuf
mem_dq[1] <> dqs_group[0].dq[1].dq_obuf
mem_dq[2] <> dqs_group[0].dq[2].dq_obuf
mem_dq[3] <> dqs_group[0].dq[3].dq_obuf
mem_dq[4] <> dqs_group[0].dq[4].dq_obuf
mem_dq[5] <> dqs_group[0].dq[5].dq_obuf
mem_dq[6] <> dqs_group[0].dq[6].dq_obuf
mem_dq[7] <> dqs_group[0].dq[7].dq_obuf
mem_dq[8] <> dqs_group[1].dq[0].dq_obuf
mem_dq[9] <> dqs_group[1].dq[1].dq_obuf
mem_dq[10] <> dqs_group[1].dq[2].dq_obuf
mem_dq[11] <> dqs_group[1].dq[3].dq_obuf
mem_dq[12] <> dqs_group[1].dq[4].dq_obuf
mem_dq[13] <> dqs_group[1].dq[5].dq_obuf
mem_dq[14] <> dqs_group[1].dq[6].dq_obuf
mem_dq[15] <> dqs_group[1].dq[7].dq_obuf
mem_dqs[0] <> dqs[0].dqs_obuf
mem_dqs[1] <> dqs[1].dqs_obuf
dio_rdata_h_2x[0] <= dio_rdata_h_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[1] <= dio_rdata_h_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[2] <= dio_rdata_h_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[3] <= dio_rdata_h_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[4] <= dio_rdata_h_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[5] <= dio_rdata_h_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[6] <= dio_rdata_h_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[7] <= dio_rdata_h_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[8] <= dio_rdata_h_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[9] <= dio_rdata_h_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[10] <= dio_rdata_h_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[11] <= dio_rdata_h_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[12] <= dio_rdata_h_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[13] <= dio_rdata_h_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[14] <= dio_rdata_h_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_h_2x[15] <= dio_rdata_h_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[0] <= dio_rdata_l_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[1] <= dio_rdata_l_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[2] <= dio_rdata_l_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[3] <= dio_rdata_l_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[4] <= dio_rdata_l_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[5] <= dio_rdata_l_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[6] <= dio_rdata_l_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[7] <= dio_rdata_l_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[8] <= dio_rdata_l_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[9] <= dio_rdata_l_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[10] <= dio_rdata_l_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[11] <= dio_rdata_l_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[12] <= dio_rdata_l_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[13] <= dio_rdata_l_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[14] <= dio_rdata_l_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dio_rdata_l_2x[15] <= dio_rdata_l_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
poa_postamble_en_preset_2x[0] => ~NO_FANOUT~
poa_postamble_en_preset_2x[1] => ~NO_FANOUT~
wdp_dm_h_2x[0] => dm[0].dm_ddio_out.DATAINHI
wdp_dm_h_2x[1] => dm[1].dm_ddio_out.DATAINHI
wdp_dm_l_2x[0] => dm[0].dm_ddio_out.DATAINLO
wdp_dm_l_2x[1] => dm[1].dm_ddio_out.DATAINLO
wdp_wdata_h_2x[0] => dqs_group[0].dq[0].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[1] => dqs_group[0].dq[1].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[2] => dqs_group[0].dq[2].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[3] => dqs_group[0].dq[3].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[4] => dqs_group[0].dq[4].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[5] => dqs_group[0].dq[5].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[6] => dqs_group[0].dq[6].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[7] => dqs_group[0].dq[7].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[8] => dqs_group[1].dq[0].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[9] => dqs_group[1].dq[1].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[10] => dqs_group[1].dq[2].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[11] => dqs_group[1].dq[3].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[12] => dqs_group[1].dq[4].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[13] => dqs_group[1].dq[5].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[14] => dqs_group[1].dq[6].dq_ddio_out.DATAINHI
wdp_wdata_h_2x[15] => dqs_group[1].dq[7].dq_ddio_out.DATAINHI
wdp_wdata_l_2x[0] => dqs_group[0].dq[0].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[1] => dqs_group[0].dq[1].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[2] => dqs_group[0].dq[2].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[3] => dqs_group[0].dq[3].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[4] => dqs_group[0].dq[4].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[5] => dqs_group[0].dq[5].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[6] => dqs_group[0].dq[6].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[7] => dqs_group[0].dq[7].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[8] => dqs_group[1].dq[0].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[9] => dqs_group[1].dq[1].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[10] => dqs_group[1].dq[2].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[11] => dqs_group[1].dq[3].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[12] => dqs_group[1].dq[4].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[13] => dqs_group[1].dq[5].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[14] => dqs_group[1].dq[6].dq_ddio_out.DATAINLO
wdp_wdata_l_2x[15] => dqs_group[1].dq[7].dq_ddio_out.DATAINLO
wdp_wdata_oe_2x[0] => wdp_wdata_oe_2x_r[0].DATAIN
wdp_wdata_oe_2x[1] => wdp_wdata_oe_2x_r[1].DATAIN
wdp_wdata_oe_2x[2] => wdp_wdata_oe_2x_r[2].DATAIN
wdp_wdata_oe_2x[3] => wdp_wdata_oe_2x_r[3].DATAIN
wdp_wdata_oe_2x[4] => wdp_wdata_oe_2x_r[4].DATAIN
wdp_wdata_oe_2x[5] => wdp_wdata_oe_2x_r[5].DATAIN
wdp_wdata_oe_2x[6] => wdp_wdata_oe_2x_r[6].DATAIN
wdp_wdata_oe_2x[7] => wdp_wdata_oe_2x_r[7].DATAIN
wdp_wdata_oe_2x[8] => wdp_wdata_oe_2x_r[8].DATAIN
wdp_wdata_oe_2x[9] => wdp_wdata_oe_2x_r[9].DATAIN
wdp_wdata_oe_2x[10] => wdp_wdata_oe_2x_r[10].DATAIN
wdp_wdata_oe_2x[11] => wdp_wdata_oe_2x_r[11].DATAIN
wdp_wdata_oe_2x[12] => wdp_wdata_oe_2x_r[12].DATAIN
wdp_wdata_oe_2x[13] => wdp_wdata_oe_2x_r[13].DATAIN
wdp_wdata_oe_2x[14] => wdp_wdata_oe_2x_r[14].DATAIN
wdp_wdata_oe_2x[15] => wdp_wdata_oe_2x_r[15].DATAIN
wdp_wdqs_2x[0] => dqs[0].dqs_ddio_out.DATAINHI
wdp_wdqs_2x[1] => dqs[1].dqs_ddio_out.DATAINHI
wdp_wdqs_oe_2x[0] => dqs[0].dqsoe_ddio_oe.OE
wdp_wdqs_oe_2x[1] => dqs[1].dqsoe_ddio_oe.OE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
datain[0] => ddio_in_0fd:auto_generated.datain[0]
inclock => ddio_in_0fd:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ddio_in_0fd:auto_generated.aclr
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_0fd:auto_generated.dataout_h[0]
dataout_l[0] <= ddio_in_0fd:auto_generated.dataout_l[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated
aclr => input_cell_h[0].IN0
aclr => input_cell_l[0].IN0
aclr => input_latch_l[0].IN0
datain[0] => input_cell_h[0].DATAIN
datain[0] => input_cell_l[0].DATAIN
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp
phy_clk_1x => phy_clk_1x.IN1
resync_clk_2x => resync_clk_2x.IN1
reset_phy_clk_1x_n => rd_ram_rd_addr[0].ACLR
reset_phy_clk_1x_n => rd_ram_rd_addr[1].ACLR
reset_phy_clk_1x_n => rd_ram_rd_addr[2].ACLR
reset_phy_clk_1x_n => dec_read_lat_sync_r.ACLR
reset_phy_clk_1x_n => inc_read_lat_sync_r.ACLR
reset_resync_clk_2x_n => dmx_swap_sync_r.ACLR
reset_resync_clk_2x_n => dmx_swap_sync.ACLR
reset_resync_clk_2x_n => dmx_swap_ams.ACLR
reset_resync_clk_2x_n => state.ACLR
reset_resync_clk_2x_n => rd_ram_wr_addr[0].ACLR
reset_resync_clk_2x_n => rd_ram_wr_addr[1].PRESET
reset_resync_clk_2x_n => rd_ram_wr_addr[2].PRESET
reset_resync_clk_2x_n => rd_ram_wr_addr[3].ACLR
seq_rdp_dec_read_lat_1x => rd_addr_double_inc.IN1
seq_rdp_dec_read_lat_1x => dec_read_lat_sync_r.DATAIN
seq_rdp_dmx_swap => dmx_swap_ams.DATAIN
seq_rdp_inc_read_lat_1x => rd_addr_stall.IN1
seq_rdp_inc_read_lat_1x => inc_read_lat_sync_r.DATAIN
dio_rdata_h_2x[0] => rd_data_piped_2x[0].IN1
dio_rdata_h_2x[1] => rd_data_piped_2x[1].IN1
dio_rdata_h_2x[2] => rd_data_piped_2x[2].IN1
dio_rdata_h_2x[3] => rd_data_piped_2x[3].IN1
dio_rdata_h_2x[4] => rd_data_piped_2x[4].IN1
dio_rdata_h_2x[5] => rd_data_piped_2x[5].IN1
dio_rdata_h_2x[6] => rd_data_piped_2x[6].IN1
dio_rdata_h_2x[7] => rd_data_piped_2x[7].IN1
dio_rdata_h_2x[8] => rd_data_piped_2x[16].IN1
dio_rdata_h_2x[9] => rd_data_piped_2x[17].IN1
dio_rdata_h_2x[10] => rd_data_piped_2x[18].IN1
dio_rdata_h_2x[11] => rd_data_piped_2x[19].IN1
dio_rdata_h_2x[12] => rd_data_piped_2x[20].IN1
dio_rdata_h_2x[13] => rd_data_piped_2x[21].IN1
dio_rdata_h_2x[14] => rd_data_piped_2x[22].IN1
dio_rdata_h_2x[15] => rd_data_piped_2x[23].IN1
dio_rdata_l_2x[0] => rd_data_piped_2x[8].IN1
dio_rdata_l_2x[1] => rd_data_piped_2x[9].IN1
dio_rdata_l_2x[2] => rd_data_piped_2x[10].IN1
dio_rdata_l_2x[3] => rd_data_piped_2x[11].IN1
dio_rdata_l_2x[4] => rd_data_piped_2x[12].IN1
dio_rdata_l_2x[5] => rd_data_piped_2x[13].IN1
dio_rdata_l_2x[6] => rd_data_piped_2x[14].IN1
dio_rdata_l_2x[7] => rd_data_piped_2x[15].IN1
dio_rdata_l_2x[8] => rd_data_piped_2x[24].IN1
dio_rdata_l_2x[9] => rd_data_piped_2x[25].IN1
dio_rdata_l_2x[10] => rd_data_piped_2x[26].IN1
dio_rdata_l_2x[11] => rd_data_piped_2x[27].IN1
dio_rdata_l_2x[12] => rd_data_piped_2x[28].IN1
dio_rdata_l_2x[13] => rd_data_piped_2x[29].IN1
dio_rdata_l_2x[14] => rd_data_piped_2x[30].IN1
dio_rdata_l_2x[15] => rd_data_piped_2x[31].IN1
ctl_mem_rdata[0] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[1] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[2] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[3] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[4] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[5] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[6] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[7] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[8] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[9] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[10] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[11] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[12] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[13] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[14] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[15] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[16] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[17] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[18] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[19] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[20] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[21] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[22] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[23] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[24] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[25] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[26] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[27] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[28] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[29] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[30] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[31] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[32] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[33] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[34] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[35] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[36] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[37] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[38] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[39] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[40] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[41] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[42] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[43] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[44] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[45] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[46] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[47] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[48] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[49] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[50] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[51] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[52] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[53] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[54] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[55] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[56] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[57] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[58] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[59] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[60] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[61] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[62] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b
ctl_mem_rdata[63] <= altsyncram:half_rate_ram_gen.altsyncram_component.q_b


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component
wren_a => altsyncram_7ch1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7ch1:auto_generated.data_a[0]
data_a[1] => altsyncram_7ch1:auto_generated.data_a[1]
data_a[2] => altsyncram_7ch1:auto_generated.data_a[2]
data_a[3] => altsyncram_7ch1:auto_generated.data_a[3]
data_a[4] => altsyncram_7ch1:auto_generated.data_a[4]
data_a[5] => altsyncram_7ch1:auto_generated.data_a[5]
data_a[6] => altsyncram_7ch1:auto_generated.data_a[6]
data_a[7] => altsyncram_7ch1:auto_generated.data_a[7]
data_a[8] => altsyncram_7ch1:auto_generated.data_a[8]
data_a[9] => altsyncram_7ch1:auto_generated.data_a[9]
data_a[10] => altsyncram_7ch1:auto_generated.data_a[10]
data_a[11] => altsyncram_7ch1:auto_generated.data_a[11]
data_a[12] => altsyncram_7ch1:auto_generated.data_a[12]
data_a[13] => altsyncram_7ch1:auto_generated.data_a[13]
data_a[14] => altsyncram_7ch1:auto_generated.data_a[14]
data_a[15] => altsyncram_7ch1:auto_generated.data_a[15]
data_a[16] => altsyncram_7ch1:auto_generated.data_a[16]
data_a[17] => altsyncram_7ch1:auto_generated.data_a[17]
data_a[18] => altsyncram_7ch1:auto_generated.data_a[18]
data_a[19] => altsyncram_7ch1:auto_generated.data_a[19]
data_a[20] => altsyncram_7ch1:auto_generated.data_a[20]
data_a[21] => altsyncram_7ch1:auto_generated.data_a[21]
data_a[22] => altsyncram_7ch1:auto_generated.data_a[22]
data_a[23] => altsyncram_7ch1:auto_generated.data_a[23]
data_a[24] => altsyncram_7ch1:auto_generated.data_a[24]
data_a[25] => altsyncram_7ch1:auto_generated.data_a[25]
data_a[26] => altsyncram_7ch1:auto_generated.data_a[26]
data_a[27] => altsyncram_7ch1:auto_generated.data_a[27]
data_a[28] => altsyncram_7ch1:auto_generated.data_a[28]
data_a[29] => altsyncram_7ch1:auto_generated.data_a[29]
data_a[30] => altsyncram_7ch1:auto_generated.data_a[30]
data_a[31] => altsyncram_7ch1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
address_a[0] => altsyncram_7ch1:auto_generated.address_a[0]
address_a[1] => altsyncram_7ch1:auto_generated.address_a[1]
address_a[2] => altsyncram_7ch1:auto_generated.address_a[2]
address_a[3] => altsyncram_7ch1:auto_generated.address_a[3]
address_b[0] => altsyncram_7ch1:auto_generated.address_b[0]
address_b[1] => altsyncram_7ch1:auto_generated.address_b[1]
address_b[2] => altsyncram_7ch1:auto_generated.address_b[2]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7ch1:auto_generated.clock0
clock1 => altsyncram_7ch1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_7ch1:auto_generated.q_b[0]
q_b[1] <= altsyncram_7ch1:auto_generated.q_b[1]
q_b[2] <= altsyncram_7ch1:auto_generated.q_b[2]
q_b[3] <= altsyncram_7ch1:auto_generated.q_b[3]
q_b[4] <= altsyncram_7ch1:auto_generated.q_b[4]
q_b[5] <= altsyncram_7ch1:auto_generated.q_b[5]
q_b[6] <= altsyncram_7ch1:auto_generated.q_b[6]
q_b[7] <= altsyncram_7ch1:auto_generated.q_b[7]
q_b[8] <= altsyncram_7ch1:auto_generated.q_b[8]
q_b[9] <= altsyncram_7ch1:auto_generated.q_b[9]
q_b[10] <= altsyncram_7ch1:auto_generated.q_b[10]
q_b[11] <= altsyncram_7ch1:auto_generated.q_b[11]
q_b[12] <= altsyncram_7ch1:auto_generated.q_b[12]
q_b[13] <= altsyncram_7ch1:auto_generated.q_b[13]
q_b[14] <= altsyncram_7ch1:auto_generated.q_b[14]
q_b[15] <= altsyncram_7ch1:auto_generated.q_b[15]
q_b[16] <= altsyncram_7ch1:auto_generated.q_b[16]
q_b[17] <= altsyncram_7ch1:auto_generated.q_b[17]
q_b[18] <= altsyncram_7ch1:auto_generated.q_b[18]
q_b[19] <= altsyncram_7ch1:auto_generated.q_b[19]
q_b[20] <= altsyncram_7ch1:auto_generated.q_b[20]
q_b[21] <= altsyncram_7ch1:auto_generated.q_b[21]
q_b[22] <= altsyncram_7ch1:auto_generated.q_b[22]
q_b[23] <= altsyncram_7ch1:auto_generated.q_b[23]
q_b[24] <= altsyncram_7ch1:auto_generated.q_b[24]
q_b[25] <= altsyncram_7ch1:auto_generated.q_b[25]
q_b[26] <= altsyncram_7ch1:auto_generated.q_b[26]
q_b[27] <= altsyncram_7ch1:auto_generated.q_b[27]
q_b[28] <= altsyncram_7ch1:auto_generated.q_b[28]
q_b[29] <= altsyncram_7ch1:auto_generated.q_b[29]
q_b[30] <= altsyncram_7ch1:auto_generated.q_b[30]
q_b[31] <= altsyncram_7ch1:auto_generated.q_b[31]
q_b[32] <= altsyncram_7ch1:auto_generated.q_b[32]
q_b[33] <= altsyncram_7ch1:auto_generated.q_b[33]
q_b[34] <= altsyncram_7ch1:auto_generated.q_b[34]
q_b[35] <= altsyncram_7ch1:auto_generated.q_b[35]
q_b[36] <= altsyncram_7ch1:auto_generated.q_b[36]
q_b[37] <= altsyncram_7ch1:auto_generated.q_b[37]
q_b[38] <= altsyncram_7ch1:auto_generated.q_b[38]
q_b[39] <= altsyncram_7ch1:auto_generated.q_b[39]
q_b[40] <= altsyncram_7ch1:auto_generated.q_b[40]
q_b[41] <= altsyncram_7ch1:auto_generated.q_b[41]
q_b[42] <= altsyncram_7ch1:auto_generated.q_b[42]
q_b[43] <= altsyncram_7ch1:auto_generated.q_b[43]
q_b[44] <= altsyncram_7ch1:auto_generated.q_b[44]
q_b[45] <= altsyncram_7ch1:auto_generated.q_b[45]
q_b[46] <= altsyncram_7ch1:auto_generated.q_b[46]
q_b[47] <= altsyncram_7ch1:auto_generated.q_b[47]
q_b[48] <= altsyncram_7ch1:auto_generated.q_b[48]
q_b[49] <= altsyncram_7ch1:auto_generated.q_b[49]
q_b[50] <= altsyncram_7ch1:auto_generated.q_b[50]
q_b[51] <= altsyncram_7ch1:auto_generated.q_b[51]
q_b[52] <= altsyncram_7ch1:auto_generated.q_b[52]
q_b[53] <= altsyncram_7ch1:auto_generated.q_b[53]
q_b[54] <= altsyncram_7ch1:auto_generated.q_b[54]
q_b[55] <= altsyncram_7ch1:auto_generated.q_b[55]
q_b[56] <= altsyncram_7ch1:auto_generated.q_b[56]
q_b[57] <= altsyncram_7ch1:auto_generated.q_b[57]
q_b[58] <= altsyncram_7ch1:auto_generated.q_b[58]
q_b[59] <= altsyncram_7ch1:auto_generated.q_b[59]
q_b[60] <= altsyncram_7ch1:auto_generated.q_b[60]
q_b[61] <= altsyncram_7ch1:auto_generated.q_b[61]
q_b[62] <= altsyncram_7ch1:auto_generated.q_b[62]
q_b[63] <= altsyncram_7ch1:auto_generated.q_b[63]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a0.PORTBDATAOUT1
q_b[33] <= ram_block1a1.PORTBDATAOUT1
q_b[34] <= ram_block1a2.PORTBDATAOUT1
q_b[35] <= ram_block1a3.PORTBDATAOUT1
q_b[36] <= ram_block1a4.PORTBDATAOUT1
q_b[37] <= ram_block1a5.PORTBDATAOUT1
q_b[38] <= ram_block1a6.PORTBDATAOUT1
q_b[39] <= ram_block1a7.PORTBDATAOUT1
q_b[40] <= ram_block1a8.PORTBDATAOUT1
q_b[41] <= ram_block1a9.PORTBDATAOUT1
q_b[42] <= ram_block1a10.PORTBDATAOUT1
q_b[43] <= ram_block1a11.PORTBDATAOUT1
q_b[44] <= ram_block1a12.PORTBDATAOUT1
q_b[45] <= ram_block1a13.PORTBDATAOUT1
q_b[46] <= ram_block1a14.PORTBDATAOUT1
q_b[47] <= ram_block1a15.PORTBDATAOUT1
q_b[48] <= ram_block1a16.PORTBDATAOUT1
q_b[49] <= ram_block1a17.PORTBDATAOUT1
q_b[50] <= ram_block1a18.PORTBDATAOUT1
q_b[51] <= ram_block1a19.PORTBDATAOUT1
q_b[52] <= ram_block1a20.PORTBDATAOUT1
q_b[53] <= ram_block1a21.PORTBDATAOUT1
q_b[54] <= ram_block1a22.PORTBDATAOUT1
q_b[55] <= ram_block1a23.PORTBDATAOUT1
q_b[56] <= ram_block1a24.PORTBDATAOUT1
q_b[57] <= ram_block1a25.PORTBDATAOUT1
q_b[58] <= ram_block1a26.PORTBDATAOUT1
q_b[59] <= ram_block1a27.PORTBDATAOUT1
q_b[60] <= ram_block1a28.PORTBDATAOUT1
q_b[61] <= ram_block1a29.PORTBDATAOUT1
q_b[62] <= ram_block1a30.PORTBDATAOUT1
q_b[63] <= ram_block1a31.PORTBDATAOUT1
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp
phy_clk_1x => ctl_mem_dm_r2[0].CLK
phy_clk_1x => ctl_mem_dm_r2[1].CLK
phy_clk_1x => ctl_mem_dm_r2[2].CLK
phy_clk_1x => ctl_mem_dm_r2[3].CLK
phy_clk_1x => ctl_mem_dm_r2[4].CLK
phy_clk_1x => ctl_mem_dm_r2[5].CLK
phy_clk_1x => ctl_mem_dm_r2[6].CLK
phy_clk_1x => ctl_mem_dm_r2[7].CLK
phy_clk_1x => ctl_mem_dm_r1[0].CLK
phy_clk_1x => ctl_mem_dm_r1[1].CLK
phy_clk_1x => ctl_mem_dm_r1[2].CLK
phy_clk_1x => ctl_mem_dm_r1[3].CLK
phy_clk_1x => ctl_mem_dm_r1[4].CLK
phy_clk_1x => ctl_mem_dm_r1[5].CLK
phy_clk_1x => ctl_mem_dm_r1[6].CLK
phy_clk_1x => ctl_mem_dm_r1[7].CLK
phy_clk_1x => wdata_dm_1x_r.CLK
phy_clk_1x => ctl_mem_wdata_r2[0].CLK
phy_clk_1x => ctl_mem_wdata_r2[1].CLK
phy_clk_1x => ctl_mem_wdata_r2[2].CLK
phy_clk_1x => ctl_mem_wdata_r2[3].CLK
phy_clk_1x => ctl_mem_wdata_r2[4].CLK
phy_clk_1x => ctl_mem_wdata_r2[5].CLK
phy_clk_1x => ctl_mem_wdata_r2[6].CLK
phy_clk_1x => ctl_mem_wdata_r2[7].CLK
phy_clk_1x => ctl_mem_wdata_r2[8].CLK
phy_clk_1x => ctl_mem_wdata_r2[9].CLK
phy_clk_1x => ctl_mem_wdata_r2[10].CLK
phy_clk_1x => ctl_mem_wdata_r2[11].CLK
phy_clk_1x => ctl_mem_wdata_r2[12].CLK
phy_clk_1x => ctl_mem_wdata_r2[13].CLK
phy_clk_1x => ctl_mem_wdata_r2[14].CLK
phy_clk_1x => ctl_mem_wdata_r2[15].CLK
phy_clk_1x => ctl_mem_wdata_r2[16].CLK
phy_clk_1x => ctl_mem_wdata_r2[17].CLK
phy_clk_1x => ctl_mem_wdata_r2[18].CLK
phy_clk_1x => ctl_mem_wdata_r2[19].CLK
phy_clk_1x => ctl_mem_wdata_r2[20].CLK
phy_clk_1x => ctl_mem_wdata_r2[21].CLK
phy_clk_1x => ctl_mem_wdata_r2[22].CLK
phy_clk_1x => ctl_mem_wdata_r2[23].CLK
phy_clk_1x => ctl_mem_wdata_r2[24].CLK
phy_clk_1x => ctl_mem_wdata_r2[25].CLK
phy_clk_1x => ctl_mem_wdata_r2[26].CLK
phy_clk_1x => ctl_mem_wdata_r2[27].CLK
phy_clk_1x => ctl_mem_wdata_r2[28].CLK
phy_clk_1x => ctl_mem_wdata_r2[29].CLK
phy_clk_1x => ctl_mem_wdata_r2[30].CLK
phy_clk_1x => ctl_mem_wdata_r2[31].CLK
phy_clk_1x => ctl_mem_wdata_r2[32].CLK
phy_clk_1x => ctl_mem_wdata_r2[33].CLK
phy_clk_1x => ctl_mem_wdata_r2[34].CLK
phy_clk_1x => ctl_mem_wdata_r2[35].CLK
phy_clk_1x => ctl_mem_wdata_r2[36].CLK
phy_clk_1x => ctl_mem_wdata_r2[37].CLK
phy_clk_1x => ctl_mem_wdata_r2[38].CLK
phy_clk_1x => ctl_mem_wdata_r2[39].CLK
phy_clk_1x => ctl_mem_wdata_r2[40].CLK
phy_clk_1x => ctl_mem_wdata_r2[41].CLK
phy_clk_1x => ctl_mem_wdata_r2[42].CLK
phy_clk_1x => ctl_mem_wdata_r2[43].CLK
phy_clk_1x => ctl_mem_wdata_r2[44].CLK
phy_clk_1x => ctl_mem_wdata_r2[45].CLK
phy_clk_1x => ctl_mem_wdata_r2[46].CLK
phy_clk_1x => ctl_mem_wdata_r2[47].CLK
phy_clk_1x => ctl_mem_wdata_r2[48].CLK
phy_clk_1x => ctl_mem_wdata_r2[49].CLK
phy_clk_1x => ctl_mem_wdata_r2[50].CLK
phy_clk_1x => ctl_mem_wdata_r2[51].CLK
phy_clk_1x => ctl_mem_wdata_r2[52].CLK
phy_clk_1x => ctl_mem_wdata_r2[53].CLK
phy_clk_1x => ctl_mem_wdata_r2[54].CLK
phy_clk_1x => ctl_mem_wdata_r2[55].CLK
phy_clk_1x => ctl_mem_wdata_r2[56].CLK
phy_clk_1x => ctl_mem_wdata_r2[57].CLK
phy_clk_1x => ctl_mem_wdata_r2[58].CLK
phy_clk_1x => ctl_mem_wdata_r2[59].CLK
phy_clk_1x => ctl_mem_wdata_r2[60].CLK
phy_clk_1x => ctl_mem_wdata_r2[61].CLK
phy_clk_1x => ctl_mem_wdata_r2[62].CLK
phy_clk_1x => ctl_mem_wdata_r2[63].CLK
phy_clk_1x => ctl_mem_wdata_r1[0].CLK
phy_clk_1x => ctl_mem_wdata_r1[1].CLK
phy_clk_1x => ctl_mem_wdata_r1[2].CLK
phy_clk_1x => ctl_mem_wdata_r1[3].CLK
phy_clk_1x => ctl_mem_wdata_r1[4].CLK
phy_clk_1x => ctl_mem_wdata_r1[5].CLK
phy_clk_1x => ctl_mem_wdata_r1[6].CLK
phy_clk_1x => ctl_mem_wdata_r1[7].CLK
phy_clk_1x => ctl_mem_wdata_r1[8].CLK
phy_clk_1x => ctl_mem_wdata_r1[9].CLK
phy_clk_1x => ctl_mem_wdata_r1[10].CLK
phy_clk_1x => ctl_mem_wdata_r1[11].CLK
phy_clk_1x => ctl_mem_wdata_r1[12].CLK
phy_clk_1x => ctl_mem_wdata_r1[13].CLK
phy_clk_1x => ctl_mem_wdata_r1[14].CLK
phy_clk_1x => ctl_mem_wdata_r1[15].CLK
phy_clk_1x => ctl_mem_wdata_r1[16].CLK
phy_clk_1x => ctl_mem_wdata_r1[17].CLK
phy_clk_1x => ctl_mem_wdata_r1[18].CLK
phy_clk_1x => ctl_mem_wdata_r1[19].CLK
phy_clk_1x => ctl_mem_wdata_r1[20].CLK
phy_clk_1x => ctl_mem_wdata_r1[21].CLK
phy_clk_1x => ctl_mem_wdata_r1[22].CLK
phy_clk_1x => ctl_mem_wdata_r1[23].CLK
phy_clk_1x => ctl_mem_wdata_r1[24].CLK
phy_clk_1x => ctl_mem_wdata_r1[25].CLK
phy_clk_1x => ctl_mem_wdata_r1[26].CLK
phy_clk_1x => ctl_mem_wdata_r1[27].CLK
phy_clk_1x => ctl_mem_wdata_r1[28].CLK
phy_clk_1x => ctl_mem_wdata_r1[29].CLK
phy_clk_1x => ctl_mem_wdata_r1[30].CLK
phy_clk_1x => ctl_mem_wdata_r1[31].CLK
phy_clk_1x => ctl_mem_wdata_r1[32].CLK
phy_clk_1x => ctl_mem_wdata_r1[33].CLK
phy_clk_1x => ctl_mem_wdata_r1[34].CLK
phy_clk_1x => ctl_mem_wdata_r1[35].CLK
phy_clk_1x => ctl_mem_wdata_r1[36].CLK
phy_clk_1x => ctl_mem_wdata_r1[37].CLK
phy_clk_1x => ctl_mem_wdata_r1[38].CLK
phy_clk_1x => ctl_mem_wdata_r1[39].CLK
phy_clk_1x => ctl_mem_wdata_r1[40].CLK
phy_clk_1x => ctl_mem_wdata_r1[41].CLK
phy_clk_1x => ctl_mem_wdata_r1[42].CLK
phy_clk_1x => ctl_mem_wdata_r1[43].CLK
phy_clk_1x => ctl_mem_wdata_r1[44].CLK
phy_clk_1x => ctl_mem_wdata_r1[45].CLK
phy_clk_1x => ctl_mem_wdata_r1[46].CLK
phy_clk_1x => ctl_mem_wdata_r1[47].CLK
phy_clk_1x => ctl_mem_wdata_r1[48].CLK
phy_clk_1x => ctl_mem_wdata_r1[49].CLK
phy_clk_1x => ctl_mem_wdata_r1[50].CLK
phy_clk_1x => ctl_mem_wdata_r1[51].CLK
phy_clk_1x => ctl_mem_wdata_r1[52].CLK
phy_clk_1x => ctl_mem_wdata_r1[53].CLK
phy_clk_1x => ctl_mem_wdata_r1[54].CLK
phy_clk_1x => ctl_mem_wdata_r1[55].CLK
phy_clk_1x => ctl_mem_wdata_r1[56].CLK
phy_clk_1x => ctl_mem_wdata_r1[57].CLK
phy_clk_1x => ctl_mem_wdata_r1[58].CLK
phy_clk_1x => ctl_mem_wdata_r1[59].CLK
phy_clk_1x => ctl_mem_wdata_r1[60].CLK
phy_clk_1x => ctl_mem_wdata_r1[61].CLK
phy_clk_1x => ctl_mem_wdata_r1[62].CLK
phy_clk_1x => ctl_mem_wdata_r1[63].CLK
phy_clk_1x => wdata_valid_1x_r[0].CLK
phy_clk_1x => wdata_valid_1x_r[1].CLK
phy_clk_1x => wdata_valid_1x_r[2].CLK
phy_clk_1x => wdata_valid_1x_r[3].CLK
phy_clk_1x => wdata_valid_1x_r2[0].CLK
phy_clk_1x => wdata_valid_1x_r2[1].CLK
phy_clk_1x => wdata_valid_1x_r2[2].CLK
phy_clk_1x => wdata_valid_1x_r2[3].CLK
phy_clk_1x => wdata_valid_1x_r1[0].CLK
phy_clk_1x => wdata_valid_1x_r1[1].CLK
phy_clk_1x => wdata_valid_1x_r1[2].CLK
phy_clk_1x => wdata_valid_1x_r1[3].CLK
phy_clk_1x => dqs_burst_1x_r[1].CLK
phy_clk_1x => dqs_burst_1x_r[0].CLK
mem_clk_2x => dqs_burst_2x_r3[1].CLK
mem_clk_2x => dqs_burst_2x_r2[1].CLK
mem_clk_2x => dqs_burst_2x_r1[1].CLK
mem_clk_2x => dqs_burst_2x_r3[0].CLK
mem_clk_2x => dqs_burst_2x_r2[0].CLK
mem_clk_2x => dqs_burst_2x_r1[0].CLK
write_clk_2x => wdp_dm_h_2x[1]~reg0.CLK
write_clk_2x => wdp_dm_l_2x[1]~reg0.CLK
write_clk_2x => wdp_dm_h_2x[0]~reg0.CLK
write_clk_2x => wdp_dm_l_2x[0]~reg0.CLK
write_clk_2x => dm_sel.CLK
write_clk_2x => wdata_dm_2x_r2.CLK
write_clk_2x => wdata_dm_2x_r1.CLK
write_clk_2x => wdp_wdata_h_2x[15]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[15]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[14]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[14]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[13]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[13]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[12]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[12]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[11]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[11]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[10]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[10]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[9]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[9]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[8]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[8]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[7]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[7]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[6]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[6]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[5]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[5]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[4]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[4]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[3]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[3]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[2]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[2]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[1]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[1]~reg0.CLK
write_clk_2x => wdp_wdata_h_2x[0]~reg0.CLK
write_clk_2x => wdp_wdata_l_2x[0]~reg0.CLK
write_clk_2x => wdata_sel[3].CLK
write_clk_2x => wdata_sel[2].CLK
write_clk_2x => wdata_sel[1].CLK
write_clk_2x => wdata_sel[0].CLK
write_clk_2x => wdata_valid_2x_r2[0].CLK
write_clk_2x => wdata_valid_2x_r2[1].CLK
write_clk_2x => wdata_valid_2x_r2[2].CLK
write_clk_2x => wdata_valid_2x_r2[3].CLK
write_clk_2x => wdata_valid_2x_r1[0].CLK
write_clk_2x => wdata_valid_2x_r1[1].CLK
write_clk_2x => wdata_valid_2x_r1[2].CLK
write_clk_2x => wdata_valid_2x_r1[3].CLK
write_clk_2x => dq_oe_2x[0].CLK
write_clk_2x => dq_oe_2x[1].CLK
write_clk_2x => dq_oe_2x[2].CLK
write_clk_2x => dq_oe_2x[3].CLK
reset_phy_clk_1x_n => wdata_valid_1x_r2[0].ACLR
reset_phy_clk_1x_n => wdata_valid_1x_r2[1].ACLR
reset_phy_clk_1x_n => wdata_valid_1x_r2[2].ACLR
reset_phy_clk_1x_n => wdata_valid_1x_r2[3].ACLR
reset_phy_clk_1x_n => wdata_valid_1x_r1[0].ACLR
reset_phy_clk_1x_n => wdata_valid_1x_r1[1].ACLR
reset_phy_clk_1x_n => wdata_valid_1x_r1[2].ACLR
reset_phy_clk_1x_n => wdata_valid_1x_r1[3].ACLR
reset_phy_clk_1x_n => dqs_burst_1x_r[0].ACLR
reset_phy_clk_1x_n => dqs_burst_1x_r[1].ACLR
reset_mem_clk_2x_n => dqs_burst_2x_r3[0].ACLR
reset_mem_clk_2x_n => dqs_burst_2x_r2[0].ACLR
reset_mem_clk_2x_n => dqs_burst_2x_r1[0].ACLR
reset_mem_clk_2x_n => dqs_burst_2x_r3[1].ACLR
reset_mem_clk_2x_n => dqs_burst_2x_r2[1].ACLR
reset_mem_clk_2x_n => dqs_burst_2x_r1[1].ACLR
reset_write_clk_2x_n => dq_oe_2x[0].ACLR
reset_write_clk_2x_n => dq_oe_2x[1].ACLR
reset_write_clk_2x_n => dq_oe_2x[2].ACLR
reset_write_clk_2x_n => dq_oe_2x[3].ACLR
ctl_mem_be[0] => ctl_mem_dm_r1[0].DATAIN
ctl_mem_be[1] => ctl_mem_dm_r1[1].DATAIN
ctl_mem_be[2] => ctl_mem_dm_r1[2].DATAIN
ctl_mem_be[3] => ctl_mem_dm_r1[3].DATAIN
ctl_mem_be[4] => ctl_mem_dm_r1[4].DATAIN
ctl_mem_be[5] => ctl_mem_dm_r1[5].DATAIN
ctl_mem_be[6] => ctl_mem_dm_r1[6].DATAIN
ctl_mem_be[7] => ctl_mem_dm_r1[7].DATAIN
ctl_mem_dqs_burst => dqs_burst_1x_r[1].DATAIN
ctl_mem_dqs_burst => dqs_burst_1x_r[0].DATAIN
ctl_mem_wdata[0] => ctl_mem_wdata_r1[0].DATAIN
ctl_mem_wdata[1] => ctl_mem_wdata_r1[1].DATAIN
ctl_mem_wdata[2] => ctl_mem_wdata_r1[2].DATAIN
ctl_mem_wdata[3] => ctl_mem_wdata_r1[3].DATAIN
ctl_mem_wdata[4] => ctl_mem_wdata_r1[4].DATAIN
ctl_mem_wdata[5] => ctl_mem_wdata_r1[5].DATAIN
ctl_mem_wdata[6] => ctl_mem_wdata_r1[6].DATAIN
ctl_mem_wdata[7] => ctl_mem_wdata_r1[7].DATAIN
ctl_mem_wdata[8] => ctl_mem_wdata_r1[8].DATAIN
ctl_mem_wdata[9] => ctl_mem_wdata_r1[9].DATAIN
ctl_mem_wdata[10] => ctl_mem_wdata_r1[10].DATAIN
ctl_mem_wdata[11] => ctl_mem_wdata_r1[11].DATAIN
ctl_mem_wdata[12] => ctl_mem_wdata_r1[12].DATAIN
ctl_mem_wdata[13] => ctl_mem_wdata_r1[13].DATAIN
ctl_mem_wdata[14] => ctl_mem_wdata_r1[14].DATAIN
ctl_mem_wdata[15] => ctl_mem_wdata_r1[15].DATAIN
ctl_mem_wdata[16] => ctl_mem_wdata_r1[16].DATAIN
ctl_mem_wdata[17] => ctl_mem_wdata_r1[17].DATAIN
ctl_mem_wdata[18] => ctl_mem_wdata_r1[18].DATAIN
ctl_mem_wdata[19] => ctl_mem_wdata_r1[19].DATAIN
ctl_mem_wdata[20] => ctl_mem_wdata_r1[20].DATAIN
ctl_mem_wdata[21] => ctl_mem_wdata_r1[21].DATAIN
ctl_mem_wdata[22] => ctl_mem_wdata_r1[22].DATAIN
ctl_mem_wdata[23] => ctl_mem_wdata_r1[23].DATAIN
ctl_mem_wdata[24] => ctl_mem_wdata_r1[24].DATAIN
ctl_mem_wdata[25] => ctl_mem_wdata_r1[25].DATAIN
ctl_mem_wdata[26] => ctl_mem_wdata_r1[26].DATAIN
ctl_mem_wdata[27] => ctl_mem_wdata_r1[27].DATAIN
ctl_mem_wdata[28] => ctl_mem_wdata_r1[28].DATAIN
ctl_mem_wdata[29] => ctl_mem_wdata_r1[29].DATAIN
ctl_mem_wdata[30] => ctl_mem_wdata_r1[30].DATAIN
ctl_mem_wdata[31] => ctl_mem_wdata_r1[31].DATAIN
ctl_mem_wdata[32] => ctl_mem_wdata_r1[32].DATAIN
ctl_mem_wdata[33] => ctl_mem_wdata_r1[33].DATAIN
ctl_mem_wdata[34] => ctl_mem_wdata_r1[34].DATAIN
ctl_mem_wdata[35] => ctl_mem_wdata_r1[35].DATAIN
ctl_mem_wdata[36] => ctl_mem_wdata_r1[36].DATAIN
ctl_mem_wdata[37] => ctl_mem_wdata_r1[37].DATAIN
ctl_mem_wdata[38] => ctl_mem_wdata_r1[38].DATAIN
ctl_mem_wdata[39] => ctl_mem_wdata_r1[39].DATAIN
ctl_mem_wdata[40] => ctl_mem_wdata_r1[40].DATAIN
ctl_mem_wdata[41] => ctl_mem_wdata_r1[41].DATAIN
ctl_mem_wdata[42] => ctl_mem_wdata_r1[42].DATAIN
ctl_mem_wdata[43] => ctl_mem_wdata_r1[43].DATAIN
ctl_mem_wdata[44] => ctl_mem_wdata_r1[44].DATAIN
ctl_mem_wdata[45] => ctl_mem_wdata_r1[45].DATAIN
ctl_mem_wdata[46] => ctl_mem_wdata_r1[46].DATAIN
ctl_mem_wdata[47] => ctl_mem_wdata_r1[47].DATAIN
ctl_mem_wdata[48] => ctl_mem_wdata_r1[48].DATAIN
ctl_mem_wdata[49] => ctl_mem_wdata_r1[49].DATAIN
ctl_mem_wdata[50] => ctl_mem_wdata_r1[50].DATAIN
ctl_mem_wdata[51] => ctl_mem_wdata_r1[51].DATAIN
ctl_mem_wdata[52] => ctl_mem_wdata_r1[52].DATAIN
ctl_mem_wdata[53] => ctl_mem_wdata_r1[53].DATAIN
ctl_mem_wdata[54] => ctl_mem_wdata_r1[54].DATAIN
ctl_mem_wdata[55] => ctl_mem_wdata_r1[55].DATAIN
ctl_mem_wdata[56] => ctl_mem_wdata_r1[56].DATAIN
ctl_mem_wdata[57] => ctl_mem_wdata_r1[57].DATAIN
ctl_mem_wdata[58] => ctl_mem_wdata_r1[58].DATAIN
ctl_mem_wdata[59] => ctl_mem_wdata_r1[59].DATAIN
ctl_mem_wdata[60] => ctl_mem_wdata_r1[60].DATAIN
ctl_mem_wdata[61] => ctl_mem_wdata_r1[61].DATAIN
ctl_mem_wdata[62] => ctl_mem_wdata_r1[62].DATAIN
ctl_mem_wdata[63] => ctl_mem_wdata_r1[63].DATAIN
ctl_mem_wdata_valid => wdata_dm_1x_r.DATAIN
ctl_mem_wdata_valid => wdata_valid_1x_r[0].DATAIN
ctl_mem_wdata_valid => wdata_valid_1x_r[1].DATAIN
ctl_mem_wdata_valid => wdata_valid_1x_r[2].DATAIN
ctl_mem_wdata_valid => wdata_valid_1x_r[3].DATAIN
ctl_mem_wdata_valid => wdata_valid_1x_r1[0].DATAIN
ctl_mem_wdata_valid => wdata_valid_1x_r1[1].DATAIN
ctl_mem_wdata_valid => wdata_valid_1x_r1[2].DATAIN
ctl_mem_wdata_valid => wdata_valid_1x_r1[3].DATAIN
wdp_wdata_h_2x[0] <= wdp_wdata_h_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[1] <= wdp_wdata_h_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[2] <= wdp_wdata_h_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[3] <= wdp_wdata_h_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[4] <= wdp_wdata_h_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[5] <= wdp_wdata_h_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[6] <= wdp_wdata_h_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[7] <= wdp_wdata_h_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[8] <= wdp_wdata_h_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[9] <= wdp_wdata_h_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[10] <= wdp_wdata_h_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[11] <= wdp_wdata_h_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[12] <= wdp_wdata_h_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[13] <= wdp_wdata_h_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[14] <= wdp_wdata_h_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_h_2x[15] <= wdp_wdata_h_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[0] <= wdp_wdata_l_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[1] <= wdp_wdata_l_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[2] <= wdp_wdata_l_2x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[3] <= wdp_wdata_l_2x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[4] <= wdp_wdata_l_2x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[5] <= wdp_wdata_l_2x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[6] <= wdp_wdata_l_2x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[7] <= wdp_wdata_l_2x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[8] <= wdp_wdata_l_2x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[9] <= wdp_wdata_l_2x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[10] <= wdp_wdata_l_2x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[11] <= wdp_wdata_l_2x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[12] <= wdp_wdata_l_2x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[13] <= wdp_wdata_l_2x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[14] <= wdp_wdata_l_2x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_l_2x[15] <= wdp_wdata_l_2x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[0] <= wdp_wdata_oe_2x_int[0].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[1] <= wdp_wdata_oe_2x_int[1].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[2] <= wdp_wdata_oe_2x_int[2].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[3] <= wdp_wdata_oe_2x_int[3].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[4] <= wdp_wdata_oe_2x_int[4].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[5] <= wdp_wdata_oe_2x_int[5].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[6] <= wdp_wdata_oe_2x_int[6].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[7] <= wdp_wdata_oe_2x_int[7].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[8] <= wdp_wdata_oe_2x_int[8].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[9] <= wdp_wdata_oe_2x_int[9].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[10] <= wdp_wdata_oe_2x_int[10].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[11] <= wdp_wdata_oe_2x_int[11].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[12] <= wdp_wdata_oe_2x_int[12].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[13] <= wdp_wdata_oe_2x_int[13].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[14] <= wdp_wdata_oe_2x_int[14].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdata_oe_2x[15] <= wdp_wdata_oe_2x_int[15].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_2x[0] <= wdp_wdqs_2x[0].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_2x[1] <= wdp_wdqs_2x[1].DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_oe_2x[0] <= wdp_wdqs_oe_2x.DB_MAX_OUTPUT_PORT_TYPE
wdp_wdqs_oe_2x[1] <= wdp_wdqs_oe_2x.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_h_2x[0] <= wdp_dm_h_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_h_2x[1] <= wdp_dm_h_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_l_2x[0] <= wdp_dm_l_2x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdp_dm_l_2x[1] <= wdp_dm_l_2x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc
ac_clk_1x => ~NO_FANOUT~
ac_clk_2x => ac_clk_2x.IN19
cs_n_clk_1x => ~NO_FANOUT~
cs_n_clk_2x => cs_n_clk_2x.IN1
phy_clk_1x => phy_clk_1x.IN20
reset_ac_clk_2x_n => reset_ac_clk_2x_n.IN2
reset_cs_n_clk_1x_n => ~NO_FANOUT~
reset_cs_n_clk_2x_n => ~NO_FANOUT~
ctl_add_1t_ac_lat => ctl_add_1t_ac_lat.IN20
ctl_add_1t_odt_lat => ~NO_FANOUT~
ctl_negedge_en => ctl_negedge_en.IN20
ctl_add_intermediate_regs => ctl_add_intermediate_regs.IN20
ctl_mem_addr_h[0] => ctl_mem_addr_h[0].IN1
ctl_mem_addr_h[1] => ctl_mem_addr_h[1].IN1
ctl_mem_addr_h[2] => ctl_mem_addr_h[2].IN1
ctl_mem_addr_h[3] => ctl_mem_addr_h[3].IN1
ctl_mem_addr_h[4] => ctl_mem_addr_h[4].IN1
ctl_mem_addr_h[5] => ctl_mem_addr_h[5].IN1
ctl_mem_addr_h[6] => ctl_mem_addr_h[6].IN1
ctl_mem_addr_h[7] => ctl_mem_addr_h[7].IN1
ctl_mem_addr_h[8] => ctl_mem_addr_h[8].IN1
ctl_mem_addr_h[9] => ctl_mem_addr_h[9].IN1
ctl_mem_addr_h[10] => ctl_mem_addr_h[10].IN1
ctl_mem_addr_h[11] => ctl_mem_addr_h[11].IN1
ctl_mem_addr_h[12] => ctl_mem_addr_h[12].IN1
ctl_mem_addr_l[0] => ctl_mem_addr_l[0].IN1
ctl_mem_addr_l[1] => ctl_mem_addr_l[1].IN1
ctl_mem_addr_l[2] => ctl_mem_addr_l[2].IN1
ctl_mem_addr_l[3] => ctl_mem_addr_l[3].IN1
ctl_mem_addr_l[4] => ctl_mem_addr_l[4].IN1
ctl_mem_addr_l[5] => ctl_mem_addr_l[5].IN1
ctl_mem_addr_l[6] => ctl_mem_addr_l[6].IN1
ctl_mem_addr_l[7] => ctl_mem_addr_l[7].IN1
ctl_mem_addr_l[8] => ctl_mem_addr_l[8].IN1
ctl_mem_addr_l[9] => ctl_mem_addr_l[9].IN1
ctl_mem_addr_l[10] => ctl_mem_addr_l[10].IN1
ctl_mem_addr_l[11] => ctl_mem_addr_l[11].IN1
ctl_mem_addr_l[12] => ctl_mem_addr_l[12].IN1
ctl_mem_ba_h[0] => ctl_mem_ba_h[0].IN1
ctl_mem_ba_h[1] => ctl_mem_ba_h[1].IN1
ctl_mem_ba_l[0] => ctl_mem_ba_l[0].IN1
ctl_mem_ba_l[1] => ctl_mem_ba_l[1].IN1
ctl_mem_cas_n_h => ctl_mem_cas_n_h.IN1
ctl_mem_cas_n_l => ctl_mem_cas_n_l.IN1
ctl_mem_cke_h[0] => ctl_mem_cke_h[0].IN1
ctl_mem_cke_l[0] => ctl_mem_cke_l[0].IN1
ctl_mem_cs_n_h[0] => ctl_mem_cs_n_h[0].IN1
ctl_mem_cs_n_l[0] => ctl_mem_cs_n_l[0].IN1
ctl_mem_odt_h[0] => ~NO_FANOUT~
ctl_mem_odt_l[0] => ~NO_FANOUT~
ctl_mem_ras_n_h => ctl_mem_ras_n_h.IN1
ctl_mem_ras_n_l => ctl_mem_ras_n_l.IN1
ctl_mem_we_n_h => ctl_mem_we_n_h.IN1
ctl_mem_we_n_l => ctl_mem_we_n_l.IN1
mem_addr[0] <= ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct.mem_ac
mem_addr[1] <= ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct.mem_ac
mem_addr[2] <= ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct.mem_ac
mem_addr[3] <= ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct.mem_ac
mem_addr[4] <= ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct.mem_ac
mem_addr[5] <= ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct.mem_ac
mem_addr[6] <= ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct.mem_ac
mem_addr[7] <= ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct.mem_ac
mem_addr[8] <= ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct.mem_ac
mem_addr[9] <= ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct.mem_ac
mem_addr[10] <= ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct.mem_ac
mem_addr[11] <= ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct.mem_ac
mem_addr[12] <= ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct.mem_ac
mem_ba[0] <= ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct.mem_ac
mem_ba[1] <= ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct.mem_ac
mem_cas_n <= ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct.mem_ac
mem_cke[0] <= ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct.mem_ac
mem_cs_n[0] <= ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct.mem_ac
mem_odt[0] <= <GND>
mem_ras_n <= ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct.mem_ac
mem_we_n <= ddr_sdram_phy_alt_mem_phy_ac:we_n_struct.mem_ac


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_1jd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_1jd:auto_generated.datain_l[0]
outclock => ddio_out_1jd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_1jd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_1jd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_1jd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_1jd:auto_generated.datain_l[0]
outclock => ddio_out_1jd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_1jd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_1jd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_1jd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_1jd:auto_generated.datain_l[0]
outclock => ddio_out_1jd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ddio_out_1jd:auto_generated.aclr
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_1jd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
aclr => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:we_n_struct
clk_2x => clk_2x.IN1
reset_2x_n => reset_2x.IN1
phy_clk_1x => ac_l_r.CLK
phy_clk_1x => ac_h_r.CLK
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_add_1t_ac_lat => ac_2x_r.OUTPUTSELECT
ctl_negedge_en => Decoder1.IN0
ctl_add_intermediate_regs => ac_2x_r.OUTPUTSELECT
period_sel => Decoder0.IN0
ac_h => ac_h_r.DATAIN
ac_l => ac_l_r.DATAIN
mem_ac <= altddio_out:half_rate.addr_pin.dataout


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin
datain_h[0] => ddio_out_egd:auto_generated.datain_h[0]
datain_l[0] => ddio_out_egd:auto_generated.datain_l[0]
outclock => ddio_out_egd:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ddio_out_egd:auto_generated.aset
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_egd:auto_generated.dataout[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
aset => ddio_outa[0].ARESET
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => pll_reconfig_reset_n.IN1
global_reset_n => global_or_soft_reset_n.IN0
global_reset_n => pll_reset.IN1
soft_reset_n => global_or_soft_reset_n.IN1
resync_clk_1x[0] => ~NO_FANOUT~
resync_clk_1x[1] => ~NO_FANOUT~
ac_clk_1x <= <GND>
ac_clk_2x <= ac_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
measure_clk_2x <= measure_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
measure_clk_1x <= <GND>
mem_clk_2x <= mem_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
mem_clk[0] <> altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p.padio
mem_clk_n[0] <> altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n.padio
phy_clk_1x <= ddr_sdram_phy_alt_mem_phy_pll:pll.c0
postamble_clk_2x <= postamble_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
resync_clk_2x <= resync_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
cs_n_clk_1x <= <GND>
cs_n_clk_2x <= cs_n_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
write_clk_2x <= write_clk_2x.DB_MAX_OUTPUT_PORT_TYPE
half_rate_clk <= half_rate_clk.DB_MAX_OUTPUT_PORT_TYPE
reset_ac_clk_1x_n <= <GND>
reset_ac_clk_2x_n <= ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x.reset_out
reset_measure_clk_2x_n <= ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe.reset_out
reset_measure_clk_1x_n <= <GND>
reset_mem_clk_2x_n <= ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe.reset_out
reset_phy_clk_1x_n <= reset_phy_clk_1x_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_poa_clk_2x_n <= ddr_sdram_phy_alt_mem_phy_reset_pipe:poa_clk_pipe.reset_out
reset_resync_clk_2x_n <= ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe.reset_out
reset_resync_clk_1x_n <= <GND>
reset_write_clk_2x_n <= ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe.reset_out
reset_cs_n_clk_1x_n <= <GND>
reset_cs_n_clk_2x_n <= ddr_sdram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x.reset_out
mem_reset_n <= ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_pipe.reset_out
reset_request_n <= ddr_sdram_phy_alt_mem_phy_pll:pll.locked
phs_shft_busy <= phs_shft_busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
seq_pll_inc_dec_n => seq_pll_inc_dec_ccd.DATAIN
seq_pll_select[0] => seq_pll_select_ccd[0].DATAIN
seq_pll_select[1] => seq_pll_select_ccd[1].DATAIN
seq_pll_select[2] => seq_pll_select_ccd[2].DATAIN
seq_pll_start_reconfig => always3.IN1
seq_pll_start_reconfig => seq_pll_start_reconfig_ccd_pipe[0].DATAIN
mimic_data_1x <= <GND>
mimic_data_2x <= altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p.dataout_h


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll
areset => areset.IN1
inclk0 => sub_wire9[0].IN1
phasecounterselect[0] => phasecounterselect[0].IN1
phasecounterselect[1] => phasecounterselect[1].IN1
phasecounterselect[2] => phasecounterselect[2].IN1
phasestep => phasestep.IN1
phaseupdown => phaseupdown.IN1
scanclk => scanclk.IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked
phasedone <= altpll:altpll_component.phasedone


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component
inclk[0] => altpll_ruk3:auto_generated.inclk[0]
inclk[1] => altpll_ruk3:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_ruk3:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => altpll_ruk3:auto_generated.scanclk
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => altpll_ruk3:auto_generated.phasecounterselect[0]
phasecounterselect[1] => altpll_ruk3:auto_generated.phasecounterselect[1]
phasecounterselect[2] => altpll_ruk3:auto_generated.phasecounterselect[2]
phaseupdown => altpll_ruk3:auto_generated.phaseupdown
phasestep => altpll_ruk3:auto_generated.phasestep
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_ruk3:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= altpll_ruk3:auto_generated.phasedone
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated
areset => internal_phasestep.IN0
areset => phasedone_state.IN0
areset => pll_lock_sync.IN0
areset => _.IN0
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE
phasecounterselect[0] => remap_decoy_le3a[0].DATAIN
phasecounterselect[1] => remap_decoy_le3a[1].DATAIN
phasecounterselect[2] => remap_decoy_le3a[2].DATAIN
phasedone <= phasedone.DB_MAX_OUTPUT_PORT_TYPE
phasestep => pll1.IN0
phaseupdown => pll1.PHASEUPDOWN
scanclk => cntr_p0e:phasestep_counter.clock
scanclk => cntr_vee:pll_internal_phasestep.clock
scanclk => pll1.SCANCLK
scanclk => internal_phasestep.CLK
scanclk => phasedone_state.CLK
scanclk => pll_internal_phasestep_reg.CLK


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2
combout <= le_comb8.COMBOUT
dataa => le_comb8.DATAA
datab => le_comb8.DATAB
datac => le_comb8.DATAC
datad => ~NO_FANOUT~


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4
combout <= le_comb9.COMBOUT
dataa => le_comb9.DATAA
datab => le_comb9.DATAB
datac => le_comb9.DATAC
datad => ~NO_FANOUT~


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5
combout <= le_comb10.COMBOUT
dataa => le_comb10.DATAA
datab => le_comb10.DATAB
datac => le_comb10.DATAC
datad => ~NO_FANOUT~


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|cntr_p0e:phasestep_counter
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => counter_reg_bit[1].IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|cntr_p0e:phasestep_counter|cmpr_ffc:cmpr12
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|cntr_vee:pll_internal_phasestep
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => counter_reg_bit[2].IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|cntr_vee:pll_internal_phasestep|cmpr_gfc:cmpr14
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
datain_h[0] => ddio_bidir_cmg:auto_generated.datain_h[0]
datain_l[0] => ddio_bidir_cmg:auto_generated.datain_l[0]
inclock => ddio_bidir_cmg:auto_generated.inclock
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_cmg:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
oe => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
dataout_h[0] <= ddio_bidir_cmg:auto_generated.dataout_h[0]
dataout_l[0] <= <GND>
combout[0] <= <GND>
dqsundelayedout[0] <= <GND>
padio[0] <> ddio_bidir_cmg:auto_generated.padio[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout_h[0] <= input_cell_h[0].DB_MAX_OUTPUT_PORT_TYPE
dataout_l[0] <= input_latch_l[0].DB_MAX_OUTPUT_PORT_TYPE
inclock => input_cell_l[0].IN0
inclock => input_cell_h[0].CLK
inclock => input_latch_l[0].CLK
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
datain_h[0] => ddio_bidir_gve:auto_generated.datain_h[0]
datain_l[0] => ddio_bidir_gve:auto_generated.datain_l[0]
inclock => ~NO_FANOUT~
inclocken => ~NO_FANOUT~
outclock => ddio_bidir_gve:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
oe => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
dataout_h[0] <= <GND>
dataout_l[0] <= <GND>
combout[0] <= <GND>
dqsundelayedout[0] <= <GND>
padio[0] <> ddio_bidir_gve:auto_generated.padio[0]
oe_out[0] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_gve:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL
padio[0] <> tri_buf1a[0]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR
reset_out <= ams_pipe[3].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:poa_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
reset_out <= ams_pipe[1].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR
reset_out <= ams_pipe[3].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
clock => ams_pipe[0].CLK
clock => ams_pipe[1].CLK
clock => ams_pipe[2].CLK
clock => ams_pipe[3].CLK
pre_clear => ams_pipe[0].ACLR
pre_clear => ams_pipe[1].ACLR
pre_clear => ams_pipe[2].ACLR
pre_clear => ams_pipe[3].ACLR
reset_out <= ams_pipe[3].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq
seq_clk => seq_clk.IN1
reset_seq_n => reset_seq_n.IN1
ctl_doing_rd => ctl_doing_rd.IN1
ctl_mem_rdata[0] => ctl_mem_rdata[0].IN1
ctl_mem_rdata[1] => ctl_mem_rdata[1].IN1
ctl_mem_rdata[2] => ctl_mem_rdata[2].IN1
ctl_mem_rdata[3] => ctl_mem_rdata[3].IN1
ctl_mem_rdata[4] => ctl_mem_rdata[4].IN1
ctl_mem_rdata[5] => ctl_mem_rdata[5].IN1
ctl_mem_rdata[6] => ctl_mem_rdata[6].IN1
ctl_mem_rdata[7] => ctl_mem_rdata[7].IN1
ctl_mem_rdata[8] => ctl_mem_rdata[8].IN1
ctl_mem_rdata[9] => ctl_mem_rdata[9].IN1
ctl_mem_rdata[10] => ctl_mem_rdata[10].IN1
ctl_mem_rdata[11] => ctl_mem_rdata[11].IN1
ctl_mem_rdata[12] => ctl_mem_rdata[12].IN1
ctl_mem_rdata[13] => ctl_mem_rdata[13].IN1
ctl_mem_rdata[14] => ctl_mem_rdata[14].IN1
ctl_mem_rdata[15] => ctl_mem_rdata[15].IN1
ctl_mem_rdata[16] => ctl_mem_rdata[16].IN1
ctl_mem_rdata[17] => ctl_mem_rdata[17].IN1
ctl_mem_rdata[18] => ctl_mem_rdata[18].IN1
ctl_mem_rdata[19] => ctl_mem_rdata[19].IN1
ctl_mem_rdata[20] => ctl_mem_rdata[20].IN1
ctl_mem_rdata[21] => ctl_mem_rdata[21].IN1
ctl_mem_rdata[22] => ctl_mem_rdata[22].IN1
ctl_mem_rdata[23] => ctl_mem_rdata[23].IN1
ctl_mem_rdata[24] => ctl_mem_rdata[24].IN1
ctl_mem_rdata[25] => ctl_mem_rdata[25].IN1
ctl_mem_rdata[26] => ctl_mem_rdata[26].IN1
ctl_mem_rdata[27] => ctl_mem_rdata[27].IN1
ctl_mem_rdata[28] => ctl_mem_rdata[28].IN1
ctl_mem_rdata[29] => ctl_mem_rdata[29].IN1
ctl_mem_rdata[30] => ctl_mem_rdata[30].IN1
ctl_mem_rdata[31] => ctl_mem_rdata[31].IN1
ctl_mem_rdata[32] => ctl_mem_rdata[32].IN1
ctl_mem_rdata[33] => ctl_mem_rdata[33].IN1
ctl_mem_rdata[34] => ctl_mem_rdata[34].IN1
ctl_mem_rdata[35] => ctl_mem_rdata[35].IN1
ctl_mem_rdata[36] => ctl_mem_rdata[36].IN1
ctl_mem_rdata[37] => ctl_mem_rdata[37].IN1
ctl_mem_rdata[38] => ctl_mem_rdata[38].IN1
ctl_mem_rdata[39] => ctl_mem_rdata[39].IN1
ctl_mem_rdata[40] => ctl_mem_rdata[40].IN1
ctl_mem_rdata[41] => ctl_mem_rdata[41].IN1
ctl_mem_rdata[42] => ctl_mem_rdata[42].IN1
ctl_mem_rdata[43] => ctl_mem_rdata[43].IN1
ctl_mem_rdata[44] => ctl_mem_rdata[44].IN1
ctl_mem_rdata[45] => ctl_mem_rdata[45].IN1
ctl_mem_rdata[46] => ctl_mem_rdata[46].IN1
ctl_mem_rdata[47] => ctl_mem_rdata[47].IN1
ctl_mem_rdata[48] => ctl_mem_rdata[48].IN1
ctl_mem_rdata[49] => ctl_mem_rdata[49].IN1
ctl_mem_rdata[50] => ctl_mem_rdata[50].IN1
ctl_mem_rdata[51] => ctl_mem_rdata[51].IN1
ctl_mem_rdata[52] => ctl_mem_rdata[52].IN1
ctl_mem_rdata[53] => ctl_mem_rdata[53].IN1
ctl_mem_rdata[54] => ctl_mem_rdata[54].IN1
ctl_mem_rdata[55] => ctl_mem_rdata[55].IN1
ctl_mem_rdata[56] => ctl_mem_rdata[56].IN1
ctl_mem_rdata[57] => ctl_mem_rdata[57].IN1
ctl_mem_rdata[58] => ctl_mem_rdata[58].IN1
ctl_mem_rdata[59] => ctl_mem_rdata[59].IN1
ctl_mem_rdata[60] => ctl_mem_rdata[60].IN1
ctl_mem_rdata[61] => ctl_mem_rdata[61].IN1
ctl_mem_rdata[62] => ctl_mem_rdata[62].IN1
ctl_mem_rdata[63] => ctl_mem_rdata[63].IN1
ctl_mem_rdata_valid <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_read_data_valid
ctl_init_done => ctl_init_done_for_seq.IN1
ctl_usr_mode_rdy <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.physical_interface_calibrated_and_setup
mmc_seq_done => mmc_seq_done.IN1
mmc_seq_value => mmc_seq_value.IN1
mux_seq_controller_ready => mux_seq_controller_ready.IN1
mux_seq_wdata_req => mux_seq_wdata_req.IN1
phs_shft_busy => phs_shft_busy_for_seq.IN1
resync_clk_index[0] => resync_clk_index[0].IN1
resync_clk_index[1] => resync_clk_index[1].IN1
resync_clk_index[2] => resync_clk_index[2].IN1
measure_clk_index[0] => measure_clk_index[0].IN1
measure_clk_index[1] => measure_clk_index[1].IN1
measure_clk_index[2] => measure_clk_index[2].IN1
seq_mux_burstbegin <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_burst_begin
seq_mux_size[0] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_burst_length
seq_mux_address[0] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[1] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[2] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[3] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[4] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[5] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[6] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[7] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[8] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[9] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[10] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[11] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[12] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[13] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[14] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[15] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[16] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[17] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[18] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[19] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[20] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_address[21] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_address
seq_mux_read_req <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_read_request
seq_mux_wdata[0] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[1] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[2] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[3] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[4] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[5] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[6] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[7] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[8] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[9] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[10] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[11] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[12] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[13] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[14] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[15] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[16] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[17] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[18] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[19] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[20] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[21] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[22] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[23] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[24] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[25] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[26] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[27] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[28] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[29] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[30] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[31] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[32] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[33] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[34] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[35] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[36] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[37] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[38] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[39] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[40] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[41] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[42] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[43] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[44] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[45] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[46] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[47] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[48] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[49] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[50] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[51] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[52] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[53] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[54] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[55] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[56] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[57] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[58] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[59] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[60] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[61] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[62] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_wdata[63] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_data
seq_mux_write_req <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.memory_controller_write_request
seq_pll_inc_dec_n <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.pll_reconfigure_direction
seq_pll_start_reconfig <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.pll_reconfigure_request
seq_pll_select[0] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.pll_reconfigure_clock_index
seq_pll_select[1] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.pll_reconfigure_clock_index
seq_pll_select[2] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.pll_reconfigure_clock_index
seq_rdp_dec_read_lat_1x <= <GND>
seq_rdp_dmx_swap <= <GND>
seq_rdp_inc_read_lat_1x <= <GND>
seq_poa_lat_dec_1x <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.dqs_enable_latency_decrement
seq_poa_lat_inc_1x <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.dqs_enable_latency_increment
seq_poa_protection_override_1x <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.dqs_enable_set
seq_mmc_start <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.mimic_path_sample_request
resynchronisation_successful <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.resynchronisation_calibration_successful
postamble_successful <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.postamble_calibration_successful
tracking_successful <= tracking_successful.DB_MAX_OUTPUT_PORT_TYPE
tracking_adjustment_up <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.resynchronisation_clock_phase_incremented
tracking_adjustment_down <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.resynchronisation_clock_phase_decremented
rsu_multiple_valid_latencies_err <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_multiple_valid_latencies_err
rsu_grt_one_dvw_err <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_grt_one_dvw_err
rsu_no_dvw_err <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_no_dvw_err
rsu_codvw_phase[0] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_codvw_phase
rsu_codvw_phase[1] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_codvw_phase
rsu_codvw_phase[2] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_codvw_phase
rsu_codvw_phase[3] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_codvw_phase
rsu_codvw_phase[4] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_codvw_phase
rsu_codvw_phase[5] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_codvw_phase
rsu_codvw_phase[6] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_codvw_phase
rsu_codvw_phase[7] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_codvw_phase
rsu_codvw_phase[8] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_codvw_phase
rsu_codvw_phase[9] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_codvw_phase
rsu_codvw_phase[10] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_codvw_phase
rsu_codvw_phase[11] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_codvw_phase
rsu_read_latency[0] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_read_latency
rsu_read_latency[1] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_read_latency
rsu_read_latency[2] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_read_latency
rsu_read_latency[3] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_read_latency
rsu_read_latency[4] <= alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst.rsu_read_latency


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst
clock => alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1.clock
clock => resynchronisation_setup_successful_detected.CLK
clock => resynchronisation_setup_detected.CLK
clock => resynchronisation_calibrated_detected.CLK
clock => training_data_written_detected.CLK
clock => calibrate_and_setup_physical_interface_detected.CLK
clock => alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.clock
clock => alt_mem_phy_rcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1.clock
clock => alt_mem_phy_tdru:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1.clock
clock => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.clock
clock => alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.clock
clock => alt_mem_phy_dvu:alt_mem_phy_dvu_instance1.clock
clock => alt_mem_phy_delay_chain:enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1.clock
clock => alt_mem_phy_delay_chain:enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1.clock
clock => alt_mem_phy_tu:enable_tracking_1:alt_mem_phy_tu_instance1.clock
asynchronous_reset => alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_rcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_tdru:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_dvu:alt_mem_phy_dvu_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_tu:enable_tracking_1:alt_mem_phy_tu_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_delay_chain:enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_delay_chain:enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1.asynchronous_reset
asynchronous_reset => training_data_written_detected.ACLR
asynchronous_reset => resynchronisation_setup_successful_detected.ACLR
asynchronous_reset => resynchronisation_setup_detected.ACLR
asynchronous_reset => calibrate_and_setup_physical_interface_detected.ACLR
asynchronous_reset => resynchronisation_calibrated_detected.ACLR
calibrate_and_setup_physical_interface => calibrate_and_setup_physical_interface_rising_edge_detect.IN1
calibrate_and_setup_physical_interface => calibrate_and_setup_physical_interface_detected.ENA
memory_controller_ready => alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_ready
memory_controller_ready => alt_mem_phy_tdru:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1.memory_controller_ready
memory_controller_write_data_request => alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data_request
memory_controller_read_data[0] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[0]
memory_controller_read_data[1] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[1]
memory_controller_read_data[2] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[2]
memory_controller_read_data[3] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[3]
memory_controller_read_data[4] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[4]
memory_controller_read_data[5] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[5]
memory_controller_read_data[6] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[6]
memory_controller_read_data[7] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[7]
memory_controller_read_data[8] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[8]
memory_controller_read_data[9] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[9]
memory_controller_read_data[10] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[10]
memory_controller_read_data[11] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[11]
memory_controller_read_data[12] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[12]
memory_controller_read_data[13] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[13]
memory_controller_read_data[14] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[14]
memory_controller_read_data[15] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[15]
memory_controller_read_data[16] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[16]
memory_controller_read_data[17] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[17]
memory_controller_read_data[18] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[18]
memory_controller_read_data[19] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[19]
memory_controller_read_data[20] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[20]
memory_controller_read_data[21] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[21]
memory_controller_read_data[22] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[22]
memory_controller_read_data[23] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[23]
memory_controller_read_data[24] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[24]
memory_controller_read_data[25] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[25]
memory_controller_read_data[26] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[26]
memory_controller_read_data[27] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[27]
memory_controller_read_data[28] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[28]
memory_controller_read_data[29] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[29]
memory_controller_read_data[30] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[30]
memory_controller_read_data[31] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[31]
memory_controller_read_data[32] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[32]
memory_controller_read_data[33] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[33]
memory_controller_read_data[34] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[34]
memory_controller_read_data[35] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[35]
memory_controller_read_data[36] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[36]
memory_controller_read_data[37] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[37]
memory_controller_read_data[38] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[38]
memory_controller_read_data[39] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[39]
memory_controller_read_data[40] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[40]
memory_controller_read_data[41] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[41]
memory_controller_read_data[42] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[42]
memory_controller_read_data[43] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[43]
memory_controller_read_data[44] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[44]
memory_controller_read_data[45] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[45]
memory_controller_read_data[46] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[46]
memory_controller_read_data[47] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[47]
memory_controller_read_data[48] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[48]
memory_controller_read_data[49] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[49]
memory_controller_read_data[50] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[50]
memory_controller_read_data[51] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[51]
memory_controller_read_data[52] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[52]
memory_controller_read_data[53] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[53]
memory_controller_read_data[54] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[54]
memory_controller_read_data[55] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[55]
memory_controller_read_data[56] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[56]
memory_controller_read_data[57] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[57]
memory_controller_read_data[58] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[58]
memory_controller_read_data[59] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[59]
memory_controller_read_data[60] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[60]
memory_controller_read_data[61] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[61]
memory_controller_read_data[62] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[62]
memory_controller_read_data[63] => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_data[63]
memory_controller_read_command_issued => alt_mem_phy_tdcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1.memory_controller_read_command_issued
memory_controller_read_command_issued => alt_mem_phy_dvu:alt_mem_phy_dvu_instance1.data
resynchronisation_clock_index[0] => alt_mem_phy_rcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1.resynchronisation_clock_index[0]
resynchronisation_clock_index[0] => alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.resynchronisation_clock_index[0]
resynchronisation_clock_index[0] => alt_mem_phy_tu:enable_tracking_1:alt_mem_phy_tu_instance1.calibated_clock_index[0]
resynchronisation_clock_index[1] => alt_mem_phy_rcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1.resynchronisation_clock_index[1]
resynchronisation_clock_index[1] => alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.resynchronisation_clock_index[1]
resynchronisation_clock_index[1] => alt_mem_phy_tu:enable_tracking_1:alt_mem_phy_tu_instance1.calibated_clock_index[1]
resynchronisation_clock_index[2] => alt_mem_phy_rcu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1.resynchronisation_clock_index[2]
resynchronisation_clock_index[2] => alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.resynchronisation_clock_index[2]
resynchronisation_clock_index[2] => alt_mem_phy_tu:enable_tracking_1:alt_mem_phy_tu_instance1.calibated_clock_index[2]
measure_clock_index[0] => alt_mem_phy_tu:enable_tracking_1:alt_mem_phy_tu_instance1.measure_clock_index[0]
measure_clock_index[1] => alt_mem_phy_tu:enable_tracking_1:alt_mem_phy_tu_instance1.measure_clock_index[1]
measure_clock_index[2] => alt_mem_phy_tu:enable_tracking_1:alt_mem_phy_tu_instance1.measure_clock_index[2]
pll_reconfiguring => alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1.data
mimic_path_sample_valid => alt_mem_phy_delay_chain:enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1.data
mimic_path_sample => alt_mem_phy_delay_chain:enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1.data
memory_controller_write_request <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_request
memory_controller_read_request <= alt_mem_phy_tdru:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1.memory_controller_read_request
memory_controller_write_data[0] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[0]
memory_controller_write_data[1] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[1]
memory_controller_write_data[2] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[2]
memory_controller_write_data[3] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[3]
memory_controller_write_data[4] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[4]
memory_controller_write_data[5] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[5]
memory_controller_write_data[6] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[6]
memory_controller_write_data[7] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[7]
memory_controller_write_data[8] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[8]
memory_controller_write_data[9] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[9]
memory_controller_write_data[10] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[10]
memory_controller_write_data[11] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[11]
memory_controller_write_data[12] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[12]
memory_controller_write_data[13] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[13]
memory_controller_write_data[14] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[14]
memory_controller_write_data[15] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[15]
memory_controller_write_data[16] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[16]
memory_controller_write_data[17] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[17]
memory_controller_write_data[18] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[18]
memory_controller_write_data[19] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[19]
memory_controller_write_data[20] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[20]
memory_controller_write_data[21] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[21]
memory_controller_write_data[22] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[22]
memory_controller_write_data[23] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[23]
memory_controller_write_data[24] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[24]
memory_controller_write_data[25] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[25]
memory_controller_write_data[26] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[26]
memory_controller_write_data[27] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[27]
memory_controller_write_data[28] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[28]
memory_controller_write_data[29] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[29]
memory_controller_write_data[30] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[30]
memory_controller_write_data[31] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[31]
memory_controller_write_data[32] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[32]
memory_controller_write_data[33] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[33]
memory_controller_write_data[34] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[34]
memory_controller_write_data[35] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[35]
memory_controller_write_data[36] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[36]
memory_controller_write_data[37] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[37]
memory_controller_write_data[38] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[38]
memory_controller_write_data[39] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[39]
memory_controller_write_data[40] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[40]
memory_controller_write_data[41] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[41]
memory_controller_write_data[42] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[42]
memory_controller_write_data[43] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[43]
memory_controller_write_data[44] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[44]
memory_controller_write_data[45] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[45]
memory_controller_write_data[46] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[46]
memory_controller_write_data[47] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[47]
memory_controller_write_data[48] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[48]
memory_controller_write_data[49] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[49]
memory_controller_write_data[50] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[50]
memory_controller_write_data[51] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[51]
memory_controller_write_data[52] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[52]
memory_controller_write_data[53] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[53]
memory_controller_write_data[54] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[54]
memory_controller_write_data[55] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[55]
memory_controller_write_data[56] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[56]
memory_controller_write_data[57] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[57]
memory_controller_write_data[58] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[58]
memory_controller_write_data[59] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[59]
memory_controller_write_data[60] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[60]
memory_controller_write_data[61] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[61]
memory_controller_write_data[62] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[62]
memory_controller_write_data[63] <= alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1.memory_controller_write_data[63]
memory_controller_address[0] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[1] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[2] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[3] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[4] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[5] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[6] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[7] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[8] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[9] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[10] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[11] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[12] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[13] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[14] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[15] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[16] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[17] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[18] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[19] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[20] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_address[21] <= memory_controller_address.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_burst_begin <= memory_controller_burst_begin.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_burst_length[0] <= memory_controller_burst_length.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_request <= pll_reconfigure_request.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_clock_index[0] <= pll_reconfigure_clock_index.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_clock_index[1] <= pll_reconfigure_clock_index.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_clock_index[2] <= pll_reconfigure_clock_index.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_direction <= pll_reconfigure_direction.DB_MAX_OUTPUT_PORT_TYPE
dqs_enable_set <= <GND>
dqs_enable_latency_decrement <= <GND>
dqs_enable_latency_increment <= <GND>
mimic_path_sample_request <= alt_mem_phy_tu:enable_tracking_1:alt_mem_phy_tu_instance1.mimic_path_sample_request
training_data_write_successful <= training_data_written_detected.DB_MAX_OUTPUT_PORT_TYPE
resynchronisation_calibration_successful <= resynchronisation_setup_successful_detected.DB_MAX_OUTPUT_PORT_TYPE
postamble_calibration_successful <= <GND>
physical_interface_calibrated_and_setup <= resynchronisation_setup_detected.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_data_valid <= alt_mem_phy_dvu:alt_mem_phy_dvu_instance1.delayed_data
resynchronisation_clock_phase_incremented <= alt_mem_phy_tu:enable_tracking_1:alt_mem_phy_tu_instance1.resynchronisation_clock_phase_incremented
resynchronisation_clock_phase_decremented <= alt_mem_phy_tu:enable_tracking_1:alt_mem_phy_tu_instance1.resynchronisation_clock_phase_decremented
rsu_multiple_valid_latencies_err <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.rsu_multiple_valid_latencies_err
rsu_grt_one_dvw_err <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.rsu_grt_one_dvw_err
rsu_no_dvw_err <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.rsu_no_dvw_err
rsu_codvw_phase[0] <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.centre_of_data_valid_window_phase[0]
rsu_codvw_phase[1] <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.centre_of_data_valid_window_phase[1]
rsu_codvw_phase[2] <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.centre_of_data_valid_window_phase[2]
rsu_codvw_phase[3] <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.centre_of_data_valid_window_phase[3]
rsu_codvw_phase[4] <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.centre_of_data_valid_window_phase[4]
rsu_codvw_phase[5] <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.centre_of_data_valid_window_phase[5]
rsu_codvw_phase[6] <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.centre_of_data_valid_window_phase[6]
rsu_codvw_phase[7] <= <GND>
rsu_codvw_phase[8] <= <GND>
rsu_codvw_phase[9] <= <GND>
rsu_codvw_phase[10] <= <GND>
rsu_codvw_phase[11] <= <GND>
rsu_read_latency[0] <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.read_latency[0]
rsu_read_latency[1] <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.read_latency[1]
rsu_read_latency[2] <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.read_latency[2]
rsu_read_latency[3] <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.read_latency[3]
rsu_read_latency[4] <= alt_mem_phy_rsu:enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1.read_latency[4]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1
clock => delay_chain_data[0].CLK
clock => delay_chain_data[1].CLK
asynchronous_reset => delay_chain_data[0].ALOAD
asynchronous_reset => delay_chain_data[1].ALOAD
asynchronous_reset_value[0] => delay_chain_data[0].ADATA
asynchronous_reset_value[1] => delay_chain_data[1].ADATA
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data_with_input[0].IN1
synchronous_reset_value[0] => delay_chain_data.DATAB
synchronous_reset_value[1] => delay_chain_data.DATAB
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data_with_input.IN0
data => delay_chain_data.DATAB
data => delay_chain_data_with_input.IN1
delay_value[0] => Mux0.IN2
delay_value[1] => Mux0.IN1
delayed_data <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1
clock => alt_mem_phy_counter:memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1.clock
clock => write_training_data_detected.CLK
clock => start_counter.CLK
clock => training_data_written~reg0.CLK
clock => delay_counter[0].CLK
clock => delay_counter[1].CLK
clock => delay_counter[2].CLK
clock => delay_counter[3].CLK
clock => delay_counter[4].CLK
clock => alt_mem_phy_counter:memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2.clock
clock => alt_mem_phy_counter:memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3.clock
asynchronous_reset => alt_mem_phy_counter:memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_counter:memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2.asynchronous_reset
asynchronous_reset => alt_mem_phy_counter:memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3.asynchronous_reset
asynchronous_reset => start_counter.ACLR
asynchronous_reset => training_data_written~reg0.ACLR
asynchronous_reset => delay_counter[0].ACLR
asynchronous_reset => delay_counter[1].ACLR
asynchronous_reset => delay_counter[2].ACLR
asynchronous_reset => delay_counter[3].ACLR
asynchronous_reset => delay_counter[4].ACLR
asynchronous_reset => write_training_data_detected.ACLR
write_training_data => memory_controller_write_request.IN1
write_training_data => write_training_data_detected.OUTPUTSELECT
training_data[0] => Mux0.IN10
training_data[1] => Mux1.IN10
training_data[2] => Mux2.IN10
training_data[3] => Mux3.IN10
training_data[4] => Mux0.IN9
training_data[5] => Mux1.IN9
training_data[6] => Mux2.IN9
training_data[7] => Mux3.IN9
training_data[8] => Mux0.IN8
training_data[9] => Mux1.IN8
training_data[10] => Mux2.IN8
training_data[11] => Mux3.IN8
training_data[12] => Mux0.IN7
training_data[13] => Mux1.IN7
training_data[14] => Mux2.IN7
training_data[15] => Mux3.IN7
training_data[16] => Mux0.IN6
training_data[17] => Mux1.IN6
training_data[18] => Mux2.IN6
training_data[19] => Mux3.IN6
training_data[20] => Mux0.IN5
training_data[21] => Mux1.IN5
training_data[22] => Mux2.IN5
training_data[23] => Mux3.IN5
training_data[24] => Mux0.IN4
training_data[25] => Mux1.IN4
training_data[26] => Mux2.IN4
training_data[27] => Mux3.IN4
training_data[28] => Mux0.IN3
training_data[29] => Mux1.IN3
training_data[30] => Mux2.IN3
training_data[31] => Mux3.IN3
memory_controller_ready => beat_within_burst_counter_enable.IN1
memory_controller_write_data_request => ~NO_FANOUT~
memory_controller_write_request <= memory_controller_write_request.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_address[0] <= alt_mem_phy_counter:memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1.count[0]
memory_controller_write_address[1] <= alt_mem_phy_counter:memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1.count[1]
memory_controller_write_address[2] <= alt_mem_phy_counter:memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1.count[2]
memory_controller_write_address[3] <= <GND>
memory_controller_write_address[4] <= <GND>
memory_controller_write_address[5] <= <GND>
memory_controller_write_address[6] <= <GND>
memory_controller_write_address[7] <= <GND>
memory_controller_write_address[8] <= <GND>
memory_controller_write_address[9] <= <GND>
memory_controller_write_address[10] <= <GND>
memory_controller_write_address[11] <= <GND>
memory_controller_write_address[12] <= <GND>
memory_controller_write_address[13] <= <GND>
memory_controller_write_address[14] <= <GND>
memory_controller_write_address[15] <= <GND>
memory_controller_write_address[16] <= <GND>
memory_controller_write_address[17] <= <GND>
memory_controller_write_address[18] <= <GND>
memory_controller_write_address[19] <= <GND>
memory_controller_write_address[20] <= <GND>
memory_controller_write_address[21] <= <GND>
memory_controller_write_data[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[1] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[5] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[8] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[9] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[10] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[12] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[13] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[14] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[16] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[17] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[18] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[19] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[20] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[21] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[22] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[23] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[24] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[25] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[26] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[27] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[28] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[29] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[31] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[32] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[33] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[34] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[35] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[36] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[37] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[38] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[39] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[40] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[41] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[42] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[43] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[44] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[45] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[46] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[47] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[48] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[49] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[50] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[51] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[52] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[53] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[54] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[55] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[56] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[57] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[58] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[59] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[60] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[61] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[62] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_data[63] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_burst_begin <= memory_controller_write_burst_begin.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_write_burst_length[0] <= <VCC>
training_data_written <= training_data_written~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1
clock => count_internal[0].CLK
clock => count_internal[1].CLK
clock => count_internal[2].CLK
asynchronous_reset => count_internal[0].ALOAD
asynchronous_reset => count_internal[1].ALOAD
asynchronous_reset => count_internal[2].ALOAD
asynchronous_reset_value[0] => count_internal[0].ADATA
asynchronous_reset_value[1] => count_internal[1].ADATA
asynchronous_reset_value[2] => count_internal[2].ADATA
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset_value[0] => count_internal.DATAB
synchronous_reset_value[1] => count_internal.DATAB
synchronous_reset_value[2] => count_internal.DATAB
enable => enable_signal.IN1
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
increment[1] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[1]
increment[2] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[2]
maximum_count[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[0]
maximum_count[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[1]
maximum_count[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[2]
count[0] <= count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
count_equal_to_maximum_count <= alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1_equal_to_input2


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN3
addend1[1] => Add0.IN2
addend1[2] => Add0.IN1
addend2[0] => Add0.IN6
addend2[1] => Add0.IN5
addend2[2] => Add0.IN4
carry_in => Add1.IN6
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2
clock => count_internal[0].CLK
clock => count_internal[1].CLK
clock => count_internal[2].CLK
asynchronous_reset => count_internal[0].ALOAD
asynchronous_reset => count_internal[1].ALOAD
asynchronous_reset => count_internal[2].ALOAD
asynchronous_reset_value[0] => count_internal[0].ADATA
asynchronous_reset_value[1] => count_internal[1].ADATA
asynchronous_reset_value[2] => count_internal[2].ADATA
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset_value[0] => count_internal.DATAB
synchronous_reset_value[1] => count_internal.DATAB
synchronous_reset_value[2] => count_internal.DATAB
enable => enable_signal.IN1
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
increment[1] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[1]
increment[2] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[2]
maximum_count[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[0]
maximum_count[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[1]
maximum_count[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[2]
count[0] <= count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
count_equal_to_maximum_count <= alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1_equal_to_input2


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN3
addend1[1] => Add0.IN2
addend1[2] => Add0.IN1
addend2[0] => Add0.IN6
addend2[1] => Add0.IN5
addend2[2] => Add0.IN4
carry_in => Add1.IN6
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3
clock => count_internal[0].CLK
asynchronous_reset => count_internal[0].ALOAD
asynchronous_reset_value[0] => count_internal[0].ADATA
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset_value[0] => count_internal.DATAB
enable => count_internal.OUTPUTSELECT
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
maximum_count[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[0]
count[0] <= count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
count_equal_to_maximum_count <= alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1_equal_to_input2


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN1
addend2[0] => Add0.IN2
carry_in => Add1.IN2
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input2[0] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1
clock => alt_mem_phy_counter:alt_mem_phy_counter_instance1.clock
clock => resynchronisation_calibrated~reg0.CLK
clock => pll_reconfigure_request~reg0.CLK
clock => read_training_data~reg0.CLK
clock => sweep_index.CLK
clock => pll_reconfiguring_delayed1.CLK
clock => calibrate_resynchronisation_r.CLK
clock => calibrate_resynchronisation_detected.CLK
clock => alt_mem_phy_counter:alt_mem_phy_counter_instance2.clock
clock => alt_mem_phy_counter:alt_mem_phy_counter_instance3.clock
asynchronous_reset => alt_mem_phy_counter:alt_mem_phy_counter_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_counter:alt_mem_phy_counter_instance2.asynchronous_reset
asynchronous_reset => alt_mem_phy_counter:alt_mem_phy_counter_instance3.asynchronous_reset
asynchronous_reset => read_training_data~reg0.ACLR
asynchronous_reset => pll_reconfigure_request~reg0.ACLR
asynchronous_reset => resynchronisation_calibrated~reg0.ACLR
asynchronous_reset => calibrate_resynchronisation_detected.ACLR
asynchronous_reset => calibrate_resynchronisation_r.ACLR
asynchronous_reset => pll_reconfiguring_delayed1.ACLR
asynchronous_reset => sweep_index.ACLR
calibrate_resynchronisation => calibrate_resynchronisation_rising_edge_detect.IN1
calibrate_resynchronisation => calibrate_resynchronisation_r.DATAIN
compare_done => compare_done_without_interrupt_and_without_all_training_data_found_except_last_two_bits.IN1
compare_done => compare_done_with_interrupt_or_with_all_training_data_found_except_last_two_bits.IN1
all_training_data_found_except_last_two_bits => compare_done_without_interrupt_and_without_all_training_data_found_except_last_two_bits.IN0
interrupt => compare_done_without_interrupt_and_without_all_training_data_found_except_last_two_bits.IN1
resynchronisation_clock_index[0] => pll_reconfigure_clock_index[0].DATAIN
resynchronisation_clock_index[1] => pll_reconfigure_clock_index[1].DATAIN
resynchronisation_clock_index[2] => pll_reconfigure_clock_index[2].DATAIN
pll_reconfiguring => pll_reconfiguring_rising_edge_detect.IN1
pll_reconfiguring => pll_reconfiguring_delayed1.DATAIN
pll_reconfiguring => pll_reconfiguring_falling_edge_detect.IN1
read_training_data <= read_training_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
external_ram_data_index[0] <= alt_mem_phy_counter:alt_mem_phy_counter_instance1.count[0]
external_ram_data_index[1] <= alt_mem_phy_counter:alt_mem_phy_counter_instance1.count[1]
external_ram_data_index[2] <= alt_mem_phy_counter:alt_mem_phy_counter_instance1.count[2]
external_ram_data_index[3] <= alt_mem_phy_counter:alt_mem_phy_counter_instance1.count[3]
external_ram_data_index[4] <= alt_mem_phy_counter:alt_mem_phy_counter_instance1.count[4]
internal_ram_write_address[0] <= alt_mem_phy_counter:alt_mem_phy_counter_instance3.count[0]
internal_ram_write_address[1] <= alt_mem_phy_counter:alt_mem_phy_counter_instance3.count[1]
internal_ram_write_address[2] <= alt_mem_phy_counter:alt_mem_phy_counter_instance3.count[2]
internal_ram_write_address[3] <= alt_mem_phy_counter:alt_mem_phy_counter_instance3.count[3]
internal_ram_write_address[4] <= alt_mem_phy_counter:alt_mem_phy_counter_instance3.count[4]
internal_ram_write_address[5] <= alt_mem_phy_counter:alt_mem_phy_counter_instance3.count[5]
internal_ram_write_address[6] <= alt_mem_phy_counter:alt_mem_phy_counter_instance3.count[6]
internal_ram_write_address[7] <= alt_mem_phy_counter:alt_mem_phy_counter_instance3.count[7]
internal_ram_write_address[8] <= alt_mem_phy_counter:alt_mem_phy_counter_instance3.count[8]
internal_ram_write_address[9] <= alt_mem_phy_counter:alt_mem_phy_counter_instance3.count[9]
internal_ram_write_address[10] <= alt_mem_phy_counter:alt_mem_phy_counter_instance3.count[10]
pll_reconfigure_request <= pll_reconfigure_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_clock_index[0] <= resynchronisation_clock_index[0].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_clock_index[1] <= resynchronisation_clock_index[1].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_clock_index[2] <= resynchronisation_clock_index[2].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_direction <= <VCC>
resynchronisation_calibrated <= resynchronisation_calibrated~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
clock => count_internal[0].CLK
clock => count_internal[1].CLK
clock => count_internal[2].CLK
clock => count_internal[3].CLK
clock => count_internal[4].CLK
asynchronous_reset => count_internal[0].ALOAD
asynchronous_reset => count_internal[1].ALOAD
asynchronous_reset => count_internal[2].ALOAD
asynchronous_reset => count_internal[3].ALOAD
asynchronous_reset => count_internal[4].ALOAD
asynchronous_reset_value[0] => count_internal[0].ADATA
asynchronous_reset_value[1] => count_internal[1].ADATA
asynchronous_reset_value[2] => count_internal[2].ADATA
asynchronous_reset_value[3] => count_internal[3].ADATA
asynchronous_reset_value[4] => count_internal[4].ADATA
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset_value[0] => count_internal.DATAB
synchronous_reset_value[1] => count_internal.DATAB
synchronous_reset_value[2] => count_internal.DATAB
synchronous_reset_value[3] => count_internal.DATAB
synchronous_reset_value[4] => count_internal.DATAB
enable => enable_signal.IN1
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
increment[1] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[1]
increment[2] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[2]
increment[3] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[3]
increment[4] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[4]
maximum_count[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[0]
maximum_count[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[1]
maximum_count[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[2]
maximum_count[3] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[3]
maximum_count[4] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[4]
count[0] <= count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count_internal[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count_internal[4].DB_MAX_OUTPUT_PORT_TYPE
count_equal_to_maximum_count <= alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1_equal_to_input2


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN5
addend1[1] => Add0.IN4
addend1[2] => Add0.IN3
addend1[3] => Add0.IN2
addend1[4] => Add0.IN1
addend2[0] => Add0.IN10
addend2[1] => Add0.IN9
addend2[2] => Add0.IN8
addend2[3] => Add0.IN7
addend2[4] => Add0.IN6
carry_in => Add1.IN10
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input1[3] => result.IN0
input1[4] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input2[3] => result.IN1
input2[4] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2
clock => count_internal[0].CLK
clock => count_internal[1].CLK
clock => count_internal[2].CLK
clock => count_internal[3].CLK
clock => count_internal[4].CLK
clock => count_internal[5].CLK
asynchronous_reset => count_internal[0].ALOAD
asynchronous_reset => count_internal[1].ALOAD
asynchronous_reset => count_internal[2].ALOAD
asynchronous_reset => count_internal[3].ALOAD
asynchronous_reset => count_internal[4].ALOAD
asynchronous_reset => count_internal[5].ALOAD
asynchronous_reset_value[0] => count_internal[0].ADATA
asynchronous_reset_value[1] => count_internal[1].ADATA
asynchronous_reset_value[2] => count_internal[2].ADATA
asynchronous_reset_value[3] => count_internal[3].ADATA
asynchronous_reset_value[4] => count_internal[4].ADATA
asynchronous_reset_value[5] => count_internal[5].ADATA
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset_value[0] => count_internal.DATAB
synchronous_reset_value[1] => count_internal.DATAB
synchronous_reset_value[2] => count_internal.DATAB
synchronous_reset_value[3] => count_internal.DATAB
synchronous_reset_value[4] => count_internal.DATAB
synchronous_reset_value[5] => count_internal.DATAB
enable => enable_signal.IN1
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
increment[1] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[1]
increment[2] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[2]
increment[3] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[3]
increment[4] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[4]
increment[5] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[5]
maximum_count[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[0]
maximum_count[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[1]
maximum_count[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[2]
maximum_count[3] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[3]
maximum_count[4] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[4]
maximum_count[5] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[5]
count[0] <= count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count_internal[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count_internal[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count_internal[5].DB_MAX_OUTPUT_PORT_TYPE
count_equal_to_maximum_count <= alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1_equal_to_input2


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN6
addend1[1] => Add0.IN5
addend1[2] => Add0.IN4
addend1[3] => Add0.IN3
addend1[4] => Add0.IN2
addend1[5] => Add0.IN1
addend2[0] => Add0.IN12
addend2[1] => Add0.IN11
addend2[2] => Add0.IN10
addend2[3] => Add0.IN9
addend2[4] => Add0.IN8
addend2[5] => Add0.IN7
carry_in => Add1.IN12
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input1[3] => result.IN0
input1[4] => result.IN0
input1[5] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input2[3] => result.IN1
input2[4] => result.IN1
input2[5] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3
clock => count_internal[0].CLK
clock => count_internal[1].CLK
clock => count_internal[2].CLK
clock => count_internal[3].CLK
clock => count_internal[4].CLK
clock => count_internal[5].CLK
clock => count_internal[6].CLK
clock => count_internal[7].CLK
clock => count_internal[8].CLK
clock => count_internal[9].CLK
clock => count_internal[10].CLK
asynchronous_reset => count_internal[0].ALOAD
asynchronous_reset => count_internal[1].ALOAD
asynchronous_reset => count_internal[2].ALOAD
asynchronous_reset => count_internal[3].ALOAD
asynchronous_reset => count_internal[4].ALOAD
asynchronous_reset => count_internal[5].ALOAD
asynchronous_reset => count_internal[6].ALOAD
asynchronous_reset => count_internal[7].ALOAD
asynchronous_reset => count_internal[8].ALOAD
asynchronous_reset => count_internal[9].ALOAD
asynchronous_reset => count_internal[10].ALOAD
asynchronous_reset_value[0] => count_internal[0].ADATA
asynchronous_reset_value[1] => count_internal[1].ADATA
asynchronous_reset_value[2] => count_internal[2].ADATA
asynchronous_reset_value[3] => count_internal[3].ADATA
asynchronous_reset_value[4] => count_internal[4].ADATA
asynchronous_reset_value[5] => count_internal[5].ADATA
asynchronous_reset_value[6] => count_internal[6].ADATA
asynchronous_reset_value[7] => count_internal[7].ADATA
asynchronous_reset_value[8] => count_internal[8].ADATA
asynchronous_reset_value[9] => count_internal[9].ADATA
asynchronous_reset_value[10] => count_internal[10].ADATA
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset_value[0] => count_internal.DATAB
synchronous_reset_value[1] => count_internal.DATAB
synchronous_reset_value[2] => count_internal.DATAB
synchronous_reset_value[3] => count_internal.DATAB
synchronous_reset_value[4] => count_internal.DATAB
synchronous_reset_value[5] => count_internal.DATAB
synchronous_reset_value[6] => count_internal.DATAB
synchronous_reset_value[7] => count_internal.DATAB
synchronous_reset_value[8] => count_internal.DATAB
synchronous_reset_value[9] => count_internal.DATAB
synchronous_reset_value[10] => count_internal.DATAB
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
increment[1] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[1]
increment[2] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[2]
increment[3] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[3]
increment[4] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[4]
increment[5] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[5]
increment[6] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[6]
increment[7] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[7]
increment[8] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[8]
increment[9] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[9]
increment[10] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[10]
maximum_count[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[0]
maximum_count[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[1]
maximum_count[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[2]
maximum_count[3] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[3]
maximum_count[4] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[4]
maximum_count[5] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[5]
maximum_count[6] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[6]
maximum_count[7] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[7]
maximum_count[8] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[8]
maximum_count[9] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[9]
maximum_count[10] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[10]
count[0] <= count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count_internal[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count_internal[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count_internal[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count_internal[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count_internal[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= count_internal[8].DB_MAX_OUTPUT_PORT_TYPE
count[9] <= count_internal[9].DB_MAX_OUTPUT_PORT_TYPE
count[10] <= count_internal[10].DB_MAX_OUTPUT_PORT_TYPE
count_equal_to_maximum_count <= alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1_equal_to_input2


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN11
addend1[1] => Add0.IN10
addend1[2] => Add0.IN9
addend1[3] => Add0.IN8
addend1[4] => Add0.IN7
addend1[5] => Add0.IN6
addend1[6] => Add0.IN5
addend1[7] => Add0.IN4
addend1[8] => Add0.IN3
addend1[9] => Add0.IN2
addend1[10] => Add0.IN1
addend2[0] => Add0.IN22
addend2[1] => Add0.IN21
addend2[2] => Add0.IN20
addend2[3] => Add0.IN19
addend2[4] => Add0.IN18
addend2[5] => Add0.IN17
addend2[6] => Add0.IN16
addend2[7] => Add0.IN15
addend2[8] => Add0.IN14
addend2[9] => Add0.IN13
addend2[10] => Add0.IN12
carry_in => Add1.IN22
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input1[3] => result.IN0
input1[4] => result.IN0
input1[5] => result.IN0
input1[6] => result.IN0
input1[7] => result.IN0
input1[8] => result.IN0
input1[9] => result.IN0
input1[10] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input2[3] => result.IN1
input2[4] => result.IN1
input2[5] => result.IN1
input2[6] => result.IN1
input2[7] => result.IN1
input2[8] => result.IN1
input2[9] => result.IN1
input2[10] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1
clock => alt_mem_phy_counter:alt_mem_phy_counter_instance1.clock
clock => read_training_data_detected.CLK
clock => memory_controller_read_burst_length[0]~reg0.CLK
clock => memory_controller_read_address_internal[0].CLK
clock => memory_controller_read_address_internal[1].CLK
clock => memory_controller_read_address_internal[2].CLK
clock => memory_controller_read_address_internal[3].CLK
clock => memory_controller_read_address_internal[4].CLK
clock => memory_controller_read_address_internal[5].CLK
clock => memory_controller_read_address_internal[6].CLK
clock => memory_controller_read_address_internal[7].CLK
clock => memory_controller_read_address_internal[8].CLK
clock => memory_controller_read_address_internal[9].CLK
clock => memory_controller_read_address_internal[10].CLK
clock => memory_controller_read_address_internal[11].CLK
clock => memory_controller_read_address_internal[12].CLK
clock => memory_controller_read_address_internal[13].CLK
clock => memory_controller_read_address_internal[14].CLK
clock => memory_controller_read_address_internal[15].CLK
clock => memory_controller_read_address_internal[16].CLK
clock => memory_controller_read_address_internal[17].CLK
clock => memory_controller_read_address_internal[18].CLK
clock => memory_controller_read_address_internal[19].CLK
clock => memory_controller_read_address_internal[20].CLK
clock => memory_controller_read_address_internal[21].CLK
clock => memory_controller_read_request_internal.CLK
asynchronous_reset => memory_controller_read_burst_length[0]~reg0.PRESET
asynchronous_reset => memory_controller_read_address_internal[0].ACLR
asynchronous_reset => memory_controller_read_address_internal[1].ACLR
asynchronous_reset => memory_controller_read_address_internal[2].ACLR
asynchronous_reset => memory_controller_read_address_internal[3].ACLR
asynchronous_reset => memory_controller_read_address_internal[4].ACLR
asynchronous_reset => memory_controller_read_address_internal[5].ACLR
asynchronous_reset => memory_controller_read_address_internal[6].ACLR
asynchronous_reset => memory_controller_read_address_internal[7].ACLR
asynchronous_reset => memory_controller_read_address_internal[8].ACLR
asynchronous_reset => memory_controller_read_address_internal[9].ACLR
asynchronous_reset => memory_controller_read_address_internal[10].ACLR
asynchronous_reset => memory_controller_read_address_internal[11].ACLR
asynchronous_reset => memory_controller_read_address_internal[12].ACLR
asynchronous_reset => memory_controller_read_address_internal[13].ACLR
asynchronous_reset => memory_controller_read_address_internal[14].ACLR
asynchronous_reset => memory_controller_read_address_internal[15].ACLR
asynchronous_reset => memory_controller_read_address_internal[16].ACLR
asynchronous_reset => memory_controller_read_address_internal[17].ACLR
asynchronous_reset => memory_controller_read_address_internal[18].ACLR
asynchronous_reset => memory_controller_read_address_internal[19].ACLR
asynchronous_reset => memory_controller_read_address_internal[20].ACLR
asynchronous_reset => memory_controller_read_address_internal[21].ACLR
asynchronous_reset => memory_controller_read_request_internal.ACLR
asynchronous_reset => read_training_data_detected.ACLR
asynchronous_reset => alt_mem_phy_counter:alt_mem_phy_counter_instance1.asynchronous_reset
read_training_data => memory_controller_read_request_internal.IN1
read_training_data => read_training_data_detected.OUTPUTSELECT
issue_one_extra_read_command => ~NO_FANOUT~
memory_controller_ready => address_counter_enable.IN1
memory_controller_read_request <= memory_controller_read_request_internal.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[0] <= memory_controller_read_address_internal[0].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[1] <= memory_controller_read_address_internal[1].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[2] <= memory_controller_read_address_internal[2].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[3] <= memory_controller_read_address_internal[3].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[4] <= memory_controller_read_address_internal[4].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[5] <= memory_controller_read_address_internal[5].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[6] <= memory_controller_read_address_internal[6].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[7] <= memory_controller_read_address_internal[7].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[8] <= memory_controller_read_address_internal[8].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[9] <= memory_controller_read_address_internal[9].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[10] <= memory_controller_read_address_internal[10].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[11] <= memory_controller_read_address_internal[11].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[12] <= memory_controller_read_address_internal[12].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[13] <= memory_controller_read_address_internal[13].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[14] <= memory_controller_read_address_internal[14].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[15] <= memory_controller_read_address_internal[15].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[16] <= memory_controller_read_address_internal[16].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[17] <= memory_controller_read_address_internal[17].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[18] <= memory_controller_read_address_internal[18].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[19] <= memory_controller_read_address_internal[19].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[20] <= memory_controller_read_address_internal[20].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_address[21] <= memory_controller_read_address_internal[21].DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_burst_begin <= memory_controller_read_request_internal.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_read_burst_length[0] <= memory_controller_read_burst_length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
clock => count_internal[0].CLK
clock => count_internal[1].CLK
clock => count_internal[2].CLK
asynchronous_reset => count_internal[0].ALOAD
asynchronous_reset => count_internal[1].ALOAD
asynchronous_reset => count_internal[2].ALOAD
asynchronous_reset_value[0] => count_internal[0].ADATA
asynchronous_reset_value[1] => count_internal[1].ADATA
asynchronous_reset_value[2] => count_internal[2].ADATA
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset_value[0] => count_internal.DATAB
synchronous_reset_value[1] => count_internal.DATAB
synchronous_reset_value[2] => count_internal.DATAB
enable => enable_signal.IN1
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
increment[1] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[1]
increment[2] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[2]
maximum_count[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[0]
maximum_count[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[1]
maximum_count[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[2]
count[0] <= count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
count_equal_to_maximum_count <= alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1_equal_to_input2


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN3
addend1[1] => Add0.IN2
addend1[2] => Add0.IN1
addend2[0] => Add0.IN6
addend2[1] => Add0.IN5
addend2[2] => Add0.IN4
carry_in => Add1.IN6
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1
clock => alt_mem_phy_counter:alt_mem_phy_counter_instance1.clock
clock => latency_counter_count_equalled_maximum_read_command_index.CLK
clock => interrupt_detected.CLK
clock => memory_controller_read_command_issued_detected.CLK
clock => interrupt_internal.CLK
clock => all_training_data_found_except_last_two_bits_internal.CLK
clock => all_training_data_found_internal.CLK
clock => compare_done_internal.CLK
clock => latency_counter_count_delayed1[0].CLK
clock => latency_counter_count_delayed1[1].CLK
clock => latency_counter_count_delayed1[2].CLK
clock => latency_counter_count_delayed1[3].CLK
clock => latency_counter_count_delayed1[4].CLK
clock => internal_ram_write_request~reg0.CLK
clock => alt_mem_phy_shift_right_register:data_width_ratio_4:alt_mem_phy_shift_right_register_instance1.clock
clock => alt_mem_phy_shift_right_register:data_width_ratio_4:alt_mem_phy_shift_right_register_instance2.clock
clock => alt_mem_phy_shift_right_register:data_width_ratio_4:alt_mem_phy_shift_right_register_instance3.clock
clock => alt_mem_phy_shift_right_register:data_width_ratio_4:alt_mem_phy_shift_right_register_instance4.clock
asynchronous_reset => alt_mem_phy_counter:alt_mem_phy_counter_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_shift_right_register:data_width_ratio_4:alt_mem_phy_shift_right_register_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_shift_right_register:data_width_ratio_4:alt_mem_phy_shift_right_register_instance2.asynchronous_reset
asynchronous_reset => alt_mem_phy_shift_right_register:data_width_ratio_4:alt_mem_phy_shift_right_register_instance3.asynchronous_reset
asynchronous_reset => alt_mem_phy_shift_right_register:data_width_ratio_4:alt_mem_phy_shift_right_register_instance4.asynchronous_reset
asynchronous_reset => latency_counter_count_delayed1[0].ACLR
asynchronous_reset => latency_counter_count_delayed1[1].ACLR
asynchronous_reset => latency_counter_count_delayed1[2].ACLR
asynchronous_reset => latency_counter_count_delayed1[3].ACLR
asynchronous_reset => latency_counter_count_delayed1[4].ACLR
asynchronous_reset => internal_ram_write_request~reg0.ACLR
asynchronous_reset => compare_done_internal.ACLR
asynchronous_reset => all_training_data_found_internal.ACLR
asynchronous_reset => all_training_data_found_except_last_two_bits_internal.ACLR
asynchronous_reset => interrupt_internal.ACLR
asynchronous_reset => memory_controller_read_command_issued_detected.ACLR
asynchronous_reset => interrupt_detected.ACLR
asynchronous_reset => latency_counter_count_equalled_maximum_read_command_index.ACLR
synchronous_reset => latency_counter_synchronous_reset.IN1
synchronous_reset => shift_register_synchronous_reset.IN1
synchronous_reset => internal_ram_write_request_formation.IN1
memory_controller_read_command_issued => latency_counter_enable.IN1
memory_controller_read_command_issued => shift_register_enable.IN1
memory_controller_read_command_issued => memory_controller_read_command_issued_detected.OUTPUTSELECT
memory_controller_read_command_issued => interrupt_detect.IN1
one_extra_read_command_issued => ~NO_FANOUT~
memory_controller_read_data[0] => Mux0.IN19
memory_controller_read_data[1] => Mux0.IN18
memory_controller_read_data[2] => Mux0.IN17
memory_controller_read_data[3] => Mux0.IN16
memory_controller_read_data[4] => Mux0.IN15
memory_controller_read_data[5] => Mux0.IN14
memory_controller_read_data[6] => Mux0.IN13
memory_controller_read_data[7] => Mux0.IN12
memory_controller_read_data[8] => Mux0.IN11
memory_controller_read_data[9] => Mux0.IN10
memory_controller_read_data[10] => Mux0.IN9
memory_controller_read_data[11] => Mux0.IN8
memory_controller_read_data[12] => Mux0.IN7
memory_controller_read_data[13] => Mux0.IN6
memory_controller_read_data[14] => Mux0.IN5
memory_controller_read_data[15] => Mux0.IN4
memory_controller_read_data[16] => Mux1.IN19
memory_controller_read_data[17] => Mux1.IN18
memory_controller_read_data[18] => Mux1.IN17
memory_controller_read_data[19] => Mux1.IN16
memory_controller_read_data[20] => Mux1.IN15
memory_controller_read_data[21] => Mux1.IN14
memory_controller_read_data[22] => Mux1.IN13
memory_controller_read_data[23] => Mux1.IN12
memory_controller_read_data[24] => Mux1.IN11
memory_controller_read_data[25] => Mux1.IN10
memory_controller_read_data[26] => Mux1.IN9
memory_controller_read_data[27] => Mux1.IN8
memory_controller_read_data[28] => Mux1.IN7
memory_controller_read_data[29] => Mux1.IN6
memory_controller_read_data[30] => Mux1.IN5
memory_controller_read_data[31] => Mux1.IN4
memory_controller_read_data[32] => Mux2.IN19
memory_controller_read_data[33] => Mux2.IN18
memory_controller_read_data[34] => Mux2.IN17
memory_controller_read_data[35] => Mux2.IN16
memory_controller_read_data[36] => Mux2.IN15
memory_controller_read_data[37] => Mux2.IN14
memory_controller_read_data[38] => Mux2.IN13
memory_controller_read_data[39] => Mux2.IN12
memory_controller_read_data[40] => Mux2.IN11
memory_controller_read_data[41] => Mux2.IN10
memory_controller_read_data[42] => Mux2.IN9
memory_controller_read_data[43] => Mux2.IN8
memory_controller_read_data[44] => Mux2.IN7
memory_controller_read_data[45] => Mux2.IN6
memory_controller_read_data[46] => Mux2.IN5
memory_controller_read_data[47] => Mux2.IN4
memory_controller_read_data[48] => Mux3.IN19
memory_controller_read_data[49] => Mux3.IN18
memory_controller_read_data[50] => Mux3.IN17
memory_controller_read_data[51] => Mux3.IN16
memory_controller_read_data[52] => Mux3.IN15
memory_controller_read_data[53] => Mux3.IN14
memory_controller_read_data[54] => Mux3.IN13
memory_controller_read_data[55] => Mux3.IN12
memory_controller_read_data[56] => Mux3.IN11
memory_controller_read_data[57] => Mux3.IN10
memory_controller_read_data[58] => Mux3.IN9
memory_controller_read_data[59] => Mux3.IN8
memory_controller_read_data[60] => Mux3.IN7
memory_controller_read_data[61] => Mux3.IN6
memory_controller_read_data[62] => Mux3.IN5
memory_controller_read_data[63] => Mux3.IN4
external_ram_data_index[0] => Mux0.IN3
external_ram_data_index[0] => Mux1.IN3
external_ram_data_index[0] => Mux2.IN3
external_ram_data_index[0] => Mux3.IN3
external_ram_data_index[1] => Mux0.IN2
external_ram_data_index[1] => Mux1.IN2
external_ram_data_index[1] => Mux2.IN2
external_ram_data_index[1] => Mux3.IN2
external_ram_data_index[2] => Mux0.IN1
external_ram_data_index[2] => Mux1.IN1
external_ram_data_index[2] => Mux2.IN1
external_ram_data_index[2] => Mux3.IN1
external_ram_data_index[3] => Mux0.IN0
external_ram_data_index[3] => Mux1.IN0
external_ram_data_index[3] => Mux2.IN0
external_ram_data_index[3] => Mux3.IN0
external_ram_data_index[4] => ~NO_FANOUT~
training_data[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[0]
training_data[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[1]
training_data[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[2]
training_data[3] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[3]
training_data[4] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[4]
training_data[5] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[5]
training_data[6] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[6]
training_data[7] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[7]
training_data[8] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[8]
training_data[9] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[9]
training_data[10] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[10]
training_data[11] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[11]
training_data[12] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[12]
training_data[13] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[13]
training_data[14] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[14]
training_data[15] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[15]
training_data[16] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[16]
training_data[17] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[17]
training_data[18] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[18]
training_data[19] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[19]
training_data[20] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[20]
training_data[21] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[21]
training_data[22] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[22]
training_data[23] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[23]
training_data[24] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[24]
training_data[25] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[25]
training_data[26] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[26]
training_data[27] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[27]
training_data[28] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[28]
training_data[29] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2.input2[29]
training_data[30] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance3.input2[30]
training_data[31] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance3.input2[31]
internal_ram_write_request <= internal_ram_write_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
internal_ram_write_data[0] <= latency_counter_count_delayed1[0].DB_MAX_OUTPUT_PORT_TYPE
internal_ram_write_data[1] <= latency_counter_count_delayed1[1].DB_MAX_OUTPUT_PORT_TYPE
internal_ram_write_data[2] <= latency_counter_count_delayed1[2].DB_MAX_OUTPUT_PORT_TYPE
internal_ram_write_data[3] <= latency_counter_count_delayed1[3].DB_MAX_OUTPUT_PORT_TYPE
internal_ram_write_data[4] <= latency_counter_count_delayed1[4].DB_MAX_OUTPUT_PORT_TYPE
compare_done <= compare_done_internal.DB_MAX_OUTPUT_PORT_TYPE
all_training_data_found <= all_training_data_found_internal.DB_MAX_OUTPUT_PORT_TYPE
all_training_data_found_except_last_two_bits <= all_training_data_found_except_last_two_bits_internal.DB_MAX_OUTPUT_PORT_TYPE
interrupt <= interrupt_internal.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input1[3] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input2[3] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
clock => count_internal[0].CLK
clock => count_internal[1].CLK
clock => count_internal[2].CLK
clock => count_internal[3].CLK
clock => count_internal[4].CLK
asynchronous_reset => count_internal[0].ALOAD
asynchronous_reset => count_internal[1].ALOAD
asynchronous_reset => count_internal[2].ALOAD
asynchronous_reset => count_internal[3].ALOAD
asynchronous_reset => count_internal[4].ALOAD
asynchronous_reset_value[0] => count_internal[0].ADATA
asynchronous_reset_value[1] => count_internal[1].ADATA
asynchronous_reset_value[2] => count_internal[2].ADATA
asynchronous_reset_value[3] => count_internal[3].ADATA
asynchronous_reset_value[4] => count_internal[4].ADATA
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset_value[0] => count_internal.DATAB
synchronous_reset_value[1] => count_internal.DATAB
synchronous_reset_value[2] => count_internal.DATAB
synchronous_reset_value[3] => count_internal.DATAB
synchronous_reset_value[4] => count_internal.DATAB
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
increment[1] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[1]
increment[2] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[2]
increment[3] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[3]
increment[4] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[4]
maximum_count[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[0]
maximum_count[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[1]
maximum_count[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[2]
maximum_count[3] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[3]
maximum_count[4] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[4]
count[0] <= count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count_internal[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count_internal[4].DB_MAX_OUTPUT_PORT_TYPE
count_equal_to_maximum_count <= alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1_equal_to_input2


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN5
addend1[1] => Add0.IN4
addend1[2] => Add0.IN3
addend1[3] => Add0.IN2
addend1[4] => Add0.IN1
addend2[0] => Add0.IN10
addend2[1] => Add0.IN9
addend2[2] => Add0.IN8
addend2[3] => Add0.IN7
addend2[4] => Add0.IN6
carry_in => Add1.IN10
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input1[3] => result.IN0
input1[4] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input2[3] => result.IN1
input2[4] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1
clock => shifted_data_internal[0].CLK
clock => shifted_data_internal[1].CLK
clock => shifted_data_internal[2].CLK
clock => shifted_data_internal[3].CLK
clock => shifted_data_internal[4].CLK
clock => shifted_data_internal[5].CLK
clock => shifted_data_internal[6].CLK
clock => shifted_data_internal[7].CLK
asynchronous_reset => shifted_data_internal[0].ALOAD
asynchronous_reset => shifted_data_internal[1].ALOAD
asynchronous_reset => shifted_data_internal[2].ALOAD
asynchronous_reset => shifted_data_internal[3].ALOAD
asynchronous_reset => shifted_data_internal[4].ALOAD
asynchronous_reset => shifted_data_internal[5].ALOAD
asynchronous_reset => shifted_data_internal[6].ALOAD
asynchronous_reset => shifted_data_internal[7].ALOAD
asynchronous_reset_value[0] => shifted_data_internal[0].ADATA
asynchronous_reset_value[1] => shifted_data_internal[1].ADATA
asynchronous_reset_value[2] => shifted_data_internal[2].ADATA
asynchronous_reset_value[3] => shifted_data_internal[3].ADATA
asynchronous_reset_value[4] => shifted_data_internal[4].ADATA
asynchronous_reset_value[5] => shifted_data_internal[5].ADATA
asynchronous_reset_value[6] => shifted_data_internal[6].ADATA
asynchronous_reset_value[7] => shifted_data_internal[7].ADATA
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset_value[0] => shifted_data_internal.DATAB
synchronous_reset_value[1] => shifted_data_internal.DATAB
synchronous_reset_value[2] => shifted_data_internal.DATAB
synchronous_reset_value[3] => shifted_data_internal.DATAB
synchronous_reset_value[4] => shifted_data_internal.DATAB
synchronous_reset_value[5] => shifted_data_internal.DATAB
synchronous_reset_value[6] => shifted_data_internal.DATAB
synchronous_reset_value[7] => shifted_data_internal.DATAB
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
data => shifted_data_internal.DATAB
shifted_data[0] <= shifted_data_internal[0].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[1] <= shifted_data_internal[1].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[2] <= shifted_data_internal[2].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[3] <= shifted_data_internal[3].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[4] <= shifted_data_internal[4].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[5] <= shifted_data_internal[5].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[6] <= shifted_data_internal[6].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[7] <= shifted_data_internal[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance2
clock => shifted_data_internal[0].CLK
clock => shifted_data_internal[1].CLK
clock => shifted_data_internal[2].CLK
clock => shifted_data_internal[3].CLK
clock => shifted_data_internal[4].CLK
clock => shifted_data_internal[5].CLK
clock => shifted_data_internal[6].CLK
clock => shifted_data_internal[7].CLK
asynchronous_reset => shifted_data_internal[0].ALOAD
asynchronous_reset => shifted_data_internal[1].ALOAD
asynchronous_reset => shifted_data_internal[2].ALOAD
asynchronous_reset => shifted_data_internal[3].ALOAD
asynchronous_reset => shifted_data_internal[4].ALOAD
asynchronous_reset => shifted_data_internal[5].ALOAD
asynchronous_reset => shifted_data_internal[6].ALOAD
asynchronous_reset => shifted_data_internal[7].ALOAD
asynchronous_reset_value[0] => shifted_data_internal[0].ADATA
asynchronous_reset_value[1] => shifted_data_internal[1].ADATA
asynchronous_reset_value[2] => shifted_data_internal[2].ADATA
asynchronous_reset_value[3] => shifted_data_internal[3].ADATA
asynchronous_reset_value[4] => shifted_data_internal[4].ADATA
asynchronous_reset_value[5] => shifted_data_internal[5].ADATA
asynchronous_reset_value[6] => shifted_data_internal[6].ADATA
asynchronous_reset_value[7] => shifted_data_internal[7].ADATA
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset_value[0] => shifted_data_internal.DATAB
synchronous_reset_value[1] => shifted_data_internal.DATAB
synchronous_reset_value[2] => shifted_data_internal.DATAB
synchronous_reset_value[3] => shifted_data_internal.DATAB
synchronous_reset_value[4] => shifted_data_internal.DATAB
synchronous_reset_value[5] => shifted_data_internal.DATAB
synchronous_reset_value[6] => shifted_data_internal.DATAB
synchronous_reset_value[7] => shifted_data_internal.DATAB
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
data => shifted_data_internal.DATAB
shifted_data[0] <= shifted_data_internal[0].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[1] <= shifted_data_internal[1].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[2] <= shifted_data_internal[2].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[3] <= shifted_data_internal[3].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[4] <= shifted_data_internal[4].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[5] <= shifted_data_internal[5].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[6] <= shifted_data_internal[6].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[7] <= shifted_data_internal[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance3
clock => shifted_data_internal[0].CLK
clock => shifted_data_internal[1].CLK
clock => shifted_data_internal[2].CLK
clock => shifted_data_internal[3].CLK
clock => shifted_data_internal[4].CLK
clock => shifted_data_internal[5].CLK
clock => shifted_data_internal[6].CLK
clock => shifted_data_internal[7].CLK
asynchronous_reset => shifted_data_internal[0].ALOAD
asynchronous_reset => shifted_data_internal[1].ALOAD
asynchronous_reset => shifted_data_internal[2].ALOAD
asynchronous_reset => shifted_data_internal[3].ALOAD
asynchronous_reset => shifted_data_internal[4].ALOAD
asynchronous_reset => shifted_data_internal[5].ALOAD
asynchronous_reset => shifted_data_internal[6].ALOAD
asynchronous_reset => shifted_data_internal[7].ALOAD
asynchronous_reset_value[0] => shifted_data_internal[0].ADATA
asynchronous_reset_value[1] => shifted_data_internal[1].ADATA
asynchronous_reset_value[2] => shifted_data_internal[2].ADATA
asynchronous_reset_value[3] => shifted_data_internal[3].ADATA
asynchronous_reset_value[4] => shifted_data_internal[4].ADATA
asynchronous_reset_value[5] => shifted_data_internal[5].ADATA
asynchronous_reset_value[6] => shifted_data_internal[6].ADATA
asynchronous_reset_value[7] => shifted_data_internal[7].ADATA
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset_value[0] => shifted_data_internal.DATAB
synchronous_reset_value[1] => shifted_data_internal.DATAB
synchronous_reset_value[2] => shifted_data_internal.DATAB
synchronous_reset_value[3] => shifted_data_internal.DATAB
synchronous_reset_value[4] => shifted_data_internal.DATAB
synchronous_reset_value[5] => shifted_data_internal.DATAB
synchronous_reset_value[6] => shifted_data_internal.DATAB
synchronous_reset_value[7] => shifted_data_internal.DATAB
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
data => shifted_data_internal.DATAB
shifted_data[0] <= shifted_data_internal[0].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[1] <= shifted_data_internal[1].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[2] <= shifted_data_internal[2].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[3] <= shifted_data_internal[3].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[4] <= shifted_data_internal[4].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[5] <= shifted_data_internal[5].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[6] <= shifted_data_internal[6].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[7] <= shifted_data_internal[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance4
clock => shifted_data_internal[0].CLK
clock => shifted_data_internal[1].CLK
clock => shifted_data_internal[2].CLK
clock => shifted_data_internal[3].CLK
clock => shifted_data_internal[4].CLK
clock => shifted_data_internal[5].CLK
clock => shifted_data_internal[6].CLK
clock => shifted_data_internal[7].CLK
asynchronous_reset => shifted_data_internal[0].ALOAD
asynchronous_reset => shifted_data_internal[1].ALOAD
asynchronous_reset => shifted_data_internal[2].ALOAD
asynchronous_reset => shifted_data_internal[3].ALOAD
asynchronous_reset => shifted_data_internal[4].ALOAD
asynchronous_reset => shifted_data_internal[5].ALOAD
asynchronous_reset => shifted_data_internal[6].ALOAD
asynchronous_reset => shifted_data_internal[7].ALOAD
asynchronous_reset_value[0] => shifted_data_internal[0].ADATA
asynchronous_reset_value[1] => shifted_data_internal[1].ADATA
asynchronous_reset_value[2] => shifted_data_internal[2].ADATA
asynchronous_reset_value[3] => shifted_data_internal[3].ADATA
asynchronous_reset_value[4] => shifted_data_internal[4].ADATA
asynchronous_reset_value[5] => shifted_data_internal[5].ADATA
asynchronous_reset_value[6] => shifted_data_internal[6].ADATA
asynchronous_reset_value[7] => shifted_data_internal[7].ADATA
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset => shifted_data_internal.OUTPUTSELECT
synchronous_reset_value[0] => shifted_data_internal.DATAB
synchronous_reset_value[1] => shifted_data_internal.DATAB
synchronous_reset_value[2] => shifted_data_internal.DATAB
synchronous_reset_value[3] => shifted_data_internal.DATAB
synchronous_reset_value[4] => shifted_data_internal.DATAB
synchronous_reset_value[5] => shifted_data_internal.DATAB
synchronous_reset_value[6] => shifted_data_internal.DATAB
synchronous_reset_value[7] => shifted_data_internal.DATAB
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
enable => shifted_data_internal.OUTPUTSELECT
data => shifted_data_internal.DATAB
shifted_data[0] <= shifted_data_internal[0].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[1] <= shifted_data_internal[1].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[2] <= shifted_data_internal[2].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[3] <= shifted_data_internal[3].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[4] <= shifted_data_internal[4].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[5] <= shifted_data_internal[5].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[6] <= shifted_data_internal[6].DB_MAX_OUTPUT_PORT_TYPE
shifted_data[7] <= shifted_data_internal[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input1[3] => result.IN0
input1[4] => result.IN0
input1[5] => result.IN0
input1[6] => result.IN0
input1[7] => result.IN0
input1[8] => result.IN0
input1[9] => result.IN0
input1[10] => result.IN0
input1[11] => result.IN0
input1[12] => result.IN0
input1[13] => result.IN0
input1[14] => result.IN0
input1[15] => result.IN0
input1[16] => result.IN0
input1[17] => result.IN0
input1[18] => result.IN0
input1[19] => result.IN0
input1[20] => result.IN0
input1[21] => result.IN0
input1[22] => result.IN0
input1[23] => result.IN0
input1[24] => result.IN0
input1[25] => result.IN0
input1[26] => result.IN0
input1[27] => result.IN0
input1[28] => result.IN0
input1[29] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input2[3] => result.IN1
input2[4] => result.IN1
input2[5] => result.IN1
input2[6] => result.IN1
input2[7] => result.IN1
input2[8] => result.IN1
input2[9] => result.IN1
input2[10] => result.IN1
input2[11] => result.IN1
input2[12] => result.IN1
input2[13] => result.IN1
input2[14] => result.IN1
input2[15] => result.IN1
input2[16] => result.IN1
input2[17] => result.IN1
input2[18] => result.IN1
input2[19] => result.IN1
input2[20] => result.IN1
input2[21] => result.IN1
input2[22] => result.IN1
input2[23] => result.IN1
input2[24] => result.IN1
input2[25] => result.IN1
input2[26] => result.IN1
input2[27] => result.IN1
input2[28] => result.IN1
input2[29] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance3
input1[30] => result.IN0
input1[31] => result.IN0
input2[30] => result.IN1
input2[31] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1
clock => alt_mem_phy_centre_of_data_valid_window:codvw.clock
clock => read_latency[0]~reg0.CLK
clock => read_latency[1]~reg0.CLK
clock => read_latency[2]~reg0.CLK
clock => read_latency[3]~reg0.CLK
clock => read_latency[4]~reg0.CLK
clock => tdcu_latency_value_r[0].CLK
clock => tdcu_latency_value_r[1].CLK
clock => tdcu_latency_value_r[2].CLK
clock => tdcu_latency_value_r[3].CLK
clock => tdcu_latency_value_r[4].CLK
clock => valid_phase_index[0].CLK
clock => valid_phase_index[1].CLK
clock => valid_phase_index[2].CLK
clock => valid_phase_index[3].CLK
clock => valid_phase_index[4].CLK
clock => valid_phase_index[5].CLK
clock => valid_phase_index[6].CLK
clock => valid_pin_data_count[0].CLK
clock => valid_pin_data_count[1].CLK
clock => valid_pin_data_count[2].CLK
clock => valid_pin_data_count[3].CLK
clock => valid_pin_data_count[4].CLK
clock => phase_dec_counter[0].CLK
clock => phase_dec_counter[1].CLK
clock => phase_dec_counter[2].CLK
clock => phase_dec_counter[3].CLK
clock => phase_dec_counter[4].CLK
clock => phase_dec_counter[5].CLK
clock => phase_dec_counter[6].CLK
clock => all_training_data_found_r.CLK
clock => pll_reconfiguring_r.CLK
clock => rsu_no_dvw_err~reg0.CLK
clock => rsu_grt_one_dvw_err~reg0.CLK
clock => rsu_multiple_valid_latencies_err~reg0.CLK
clock => alternative_valid_latency_seen.CLK
clock => valid_ram_select[0].CLK
clock => valid_ram_select[1].CLK
clock => valid_ram_select[2].CLK
clock => valid_ram_select[3].CLK
clock => valid_ram_select[4].CLK
clock => valid_ram_select[5].CLK
clock => valid_ram_select[6].CLK
clock => valid_ram_select[7].CLK
clock => valid_ram_select[8].CLK
clock => valid_ram_select[9].CLK
clock => valid_ram_select[10].CLK
clock => valid_ram_select[11].CLK
clock => valid_ram_select[12].CLK
clock => valid_ram_select[13].CLK
clock => valid_ram_select[14].CLK
clock => valid_ram_select[15].CLK
clock => valid_ram_select[16].CLK
clock => valid_ram_select[17].CLK
clock => valid_ram_select[18].CLK
clock => valid_ram_select[19].CLK
clock => valid_ram_select[20].CLK
clock => valid_ram_select[21].CLK
clock => valid_ram_select[22].CLK
clock => valid_ram_select[23].CLK
clock => valid_ram_select[24].CLK
clock => valid_ram_select[25].CLK
clock => valid_ram_select[26].CLK
clock => valid_ram_select[27].CLK
clock => valid_ram_select[28].CLK
clock => valid_ram_select[29].CLK
clock => valid_ram_select[30].CLK
clock => valid_ram_select[31].CLK
clock => valid_ram_select[32].CLK
clock => valid_ram_select[33].CLK
clock => valid_ram_select[34].CLK
clock => valid_ram_select[35].CLK
clock => valid_ram_select[36].CLK
clock => valid_ram_select[37].CLK
clock => valid_ram_select[38].CLK
clock => valid_ram_select[39].CLK
clock => valid_ram_select[40].CLK
clock => valid_ram_select[41].CLK
clock => valid_ram_select[42].CLK
clock => valid_ram_select[43].CLK
clock => valid_ram_select[44].CLK
clock => valid_ram_select[45].CLK
clock => valid_ram_select[46].CLK
clock => valid_ram_select[47].CLK
clock => valid_ram_select[48].CLK
clock => valid_ram_select[49].CLK
clock => valid_ram_select[50].CLK
clock => valid_ram_select[51].CLK
clock => valid_ram_select[52].CLK
clock => valid_ram_select[53].CLK
clock => valid_ram_select[54].CLK
clock => valid_ram_select[55].CLK
clock => valid_ram_select[56].CLK
clock => valid_ram_select[57].CLK
clock => valid_ram_select[58].CLK
clock => valid_ram_select[59].CLK
clock => valid_ram_select[60].CLK
clock => valid_ram_select[61].CLK
clock => valid_ram_select[62].CLK
clock => valid_ram_select[63].CLK
clock => valid_ram_select[64].CLK
clock => valid_ram_select[65].CLK
clock => valid_ram_select[66].CLK
clock => valid_ram_select[67].CLK
clock => valid_ram_select[68].CLK
clock => valid_ram_select[69].CLK
clock => valid_ram_select[70].CLK
clock => valid_ram_select[71].CLK
clock => valid_ram_select[72].CLK
clock => valid_ram_select[73].CLK
clock => valid_ram_select[74].CLK
clock => valid_ram_select[75].CLK
clock => valid_ram_select[76].CLK
clock => valid_ram_select[77].CLK
clock => valid_ram_select[78].CLK
clock => valid_ram_select[79].CLK
clock => valid_ram_select[80].CLK
clock => valid_ram_select[81].CLK
clock => valid_ram_select[82].CLK
clock => valid_ram_select[83].CLK
clock => valid_ram_select[84].CLK
clock => valid_ram_select[85].CLK
clock => valid_ram_select[86].CLK
clock => valid_ram_select[87].CLK
clock => valid_ram_select[88].CLK
clock => valid_ram_select[89].CLK
clock => valid_ram_select[90].CLK
clock => valid_ram_select[91].CLK
clock => valid_ram_select[92].CLK
clock => valid_ram_select[93].CLK
clock => valid_ram_select[94].CLK
clock => valid_ram_select[95].CLK
clock => valid_ram_select[96].CLK
clock => valid_ram_select[97].CLK
clock => valid_ram_select[98].CLK
clock => valid_ram_select[99].CLK
clock => valid_ram_select[100].CLK
clock => valid_ram_select[101].CLK
clock => valid_ram_select[102].CLK
clock => valid_ram_select[103].CLK
clock => valid_ram_select[104].CLK
clock => valid_ram_select[105].CLK
clock => valid_ram_select[106].CLK
clock => valid_ram_select[107].CLK
clock => valid_ram_select[108].CLK
clock => valid_ram_select[109].CLK
clock => valid_ram_select[110].CLK
clock => valid_ram_select[111].CLK
clock => valid_ram_select[112].CLK
clock => valid_ram_select[113].CLK
clock => valid_ram_select[114].CLK
clock => valid_ram_select[115].CLK
clock => valid_ram_select[116].CLK
clock => valid_ram_select[117].CLK
clock => valid_ram_select[118].CLK
clock => valid_ram_select[119].CLK
clock => valid_ram_select[120].CLK
clock => valid_ram_select[121].CLK
clock => valid_ram_select[122].CLK
clock => valid_ram_select[123].CLK
clock => valid_ram_select[124].CLK
clock => valid_ram_select[125].CLK
clock => valid_ram_select[126].CLK
clock => valid_ram_select[127].CLK
clock => valid_ram_result1[0].CLK
clock => valid_ram_result1[1].CLK
clock => valid_ram_result1[2].CLK
clock => valid_ram_result1[3].CLK
clock => valid_ram_result1[4].CLK
clock => valid_ram_result0[0].CLK
clock => valid_ram_result0[1].CLK
clock => valid_ram_result0[2].CLK
clock => valid_ram_result0[3].CLK
clock => valid_ram_result0[4].CLK
clock => state~7.DATAIN
asynchronous_reset => read_latency[0]~reg0.ACLR
asynchronous_reset => read_latency[1]~reg0.ACLR
asynchronous_reset => read_latency[2]~reg0.ACLR
asynchronous_reset => read_latency[3]~reg0.ACLR
asynchronous_reset => read_latency[4]~reg0.ACLR
asynchronous_reset => tdcu_latency_value_r[0].ACLR
asynchronous_reset => tdcu_latency_value_r[1].ACLR
asynchronous_reset => tdcu_latency_value_r[2].ACLR
asynchronous_reset => tdcu_latency_value_r[3].ACLR
asynchronous_reset => tdcu_latency_value_r[4].ACLR
asynchronous_reset => valid_phase_index[0].ACLR
asynchronous_reset => valid_phase_index[1].ACLR
asynchronous_reset => valid_phase_index[2].ACLR
asynchronous_reset => valid_phase_index[3].ACLR
asynchronous_reset => valid_phase_index[4].ACLR
asynchronous_reset => valid_phase_index[5].ACLR
asynchronous_reset => valid_phase_index[6].ACLR
asynchronous_reset => valid_pin_data_count[0].ACLR
asynchronous_reset => valid_pin_data_count[1].ACLR
asynchronous_reset => valid_pin_data_count[2].ACLR
asynchronous_reset => valid_pin_data_count[3].ACLR
asynchronous_reset => valid_pin_data_count[4].ACLR
asynchronous_reset => phase_dec_counter[0].ACLR
asynchronous_reset => phase_dec_counter[1].ACLR
asynchronous_reset => phase_dec_counter[2].ACLR
asynchronous_reset => phase_dec_counter[3].ACLR
asynchronous_reset => phase_dec_counter[4].ACLR
asynchronous_reset => phase_dec_counter[5].ACLR
asynchronous_reset => phase_dec_counter[6].ACLR
asynchronous_reset => all_training_data_found_r.ACLR
asynchronous_reset => pll_reconfiguring_r.ACLR
asynchronous_reset => rsu_no_dvw_err~reg0.ACLR
asynchronous_reset => rsu_grt_one_dvw_err~reg0.ACLR
asynchronous_reset => rsu_multiple_valid_latencies_err~reg0.ACLR
asynchronous_reset => alternative_valid_latency_seen.ACLR
asynchronous_reset => valid_ram_select[0].ACLR
asynchronous_reset => valid_ram_select[1].ACLR
asynchronous_reset => valid_ram_select[2].ACLR
asynchronous_reset => valid_ram_select[3].ACLR
asynchronous_reset => valid_ram_select[4].ACLR
asynchronous_reset => valid_ram_select[5].ACLR
asynchronous_reset => valid_ram_select[6].ACLR
asynchronous_reset => valid_ram_select[7].ACLR
asynchronous_reset => valid_ram_select[8].ACLR
asynchronous_reset => valid_ram_select[9].ACLR
asynchronous_reset => valid_ram_select[10].ACLR
asynchronous_reset => valid_ram_select[11].ACLR
asynchronous_reset => valid_ram_select[12].ACLR
asynchronous_reset => valid_ram_select[13].ACLR
asynchronous_reset => valid_ram_select[14].ACLR
asynchronous_reset => valid_ram_select[15].ACLR
asynchronous_reset => valid_ram_select[16].ACLR
asynchronous_reset => valid_ram_select[17].ACLR
asynchronous_reset => valid_ram_select[18].ACLR
asynchronous_reset => valid_ram_select[19].ACLR
asynchronous_reset => valid_ram_select[20].ACLR
asynchronous_reset => valid_ram_select[21].ACLR
asynchronous_reset => valid_ram_select[22].ACLR
asynchronous_reset => valid_ram_select[23].ACLR
asynchronous_reset => valid_ram_select[24].ACLR
asynchronous_reset => valid_ram_select[25].ACLR
asynchronous_reset => valid_ram_select[26].ACLR
asynchronous_reset => valid_ram_select[27].ACLR
asynchronous_reset => valid_ram_select[28].ACLR
asynchronous_reset => valid_ram_select[29].ACLR
asynchronous_reset => valid_ram_select[30].ACLR
asynchronous_reset => valid_ram_select[31].ACLR
asynchronous_reset => valid_ram_select[32].ACLR
asynchronous_reset => valid_ram_select[33].ACLR
asynchronous_reset => valid_ram_select[34].ACLR
asynchronous_reset => valid_ram_select[35].ACLR
asynchronous_reset => valid_ram_select[36].ACLR
asynchronous_reset => valid_ram_select[37].ACLR
asynchronous_reset => valid_ram_select[38].ACLR
asynchronous_reset => valid_ram_select[39].ACLR
asynchronous_reset => valid_ram_select[40].ACLR
asynchronous_reset => valid_ram_select[41].ACLR
asynchronous_reset => valid_ram_select[42].ACLR
asynchronous_reset => valid_ram_select[43].ACLR
asynchronous_reset => valid_ram_select[44].ACLR
asynchronous_reset => valid_ram_select[45].ACLR
asynchronous_reset => valid_ram_select[46].ACLR
asynchronous_reset => valid_ram_select[47].ACLR
asynchronous_reset => valid_ram_select[48].ACLR
asynchronous_reset => valid_ram_select[49].ACLR
asynchronous_reset => valid_ram_select[50].ACLR
asynchronous_reset => valid_ram_select[51].ACLR
asynchronous_reset => valid_ram_select[52].ACLR
asynchronous_reset => valid_ram_select[53].ACLR
asynchronous_reset => valid_ram_select[54].ACLR
asynchronous_reset => valid_ram_select[55].ACLR
asynchronous_reset => valid_ram_select[56].ACLR
asynchronous_reset => valid_ram_select[57].ACLR
asynchronous_reset => valid_ram_select[58].ACLR
asynchronous_reset => valid_ram_select[59].ACLR
asynchronous_reset => valid_ram_select[60].ACLR
asynchronous_reset => valid_ram_select[61].ACLR
asynchronous_reset => valid_ram_select[62].ACLR
asynchronous_reset => valid_ram_select[63].ACLR
asynchronous_reset => valid_ram_select[64].ACLR
asynchronous_reset => valid_ram_select[65].ACLR
asynchronous_reset => valid_ram_select[66].ACLR
asynchronous_reset => valid_ram_select[67].ACLR
asynchronous_reset => valid_ram_select[68].ACLR
asynchronous_reset => valid_ram_select[69].ACLR
asynchronous_reset => valid_ram_select[70].ACLR
asynchronous_reset => valid_ram_select[71].ACLR
asynchronous_reset => valid_ram_select[72].ACLR
asynchronous_reset => valid_ram_select[73].ACLR
asynchronous_reset => valid_ram_select[74].ACLR
asynchronous_reset => valid_ram_select[75].ACLR
asynchronous_reset => valid_ram_select[76].ACLR
asynchronous_reset => valid_ram_select[77].ACLR
asynchronous_reset => valid_ram_select[78].ACLR
asynchronous_reset => valid_ram_select[79].ACLR
asynchronous_reset => valid_ram_select[80].ACLR
asynchronous_reset => valid_ram_select[81].ACLR
asynchronous_reset => valid_ram_select[82].ACLR
asynchronous_reset => valid_ram_select[83].ACLR
asynchronous_reset => valid_ram_select[84].ACLR
asynchronous_reset => valid_ram_select[85].ACLR
asynchronous_reset => valid_ram_select[86].ACLR
asynchronous_reset => valid_ram_select[87].ACLR
asynchronous_reset => valid_ram_select[88].ACLR
asynchronous_reset => valid_ram_select[89].ACLR
asynchronous_reset => valid_ram_select[90].ACLR
asynchronous_reset => valid_ram_select[91].ACLR
asynchronous_reset => valid_ram_select[92].ACLR
asynchronous_reset => valid_ram_select[93].ACLR
asynchronous_reset => valid_ram_select[94].ACLR
asynchronous_reset => valid_ram_select[95].ACLR
asynchronous_reset => valid_ram_select[96].ACLR
asynchronous_reset => valid_ram_select[97].ACLR
asynchronous_reset => valid_ram_select[98].ACLR
asynchronous_reset => valid_ram_select[99].ACLR
asynchronous_reset => valid_ram_select[100].ACLR
asynchronous_reset => valid_ram_select[101].ACLR
asynchronous_reset => valid_ram_select[102].ACLR
asynchronous_reset => valid_ram_select[103].ACLR
asynchronous_reset => valid_ram_select[104].ACLR
asynchronous_reset => valid_ram_select[105].ACLR
asynchronous_reset => valid_ram_select[106].ACLR
asynchronous_reset => valid_ram_select[107].ACLR
asynchronous_reset => valid_ram_select[108].ACLR
asynchronous_reset => valid_ram_select[109].ACLR
asynchronous_reset => valid_ram_select[110].ACLR
asynchronous_reset => valid_ram_select[111].ACLR
asynchronous_reset => valid_ram_select[112].ACLR
asynchronous_reset => valid_ram_select[113].ACLR
asynchronous_reset => valid_ram_select[114].ACLR
asynchronous_reset => valid_ram_select[115].ACLR
asynchronous_reset => valid_ram_select[116].ACLR
asynchronous_reset => valid_ram_select[117].ACLR
asynchronous_reset => valid_ram_select[118].ACLR
asynchronous_reset => valid_ram_select[119].ACLR
asynchronous_reset => valid_ram_select[120].ACLR
asynchronous_reset => valid_ram_select[121].ACLR
asynchronous_reset => valid_ram_select[122].ACLR
asynchronous_reset => valid_ram_select[123].ACLR
asynchronous_reset => valid_ram_select[124].ACLR
asynchronous_reset => valid_ram_select[125].ACLR
asynchronous_reset => valid_ram_select[126].ACLR
asynchronous_reset => valid_ram_select[127].ACLR
asynchronous_reset => valid_ram_result1[0].ACLR
asynchronous_reset => valid_ram_result1[1].ACLR
asynchronous_reset => valid_ram_result1[2].ACLR
asynchronous_reset => valid_ram_result1[3].ACLR
asynchronous_reset => valid_ram_result1[4].ACLR
asynchronous_reset => valid_ram_result0[0].ACLR
asynchronous_reset => valid_ram_result0[1].ACLR
asynchronous_reset => valid_ram_result0[2].ACLR
asynchronous_reset => valid_ram_result0[3].ACLR
asynchronous_reset => valid_ram_result0[4].ACLR
asynchronous_reset => state~9.DATAIN
asynchronous_reset => alt_mem_phy_centre_of_data_valid_window:codvw.asynchronous_reset
setup_resynchronisation => ~NO_FANOUT~
internal_ram_read_data[0] => ~NO_FANOUT~
internal_ram_read_data[1] => ~NO_FANOUT~
internal_ram_read_data[2] => ~NO_FANOUT~
internal_ram_read_data[3] => ~NO_FANOUT~
internal_ram_read_data[4] => ~NO_FANOUT~
tdcu_latency_value[0] => tdcu_latency_value_r[0].DATAIN
tdcu_latency_value[1] => tdcu_latency_value_r[1].DATAIN
tdcu_latency_value[2] => tdcu_latency_value_r[2].DATAIN
tdcu_latency_value[3] => tdcu_latency_value_r[3].DATAIN
tdcu_latency_value[4] => tdcu_latency_value_r[4].DATAIN
all_training_data_found => all_training_data_found_r.DATAIN
internal_ram_address[0] => ~NO_FANOUT~
internal_ram_address[1] => ~NO_FANOUT~
internal_ram_address[2] => ~NO_FANOUT~
internal_ram_address[3] => ~NO_FANOUT~
internal_ram_address[4] => ~NO_FANOUT~
internal_ram_address[5] => ~NO_FANOUT~
internal_ram_address[6] => ~NO_FANOUT~
internal_ram_address[7] => ~NO_FANOUT~
internal_ram_address[8] => ~NO_FANOUT~
internal_ram_address[9] => ~NO_FANOUT~
internal_ram_address[10] => ~NO_FANOUT~
internal_ram_write_request => valid_pin_data_count.OUTPUTSELECT
internal_ram_write_request => valid_pin_data_count.OUTPUTSELECT
internal_ram_write_request => valid_pin_data_count.OUTPUTSELECT
internal_ram_write_request => valid_pin_data_count.OUTPUTSELECT
internal_ram_write_request => valid_pin_data_count.OUTPUTSELECT
resynchronisation_clock_index[0] => pll_reconfigure_clock_index[0].DATAIN
resynchronisation_clock_index[1] => pll_reconfigure_clock_index[1].DATAIN
resynchronisation_clock_index[2] => pll_reconfigure_clock_index[2].DATAIN
pll_reconfiguring => process_1.IN1
pll_reconfiguring => phase_dec_counter.OUTPUTSELECT
pll_reconfiguring => phase_dec_counter.OUTPUTSELECT
pll_reconfiguring => phase_dec_counter.OUTPUTSELECT
pll_reconfiguring => phase_dec_counter.OUTPUTSELECT
pll_reconfiguring => phase_dec_counter.OUTPUTSELECT
pll_reconfiguring => phase_dec_counter.OUTPUTSELECT
pll_reconfiguring => phase_dec_counter.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => pll_reconfiguring_r.DATAIN
pll_reconfiguring => read_latency.OUTPUTSELECT
pll_reconfiguring => read_latency.OUTPUTSELECT
pll_reconfiguring => read_latency.OUTPUTSELECT
pll_reconfiguring => read_latency.OUTPUTSELECT
pll_reconfiguring => read_latency.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
pll_reconfiguring => state.OUTPUTSELECT
internal_ram_read_address[0] <= <GND>
internal_ram_read_address[1] <= <GND>
internal_ram_read_address[2] <= <GND>
internal_ram_read_address[3] <= <GND>
internal_ram_read_address[4] <= <GND>
internal_ram_read_address[5] <= <GND>
internal_ram_read_address[6] <= <GND>
internal_ram_read_address[7] <= <GND>
internal_ram_read_address[8] <= <GND>
internal_ram_read_address[9] <= <GND>
internal_ram_read_address[10] <= <GND>
pll_reconfigure_request <= pll_reconfigure_request.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_clock_index[0] <= resynchronisation_clock_index[0].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_clock_index[1] <= resynchronisation_clock_index[1].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_clock_index[2] <= resynchronisation_clock_index[2].DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_direction <= <GND>
read_latency[0] <= read_latency[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_latency[1] <= read_latency[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_latency[2] <= read_latency[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_latency[3] <= read_latency[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_latency[4] <= read_latency[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
centre_of_data_valid_window_phase[0] <= alt_mem_phy_centre_of_data_valid_window:codvw.centre_of_data_valid_window[0]
centre_of_data_valid_window_phase[1] <= alt_mem_phy_centre_of_data_valid_window:codvw.centre_of_data_valid_window[1]
centre_of_data_valid_window_phase[2] <= alt_mem_phy_centre_of_data_valid_window:codvw.centre_of_data_valid_window[2]
centre_of_data_valid_window_phase[3] <= alt_mem_phy_centre_of_data_valid_window:codvw.centre_of_data_valid_window[3]
centre_of_data_valid_window_phase[4] <= alt_mem_phy_centre_of_data_valid_window:codvw.centre_of_data_valid_window[4]
centre_of_data_valid_window_phase[5] <= alt_mem_phy_centre_of_data_valid_window:codvw.centre_of_data_valid_window[5]
centre_of_data_valid_window_phase[6] <= alt_mem_phy_centre_of_data_valid_window:codvw.centre_of_data_valid_window[6]
resynchronisation_setup <= resynchronisation_setup.DB_MAX_OUTPUT_PORT_TYPE
resynchronisation_setup_successful <= resynchronisation_setup_successful.DB_MAX_OUTPUT_PORT_TYPE
rsu_multiple_valid_latencies_err <= rsu_multiple_valid_latencies_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsu_grt_one_dvw_err <= rsu_grt_one_dvw_err~reg0.DB_MAX_OUTPUT_PORT_TYPE
rsu_no_dvw_err <= rsu_no_dvw_err~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw
clock => alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1.clock
clock => more_than_one_data_valid_window~reg0.CLK
clock => no_data_valid_window~reg0.CLK
clock => phase_pass_then_phase_fail_then_phase_pass_then_phase_fail_detected.CLK
clock => phase_pass_then_phase_fail_then_phase_pass_detected.CLK
clock => phase_pass_then_phase_fail_detected.CLK
clock => phase_pass_detected.CLK
clock => centre_of_data_valid_window_valid~reg0.CLK
clock => last_phase_and_phase_pass_valid_undelayed1.CLK
clock => previous_phase_pass.CLK
clock => centre_of_data_valid_window_modulo_counter_increment[0].CLK
clock => centre_of_data_valid_window_modulo_counter_increment[1].CLK
clock => centre_of_data_valid_window_modulo_counter_increment[2].CLK
clock => centre_of_data_valid_window_modulo_counter_increment[3].CLK
clock => centre_of_data_valid_window_modulo_counter_increment[4].CLK
clock => centre_of_data_valid_window_modulo_counter_increment[5].CLK
clock => centre_of_data_valid_window_modulo_counter_increment[6].CLK
clock => centre_of_data_valid_window_modulo_counter_enable.CLK
clock => centre_of_data_valid_window_modulo_counter_synchronous_reset_value[0].CLK
clock => centre_of_data_valid_window_modulo_counter_synchronous_reset_value[1].CLK
clock => centre_of_data_valid_window_modulo_counter_synchronous_reset_value[2].CLK
clock => centre_of_data_valid_window_modulo_counter_synchronous_reset_value[3].CLK
clock => centre_of_data_valid_window_modulo_counter_synchronous_reset_value[4].CLK
clock => centre_of_data_valid_window_modulo_counter_synchronous_reset_value[5].CLK
clock => centre_of_data_valid_window_modulo_counter_synchronous_reset_value[6].CLK
clock => centre_of_data_valid_window_modulo_counter_synchronous_reset.CLK
asynchronous_reset => more_than_one_data_valid_window~reg0.ACLR
asynchronous_reset => no_data_valid_window~reg0.ACLR
asynchronous_reset => phase_pass_then_phase_fail_then_phase_pass_then_phase_fail_detected.ACLR
asynchronous_reset => phase_pass_then_phase_fail_then_phase_pass_detected.ACLR
asynchronous_reset => phase_pass_then_phase_fail_detected.ACLR
asynchronous_reset => phase_pass_detected.ACLR
asynchronous_reset => centre_of_data_valid_window_valid~reg0.ACLR
asynchronous_reset => last_phase_and_phase_pass_valid_undelayed1.ACLR
asynchronous_reset => previous_phase_pass.ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_increment[0].ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_increment[1].ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_increment[2].ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_increment[3].ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_increment[4].ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_increment[5].ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_increment[6].ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_enable.ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset_value[0].ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset_value[1].ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset_value[2].ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset_value[3].ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset_value[4].ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset_value[5].ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset_value[6].ACLR
asynchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset.ACLR
asynchronous_reset => alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1.asynchronous_reset
synchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset.IN1
synchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset_value.OUTPUTSELECT
synchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset_value.OUTPUTSELECT
synchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset_value.OUTPUTSELECT
synchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset_value.OUTPUTSELECT
synchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset_value.OUTPUTSELECT
synchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset_value.OUTPUTSELECT
synchronous_reset => centre_of_data_valid_window_modulo_counter_synchronous_reset_value.OUTPUTSELECT
synchronous_reset => previous_phase_pass_formation.IN1
synchronous_reset => last_phase_and_phase_pass_valid_undelayed1.OUTPUTSELECT
synchronous_reset => centre_of_data_valid_window_valid.OUTPUTSELECT
synchronous_reset => phase_pass_detected.OUTPUTSELECT
synchronous_reset => phase_pass_then_phase_fail_detected.OUTPUTSELECT
synchronous_reset => phase_pass_then_phase_fail_then_phase_pass_detected.OUTPUTSELECT
synchronous_reset => phase_pass_then_phase_fail_then_phase_pass_then_phase_fail_detected.OUTPUTSELECT
synchronous_reset => no_data_valid_window.OUTPUTSELECT
synchronous_reset => more_than_one_data_valid_window.OUTPUTSELECT
phase_pass_valid => phase_pass_detect.IN0
phase_pass_valid => phase_fail_detect.IN0
phase_pass_valid => previous_phase_pass_formation.IN1
phase_pass_valid => no_data_valid_window.IN1
phase_pass => phase_pass_detect.IN1
phase_pass => previous_phase_pass.DATAB
phase_pass => phase_fail_detect.IN1
phase_index[0] => centre_of_data_valid_window_modulo_counter_synchronous_reset_value.DATAA
phase_index[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1[0]
phase_index[1] => centre_of_data_valid_window_modulo_counter_synchronous_reset_value.DATAA
phase_index[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1[1]
phase_index[2] => centre_of_data_valid_window_modulo_counter_synchronous_reset_value.DATAA
phase_index[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1[2]
phase_index[3] => centre_of_data_valid_window_modulo_counter_synchronous_reset_value.DATAA
phase_index[3] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1[3]
phase_index[4] => centre_of_data_valid_window_modulo_counter_synchronous_reset_value.DATAA
phase_index[4] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1[4]
phase_index[5] => centre_of_data_valid_window_modulo_counter_synchronous_reset_value.DATAA
phase_index[5] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1[5]
phase_index[6] => centre_of_data_valid_window_modulo_counter_synchronous_reset_value.DATAA
phase_index[6] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1[6]
decrement => ~NO_FANOUT~
centre_of_data_valid_window[0] <= alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1.modulo_count[0]
centre_of_data_valid_window[1] <= alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1.modulo_count[1]
centre_of_data_valid_window[2] <= alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1.modulo_count[2]
centre_of_data_valid_window[3] <= alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1.modulo_count[3]
centre_of_data_valid_window[4] <= alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1.modulo_count[4]
centre_of_data_valid_window[5] <= alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1.modulo_count[5]
centre_of_data_valid_window[6] <= alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1.modulo_count[6]
centre_of_data_valid_window_valid <= centre_of_data_valid_window_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
no_data_valid_window <= no_data_valid_window~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_one_data_valid_window <= more_than_one_data_valid_window~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1
clock => alt_mem_phy_counter:alt_mem_phy_counter_instance1.clock
asynchronous_reset => alt_mem_phy_counter:alt_mem_phy_counter_instance1.asynchronous_reset
asynchronous_reset_value[0] => ~NO_FANOUT~
asynchronous_reset_value[1] => ~NO_FANOUT~
asynchronous_reset_value[2] => ~NO_FANOUT~
asynchronous_reset_value[3] => ~NO_FANOUT~
asynchronous_reset_value[4] => ~NO_FANOUT~
asynchronous_reset_value[5] => ~NO_FANOUT~
asynchronous_reset_value[6] => ~NO_FANOUT~
synchronous_reset => modulo_counter_synchronous_reset.IN1
synchronous_reset => modulo_counter_synchronous_reset_value[6].OUTPUTSELECT
synchronous_reset => modulo_counter_synchronous_reset_value[5].OUTPUTSELECT
synchronous_reset => modulo_counter_synchronous_reset_value[4].OUTPUTSELECT
synchronous_reset => modulo_counter_synchronous_reset_value[3].OUTPUTSELECT
synchronous_reset => modulo_counter_synchronous_reset_value[2].OUTPUTSELECT
synchronous_reset => modulo_counter_synchronous_reset_value[1].OUTPUTSELECT
synchronous_reset => modulo_counter_synchronous_reset_value[0].OUTPUTSELECT
synchronous_reset_value[0] => modulo_counter_synchronous_reset_value[0].DATAB
synchronous_reset_value[1] => modulo_counter_synchronous_reset_value[1].DATAB
synchronous_reset_value[2] => modulo_counter_synchronous_reset_value[2].DATAB
synchronous_reset_value[3] => modulo_counter_synchronous_reset_value[3].DATAB
synchronous_reset_value[4] => modulo_counter_synchronous_reset_value[4].DATAB
synchronous_reset_value[5] => modulo_counter_synchronous_reset_value[5].DATAB
synchronous_reset_value[6] => modulo_counter_synchronous_reset_value[6].DATAB
enable => modulo_counter_synchronous_reset.IN1
enable => modulo_counter_synchronous_reset.IN1
enable => alt_mem_phy_counter:alt_mem_phy_counter_instance1.enable
increment[0] => alt_mem_phy_counter:alt_mem_phy_counter_instance1.increment[0]
increment[1] => alt_mem_phy_counter:alt_mem_phy_counter_instance1.increment[1]
increment[2] => alt_mem_phy_counter:alt_mem_phy_counter_instance1.increment[2]
increment[3] => alt_mem_phy_counter:alt_mem_phy_counter_instance1.increment[3]
increment[4] => alt_mem_phy_counter:alt_mem_phy_counter_instance1.increment[4]
increment[5] => alt_mem_phy_counter:alt_mem_phy_counter_instance1.increment[5]
increment[6] => modulo_counter_synchronous_reset.IN1
increment[6] => alt_mem_phy_counter:alt_mem_phy_counter_instance1.increment[6]
increment[6] => modulo_counter_synchronous_reset.IN1
increment[6] => modulo_counter_synchronous_reset_value_formation.IN1
modulo_count[0] <= alt_mem_phy_counter:alt_mem_phy_counter_instance1.count[0]
modulo_count[1] <= alt_mem_phy_counter:alt_mem_phy_counter_instance1.count[1]
modulo_count[2] <= alt_mem_phy_counter:alt_mem_phy_counter_instance1.count[2]
modulo_count[3] <= alt_mem_phy_counter:alt_mem_phy_counter_instance1.count[3]
modulo_count[4] <= alt_mem_phy_counter:alt_mem_phy_counter_instance1.count[4]
modulo_count[5] <= alt_mem_phy_counter:alt_mem_phy_counter_instance1.count[5]
modulo_count[6] <= alt_mem_phy_counter:alt_mem_phy_counter_instance1.count[6]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
clock => count_internal[0].CLK
clock => count_internal[1].CLK
clock => count_internal[2].CLK
clock => count_internal[3].CLK
clock => count_internal[4].CLK
clock => count_internal[5].CLK
clock => count_internal[6].CLK
asynchronous_reset => count_internal[0].ALOAD
asynchronous_reset => count_internal[1].ALOAD
asynchronous_reset => count_internal[2].ALOAD
asynchronous_reset => count_internal[3].ALOAD
asynchronous_reset => count_internal[4].ALOAD
asynchronous_reset => count_internal[5].ALOAD
asynchronous_reset => count_internal[6].ALOAD
asynchronous_reset_value[0] => count_internal[0].ADATA
asynchronous_reset_value[1] => count_internal[1].ADATA
asynchronous_reset_value[2] => count_internal[2].ADATA
asynchronous_reset_value[3] => count_internal[3].ADATA
asynchronous_reset_value[4] => count_internal[4].ADATA
asynchronous_reset_value[5] => count_internal[5].ADATA
asynchronous_reset_value[6] => count_internal[6].ADATA
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset_value[0] => count_internal.DATAB
synchronous_reset_value[1] => count_internal.DATAB
synchronous_reset_value[2] => count_internal.DATAB
synchronous_reset_value[3] => count_internal.DATAB
synchronous_reset_value[4] => count_internal.DATAB
synchronous_reset_value[5] => count_internal.DATAB
synchronous_reset_value[6] => count_internal.DATAB
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
increment[1] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[1]
increment[2] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[2]
increment[3] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[3]
increment[4] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[4]
increment[5] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[5]
increment[6] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[6]
maximum_count[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[0]
maximum_count[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[1]
maximum_count[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[2]
maximum_count[3] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[3]
maximum_count[4] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[4]
maximum_count[5] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[5]
maximum_count[6] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[6]
count[0] <= count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count_internal[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count_internal[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count_internal[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count_internal[6].DB_MAX_OUTPUT_PORT_TYPE
count_equal_to_maximum_count <= alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1_equal_to_input2


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN7
addend1[1] => Add0.IN6
addend1[2] => Add0.IN5
addend1[3] => Add0.IN4
addend1[4] => Add0.IN3
addend1[5] => Add0.IN2
addend1[6] => Add0.IN1
addend2[0] => Add0.IN14
addend2[1] => Add0.IN13
addend2[2] => Add0.IN12
addend2[3] => Add0.IN11
addend2[4] => Add0.IN10
addend2[5] => Add0.IN9
addend2[6] => Add0.IN8
carry_in => Add1.IN14
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input1[3] => result.IN0
input1[4] => result.IN0
input1[5] => result.IN0
input1[6] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input2[3] => result.IN1
input2[4] => result.IN1
input2[5] => result.IN1
input2[6] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input1[3] => result.IN0
input1[4] => result.IN0
input1[5] => result.IN0
input1[6] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input2[3] => result.IN1
input2[4] => result.IN1
input2[5] => result.IN1
input2[6] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1
clock => alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1.clock
asynchronous_reset => alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1.asynchronous_reset
enable => alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1.enable
data => alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1.data
delay_value[0] => alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1.delay_value[0]
delay_value[1] => alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1.delay_value[1]
delay_value[2] => alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1.delay_value[2]
delay_value[3] => alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1.delay_value[3]
delay_value[4] => alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1.delay_value[4]
delayed_data <= alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1.delayed_data


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1
clock => delayed_data~reg0.CLK
clock => delay_chain_data[0].CLK
clock => delay_chain_data[1].CLK
clock => delay_chain_data[2].CLK
clock => delay_chain_data[3].CLK
clock => delay_chain_data[4].CLK
clock => delay_chain_data[5].CLK
clock => delay_chain_data[6].CLK
clock => delay_chain_data[7].CLK
clock => delay_chain_data[8].CLK
clock => delay_chain_data[9].CLK
clock => delay_chain_data[10].CLK
clock => delay_chain_data[11].CLK
clock => delay_chain_data[12].CLK
clock => delay_chain_data[13].CLK
clock => delay_chain_data[14].CLK
clock => delay_chain_data[15].CLK
clock => delay_chain_data[16].CLK
clock => delay_chain_data[17].CLK
clock => delay_chain_data[18].CLK
clock => delay_chain_data[19].CLK
clock => delay_chain_data[20].CLK
clock => delay_chain_data[21].CLK
clock => delay_chain_data[22].CLK
clock => delay_chain_data[23].CLK
clock => delay_chain_data[24].CLK
clock => delay_chain_data[25].CLK
clock => delay_chain_data[26].CLK
clock => delay_chain_data[27].CLK
clock => delay_chain_data[28].CLK
clock => delay_chain_data[29].CLK
clock => delay_chain_data[30].CLK
asynchronous_reset => delayed_data~reg0.ACLR
asynchronous_reset => delay_chain_data[0].ALOAD
asynchronous_reset => delay_chain_data[1].ALOAD
asynchronous_reset => delay_chain_data[2].ALOAD
asynchronous_reset => delay_chain_data[3].ALOAD
asynchronous_reset => delay_chain_data[4].ALOAD
asynchronous_reset => delay_chain_data[5].ALOAD
asynchronous_reset => delay_chain_data[6].ALOAD
asynchronous_reset => delay_chain_data[7].ALOAD
asynchronous_reset => delay_chain_data[8].ALOAD
asynchronous_reset => delay_chain_data[9].ALOAD
asynchronous_reset => delay_chain_data[10].ALOAD
asynchronous_reset => delay_chain_data[11].ALOAD
asynchronous_reset => delay_chain_data[12].ALOAD
asynchronous_reset => delay_chain_data[13].ALOAD
asynchronous_reset => delay_chain_data[14].ALOAD
asynchronous_reset => delay_chain_data[15].ALOAD
asynchronous_reset => delay_chain_data[16].ALOAD
asynchronous_reset => delay_chain_data[17].ALOAD
asynchronous_reset => delay_chain_data[18].ALOAD
asynchronous_reset => delay_chain_data[19].ALOAD
asynchronous_reset => delay_chain_data[20].ALOAD
asynchronous_reset => delay_chain_data[21].ALOAD
asynchronous_reset => delay_chain_data[22].ALOAD
asynchronous_reset => delay_chain_data[23].ALOAD
asynchronous_reset => delay_chain_data[24].ALOAD
asynchronous_reset => delay_chain_data[25].ALOAD
asynchronous_reset => delay_chain_data[26].ALOAD
asynchronous_reset => delay_chain_data[27].ALOAD
asynchronous_reset => delay_chain_data[28].ALOAD
asynchronous_reset => delay_chain_data[29].ALOAD
asynchronous_reset => delay_chain_data[30].ALOAD
asynchronous_reset_value[0] => delay_chain_data[0].ADATA
asynchronous_reset_value[1] => delay_chain_data[1].ADATA
asynchronous_reset_value[2] => delay_chain_data[2].ADATA
asynchronous_reset_value[3] => delay_chain_data[3].ADATA
asynchronous_reset_value[4] => delay_chain_data[4].ADATA
asynchronous_reset_value[5] => delay_chain_data[5].ADATA
asynchronous_reset_value[6] => delay_chain_data[6].ADATA
asynchronous_reset_value[7] => delay_chain_data[7].ADATA
asynchronous_reset_value[8] => delay_chain_data[8].ADATA
asynchronous_reset_value[9] => delay_chain_data[9].ADATA
asynchronous_reset_value[10] => delay_chain_data[10].ADATA
asynchronous_reset_value[11] => delay_chain_data[11].ADATA
asynchronous_reset_value[12] => delay_chain_data[12].ADATA
asynchronous_reset_value[13] => delay_chain_data[13].ADATA
asynchronous_reset_value[14] => delay_chain_data[14].ADATA
asynchronous_reset_value[15] => delay_chain_data[15].ADATA
asynchronous_reset_value[16] => delay_chain_data[16].ADATA
asynchronous_reset_value[17] => delay_chain_data[17].ADATA
asynchronous_reset_value[18] => delay_chain_data[18].ADATA
asynchronous_reset_value[19] => delay_chain_data[19].ADATA
asynchronous_reset_value[20] => delay_chain_data[20].ADATA
asynchronous_reset_value[21] => delay_chain_data[21].ADATA
asynchronous_reset_value[22] => delay_chain_data[22].ADATA
asynchronous_reset_value[23] => delay_chain_data[23].ADATA
asynchronous_reset_value[24] => delay_chain_data[24].ADATA
asynchronous_reset_value[25] => delay_chain_data[25].ADATA
asynchronous_reset_value[26] => delay_chain_data[26].ADATA
asynchronous_reset_value[27] => delay_chain_data[27].ADATA
asynchronous_reset_value[28] => delay_chain_data[28].ADATA
asynchronous_reset_value[29] => delay_chain_data[29].ADATA
asynchronous_reset_value[30] => delay_chain_data[30].ADATA
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delayed_data.OUTPUTSELECT
synchronous_reset_value[0] => delay_chain_data.DATAB
synchronous_reset_value[1] => delay_chain_data.DATAB
synchronous_reset_value[2] => delay_chain_data.DATAB
synchronous_reset_value[3] => delay_chain_data.DATAB
synchronous_reset_value[4] => delay_chain_data.DATAB
synchronous_reset_value[5] => delay_chain_data.DATAB
synchronous_reset_value[6] => delay_chain_data.DATAB
synchronous_reset_value[7] => delay_chain_data.DATAB
synchronous_reset_value[8] => delay_chain_data.DATAB
synchronous_reset_value[9] => delay_chain_data.DATAB
synchronous_reset_value[10] => delay_chain_data.DATAB
synchronous_reset_value[11] => delay_chain_data.DATAB
synchronous_reset_value[12] => delay_chain_data.DATAB
synchronous_reset_value[13] => delay_chain_data.DATAB
synchronous_reset_value[14] => delay_chain_data.DATAB
synchronous_reset_value[15] => delay_chain_data.DATAB
synchronous_reset_value[16] => delay_chain_data.DATAB
synchronous_reset_value[17] => delay_chain_data.DATAB
synchronous_reset_value[18] => delay_chain_data.DATAB
synchronous_reset_value[19] => delay_chain_data.DATAB
synchronous_reset_value[20] => delay_chain_data.DATAB
synchronous_reset_value[21] => delay_chain_data.DATAB
synchronous_reset_value[22] => delay_chain_data.DATAB
synchronous_reset_value[23] => delay_chain_data.DATAB
synchronous_reset_value[24] => delay_chain_data.DATAB
synchronous_reset_value[25] => delay_chain_data.DATAB
synchronous_reset_value[26] => delay_chain_data.DATAB
synchronous_reset_value[27] => delay_chain_data.DATAB
synchronous_reset_value[28] => delay_chain_data.DATAB
synchronous_reset_value[29] => delay_chain_data.DATAB
synchronous_reset_value[30] => delay_chain_data.DATAB
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delayed_data.OUTPUTSELECT
data => delay_chain_data.DATAB
data => Mux0.IN32
delay_value[0] => Mux0.IN37
delay_value[1] => Mux0.IN36
delay_value[2] => Mux0.IN35
delay_value[3] => Mux0.IN34
delay_value[4] => Mux0.IN33
delayed_data <= delayed_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1
clock => delay_chain_data[0].CLK
clock => delay_chain_data[1].CLK
clock => delay_chain_data[2].CLK
clock => delay_chain_data[3].CLK
asynchronous_reset => delay_chain_data[0].ALOAD
asynchronous_reset => delay_chain_data[1].ALOAD
asynchronous_reset => delay_chain_data[2].ALOAD
asynchronous_reset => delay_chain_data[3].ALOAD
asynchronous_reset_value[0] => delay_chain_data[0].ADATA
asynchronous_reset_value[1] => delay_chain_data[1].ADATA
asynchronous_reset_value[2] => delay_chain_data[2].ADATA
asynchronous_reset_value[3] => delay_chain_data[3].ADATA
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data_with_input[0].IN1
synchronous_reset_value[0] => delay_chain_data.DATAB
synchronous_reset_value[1] => delay_chain_data.DATAB
synchronous_reset_value[2] => delay_chain_data.DATAB
synchronous_reset_value[3] => delay_chain_data.DATAB
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data_with_input.IN0
data => delay_chain_data.DATAB
data => delay_chain_data_with_input.IN1
delay_value[0] => Mux0.IN5
delay_value[1] => Mux0.IN4
delay_value[2] => Mux0.IN3
delayed_data <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_alt_mem_phy_delay_chain_instance1
clock => delay_chain_data[0].CLK
clock => delay_chain_data[1].CLK
asynchronous_reset => delay_chain_data[0].ALOAD
asynchronous_reset => delay_chain_data[1].ALOAD
asynchronous_reset_value[0] => delay_chain_data[0].ADATA
asynchronous_reset_value[1] => delay_chain_data[1].ADATA
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data.OUTPUTSELECT
synchronous_reset => delay_chain_data_with_input[0].IN1
synchronous_reset_value[0] => delay_chain_data.DATAB
synchronous_reset_value[1] => delay_chain_data.DATAB
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data.OUTPUTSELECT
enable => delay_chain_data_with_input.IN0
data => delay_chain_data.DATAB
data => delay_chain_data_with_input.IN1
delay_value[0] => Mux0.IN2
delay_value[1] => Mux0.IN1
delayed_data <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1
clock => alt_mem_phy_counter:alt_mem_phy_counter_instance1.clock
clock => resynchronisation_clock_phase_decremented~reg0.CLK
clock => resynchronisation_clock_phase_incremented~reg0.CLK
clock => pll_reconfigure_direction~reg0.CLK
clock => pll_reconfigure_clock_index[0]~reg0.CLK
clock => pll_reconfigure_clock_index[1]~reg0.CLK
clock => pll_reconfigure_clock_index[2]~reg0.CLK
clock => pll_reconfigure_request~reg0.CLK
clock => mimic_path_sample_request~reg0.CLK
clock => centre_of_largest_data_valid_window_valid_delayed1.CLK
clock => centre_of_largest_data_valid_window_valid_detected.CLK
clock => phase_sweep_complete.CLK
clock => first_phase_sweep_and_phase_detection_complete.CLK
clock => pll_reconfiguring_delayed1.CLK
clock => mimic_path_sample_valid_delayed1.CLK
clock => track_clock_detected.CLK
clock => phase_adjust_counter_maximum_count[0].CLK
clock => phase_adjust_counter_maximum_count[1].CLK
clock => phase_adjust_counter_maximum_count[2].CLK
clock => phase_adjust_counter_maximum_count[3].CLK
clock => phase_adjust_counter_maximum_count[4].CLK
clock => phase_adjust_counter_maximum_count[5].CLK
clock => alt_mem_phy_counter:alt_mem_phy_counter_instance2.clock
clock => alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1.clock
clock => alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1.clock
clock => alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1.clock
clock => alt_mem_phy_counter:alt_mem_phy_counter_instance3.clock
asynchronous_reset => alt_mem_phy_counter:alt_mem_phy_counter_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_counter:alt_mem_phy_counter_instance2.asynchronous_reset
asynchronous_reset => alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_counter:alt_mem_phy_counter_instance3.asynchronous_reset
asynchronous_reset => alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1.asynchronous_reset
asynchronous_reset => mimic_path_sample_request~reg0.ACLR
asynchronous_reset => pll_reconfigure_request~reg0.ACLR
asynchronous_reset => pll_reconfigure_clock_index[0]~reg0.ACLR
asynchronous_reset => pll_reconfigure_clock_index[1]~reg0.ACLR
asynchronous_reset => pll_reconfigure_clock_index[2]~reg0.ACLR
asynchronous_reset => pll_reconfigure_direction~reg0.ACLR
asynchronous_reset => resynchronisation_clock_phase_incremented~reg0.ACLR
asynchronous_reset => resynchronisation_clock_phase_decremented~reg0.ACLR
asynchronous_reset => phase_adjust_counter_maximum_count[0].ACLR
asynchronous_reset => phase_adjust_counter_maximum_count[1].ACLR
asynchronous_reset => phase_adjust_counter_maximum_count[2].ACLR
asynchronous_reset => phase_adjust_counter_maximum_count[3].ACLR
asynchronous_reset => phase_adjust_counter_maximum_count[4].ACLR
asynchronous_reset => phase_adjust_counter_maximum_count[5].ACLR
asynchronous_reset => track_clock_detected.ACLR
asynchronous_reset => mimic_path_sample_valid_delayed1.ACLR
asynchronous_reset => pll_reconfiguring_delayed1.ACLR
asynchronous_reset => first_phase_sweep_and_phase_detection_complete.ACLR
asynchronous_reset => phase_sweep_complete.ACLR
asynchronous_reset => centre_of_largest_data_valid_window_valid_detected.ACLR
asynchronous_reset => centre_of_largest_data_valid_window_valid_delayed1.ACLR
track_clock => mimic_path_sample_request_internal.IN1
track_clock => track_clock_detected.ENA
mimic_path_sample_valid => centre_of_largest_data_valid_window_phase_pass_valid.IN1
mimic_path_sample_valid => mimic_path_sample_valid_delayed1.DATAIN
mimic_path_sample => alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1.phase_pass
calibated_clock_index[0] => pll_reconfigure_clock_index.DATAA
calibated_clock_index[1] => pll_reconfigure_clock_index.DATAA
calibated_clock_index[2] => pll_reconfigure_clock_index.DATAA
measure_clock_index[0] => pll_reconfigure_clock_index.DATAB
measure_clock_index[1] => pll_reconfigure_clock_index.DATAB
measure_clock_index[2] => pll_reconfigure_clock_index.DATAB
pll_reconfiguring => pll_reconfiguring_rising_edge_detect.IN1
pll_reconfiguring => pll_reconfiguring_delayed1.DATAIN
pll_reconfiguring => pll_reconfiguring_falling_edge_detect.IN1
pll_reconfiguring => pll_reconfigure_request_formation.IN1
pll_reconfiguring => pll_reconfigure_request_formation.IN1
mimic_path_sample_request <= mimic_path_sample_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_request <= pll_reconfigure_request~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_clock_index[0] <= pll_reconfigure_clock_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_clock_index[1] <= pll_reconfigure_clock_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_clock_index[2] <= pll_reconfigure_clock_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_reconfigure_direction <= pll_reconfigure_direction~reg0.DB_MAX_OUTPUT_PORT_TYPE
resynchronisation_clock_phase_incremented <= resynchronisation_clock_phase_incremented~reg0.DB_MAX_OUTPUT_PORT_TYPE
resynchronisation_clock_phase_decremented <= resynchronisation_clock_phase_decremented~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
clock => count_internal[0].CLK
clock => count_internal[1].CLK
clock => count_internal[2].CLK
clock => count_internal[3].CLK
clock => count_internal[4].CLK
clock => count_internal[5].CLK
clock => count_internal[6].CLK
asynchronous_reset => count_internal[0].ALOAD
asynchronous_reset => count_internal[1].ALOAD
asynchronous_reset => count_internal[2].ALOAD
asynchronous_reset => count_internal[3].ALOAD
asynchronous_reset => count_internal[4].ALOAD
asynchronous_reset => count_internal[5].ALOAD
asynchronous_reset => count_internal[6].ALOAD
asynchronous_reset_value[0] => count_internal[0].ADATA
asynchronous_reset_value[1] => count_internal[1].ADATA
asynchronous_reset_value[2] => count_internal[2].ADATA
asynchronous_reset_value[3] => count_internal[3].ADATA
asynchronous_reset_value[4] => count_internal[4].ADATA
asynchronous_reset_value[5] => count_internal[5].ADATA
asynchronous_reset_value[6] => count_internal[6].ADATA
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset_value[0] => count_internal.DATAB
synchronous_reset_value[1] => count_internal.DATAB
synchronous_reset_value[2] => count_internal.DATAB
synchronous_reset_value[3] => count_internal.DATAB
synchronous_reset_value[4] => count_internal.DATAB
synchronous_reset_value[5] => count_internal.DATAB
synchronous_reset_value[6] => count_internal.DATAB
enable => enable_signal.IN1
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
increment[1] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[1]
increment[2] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[2]
increment[3] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[3]
increment[4] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[4]
increment[5] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[5]
increment[6] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[6]
maximum_count[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[0]
maximum_count[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[1]
maximum_count[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[2]
maximum_count[3] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[3]
maximum_count[4] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[4]
maximum_count[5] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[5]
maximum_count[6] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[6]
count[0] <= count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count_internal[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count_internal[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count_internal[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count_internal[6].DB_MAX_OUTPUT_PORT_TYPE
count_equal_to_maximum_count <= alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1_equal_to_input2


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN7
addend1[1] => Add0.IN6
addend1[2] => Add0.IN5
addend1[3] => Add0.IN4
addend1[4] => Add0.IN3
addend1[5] => Add0.IN2
addend1[6] => Add0.IN1
addend2[0] => Add0.IN14
addend2[1] => Add0.IN13
addend2[2] => Add0.IN12
addend2[3] => Add0.IN11
addend2[4] => Add0.IN10
addend2[5] => Add0.IN9
addend2[6] => Add0.IN8
carry_in => Add1.IN14
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input1[3] => result.IN0
input1[4] => result.IN0
input1[5] => result.IN0
input1[6] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input2[3] => result.IN1
input2[4] => result.IN1
input2[5] => result.IN1
input2[6] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2
clock => count_internal[0].CLK
clock => count_internal[1].CLK
clock => count_internal[2].CLK
clock => count_internal[3].CLK
clock => count_internal[4].CLK
clock => count_internal[5].CLK
clock => count_internal[6].CLK
clock => count_internal[7].CLK
clock => count_internal[8].CLK
clock => count_internal[9].CLK
clock => count_internal[10].CLK
clock => count_internal[11].CLK
clock => count_internal[12].CLK
clock => count_internal[13].CLK
clock => count_internal[14].CLK
clock => count_internal[15].CLK
clock => count_internal[16].CLK
clock => count_internal[17].CLK
clock => count_internal[18].CLK
clock => count_internal[19].CLK
clock => count_internal[20].CLK
clock => count_internal[21].CLK
clock => count_internal[22].CLK
clock => count_internal[23].CLK
clock => count_internal[24].CLK
asynchronous_reset => count_internal[0].ALOAD
asynchronous_reset => count_internal[1].ALOAD
asynchronous_reset => count_internal[2].ALOAD
asynchronous_reset => count_internal[3].ALOAD
asynchronous_reset => count_internal[4].ALOAD
asynchronous_reset => count_internal[5].ALOAD
asynchronous_reset => count_internal[6].ALOAD
asynchronous_reset => count_internal[7].ALOAD
asynchronous_reset => count_internal[8].ALOAD
asynchronous_reset => count_internal[9].ALOAD
asynchronous_reset => count_internal[10].ALOAD
asynchronous_reset => count_internal[11].ALOAD
asynchronous_reset => count_internal[12].ALOAD
asynchronous_reset => count_internal[13].ALOAD
asynchronous_reset => count_internal[14].ALOAD
asynchronous_reset => count_internal[15].ALOAD
asynchronous_reset => count_internal[16].ALOAD
asynchronous_reset => count_internal[17].ALOAD
asynchronous_reset => count_internal[18].ALOAD
asynchronous_reset => count_internal[19].ALOAD
asynchronous_reset => count_internal[20].ALOAD
asynchronous_reset => count_internal[21].ALOAD
asynchronous_reset => count_internal[22].ALOAD
asynchronous_reset => count_internal[23].ALOAD
asynchronous_reset => count_internal[24].ALOAD
asynchronous_reset_value[0] => count_internal[0].ADATA
asynchronous_reset_value[1] => count_internal[1].ADATA
asynchronous_reset_value[2] => count_internal[2].ADATA
asynchronous_reset_value[3] => count_internal[3].ADATA
asynchronous_reset_value[4] => count_internal[4].ADATA
asynchronous_reset_value[5] => count_internal[5].ADATA
asynchronous_reset_value[6] => count_internal[6].ADATA
asynchronous_reset_value[7] => count_internal[7].ADATA
asynchronous_reset_value[8] => count_internal[8].ADATA
asynchronous_reset_value[9] => count_internal[9].ADATA
asynchronous_reset_value[10] => count_internal[10].ADATA
asynchronous_reset_value[11] => count_internal[11].ADATA
asynchronous_reset_value[12] => count_internal[12].ADATA
asynchronous_reset_value[13] => count_internal[13].ADATA
asynchronous_reset_value[14] => count_internal[14].ADATA
asynchronous_reset_value[15] => count_internal[15].ADATA
asynchronous_reset_value[16] => count_internal[16].ADATA
asynchronous_reset_value[17] => count_internal[17].ADATA
asynchronous_reset_value[18] => count_internal[18].ADATA
asynchronous_reset_value[19] => count_internal[19].ADATA
asynchronous_reset_value[20] => count_internal[20].ADATA
asynchronous_reset_value[21] => count_internal[21].ADATA
asynchronous_reset_value[22] => count_internal[22].ADATA
asynchronous_reset_value[23] => count_internal[23].ADATA
asynchronous_reset_value[24] => count_internal[24].ADATA
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset_value[0] => count_internal.DATAB
synchronous_reset_value[1] => count_internal.DATAB
synchronous_reset_value[2] => count_internal.DATAB
synchronous_reset_value[3] => count_internal.DATAB
synchronous_reset_value[4] => count_internal.DATAB
synchronous_reset_value[5] => count_internal.DATAB
synchronous_reset_value[6] => count_internal.DATAB
synchronous_reset_value[7] => count_internal.DATAB
synchronous_reset_value[8] => count_internal.DATAB
synchronous_reset_value[9] => count_internal.DATAB
synchronous_reset_value[10] => count_internal.DATAB
synchronous_reset_value[11] => count_internal.DATAB
synchronous_reset_value[12] => count_internal.DATAB
synchronous_reset_value[13] => count_internal.DATAB
synchronous_reset_value[14] => count_internal.DATAB
synchronous_reset_value[15] => count_internal.DATAB
synchronous_reset_value[16] => count_internal.DATAB
synchronous_reset_value[17] => count_internal.DATAB
synchronous_reset_value[18] => count_internal.DATAB
synchronous_reset_value[19] => count_internal.DATAB
synchronous_reset_value[20] => count_internal.DATAB
synchronous_reset_value[21] => count_internal.DATAB
synchronous_reset_value[22] => count_internal.DATAB
synchronous_reset_value[23] => count_internal.DATAB
synchronous_reset_value[24] => count_internal.DATAB
enable => enable_signal.IN1
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
increment[1] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[1]
increment[2] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[2]
increment[3] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[3]
increment[4] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[4]
increment[5] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[5]
increment[6] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[6]
increment[7] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[7]
increment[8] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[8]
increment[9] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[9]
increment[10] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[10]
increment[11] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[11]
increment[12] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[12]
increment[13] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[13]
increment[14] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[14]
increment[15] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[15]
increment[16] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[16]
increment[17] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[17]
increment[18] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[18]
increment[19] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[19]
increment[20] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[20]
increment[21] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[21]
increment[22] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[22]
increment[23] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[23]
increment[24] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[24]
maximum_count[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[0]
maximum_count[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[1]
maximum_count[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[2]
maximum_count[3] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[3]
maximum_count[4] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[4]
maximum_count[5] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[5]
maximum_count[6] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[6]
maximum_count[7] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[7]
maximum_count[8] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[8]
maximum_count[9] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[9]
maximum_count[10] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[10]
maximum_count[11] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[11]
maximum_count[12] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[12]
maximum_count[13] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[13]
maximum_count[14] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[14]
maximum_count[15] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[15]
maximum_count[16] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[16]
maximum_count[17] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[17]
maximum_count[18] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[18]
maximum_count[19] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[19]
maximum_count[20] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[20]
maximum_count[21] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[21]
maximum_count[22] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[22]
maximum_count[23] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[23]
maximum_count[24] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[24]
count[0] <= count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count_internal[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count_internal[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count_internal[5].DB_MAX_OUTPUT_PORT_TYPE
count[6] <= count_internal[6].DB_MAX_OUTPUT_PORT_TYPE
count[7] <= count_internal[7].DB_MAX_OUTPUT_PORT_TYPE
count[8] <= count_internal[8].DB_MAX_OUTPUT_PORT_TYPE
count[9] <= count_internal[9].DB_MAX_OUTPUT_PORT_TYPE
count[10] <= count_internal[10].DB_MAX_OUTPUT_PORT_TYPE
count[11] <= count_internal[11].DB_MAX_OUTPUT_PORT_TYPE
count[12] <= count_internal[12].DB_MAX_OUTPUT_PORT_TYPE
count[13] <= count_internal[13].DB_MAX_OUTPUT_PORT_TYPE
count[14] <= count_internal[14].DB_MAX_OUTPUT_PORT_TYPE
count[15] <= count_internal[15].DB_MAX_OUTPUT_PORT_TYPE
count[16] <= count_internal[16].DB_MAX_OUTPUT_PORT_TYPE
count[17] <= count_internal[17].DB_MAX_OUTPUT_PORT_TYPE
count[18] <= count_internal[18].DB_MAX_OUTPUT_PORT_TYPE
count[19] <= count_internal[19].DB_MAX_OUTPUT_PORT_TYPE
count[20] <= count_internal[20].DB_MAX_OUTPUT_PORT_TYPE
count[21] <= count_internal[21].DB_MAX_OUTPUT_PORT_TYPE
count[22] <= count_internal[22].DB_MAX_OUTPUT_PORT_TYPE
count[23] <= count_internal[23].DB_MAX_OUTPUT_PORT_TYPE
count[24] <= count_internal[24].DB_MAX_OUTPUT_PORT_TYPE
count_equal_to_maximum_count <= alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1_equal_to_input2


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN25
addend1[1] => Add0.IN24
addend1[2] => Add0.IN23
addend1[3] => Add0.IN22
addend1[4] => Add0.IN21
addend1[5] => Add0.IN20
addend1[6] => Add0.IN19
addend1[7] => Add0.IN18
addend1[8] => Add0.IN17
addend1[9] => Add0.IN16
addend1[10] => Add0.IN15
addend1[11] => Add0.IN14
addend1[12] => Add0.IN13
addend1[13] => Add0.IN12
addend1[14] => Add0.IN11
addend1[15] => Add0.IN10
addend1[16] => Add0.IN9
addend1[17] => Add0.IN8
addend1[18] => Add0.IN7
addend1[19] => Add0.IN6
addend1[20] => Add0.IN5
addend1[21] => Add0.IN4
addend1[22] => Add0.IN3
addend1[23] => Add0.IN2
addend1[24] => Add0.IN1
addend2[0] => Add0.IN50
addend2[1] => Add0.IN49
addend2[2] => Add0.IN48
addend2[3] => Add0.IN47
addend2[4] => Add0.IN46
addend2[5] => Add0.IN45
addend2[6] => Add0.IN44
addend2[7] => Add0.IN43
addend2[8] => Add0.IN42
addend2[9] => Add0.IN41
addend2[10] => Add0.IN40
addend2[11] => Add0.IN39
addend2[12] => Add0.IN38
addend2[13] => Add0.IN37
addend2[14] => Add0.IN36
addend2[15] => Add0.IN35
addend2[16] => Add0.IN34
addend2[17] => Add0.IN33
addend2[18] => Add0.IN32
addend2[19] => Add0.IN31
addend2[20] => Add0.IN30
addend2[21] => Add0.IN29
addend2[22] => Add0.IN28
addend2[23] => Add0.IN27
addend2[24] => Add0.IN26
carry_in => Add1.IN50
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input1[3] => result.IN0
input1[4] => result.IN0
input1[5] => result.IN0
input1[6] => result.IN0
input1[7] => result.IN0
input1[8] => result.IN0
input1[9] => result.IN0
input1[10] => result.IN0
input1[11] => result.IN0
input1[12] => result.IN0
input1[13] => result.IN0
input1[14] => result.IN0
input1[15] => result.IN0
input1[16] => result.IN0
input1[17] => result.IN0
input1[18] => result.IN0
input1[19] => result.IN0
input1[20] => result.IN0
input1[21] => result.IN0
input1[22] => result.IN0
input1[23] => result.IN0
input1[24] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input2[3] => result.IN1
input2[4] => result.IN1
input2[5] => result.IN1
input2[6] => result.IN1
input2[7] => result.IN1
input2[8] => result.IN1
input2[9] => result.IN1
input2[10] => result.IN1
input2[11] => result.IN1
input2[12] => result.IN1
input2[13] => result.IN1
input2[14] => result.IN1
input2[15] => result.IN1
input2[16] => result.IN1
input2[17] => result.IN1
input2[18] => result.IN1
input2[19] => result.IN1
input2[20] => result.IN1
input2[21] => result.IN1
input2[22] => result.IN1
input2[23] => result.IN1
input2[24] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1
clock => alt_mem_phy_counter:alt_mem_phy_counter_instance1.clock
clock => first_phase_pass.CLK
clock => size_w_minus[0].CLK
clock => size_w_minus[1].CLK
clock => size_w_minus[2].CLK
clock => size_w_minus[3].CLK
clock => size_w_minus[4].CLK
clock => size_w_minus[5].CLK
clock => size_w_plus[0].CLK
clock => size_w_plus[1].CLK
clock => size_w_plus[2].CLK
clock => size_w_plus[3].CLK
clock => size_w_plus[4].CLK
clock => size_w_plus[5].CLK
clock => maximum_size[0].CLK
clock => maximum_size[1].CLK
clock => maximum_size[2].CLK
clock => maximum_size[3].CLK
clock => maximum_size[4].CLK
clock => maximum_size[5].CLK
clock => more_than_one_data_valid_window~reg0.CLK
clock => no_data_valid_window~reg0.CLK
clock => centre_of_largest_data_valid_window_valid~reg0.CLK
clock => centre_of_largest_data_valid_window[0]~reg0.CLK
clock => centre_of_largest_data_valid_window[1]~reg0.CLK
clock => centre_of_largest_data_valid_window[2]~reg0.CLK
clock => centre_of_largest_data_valid_window[3]~reg0.CLK
clock => centre_of_largest_data_valid_window[4]~reg0.CLK
clock => centre_of_largest_data_valid_window[5]~reg0.CLK
clock => centre_of_largest_data_valid_window[6]~reg0.CLK
clock => phase_pass_then_phase_fail_then_phase_pass_then_phase_fail_detected.CLK
clock => phase_pass_then_phase_fail_then_phase_pass_detected.CLK
clock => phase_pass_then_phase_fail_detected.CLK
clock => phase_pass_detected.CLK
clock => previous_phase_pass_pair.CLK
clock => previous_phase_pass.CLK
clock => phase_pass_delayed2.CLK
clock => phase_pass_delayed1.CLK
clock => phase_pass_valid_delayed2.CLK
clock => phase_pass_valid_delayed1.CLK
clock => alt_mem_phy_counter:alt_mem_phy_counter_instance2.clock
asynchronous_reset => first_phase_pass.ACLR
asynchronous_reset => size_w_minus[0].ACLR
asynchronous_reset => size_w_minus[1].ACLR
asynchronous_reset => size_w_minus[2].ACLR
asynchronous_reset => size_w_minus[3].ACLR
asynchronous_reset => size_w_minus[4].ACLR
asynchronous_reset => size_w_minus[5].ACLR
asynchronous_reset => size_w_plus[0].ACLR
asynchronous_reset => size_w_plus[1].ACLR
asynchronous_reset => size_w_plus[2].ACLR
asynchronous_reset => size_w_plus[3].ACLR
asynchronous_reset => size_w_plus[4].ACLR
asynchronous_reset => size_w_plus[5].ACLR
asynchronous_reset => maximum_size[0].ACLR
asynchronous_reset => maximum_size[1].ACLR
asynchronous_reset => maximum_size[2].ACLR
asynchronous_reset => maximum_size[3].ACLR
asynchronous_reset => maximum_size[4].ACLR
asynchronous_reset => maximum_size[5].ACLR
asynchronous_reset => more_than_one_data_valid_window~reg0.ACLR
asynchronous_reset => no_data_valid_window~reg0.ACLR
asynchronous_reset => centre_of_largest_data_valid_window_valid~reg0.ACLR
asynchronous_reset => centre_of_largest_data_valid_window[0]~reg0.ACLR
asynchronous_reset => centre_of_largest_data_valid_window[1]~reg0.ACLR
asynchronous_reset => centre_of_largest_data_valid_window[2]~reg0.ACLR
asynchronous_reset => centre_of_largest_data_valid_window[3]~reg0.ACLR
asynchronous_reset => centre_of_largest_data_valid_window[4]~reg0.ACLR
asynchronous_reset => centre_of_largest_data_valid_window[5]~reg0.ACLR
asynchronous_reset => centre_of_largest_data_valid_window[6]~reg0.ACLR
asynchronous_reset => phase_pass_then_phase_fail_then_phase_pass_then_phase_fail_detected.ACLR
asynchronous_reset => phase_pass_then_phase_fail_then_phase_pass_detected.ACLR
asynchronous_reset => phase_pass_then_phase_fail_detected.ACLR
asynchronous_reset => phase_pass_detected.ACLR
asynchronous_reset => previous_phase_pass_pair.ACLR
asynchronous_reset => previous_phase_pass.ACLR
asynchronous_reset => phase_pass_delayed2.ACLR
asynchronous_reset => phase_pass_delayed1.ACLR
asynchronous_reset => phase_pass_valid_delayed2.ACLR
asynchronous_reset => phase_pass_valid_delayed1.ACLR
asynchronous_reset => alt_mem_phy_counter:alt_mem_phy_counter_instance1.asynchronous_reset
asynchronous_reset => alt_mem_phy_counter:alt_mem_phy_counter_instance2.asynchronous_reset
synchronous_reset => centre_of_data_valid_window_counter_synchronous_reset.IN1
synchronous_reset => size_counter_synchronous_reset.IN1
synchronous_reset => phase_pass_valid_delayed1.OUTPUTSELECT
synchronous_reset => phase_pass_valid_delayed2.OUTPUTSELECT
synchronous_reset => phase_pass_delayed1.OUTPUTSELECT
synchronous_reset => phase_pass_delayed2.OUTPUTSELECT
synchronous_reset => previous_phase_pass.OUTPUTSELECT
synchronous_reset => previous_phase_pass_pair_formation.IN1
synchronous_reset => phase_pass_detected.OUTPUTSELECT
synchronous_reset => phase_pass_then_phase_fail_detected.OUTPUTSELECT
synchronous_reset => phase_pass_then_phase_fail_then_phase_pass_detected.OUTPUTSELECT
synchronous_reset => phase_pass_then_phase_fail_then_phase_pass_then_phase_fail_detected.OUTPUTSELECT
synchronous_reset => centre_of_largest_data_valid_window.OUTPUTSELECT
synchronous_reset => centre_of_largest_data_valid_window.OUTPUTSELECT
synchronous_reset => centre_of_largest_data_valid_window.OUTPUTSELECT
synchronous_reset => centre_of_largest_data_valid_window.OUTPUTSELECT
synchronous_reset => centre_of_largest_data_valid_window.OUTPUTSELECT
synchronous_reset => centre_of_largest_data_valid_window.OUTPUTSELECT
synchronous_reset => centre_of_largest_data_valid_window.OUTPUTSELECT
synchronous_reset => centre_of_largest_data_valid_window_valid.OUTPUTSELECT
synchronous_reset => no_data_valid_window.OUTPUTSELECT
synchronous_reset => more_than_one_data_valid_window.OUTPUTSELECT
synchronous_reset => maximum_size.OUTPUTSELECT
synchronous_reset => maximum_size.OUTPUTSELECT
synchronous_reset => maximum_size.OUTPUTSELECT
synchronous_reset => maximum_size.OUTPUTSELECT
synchronous_reset => maximum_size.OUTPUTSELECT
synchronous_reset => maximum_size.OUTPUTSELECT
synchronous_reset => size_w_plus.OUTPUTSELECT
synchronous_reset => size_w_plus.OUTPUTSELECT
synchronous_reset => size_w_plus.OUTPUTSELECT
synchronous_reset => size_w_plus.OUTPUTSELECT
synchronous_reset => size_w_plus.OUTPUTSELECT
synchronous_reset => size_w_plus.OUTPUTSELECT
synchronous_reset => size_w_minus.OUTPUTSELECT
synchronous_reset => size_w_minus.OUTPUTSELECT
synchronous_reset => size_w_minus.OUTPUTSELECT
synchronous_reset => size_w_minus.OUTPUTSELECT
synchronous_reset => size_w_minus.OUTPUTSELECT
synchronous_reset => size_w_minus.OUTPUTSELECT
synchronous_reset => first_phase_pass.OUTPUTSELECT
phase_pass_valid => size_counter_enable.IN0
phase_pass_valid => phase_fail_detect.IN0
phase_pass_valid => phase_pass_valid_delayed1.DATAA
phase_pass_valid => previous_phase_pass.OUTPUTSELECT
phase_pass_valid => previous_phase_pass_pair_formation.IN1
phase_pass => size_counter_enable.IN1
phase_pass => phase_pass_delayed1.DATAA
phase_pass => previous_phase_pass.DATAB
phase_pass => previous_phase_pass_pair.DATAB
phase_pass => phase_fail_detect.IN1
phase_index[0] => result.IN0
phase_index[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1[0]
phase_index[0] => alt_mem_phy_counter:alt_mem_phy_counter_instance1.synchronous_reset_value[0]
phase_index[1] => result.IN1
phase_index[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1[1]
phase_index[1] => alt_mem_phy_counter:alt_mem_phy_counter_instance1.synchronous_reset_value[1]
phase_index[2] => result.IN1
phase_index[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1[2]
phase_index[2] => alt_mem_phy_counter:alt_mem_phy_counter_instance1.synchronous_reset_value[2]
phase_index[3] => result.IN1
phase_index[3] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1[3]
phase_index[3] => alt_mem_phy_counter:alt_mem_phy_counter_instance1.synchronous_reset_value[3]
phase_index[4] => result.IN1
phase_index[4] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1[4]
phase_index[4] => alt_mem_phy_counter:alt_mem_phy_counter_instance1.synchronous_reset_value[4]
phase_index[5] => result.IN1
phase_index[5] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1[5]
phase_index[5] => alt_mem_phy_counter:alt_mem_phy_counter_instance1.synchronous_reset_value[5]
centre_of_largest_data_valid_window[0] <= centre_of_largest_data_valid_window[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
centre_of_largest_data_valid_window[1] <= centre_of_largest_data_valid_window[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
centre_of_largest_data_valid_window[2] <= centre_of_largest_data_valid_window[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
centre_of_largest_data_valid_window[3] <= centre_of_largest_data_valid_window[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
centre_of_largest_data_valid_window[4] <= centre_of_largest_data_valid_window[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
centre_of_largest_data_valid_window[5] <= centre_of_largest_data_valid_window[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
centre_of_largest_data_valid_window[6] <= centre_of_largest_data_valid_window[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
centre_of_largest_data_valid_window_valid <= centre_of_largest_data_valid_window_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
no_data_valid_window <= no_data_valid_window~reg0.DB_MAX_OUTPUT_PORT_TYPE
more_than_one_data_valid_window <= more_than_one_data_valid_window~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1
clock => count_internal[0].CLK
clock => count_internal[1].CLK
clock => count_internal[2].CLK
clock => count_internal[3].CLK
clock => count_internal[4].CLK
clock => count_internal[5].CLK
asynchronous_reset => count_internal[0].ALOAD
asynchronous_reset => count_internal[1].ALOAD
asynchronous_reset => count_internal[2].ALOAD
asynchronous_reset => count_internal[3].ALOAD
asynchronous_reset => count_internal[4].ALOAD
asynchronous_reset => count_internal[5].ALOAD
asynchronous_reset_value[0] => count_internal[0].ADATA
asynchronous_reset_value[1] => count_internal[1].ADATA
asynchronous_reset_value[2] => count_internal[2].ADATA
asynchronous_reset_value[3] => count_internal[3].ADATA
asynchronous_reset_value[4] => count_internal[4].ADATA
asynchronous_reset_value[5] => count_internal[5].ADATA
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset_value[0] => count_internal.DATAB
synchronous_reset_value[1] => count_internal.DATAB
synchronous_reset_value[2] => count_internal.DATAB
synchronous_reset_value[3] => count_internal.DATAB
synchronous_reset_value[4] => count_internal.DATAB
synchronous_reset_value[5] => count_internal.DATAB
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
increment[1] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[1]
increment[2] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[2]
increment[3] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[3]
increment[4] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[4]
increment[5] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[5]
maximum_count[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[0]
maximum_count[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[1]
maximum_count[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[2]
maximum_count[3] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[3]
maximum_count[4] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[4]
maximum_count[5] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[5]
count[0] <= count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count_internal[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count_internal[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count_internal[5].DB_MAX_OUTPUT_PORT_TYPE
count_equal_to_maximum_count <= alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1_equal_to_input2


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN6
addend1[1] => Add0.IN5
addend1[2] => Add0.IN4
addend1[3] => Add0.IN3
addend1[4] => Add0.IN2
addend1[5] => Add0.IN1
addend2[0] => Add0.IN12
addend2[1] => Add0.IN11
addend2[2] => Add0.IN10
addend2[3] => Add0.IN9
addend2[4] => Add0.IN8
addend2[5] => Add0.IN7
carry_in => Add1.IN12
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input1[3] => result.IN0
input1[4] => result.IN0
input1[5] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input2[3] => result.IN1
input2[4] => result.IN1
input2[5] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2
clock => count_internal[0].CLK
clock => count_internal[1].CLK
clock => count_internal[2].CLK
clock => count_internal[3].CLK
clock => count_internal[4].CLK
clock => count_internal[5].CLK
asynchronous_reset => count_internal[0].ALOAD
asynchronous_reset => count_internal[1].ALOAD
asynchronous_reset => count_internal[2].ALOAD
asynchronous_reset => count_internal[3].ALOAD
asynchronous_reset => count_internal[4].ALOAD
asynchronous_reset => count_internal[5].ALOAD
asynchronous_reset_value[0] => count_internal[0].ADATA
asynchronous_reset_value[1] => count_internal[1].ADATA
asynchronous_reset_value[2] => count_internal[2].ADATA
asynchronous_reset_value[3] => count_internal[3].ADATA
asynchronous_reset_value[4] => count_internal[4].ADATA
asynchronous_reset_value[5] => count_internal[5].ADATA
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset_value[0] => count_internal.DATAB
synchronous_reset_value[1] => count_internal.DATAB
synchronous_reset_value[2] => count_internal.DATAB
synchronous_reset_value[3] => count_internal.DATAB
synchronous_reset_value[4] => count_internal.DATAB
synchronous_reset_value[5] => count_internal.DATAB
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
enable => count_internal.OUTPUTSELECT
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
increment[1] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[1]
increment[2] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[2]
increment[3] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[3]
increment[4] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[4]
increment[5] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[5]
maximum_count[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[0]
maximum_count[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[1]
maximum_count[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[2]
maximum_count[3] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[3]
maximum_count[4] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[4]
maximum_count[5] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[5]
count[0] <= count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count_internal[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count_internal[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count_internal[5].DB_MAX_OUTPUT_PORT_TYPE
count_equal_to_maximum_count <= alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1_equal_to_input2


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN6
addend1[1] => Add0.IN5
addend1[2] => Add0.IN4
addend1[3] => Add0.IN3
addend1[4] => Add0.IN2
addend1[5] => Add0.IN1
addend2[0] => Add0.IN12
addend2[1] => Add0.IN11
addend2[2] => Add0.IN10
addend2[3] => Add0.IN9
addend2[4] => Add0.IN8
addend2[5] => Add0.IN7
carry_in => Add1.IN12
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input1[3] => result.IN0
input1[4] => result.IN0
input1[5] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input2[3] => result.IN1
input2[4] => result.IN1
input2[5] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1
input1[0] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[0]
input1[1] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[1]
input1[2] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[2]
input1[3] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[3]
input1[4] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[4]
input1[5] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[5]
input2[0] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[0]
input2[1] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[1]
input2[2] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[2]
input2[3] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[3]
input2[4] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[4]
input2[5] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[5]
input1_greater_than_input2 <= alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.difference[6]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
minuend[0] => Add0.IN14
minuend[1] => Add0.IN13
minuend[2] => Add0.IN12
minuend[3] => Add0.IN11
minuend[4] => Add0.IN10
minuend[5] => Add0.IN9
subtrahend[0] => Add0.IN8
subtrahend[1] => Add0.IN7
subtrahend[2] => Add0.IN6
subtrahend[3] => Add0.IN5
subtrahend[4] => Add0.IN4
subtrahend[5] => Add0.IN3
difference[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input1[3] => result.IN0
input1[4] => result.IN0
input1[5] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input2[3] => result.IN1
input2[4] => result.IN1
input2[5] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2
input1[0] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[0]
input1[1] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[1]
input1[2] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[2]
input1[3] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[3]
input1[4] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[4]
input1[5] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[5]
input2[0] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[0]
input2[1] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[1]
input2[2] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[2]
input2[3] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[3]
input2[4] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[4]
input2[5] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[5]
input1_greater_than_input2 <= alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.difference[6]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
minuend[0] => Add0.IN14
minuend[1] => Add0.IN13
minuend[2] => Add0.IN12
minuend[3] => Add0.IN11
minuend[4] => Add0.IN10
minuend[5] => Add0.IN9
subtrahend[0] => Add0.IN8
subtrahend[1] => Add0.IN7
subtrahend[2] => Add0.IN6
subtrahend[3] => Add0.IN5
subtrahend[4] => Add0.IN4
subtrahend[5] => Add0.IN3
difference[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance3
input1[0] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[0]
input1[1] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[1]
input1[2] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[2]
input1[3] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[3]
input1[4] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[4]
input1[5] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[5]
input2[0] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[0]
input2[1] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[1]
input2[2] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[2]
input2[3] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[3]
input2[4] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[4]
input2[5] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[5]
input1_greater_than_input2 <= alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.difference[6]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance3|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
minuend[0] => Add0.IN14
minuend[1] => Add0.IN13
minuend[2] => Add0.IN12
minuend[3] => Add0.IN11
minuend[4] => Add0.IN10
minuend[5] => Add0.IN9
subtrahend[0] => Add0.IN8
subtrahend[1] => Add0.IN7
subtrahend[2] => Add0.IN6
subtrahend[3] => Add0.IN5
subtrahend[4] => Add0.IN4
subtrahend[5] => Add0.IN3
difference[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1
clock => modulo_count_internal[0].CLK
clock => modulo_count_internal[1].CLK
clock => modulo_count_internal[2].CLK
clock => modulo_count_internal[3].CLK
clock => modulo_count_internal[4].CLK
clock => modulo_count_internal[5].CLK
clock => modulo_count_internal[6].CLK
asynchronous_reset => modulo_count_internal[0].ALOAD
asynchronous_reset => modulo_count_internal[1].ALOAD
asynchronous_reset => modulo_count_internal[2].ALOAD
asynchronous_reset => modulo_count_internal[3].ALOAD
asynchronous_reset => modulo_count_internal[4].ALOAD
asynchronous_reset => modulo_count_internal[5].ALOAD
asynchronous_reset => modulo_count_internal[6].ALOAD
asynchronous_reset_value[0] => modulo_count_internal[0].ADATA
asynchronous_reset_value[1] => modulo_count_internal[1].ADATA
asynchronous_reset_value[2] => modulo_count_internal[2].ADATA
asynchronous_reset_value[3] => modulo_count_internal[3].ADATA
asynchronous_reset_value[4] => modulo_count_internal[4].ADATA
asynchronous_reset_value[5] => modulo_count_internal[5].ADATA
asynchronous_reset_value[6] => modulo_count_internal[6].ADATA
synchronous_reset => modulo_count_internal.OUTPUTSELECT
synchronous_reset => modulo_count_internal.OUTPUTSELECT
synchronous_reset => modulo_count_internal.OUTPUTSELECT
synchronous_reset => modulo_count_internal.OUTPUTSELECT
synchronous_reset => modulo_count_internal.OUTPUTSELECT
synchronous_reset => modulo_count_internal.OUTPUTSELECT
synchronous_reset => modulo_count_internal.OUTPUTSELECT
synchronous_reset_value[0] => modulo_count_internal.DATAB
synchronous_reset_value[1] => modulo_count_internal.DATAB
synchronous_reset_value[2] => modulo_count_internal.DATAB
synchronous_reset_value[3] => modulo_count_internal.DATAB
synchronous_reset_value[4] => modulo_count_internal.DATAB
synchronous_reset_value[5] => modulo_count_internal.DATAB
synchronous_reset_value[6] => modulo_count_internal.DATAB
enable => modulo_count_internal.OUTPUTSELECT
enable => modulo_count_internal.OUTPUTSELECT
enable => modulo_count_internal.OUTPUTSELECT
enable => modulo_count_internal.OUTPUTSELECT
enable => modulo_count_internal.OUTPUTSELECT
enable => modulo_count_internal.OUTPUTSELECT
enable => modulo_count_internal.OUTPUTSELECT
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
increment[1] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[1]
increment[2] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[2]
increment[3] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[3]
increment[4] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[4]
increment[5] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[5]
increment[6] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[6]
modulo_count[0] <= modulo_count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
modulo_count[1] <= modulo_count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
modulo_count[2] <= modulo_count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
modulo_count[3] <= modulo_count_internal[3].DB_MAX_OUTPUT_PORT_TYPE
modulo_count[4] <= modulo_count_internal[4].DB_MAX_OUTPUT_PORT_TYPE
modulo_count[5] <= modulo_count_internal[5].DB_MAX_OUTPUT_PORT_TYPE
modulo_count[6] <= modulo_count_internal[6].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN8
addend1[1] => Add0.IN7
addend1[2] => Add0.IN6
addend1[3] => Add0.IN5
addend1[4] => Add0.IN4
addend1[5] => Add0.IN3
addend1[6] => Add0.IN2
addend2[0] => Add0.IN16
addend2[1] => Add0.IN15
addend2[2] => Add0.IN14
addend2[3] => Add0.IN13
addend2[4] => Add0.IN12
addend2[5] => Add0.IN11
addend2[6] => Add0.IN9
addend2[6] => Add0.IN10
carry_in => Add1.IN16
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_subtracter:\increment_signed_true:alt_mem_phy_subtracter_instance1
minuend[0] => Add0.IN18
minuend[1] => Add0.IN17
minuend[2] => Add0.IN16
minuend[3] => Add0.IN15
minuend[4] => Add0.IN14
minuend[5] => Add0.IN13
minuend[6] => Add0.IN12
minuend[7] => Add0.IN11
subtrahend[0] => Add0.IN10
subtrahend[1] => Add0.IN9
subtrahend[2] => Add0.IN8
subtrahend[3] => Add0.IN7
subtrahend[4] => Add0.IN6
subtrahend[5] => Add0.IN5
subtrahend[6] => Add0.IN4
subtrahend[7] => Add0.IN2
subtrahend[7] => Add0.IN3
difference[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:\increment_signed_true:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN9
addend1[1] => Add0.IN8
addend1[2] => Add0.IN7
addend1[3] => Add0.IN6
addend1[4] => Add0.IN5
addend1[5] => Add0.IN4
addend1[6] => Add0.IN3
addend1[7] => Add0.IN2
addend2[0] => Add0.IN18
addend2[1] => Add0.IN17
addend2[2] => Add0.IN16
addend2[3] => Add0.IN15
addend2[4] => Add0.IN14
addend2[5] => Add0.IN13
addend2[6] => Add0.IN12
addend2[7] => Add0.IN10
addend2[7] => Add0.IN11
carry_in => Add1.IN18
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1
input1[0] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[0]
input1[1] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[1]
input1[2] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[2]
input1[3] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[3]
input1[4] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[4]
input1[5] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[5]
input1[6] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[6]
input1[7] => input1_greater_than_or_equal_to_input2.OUTPUTSELECT
input1[7] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[7]
input2[0] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[0]
input2[1] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[1]
input2[2] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[2]
input2[3] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[3]
input2[4] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[4]
input2[5] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[5]
input2[6] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[6]
input2[7] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[7]
input1_greater_than_or_equal_to_input2 <= input1_greater_than_or_equal_to_input2.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
minuend[0] => Add0.IN18
minuend[1] => Add0.IN17
minuend[2] => Add0.IN16
minuend[3] => Add0.IN15
minuend[4] => Add0.IN14
minuend[5] => Add0.IN13
minuend[6] => Add0.IN12
minuend[7] => Add0.IN10
minuend[7] => Add0.IN11
subtrahend[0] => Add0.IN9
subtrahend[1] => Add0.IN8
subtrahend[2] => Add0.IN7
subtrahend[3] => Add0.IN6
subtrahend[4] => Add0.IN5
subtrahend[5] => Add0.IN4
subtrahend[6] => Add0.IN3
subtrahend[7] => Add0.IN2
difference[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1
clock => phase2_distance_to_phase1_anticlockwise[0]~reg0.CLK
clock => phase2_distance_to_phase1_anticlockwise[1]~reg0.CLK
clock => phase2_distance_to_phase1_anticlockwise[2]~reg0.CLK
clock => phase2_distance_to_phase1_anticlockwise[3]~reg0.CLK
clock => phase2_distance_to_phase1_anticlockwise[4]~reg0.CLK
clock => phase2_distance_to_phase1_anticlockwise[5]~reg0.CLK
clock => phase2_distance_to_phase1_anticlockwise[6]~reg0.CLK
clock => phase2_distance_to_phase1_clockwise[0]~reg0.CLK
clock => phase2_distance_to_phase1_clockwise[1]~reg0.CLK
clock => phase2_distance_to_phase1_clockwise[2]~reg0.CLK
clock => phase2_distance_to_phase1_clockwise[3]~reg0.CLK
clock => phase2_distance_to_phase1_clockwise[4]~reg0.CLK
clock => phase2_distance_to_phase1_clockwise[5]~reg0.CLK
clock => phase2_distance_to_phase1_clockwise[6]~reg0.CLK
clock => phase2_nearest_to_phase1_clockwise~reg0.CLK
asynchronous_reset => phase2_distance_to_phase1_anticlockwise[0]~reg0.ACLR
asynchronous_reset => phase2_distance_to_phase1_anticlockwise[1]~reg0.ACLR
asynchronous_reset => phase2_distance_to_phase1_anticlockwise[2]~reg0.ACLR
asynchronous_reset => phase2_distance_to_phase1_anticlockwise[3]~reg0.ACLR
asynchronous_reset => phase2_distance_to_phase1_anticlockwise[4]~reg0.ACLR
asynchronous_reset => phase2_distance_to_phase1_anticlockwise[5]~reg0.ACLR
asynchronous_reset => phase2_distance_to_phase1_anticlockwise[6]~reg0.ACLR
asynchronous_reset => phase2_distance_to_phase1_clockwise[0]~reg0.ACLR
asynchronous_reset => phase2_distance_to_phase1_clockwise[1]~reg0.ACLR
asynchronous_reset => phase2_distance_to_phase1_clockwise[2]~reg0.ACLR
asynchronous_reset => phase2_distance_to_phase1_clockwise[3]~reg0.ACLR
asynchronous_reset => phase2_distance_to_phase1_clockwise[4]~reg0.ACLR
asynchronous_reset => phase2_distance_to_phase1_clockwise[5]~reg0.ACLR
asynchronous_reset => phase2_distance_to_phase1_clockwise[6]~reg0.ACLR
asynchronous_reset => phase2_nearest_to_phase1_clockwise~reg0.ACLR
synchronous_reset => phase2_nearest_to_phase1_clockwise.OUTPUTSELECT
synchronous_reset => phase2_distance_to_phase1_clockwise.OUTPUTSELECT
synchronous_reset => phase2_distance_to_phase1_clockwise.OUTPUTSELECT
synchronous_reset => phase2_distance_to_phase1_clockwise.OUTPUTSELECT
synchronous_reset => phase2_distance_to_phase1_clockwise.OUTPUTSELECT
synchronous_reset => phase2_distance_to_phase1_clockwise.OUTPUTSELECT
synchronous_reset => phase2_distance_to_phase1_clockwise.OUTPUTSELECT
synchronous_reset => phase2_distance_to_phase1_clockwise.OUTPUTSELECT
synchronous_reset => phase2_distance_to_phase1_anticlockwise.OUTPUTSELECT
synchronous_reset => phase2_distance_to_phase1_anticlockwise.OUTPUTSELECT
synchronous_reset => phase2_distance_to_phase1_anticlockwise.OUTPUTSELECT
synchronous_reset => phase2_distance_to_phase1_anticlockwise.OUTPUTSELECT
synchronous_reset => phase2_distance_to_phase1_anticlockwise.OUTPUTSELECT
synchronous_reset => phase2_distance_to_phase1_anticlockwise.OUTPUTSELECT
synchronous_reset => phase2_distance_to_phase1_anticlockwise.OUTPUTSELECT
phase1[0] => Add0.IN14
phase1[0] => alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1.input2[0]
phase1[1] => Add0.IN13
phase1[1] => alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1.input2[1]
phase1[2] => Add0.IN12
phase1[2] => alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1.input2[2]
phase1[3] => Add0.IN11
phase1[3] => alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1.input2[3]
phase1[4] => Add0.IN10
phase1[4] => alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1.input2[4]
phase1[5] => Add0.IN9
phase1[5] => alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1.input2[5]
phase1[6] => Add0.IN8
phase1[6] => alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1.input2[6]
phase2[0] => alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1.input1[0]
phase2[0] => Add0.IN7
phase2[1] => alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1.input1[1]
phase2[1] => Add0.IN6
phase2[2] => alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1.input1[2]
phase2[2] => Add0.IN5
phase2[3] => alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1.input1[3]
phase2[3] => Add0.IN4
phase2[4] => alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1.input1[4]
phase2[4] => Add0.IN3
phase2[5] => alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1.input1[5]
phase2[5] => Add0.IN2
phase2[6] => alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1.input1[6]
phase2[6] => Add0.IN1
phase2_nearest_to_phase1_clockwise <= phase2_nearest_to_phase1_clockwise~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2_distance_to_phase1_clockwise[0] <= phase2_distance_to_phase1_clockwise[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2_distance_to_phase1_clockwise[1] <= phase2_distance_to_phase1_clockwise[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2_distance_to_phase1_clockwise[2] <= phase2_distance_to_phase1_clockwise[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2_distance_to_phase1_clockwise[3] <= phase2_distance_to_phase1_clockwise[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2_distance_to_phase1_clockwise[4] <= phase2_distance_to_phase1_clockwise[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2_distance_to_phase1_clockwise[5] <= phase2_distance_to_phase1_clockwise[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2_distance_to_phase1_clockwise[6] <= phase2_distance_to_phase1_clockwise[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2_distance_to_phase1_anticlockwise[0] <= phase2_distance_to_phase1_anticlockwise[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2_distance_to_phase1_anticlockwise[1] <= phase2_distance_to_phase1_anticlockwise[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2_distance_to_phase1_anticlockwise[2] <= phase2_distance_to_phase1_anticlockwise[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2_distance_to_phase1_anticlockwise[3] <= phase2_distance_to_phase1_anticlockwise[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2_distance_to_phase1_anticlockwise[4] <= phase2_distance_to_phase1_anticlockwise[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2_distance_to_phase1_anticlockwise[5] <= phase2_distance_to_phase1_anticlockwise[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase2_distance_to_phase1_anticlockwise[6] <= phase2_distance_to_phase1_anticlockwise[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1
input1[0] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[0]
input1[1] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[1]
input1[2] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[2]
input1[3] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[3]
input1[4] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[4]
input1[5] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[5]
input1[6] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[6]
input2[0] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[0]
input2[1] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[1]
input2[2] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[2]
input2[3] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[3]
input2[4] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[4]
input2[5] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[5]
input2[6] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[6]
input1_greater_than_input2 <= alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.difference[7]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
minuend[0] => Add0.IN16
minuend[1] => Add0.IN15
minuend[2] => Add0.IN14
minuend[3] => Add0.IN13
minuend[4] => Add0.IN12
minuend[5] => Add0.IN11
minuend[6] => Add0.IN10
subtrahend[0] => Add0.IN9
subtrahend[1] => Add0.IN8
subtrahend[2] => Add0.IN7
subtrahend[3] => Add0.IN6
subtrahend[4] => Add0.IN5
subtrahend[5] => Add0.IN4
subtrahend[6] => Add0.IN3
difference[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2
input1[0] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[0]
input1[1] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[1]
input1[2] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[2]
input1[3] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[3]
input1[4] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[4]
input1[5] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[5]
input1[6] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[6]
input2[0] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[0]
input2[1] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[1]
input2[2] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[2]
input2[3] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[3]
input2[4] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[4]
input2[5] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[5]
input2[6] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[6]
input1_greater_than_input2 <= alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.difference[7]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance2|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
minuend[0] => Add0.IN16
minuend[1] => Add0.IN15
minuend[2] => Add0.IN14
minuend[3] => Add0.IN13
minuend[4] => Add0.IN12
minuend[5] => Add0.IN11
minuend[6] => Add0.IN10
subtrahend[0] => Add0.IN9
subtrahend[1] => Add0.IN8
subtrahend[2] => Add0.IN7
subtrahend[3] => Add0.IN6
subtrahend[4] => Add0.IN5
subtrahend[5] => Add0.IN4
subtrahend[6] => Add0.IN3
difference[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1
input1[0] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[0]
input1[1] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[1]
input1[2] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[2]
input1[3] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[3]
input1[4] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[4]
input1[5] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[5]
input1[6] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.minuend[6]
input2[0] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[0]
input2[1] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[1]
input2[2] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[2]
input2[3] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[3]
input2[4] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[4]
input2[5] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[5]
input2[6] => alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.subtrahend[6]
input1_greater_than_or_equal_to_input2 <= alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1.difference[7]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1
minuend[0] => Add0.IN16
minuend[1] => Add0.IN15
minuend[2] => Add0.IN14
minuend[3] => Add0.IN13
minuend[4] => Add0.IN12
minuend[5] => Add0.IN11
minuend[6] => Add0.IN10
subtrahend[0] => Add0.IN9
subtrahend[1] => Add0.IN8
subtrahend[2] => Add0.IN7
subtrahend[3] => Add0.IN6
subtrahend[4] => Add0.IN5
subtrahend[5] => Add0.IN4
subtrahend[6] => Add0.IN3
difference[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
difference[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3
clock => count_internal[0].CLK
clock => count_internal[1].CLK
clock => count_internal[2].CLK
clock => count_internal[3].CLK
clock => count_internal[4].CLK
clock => count_internal[5].CLK
asynchronous_reset => count_internal[0].ALOAD
asynchronous_reset => count_internal[1].ALOAD
asynchronous_reset => count_internal[2].ALOAD
asynchronous_reset => count_internal[3].ALOAD
asynchronous_reset => count_internal[4].ALOAD
asynchronous_reset => count_internal[5].ALOAD
asynchronous_reset_value[0] => count_internal[0].ADATA
asynchronous_reset_value[1] => count_internal[1].ADATA
asynchronous_reset_value[2] => count_internal[2].ADATA
asynchronous_reset_value[3] => count_internal[3].ADATA
asynchronous_reset_value[4] => count_internal[4].ADATA
asynchronous_reset_value[5] => count_internal[5].ADATA
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset => count_internal.OUTPUTSELECT
synchronous_reset_value[0] => count_internal.DATAB
synchronous_reset_value[1] => count_internal.DATAB
synchronous_reset_value[2] => count_internal.DATAB
synchronous_reset_value[3] => count_internal.DATAB
synchronous_reset_value[4] => count_internal.DATAB
synchronous_reset_value[5] => count_internal.DATAB
enable => enable_signal.IN1
increment[0] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[0]
increment[1] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[1]
increment[2] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[2]
increment[3] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[3]
increment[4] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[4]
increment[5] => alt_mem_phy_adder:alt_mem_phy_adder_instance1.addend2[5]
maximum_count[0] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[0]
maximum_count[1] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[1]
maximum_count[2] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[2]
maximum_count[3] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[3]
maximum_count[4] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[4]
maximum_count[5] => alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input2[5]
count[0] <= count_internal[0].DB_MAX_OUTPUT_PORT_TYPE
count[1] <= count_internal[1].DB_MAX_OUTPUT_PORT_TYPE
count[2] <= count_internal[2].DB_MAX_OUTPUT_PORT_TYPE
count[3] <= count_internal[3].DB_MAX_OUTPUT_PORT_TYPE
count[4] <= count_internal[4].DB_MAX_OUTPUT_PORT_TYPE
count[5] <= count_internal[5].DB_MAX_OUTPUT_PORT_TYPE
count_equal_to_maximum_count <= alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1.input1_equal_to_input2


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1
addend1[0] => Add0.IN6
addend1[1] => Add0.IN5
addend1[2] => Add0.IN4
addend1[3] => Add0.IN3
addend1[4] => Add0.IN2
addend1[5] => Add0.IN1
addend2[0] => Add0.IN12
addend2[1] => Add0.IN11
addend2[2] => Add0.IN10
addend2[3] => Add0.IN9
addend2[4] => Add0.IN8
addend2[5] => Add0.IN7
carry_in => Add1.IN12
sum[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1
input1[0] => result.IN0
input1[1] => result.IN0
input1[2] => result.IN0
input1[3] => result.IN0
input1[4] => result.IN0
input1[5] => result.IN0
input2[0] => result.IN1
input2[1] => result.IN1
input2[2] => result.IN1
input2[3] => result.IN1
input2[4] => result.IN1
input2[5] => result.IN1
input1_equal_to_input2 <= result.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc
measure_clk => shift_reg_s_clr.CLK
measure_clk => shift_reg_enable.CLK
measure_clk => shift_reg_counter[0].CLK
measure_clk => shift_reg_counter[1].CLK
measure_clk => shift_reg_counter[2].CLK
measure_clk => shift_reg_counter[3].CLK
measure_clk => mimic_value_captured.CLK
measure_clk => mimic_done_out.CLK
measure_clk => mimic_data_in_metastable[0].CLK
measure_clk => mimic_data_in_metastable[1].CLK
measure_clk => seq_mmc_start_metastable[0].CLK
measure_clk => seq_mmc_start_metastable[1].CLK
measure_clk => seq_mmc_start_metastable[2].CLK
measure_clk => shift_reg_data_out[0].CLK
measure_clk => shift_reg_data_out[1].CLK
measure_clk => shift_reg_data_out[2].CLK
measure_clk => shift_reg_data_out[3].CLK
measure_clk => shift_reg_data_out[4].CLK
measure_clk => shift_reg_data_out[5].CLK
measure_clk => mimic_state~6.DATAIN
mimic_data_in => mimic_data_in_metastable[0].DATAIN
reset_measure_clk_n => shift_reg_data_out[0].ACLR
reset_measure_clk_n => shift_reg_data_out[1].ACLR
reset_measure_clk_n => shift_reg_data_out[2].ACLR
reset_measure_clk_n => shift_reg_data_out[3].ACLR
reset_measure_clk_n => shift_reg_data_out[4].ACLR
reset_measure_clk_n => shift_reg_data_out[5].ACLR
reset_measure_clk_n => shift_reg_s_clr.ACLR
reset_measure_clk_n => shift_reg_enable.ACLR
reset_measure_clk_n => shift_reg_counter[0].ACLR
reset_measure_clk_n => shift_reg_counter[1].ACLR
reset_measure_clk_n => shift_reg_counter[2].ACLR
reset_measure_clk_n => shift_reg_counter[3].ACLR
reset_measure_clk_n => mimic_value_captured.ACLR
reset_measure_clk_n => mimic_done_out.ACLR
reset_measure_clk_n => seq_mmc_start_metastable[0].ACLR
reset_measure_clk_n => seq_mmc_start_metastable[1].ACLR
reset_measure_clk_n => seq_mmc_start_metastable[2].ACLR
reset_measure_clk_n => mimic_data_in_metastable[0].ACLR
reset_measure_clk_n => mimic_data_in_metastable[1].ACLR
reset_measure_clk_n => mimic_state~8.DATAIN
seq_mmc_start => seq_mmc_start_metastable[0].DATAIN
mmc_seq_done <= mimic_done_out.DB_MAX_OUTPUT_PORT_TYPE
mmc_seq_value <= mimic_value_captured.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_mux:mux
phy_clk_1x => burstbegin_hold.CLK
reset_phy_clk_1x_n => burstbegin_hold.ACLR
ctl_address[0] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[1] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[2] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[3] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[4] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[5] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[6] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[7] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[8] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[9] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[10] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[11] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[12] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[13] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[14] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[15] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[16] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[17] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[18] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[19] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[20] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_address[21] <= ctl_address.DB_MAX_OUTPUT_PORT_TYPE
ctl_read_req <= ctl_read_req.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[0] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[1] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[2] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[3] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[4] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[5] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[6] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[7] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[8] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[9] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[10] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[11] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[12] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[13] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[14] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[15] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[16] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[17] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[18] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[19] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[20] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[21] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[22] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[23] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[24] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[25] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[26] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[27] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[28] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[29] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[30] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[31] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[32] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[33] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[34] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[35] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[36] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[37] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[38] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[39] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[40] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[41] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[42] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[43] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[44] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[45] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[46] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[47] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[48] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[49] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[50] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[51] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[52] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[53] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[54] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[55] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[56] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[57] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[58] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[59] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[60] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[61] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[62] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_wdata[63] <= ctl_wdata.DB_MAX_OUTPUT_PORT_TYPE
ctl_write_req <= ctl_write_req.DB_MAX_OUTPUT_PORT_TYPE
ctl_size[0] <= ctl_size.DB_MAX_OUTPUT_PORT_TYPE
ctl_be[0] <= ctl_be.DB_MAX_OUTPUT_PORT_TYPE
ctl_be[1] <= ctl_be.DB_MAX_OUTPUT_PORT_TYPE
ctl_be[2] <= ctl_be.DB_MAX_OUTPUT_PORT_TYPE
ctl_be[3] <= ctl_be.DB_MAX_OUTPUT_PORT_TYPE
ctl_be[4] <= ctl_be.DB_MAX_OUTPUT_PORT_TYPE
ctl_be[5] <= ctl_be.DB_MAX_OUTPUT_PORT_TYPE
ctl_be[6] <= ctl_be.DB_MAX_OUTPUT_PORT_TYPE
ctl_be[7] <= ctl_be.DB_MAX_OUTPUT_PORT_TYPE
ctl_refresh_req <= local_refresh_req.DB_MAX_OUTPUT_PORT_TYPE
ctl_burstbegin <= ctl_burstbegin.DB_MAX_OUTPUT_PORT_TYPE
ctl_ready => local_ready.DATAB
ctl_ready => mux_seq_controller_ready.DATAA
ctl_wdata_req => local_wdata_req.DATAB
ctl_wdata_req => mux_seq_wdata_req.DATAA
ctl_rdata[0] => local_rdata.DATAB
ctl_rdata[1] => local_rdata.DATAB
ctl_rdata[2] => local_rdata.DATAB
ctl_rdata[3] => local_rdata.DATAB
ctl_rdata[4] => local_rdata.DATAB
ctl_rdata[5] => local_rdata.DATAB
ctl_rdata[6] => local_rdata.DATAB
ctl_rdata[7] => local_rdata.DATAB
ctl_rdata[8] => local_rdata.DATAB
ctl_rdata[9] => local_rdata.DATAB
ctl_rdata[10] => local_rdata.DATAB
ctl_rdata[11] => local_rdata.DATAB
ctl_rdata[12] => local_rdata.DATAB
ctl_rdata[13] => local_rdata.DATAB
ctl_rdata[14] => local_rdata.DATAB
ctl_rdata[15] => local_rdata.DATAB
ctl_rdata[16] => local_rdata.DATAB
ctl_rdata[17] => local_rdata.DATAB
ctl_rdata[18] => local_rdata.DATAB
ctl_rdata[19] => local_rdata.DATAB
ctl_rdata[20] => local_rdata.DATAB
ctl_rdata[21] => local_rdata.DATAB
ctl_rdata[22] => local_rdata.DATAB
ctl_rdata[23] => local_rdata.DATAB
ctl_rdata[24] => local_rdata.DATAB
ctl_rdata[25] => local_rdata.DATAB
ctl_rdata[26] => local_rdata.DATAB
ctl_rdata[27] => local_rdata.DATAB
ctl_rdata[28] => local_rdata.DATAB
ctl_rdata[29] => local_rdata.DATAB
ctl_rdata[30] => local_rdata.DATAB
ctl_rdata[31] => local_rdata.DATAB
ctl_rdata[32] => local_rdata.DATAB
ctl_rdata[33] => local_rdata.DATAB
ctl_rdata[34] => local_rdata.DATAB
ctl_rdata[35] => local_rdata.DATAB
ctl_rdata[36] => local_rdata.DATAB
ctl_rdata[37] => local_rdata.DATAB
ctl_rdata[38] => local_rdata.DATAB
ctl_rdata[39] => local_rdata.DATAB
ctl_rdata[40] => local_rdata.DATAB
ctl_rdata[41] => local_rdata.DATAB
ctl_rdata[42] => local_rdata.DATAB
ctl_rdata[43] => local_rdata.DATAB
ctl_rdata[44] => local_rdata.DATAB
ctl_rdata[45] => local_rdata.DATAB
ctl_rdata[46] => local_rdata.DATAB
ctl_rdata[47] => local_rdata.DATAB
ctl_rdata[48] => local_rdata.DATAB
ctl_rdata[49] => local_rdata.DATAB
ctl_rdata[50] => local_rdata.DATAB
ctl_rdata[51] => local_rdata.DATAB
ctl_rdata[52] => local_rdata.DATAB
ctl_rdata[53] => local_rdata.DATAB
ctl_rdata[54] => local_rdata.DATAB
ctl_rdata[55] => local_rdata.DATAB
ctl_rdata[56] => local_rdata.DATAB
ctl_rdata[57] => local_rdata.DATAB
ctl_rdata[58] => local_rdata.DATAB
ctl_rdata[59] => local_rdata.DATAB
ctl_rdata[60] => local_rdata.DATAB
ctl_rdata[61] => local_rdata.DATAB
ctl_rdata[62] => local_rdata.DATAB
ctl_rdata[63] => local_rdata.DATAB
ctl_rdata_valid => local_rdata_valid.DATAB
ctl_refresh_ack => local_refresh_ack.DATAIN
ctl_init_done => local_init_done.DATAB
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_address.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_read_req.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_wdata.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_write_req.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_size.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_be.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_be.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_be.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_be.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_be.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_be.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_be.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_be.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_burstbegin.OUTPUTSELECT
ctl_usr_mode_rdy => local_ready.OUTPUTSELECT
ctl_usr_mode_rdy => local_wdata_req.OUTPUTSELECT
ctl_usr_mode_rdy => local_init_done.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata.OUTPUTSELECT
ctl_usr_mode_rdy => local_rdata_valid.OUTPUTSELECT
ctl_usr_mode_rdy => mux_seq_controller_ready.OUTPUTSELECT
ctl_usr_mode_rdy => mux_seq_wdata_req.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_autopch_req.OUTPUTSELECT
ctl_usr_mode_rdy => ctl_powerdn_req.OUTPUTSELECT
ctl_usr_mode_rdy => local_powerdn_ack.OUTPUTSELECT
local_address[0] => ctl_address.DATAB
local_address[1] => ctl_address.DATAB
local_address[2] => ctl_address.DATAB
local_address[3] => ctl_address.DATAB
local_address[4] => ctl_address.DATAB
local_address[5] => ctl_address.DATAB
local_address[6] => ctl_address.DATAB
local_address[7] => ctl_address.DATAB
local_address[8] => ctl_address.DATAB
local_address[9] => ctl_address.DATAB
local_address[10] => ctl_address.DATAB
local_address[11] => ctl_address.DATAB
local_address[12] => ctl_address.DATAB
local_address[13] => ctl_address.DATAB
local_address[14] => ctl_address.DATAB
local_address[15] => ctl_address.DATAB
local_address[16] => ctl_address.DATAB
local_address[17] => ctl_address.DATAB
local_address[18] => ctl_address.DATAB
local_address[19] => ctl_address.DATAB
local_address[20] => ctl_address.DATAB
local_address[21] => ctl_address.DATAB
local_read_req => always0.IN0
local_read_req => ctl_read_req.DATAB
local_wdata[0] => ctl_wdata.DATAB
local_wdata[1] => ctl_wdata.DATAB
local_wdata[2] => ctl_wdata.DATAB
local_wdata[3] => ctl_wdata.DATAB
local_wdata[4] => ctl_wdata.DATAB
local_wdata[5] => ctl_wdata.DATAB
local_wdata[6] => ctl_wdata.DATAB
local_wdata[7] => ctl_wdata.DATAB
local_wdata[8] => ctl_wdata.DATAB
local_wdata[9] => ctl_wdata.DATAB
local_wdata[10] => ctl_wdata.DATAB
local_wdata[11] => ctl_wdata.DATAB
local_wdata[12] => ctl_wdata.DATAB
local_wdata[13] => ctl_wdata.DATAB
local_wdata[14] => ctl_wdata.DATAB
local_wdata[15] => ctl_wdata.DATAB
local_wdata[16] => ctl_wdata.DATAB
local_wdata[17] => ctl_wdata.DATAB
local_wdata[18] => ctl_wdata.DATAB
local_wdata[19] => ctl_wdata.DATAB
local_wdata[20] => ctl_wdata.DATAB
local_wdata[21] => ctl_wdata.DATAB
local_wdata[22] => ctl_wdata.DATAB
local_wdata[23] => ctl_wdata.DATAB
local_wdata[24] => ctl_wdata.DATAB
local_wdata[25] => ctl_wdata.DATAB
local_wdata[26] => ctl_wdata.DATAB
local_wdata[27] => ctl_wdata.DATAB
local_wdata[28] => ctl_wdata.DATAB
local_wdata[29] => ctl_wdata.DATAB
local_wdata[30] => ctl_wdata.DATAB
local_wdata[31] => ctl_wdata.DATAB
local_wdata[32] => ctl_wdata.DATAB
local_wdata[33] => ctl_wdata.DATAB
local_wdata[34] => ctl_wdata.DATAB
local_wdata[35] => ctl_wdata.DATAB
local_wdata[36] => ctl_wdata.DATAB
local_wdata[37] => ctl_wdata.DATAB
local_wdata[38] => ctl_wdata.DATAB
local_wdata[39] => ctl_wdata.DATAB
local_wdata[40] => ctl_wdata.DATAB
local_wdata[41] => ctl_wdata.DATAB
local_wdata[42] => ctl_wdata.DATAB
local_wdata[43] => ctl_wdata.DATAB
local_wdata[44] => ctl_wdata.DATAB
local_wdata[45] => ctl_wdata.DATAB
local_wdata[46] => ctl_wdata.DATAB
local_wdata[47] => ctl_wdata.DATAB
local_wdata[48] => ctl_wdata.DATAB
local_wdata[49] => ctl_wdata.DATAB
local_wdata[50] => ctl_wdata.DATAB
local_wdata[51] => ctl_wdata.DATAB
local_wdata[52] => ctl_wdata.DATAB
local_wdata[53] => ctl_wdata.DATAB
local_wdata[54] => ctl_wdata.DATAB
local_wdata[55] => ctl_wdata.DATAB
local_wdata[56] => ctl_wdata.DATAB
local_wdata[57] => ctl_wdata.DATAB
local_wdata[58] => ctl_wdata.DATAB
local_wdata[59] => ctl_wdata.DATAB
local_wdata[60] => ctl_wdata.DATAB
local_wdata[61] => ctl_wdata.DATAB
local_wdata[62] => ctl_wdata.DATAB
local_wdata[63] => ctl_wdata.DATAB
local_write_req => always0.IN1
local_write_req => ctl_write_req.DATAB
local_size[0] => ctl_size.DATAB
local_be[0] => ctl_be.DATAB
local_be[1] => ctl_be.DATAB
local_be[2] => ctl_be.DATAB
local_be[3] => ctl_be.DATAB
local_be[4] => ctl_be.DATAB
local_be[5] => ctl_be.DATAB
local_be[6] => ctl_be.DATAB
local_be[7] => ctl_be.DATAB
local_refresh_req => ctl_refresh_req.DATAIN
local_burstbegin => always0.IN1
local_burstbegin => local_burstbegin_held.IN1
mux_seq_controller_ready <= mux_seq_controller_ready.DB_MAX_OUTPUT_PORT_TYPE
mux_seq_wdata_req <= mux_seq_wdata_req.DB_MAX_OUTPUT_PORT_TYPE
seq_mux_address[0] => ctl_address.DATAA
seq_mux_address[1] => ctl_address.DATAA
seq_mux_address[2] => ctl_address.DATAA
seq_mux_address[3] => ctl_address.DATAA
seq_mux_address[4] => ctl_address.DATAA
seq_mux_address[5] => ctl_address.DATAA
seq_mux_address[6] => ctl_address.DATAA
seq_mux_address[7] => ctl_address.DATAA
seq_mux_address[8] => ctl_address.DATAA
seq_mux_address[9] => ctl_address.DATAA
seq_mux_address[10] => ctl_address.DATAA
seq_mux_address[11] => ctl_address.DATAA
seq_mux_address[12] => ctl_address.DATAA
seq_mux_address[13] => ctl_address.DATAA
seq_mux_address[14] => ctl_address.DATAA
seq_mux_address[15] => ctl_address.DATAA
seq_mux_address[16] => ctl_address.DATAA
seq_mux_address[17] => ctl_address.DATAA
seq_mux_address[18] => ctl_address.DATAA
seq_mux_address[19] => ctl_address.DATAA
seq_mux_address[20] => ctl_address.DATAA
seq_mux_address[21] => ctl_address.DATAA
seq_mux_read_req => ctl_read_req.DATAA
seq_mux_wdata[0] => ctl_wdata.DATAA
seq_mux_wdata[1] => ctl_wdata.DATAA
seq_mux_wdata[2] => ctl_wdata.DATAA
seq_mux_wdata[3] => ctl_wdata.DATAA
seq_mux_wdata[4] => ctl_wdata.DATAA
seq_mux_wdata[5] => ctl_wdata.DATAA
seq_mux_wdata[6] => ctl_wdata.DATAA
seq_mux_wdata[7] => ctl_wdata.DATAA
seq_mux_wdata[8] => ctl_wdata.DATAA
seq_mux_wdata[9] => ctl_wdata.DATAA
seq_mux_wdata[10] => ctl_wdata.DATAA
seq_mux_wdata[11] => ctl_wdata.DATAA
seq_mux_wdata[12] => ctl_wdata.DATAA
seq_mux_wdata[13] => ctl_wdata.DATAA
seq_mux_wdata[14] => ctl_wdata.DATAA
seq_mux_wdata[15] => ctl_wdata.DATAA
seq_mux_wdata[16] => ctl_wdata.DATAA
seq_mux_wdata[17] => ctl_wdata.DATAA
seq_mux_wdata[18] => ctl_wdata.DATAA
seq_mux_wdata[19] => ctl_wdata.DATAA
seq_mux_wdata[20] => ctl_wdata.DATAA
seq_mux_wdata[21] => ctl_wdata.DATAA
seq_mux_wdata[22] => ctl_wdata.DATAA
seq_mux_wdata[23] => ctl_wdata.DATAA
seq_mux_wdata[24] => ctl_wdata.DATAA
seq_mux_wdata[25] => ctl_wdata.DATAA
seq_mux_wdata[26] => ctl_wdata.DATAA
seq_mux_wdata[27] => ctl_wdata.DATAA
seq_mux_wdata[28] => ctl_wdata.DATAA
seq_mux_wdata[29] => ctl_wdata.DATAA
seq_mux_wdata[30] => ctl_wdata.DATAA
seq_mux_wdata[31] => ctl_wdata.DATAA
seq_mux_wdata[32] => ctl_wdata.DATAA
seq_mux_wdata[33] => ctl_wdata.DATAA
seq_mux_wdata[34] => ctl_wdata.DATAA
seq_mux_wdata[35] => ctl_wdata.DATAA
seq_mux_wdata[36] => ctl_wdata.DATAA
seq_mux_wdata[37] => ctl_wdata.DATAA
seq_mux_wdata[38] => ctl_wdata.DATAA
seq_mux_wdata[39] => ctl_wdata.DATAA
seq_mux_wdata[40] => ctl_wdata.DATAA
seq_mux_wdata[41] => ctl_wdata.DATAA
seq_mux_wdata[42] => ctl_wdata.DATAA
seq_mux_wdata[43] => ctl_wdata.DATAA
seq_mux_wdata[44] => ctl_wdata.DATAA
seq_mux_wdata[45] => ctl_wdata.DATAA
seq_mux_wdata[46] => ctl_wdata.DATAA
seq_mux_wdata[47] => ctl_wdata.DATAA
seq_mux_wdata[48] => ctl_wdata.DATAA
seq_mux_wdata[49] => ctl_wdata.DATAA
seq_mux_wdata[50] => ctl_wdata.DATAA
seq_mux_wdata[51] => ctl_wdata.DATAA
seq_mux_wdata[52] => ctl_wdata.DATAA
seq_mux_wdata[53] => ctl_wdata.DATAA
seq_mux_wdata[54] => ctl_wdata.DATAA
seq_mux_wdata[55] => ctl_wdata.DATAA
seq_mux_wdata[56] => ctl_wdata.DATAA
seq_mux_wdata[57] => ctl_wdata.DATAA
seq_mux_wdata[58] => ctl_wdata.DATAA
seq_mux_wdata[59] => ctl_wdata.DATAA
seq_mux_wdata[60] => ctl_wdata.DATAA
seq_mux_wdata[61] => ctl_wdata.DATAA
seq_mux_wdata[62] => ctl_wdata.DATAA
seq_mux_wdata[63] => ctl_wdata.DATAA
seq_mux_write_req => ctl_write_req.DATAA
seq_mux_size[0] => ctl_size.DATAA
seq_mux_be[0] => ctl_be.DATAA
seq_mux_be[1] => ctl_be.DATAA
seq_mux_be[2] => ctl_be.DATAA
seq_mux_be[3] => ctl_be.DATAA
seq_mux_be[4] => ctl_be.DATAA
seq_mux_be[5] => ctl_be.DATAA
seq_mux_be[6] => ctl_be.DATAA
seq_mux_be[7] => ctl_be.DATAA
seq_mux_refresh_req => ~NO_FANOUT~
seq_mux_burstbegin => ctl_burstbegin.DATAA
local_autopch_req => ctl_autopch_req.DATAB
local_powerdn_req => ctl_powerdn_req.DATAB
local_self_rfsh_req => ctl_self_rfsh_req.DATAIN
local_powerdn_ack <= local_powerdn_ack.DB_MAX_OUTPUT_PORT_TYPE
local_self_rfsh_ack <= ctl_self_rfsh_ack.DB_MAX_OUTPUT_PORT_TYPE
ctl_autopch_req <= ctl_autopch_req.DB_MAX_OUTPUT_PORT_TYPE
ctl_powerdn_req <= ctl_powerdn_req.DB_MAX_OUTPUT_PORT_TYPE
ctl_self_rfsh_req <= local_self_rfsh_req.DB_MAX_OUTPUT_PORT_TYPE
ctl_powerdn_ack => local_powerdn_ack.DATAB
ctl_self_rfsh_ack => local_self_rfsh_ack.DATAIN
local_ready <= local_ready.DB_MAX_OUTPUT_PORT_TYPE
local_wdata_req <= local_wdata_req.DB_MAX_OUTPUT_PORT_TYPE
local_init_done <= local_init_done.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[0] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[1] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[2] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[3] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[4] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[5] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[6] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[7] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[8] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[9] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[10] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[11] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[12] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[13] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[14] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[15] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[16] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[17] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[18] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[19] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[20] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[21] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[22] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[23] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[24] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[25] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[26] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[27] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[28] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[29] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[30] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[31] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[32] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[33] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[34] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[35] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[36] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[37] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[38] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[39] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[40] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[41] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[42] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[43] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[44] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[45] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[46] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[47] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[48] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[49] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[50] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[51] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[52] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[53] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[54] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[55] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[56] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[57] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[58] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[59] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[60] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[61] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[62] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata[63] <= local_rdata.DB_MAX_OUTPUT_PORT_TYPE
local_rdata_valid <= local_rdata_valid.DB_MAX_OUTPUT_PORT_TYPE
local_refresh_ack <= ctl_refresh_ack.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1
clk => clk.IN2
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[2] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[3] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[4] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[5] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[6] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[7] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[8] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[9] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[10] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[11] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[12] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[13] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[14] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[15] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[16] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[17] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[18] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[19] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[20] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[21] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[22] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[23] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_address_to_slave[24] => flash_ssram_pipeline_bridge_s1_address.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrationshare[0] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrationshare[0] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrationshare[0] => flash_ssram_pipeline_bridge_s1_arb_share_set_values[0].DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrationshare[1] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrationshare[1] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrationshare[1] => flash_ssram_pipeline_bridge_s1_arb_share_set_values[1].DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrationshare[2] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrationshare[2] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrationshare[2] => flash_ssram_pipeline_bridge_s1_arb_share_set_values[2].DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrationshare[3] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrationshare[3] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrationshare[3] => flash_ssram_pipeline_bridge_s1_arb_share_set_values[3].DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_burstcount => flash_ssram_pipeline_bridge_s1_burstcount.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_byteenable[0] => flash_ssram_pipeline_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_byteenable[1] => flash_ssram_pipeline_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_byteenable[2] => flash_ssram_pipeline_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_byteenable[3] => flash_ssram_pipeline_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_debugaccess => flash_ssram_pipeline_bridge_s1_debugaccess.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_latency_counter => LessThan0.IN2
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_latency_counter => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_qualified_request_flash_ssram_pipeline_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[0] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[1] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[2] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[3] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[4] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[5] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[6] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[7] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[8] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[9] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[10] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[11] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[12] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[13] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[14] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[15] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[16] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[17] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[18] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[19] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[20] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[21] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[22] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[23] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_nativeaddress[24] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_requests_flash_ssram_pipeline_bridge_s1.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_qualified_request_flash_ssram_pipeline_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_read => flash_ssram_pipeline_bridge_s1_in_a_read_cycle.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_requests_flash_ssram_pipeline_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_write => flash_ssram_pipeline_bridge_s1_in_a_write_cycle.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[0] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[1] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[2] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[3] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[4] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[5] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[6] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[7] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[8] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[9] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[10] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[11] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[12] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[13] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[14] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[15] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[16] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[17] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[18] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[19] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[20] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[21] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[22] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[23] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[24] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[25] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[26] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[27] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[28] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[29] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[30] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_writedata[31] => flash_ssram_pipeline_bridge_s1_writedata.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[2] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[3] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[4] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[5] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[6] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[7] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[8] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[9] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[10] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[11] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[12] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[13] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[14] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[15] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[16] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[17] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[18] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[19] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[20] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[21] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[22] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[23] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_address_to_slave[24] => flash_ssram_pipeline_bridge_s1_address.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrationshare[0] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrationshare[0] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrationshare[0] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrationshare[1] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrationshare[1] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrationshare[1] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrationshare[2] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrationshare[2] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrationshare[2] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrationshare[3] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrationshare[3] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrationshare[3] => flash_ssram_pipeline_bridge_s1_arb_share_set_values.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_burstcount => flash_ssram_pipeline_bridge_s1_burstcount.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_byteenable[0] => flash_ssram_pipeline_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_byteenable[1] => flash_ssram_pipeline_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_byteenable[2] => flash_ssram_pipeline_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_byteenable[3] => flash_ssram_pipeline_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_debugaccess => flash_ssram_pipeline_bridge_s1_debugaccess.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_latency_counter => LessThan1.IN2
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_latency_counter => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_qualified_request_flash_ssram_pipeline_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[0] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[1] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[2] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[3] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[4] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[5] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[6] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[7] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[8] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[9] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[10] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[11] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[12] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[13] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[14] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[15] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[16] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[17] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[18] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[19] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[20] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[21] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[22] => flash_ssram_pipeline_bridge_s1_nativeaddress.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[23] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_nativeaddress[24] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_requests_flash_ssram_pipeline_bridge_s1.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_qualified_request_flash_ssram_pipeline_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_read => flash_ssram_pipeline_bridge_s1_in_a_read_cycle.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_requests_flash_ssram_pipeline_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_write => flash_ssram_pipeline_bridge_s1_in_a_write_cycle.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[0] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[1] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[2] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[3] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[4] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[5] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[6] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[7] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[8] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[9] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[10] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[11] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[12] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[13] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[14] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[15] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[16] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[17] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[18] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[19] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[20] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[21] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[22] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[23] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[24] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[25] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[26] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[27] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[28] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[29] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[30] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_writedata[31] => flash_ssram_pipeline_bridge_s1_writedata.DATAA
flash_ssram_pipeline_bridge_s1_endofpacket => flash_ssram_pipeline_bridge_s1_endofpacket_from_sa.DATAIN
flash_ssram_pipeline_bridge_s1_readdata[0] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[0].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[1] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[1].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[2] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[2].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[3] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[3].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[4] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[4].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[5] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[5].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[6] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[6].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[7] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[7].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[8] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[8].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[9] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[9].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[10] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[10].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[11] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[11].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[12] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[12].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[13] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[13].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[14] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[14].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[15] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[15].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[16] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[16].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[17] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[17].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[18] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[18].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[19] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[19].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[20] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[20].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[21] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[21].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[22] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[22].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[23] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[23].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[24] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[24].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[25] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[25].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[26] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[26].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[27] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[27].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[28] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[28].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[29] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[29].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[30] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[30].DATAIN
flash_ssram_pipeline_bridge_s1_readdata[31] => flash_ssram_pipeline_bridge_s1_readdata_from_sa[31].DATAIN
flash_ssram_pipeline_bridge_s1_readdatavalid => flash_ssram_pipeline_bridge_s1_move_on_to_next_transaction.IN2
flash_ssram_pipeline_bridge_s1_waitrequest => flash_ssram_pipeline_bridge_s1_waits_for_read.IN1
flash_ssram_pipeline_bridge_s1_waitrequest => flash_ssram_pipeline_bridge_s1_waits_for_write.IN1
flash_ssram_pipeline_bridge_s1_waitrequest => flash_ssram_pipeline_bridge_s1_waitrequest_from_sa.DATAIN
reset_n => reset_n.IN2
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_granted_flash_ssram_pipeline_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_granted_flash_ssram_pipeline_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_qualified_request_flash_ssram_pipeline_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_qualified_request_flash_ssram_pipeline_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_read_data_valid_flash_ssram_pipeline_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_read_data_valid_flash_ssram_pipeline_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_read_data_valid_flash_ssram_pipeline_bridge_s1_shift_register <= rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_to_flash_ssram_pipeline_bridge_s1.fifo_contains_ones_n
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_requests_flash_ssram_pipeline_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_requests_flash_ssram_pipeline_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_granted_flash_ssram_pipeline_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_granted_flash_ssram_pipeline_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_qualified_request_flash_ssram_pipeline_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_qualified_request_flash_ssram_pipeline_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_read_data_valid_flash_ssram_pipeline_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_read_data_valid_flash_ssram_pipeline_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_read_data_valid_flash_ssram_pipeline_bridge_s1_shift_register <= rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_to_flash_ssram_pipeline_bridge_s1.fifo_contains_ones_n
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_requests_flash_ssram_pipeline_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_requests_flash_ssram_pipeline_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_flash_ssram_pipeline_bridge_s1_end_xfer <= d1_flash_ssram_pipeline_bridge_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[0] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[1] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[2] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[3] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[4] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[5] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[6] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[7] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[8] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[9] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[10] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[11] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[12] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[13] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[14] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[15] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[16] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[17] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[18] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[19] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[20] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[21] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_address[22] <= flash_ssram_pipeline_bridge_s1_address.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_arbiterlock <= flash_ssram_pipeline_bridge_s1_arbiterlock.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_arbiterlock2 <= flash_ssram_pipeline_bridge_s1_arbiterlock2.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_burstcount <= flash_ssram_pipeline_bridge_s1_burstcount.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_byteenable[0] <= flash_ssram_pipeline_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_byteenable[1] <= flash_ssram_pipeline_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_byteenable[2] <= flash_ssram_pipeline_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_byteenable[3] <= flash_ssram_pipeline_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_chipselect <= flash_ssram_pipeline_bridge_s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_debugaccess <= flash_ssram_pipeline_bridge_s1_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_endofpacket_from_sa <= flash_ssram_pipeline_bridge_s1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[0] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[1] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[2] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[3] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[4] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[5] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[6] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[7] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[8] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[9] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[10] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[11] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[12] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[13] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[14] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[15] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[16] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[17] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[18] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[19] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[20] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[21] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_nativeaddress[22] <= flash_ssram_pipeline_bridge_s1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_read <= flash_ssram_pipeline_bridge_s1_read.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[0] <= flash_ssram_pipeline_bridge_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[1] <= flash_ssram_pipeline_bridge_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[2] <= flash_ssram_pipeline_bridge_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[3] <= flash_ssram_pipeline_bridge_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[4] <= flash_ssram_pipeline_bridge_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[5] <= flash_ssram_pipeline_bridge_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[6] <= flash_ssram_pipeline_bridge_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[7] <= flash_ssram_pipeline_bridge_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[8] <= flash_ssram_pipeline_bridge_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[9] <= flash_ssram_pipeline_bridge_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[10] <= flash_ssram_pipeline_bridge_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[11] <= flash_ssram_pipeline_bridge_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[12] <= flash_ssram_pipeline_bridge_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[13] <= flash_ssram_pipeline_bridge_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[14] <= flash_ssram_pipeline_bridge_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[15] <= flash_ssram_pipeline_bridge_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[16] <= flash_ssram_pipeline_bridge_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[17] <= flash_ssram_pipeline_bridge_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[18] <= flash_ssram_pipeline_bridge_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[19] <= flash_ssram_pipeline_bridge_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[20] <= flash_ssram_pipeline_bridge_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[21] <= flash_ssram_pipeline_bridge_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[22] <= flash_ssram_pipeline_bridge_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[23] <= flash_ssram_pipeline_bridge_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[24] <= flash_ssram_pipeline_bridge_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[25] <= flash_ssram_pipeline_bridge_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[26] <= flash_ssram_pipeline_bridge_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[27] <= flash_ssram_pipeline_bridge_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[28] <= flash_ssram_pipeline_bridge_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[29] <= flash_ssram_pipeline_bridge_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[30] <= flash_ssram_pipeline_bridge_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_readdata_from_sa[31] <= flash_ssram_pipeline_bridge_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_waitrequest_from_sa <= flash_ssram_pipeline_bridge_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_write <= flash_ssram_pipeline_bridge_s1_write.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[0] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[1] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[2] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[3] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[4] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[5] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[6] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[7] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[8] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[9] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[10] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[11] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[12] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[13] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[14] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[15] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[16] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[17] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[18] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[19] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[20] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[21] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[22] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[23] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[24] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[25] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[26] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[27] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[28] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[29] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[30] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_s1_writedata[31] <= flash_ssram_pipeline_bridge_s1_writedata.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_to_flash_ssram_pipeline_bridge_s1
clear_fifo => always1.IN1
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always18.IN0
clear_fifo => always19.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_9.DATAA
read => p9_full_9.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always18.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_9.ACLR
reset_n => stage_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always18.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always21.IN1
write => updated_one_count.IN1
write => p9_full_9.IN1
write => always19.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_9.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_to_flash_ssram_pipeline_bridge_s1
clear_fifo => always1.IN1
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always18.IN0
clear_fifo => always19.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_9.DATAA
read => p9_full_9.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always18.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_9.ACLR
reset_n => stage_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always18.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always21.IN1
write => updated_one_count.IN1
write => p9_full_9.IN1
write => always19.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_9.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge_m1_arbitrator:the_flash_ssram_pipeline_bridge_m1
clk => ~NO_FANOUT~
d1_pipeline_bridge_before_tristate_bridge_s1_end_xfer => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_address[0] => flash_ssram_pipeline_bridge_m1_address_to_slave[0].DATAIN
flash_ssram_pipeline_bridge_m1_address[1] => flash_ssram_pipeline_bridge_m1_address_to_slave[1].DATAIN
flash_ssram_pipeline_bridge_m1_address[2] => flash_ssram_pipeline_bridge_m1_address_to_slave[2].DATAIN
flash_ssram_pipeline_bridge_m1_address[3] => flash_ssram_pipeline_bridge_m1_address_to_slave[3].DATAIN
flash_ssram_pipeline_bridge_m1_address[4] => flash_ssram_pipeline_bridge_m1_address_to_slave[4].DATAIN
flash_ssram_pipeline_bridge_m1_address[5] => flash_ssram_pipeline_bridge_m1_address_to_slave[5].DATAIN
flash_ssram_pipeline_bridge_m1_address[6] => flash_ssram_pipeline_bridge_m1_address_to_slave[6].DATAIN
flash_ssram_pipeline_bridge_m1_address[7] => flash_ssram_pipeline_bridge_m1_address_to_slave[7].DATAIN
flash_ssram_pipeline_bridge_m1_address[8] => flash_ssram_pipeline_bridge_m1_address_to_slave[8].DATAIN
flash_ssram_pipeline_bridge_m1_address[9] => flash_ssram_pipeline_bridge_m1_address_to_slave[9].DATAIN
flash_ssram_pipeline_bridge_m1_address[10] => flash_ssram_pipeline_bridge_m1_address_to_slave[10].DATAIN
flash_ssram_pipeline_bridge_m1_address[11] => flash_ssram_pipeline_bridge_m1_address_to_slave[11].DATAIN
flash_ssram_pipeline_bridge_m1_address[12] => flash_ssram_pipeline_bridge_m1_address_to_slave[12].DATAIN
flash_ssram_pipeline_bridge_m1_address[13] => flash_ssram_pipeline_bridge_m1_address_to_slave[13].DATAIN
flash_ssram_pipeline_bridge_m1_address[14] => flash_ssram_pipeline_bridge_m1_address_to_slave[14].DATAIN
flash_ssram_pipeline_bridge_m1_address[15] => flash_ssram_pipeline_bridge_m1_address_to_slave[15].DATAIN
flash_ssram_pipeline_bridge_m1_address[16] => flash_ssram_pipeline_bridge_m1_address_to_slave[16].DATAIN
flash_ssram_pipeline_bridge_m1_address[17] => flash_ssram_pipeline_bridge_m1_address_to_slave[17].DATAIN
flash_ssram_pipeline_bridge_m1_address[18] => flash_ssram_pipeline_bridge_m1_address_to_slave[18].DATAIN
flash_ssram_pipeline_bridge_m1_address[19] => flash_ssram_pipeline_bridge_m1_address_to_slave[19].DATAIN
flash_ssram_pipeline_bridge_m1_address[20] => flash_ssram_pipeline_bridge_m1_address_to_slave[20].DATAIN
flash_ssram_pipeline_bridge_m1_address[21] => flash_ssram_pipeline_bridge_m1_address_to_slave[21].DATAIN
flash_ssram_pipeline_bridge_m1_address[22] => flash_ssram_pipeline_bridge_m1_address_to_slave[22].DATAIN
flash_ssram_pipeline_bridge_m1_address[23] => flash_ssram_pipeline_bridge_m1_address_to_slave[23].DATAIN
flash_ssram_pipeline_bridge_m1_address[24] => flash_ssram_pipeline_bridge_m1_address_to_slave[24].DATAIN
flash_ssram_pipeline_bridge_m1_burstcount => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_byteenable[0] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_byteenable[1] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_byteenable[2] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_byteenable[3] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_chipselect => r_3.IN0
flash_ssram_pipeline_bridge_m1_chipselect => r_3.IN0
flash_ssram_pipeline_bridge_m1_granted_pipeline_bridge_before_tristate_bridge_s1 => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_qualified_request_pipeline_bridge_before_tristate_bridge_s1 => r_3.IN0
flash_ssram_pipeline_bridge_m1_qualified_request_pipeline_bridge_before_tristate_bridge_s1 => r_3.IN1
flash_ssram_pipeline_bridge_m1_read => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 => flash_ssram_pipeline_bridge_m1_readdatavalid.DATAIN
flash_ssram_pipeline_bridge_m1_read_data_valid_pipeline_bridge_before_tristate_bridge_s1_shift_register => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_requests_pipeline_bridge_before_tristate_bridge_s1 => r_3.IN1
flash_ssram_pipeline_bridge_m1_write => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[0] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[1] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[2] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[3] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[4] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[5] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[6] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[7] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[8] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[9] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[10] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[11] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[12] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[13] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[14] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[15] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[16] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[17] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[18] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[19] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[20] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[21] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[22] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[23] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[24] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[25] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[26] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[27] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[28] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[29] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[30] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_writedata[31] => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_s1_endofpacket_from_sa => flash_ssram_pipeline_bridge_m1_endofpacket.DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[0] => flash_ssram_pipeline_bridge_m1_readdata[0].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[1] => flash_ssram_pipeline_bridge_m1_readdata[1].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[2] => flash_ssram_pipeline_bridge_m1_readdata[2].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[3] => flash_ssram_pipeline_bridge_m1_readdata[3].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[4] => flash_ssram_pipeline_bridge_m1_readdata[4].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[5] => flash_ssram_pipeline_bridge_m1_readdata[5].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[6] => flash_ssram_pipeline_bridge_m1_readdata[6].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[7] => flash_ssram_pipeline_bridge_m1_readdata[7].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[8] => flash_ssram_pipeline_bridge_m1_readdata[8].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[9] => flash_ssram_pipeline_bridge_m1_readdata[9].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[10] => flash_ssram_pipeline_bridge_m1_readdata[10].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[11] => flash_ssram_pipeline_bridge_m1_readdata[11].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[12] => flash_ssram_pipeline_bridge_m1_readdata[12].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[13] => flash_ssram_pipeline_bridge_m1_readdata[13].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[14] => flash_ssram_pipeline_bridge_m1_readdata[14].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[15] => flash_ssram_pipeline_bridge_m1_readdata[15].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[16] => flash_ssram_pipeline_bridge_m1_readdata[16].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[17] => flash_ssram_pipeline_bridge_m1_readdata[17].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[18] => flash_ssram_pipeline_bridge_m1_readdata[18].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[19] => flash_ssram_pipeline_bridge_m1_readdata[19].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[20] => flash_ssram_pipeline_bridge_m1_readdata[20].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[21] => flash_ssram_pipeline_bridge_m1_readdata[21].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[22] => flash_ssram_pipeline_bridge_m1_readdata[22].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[23] => flash_ssram_pipeline_bridge_m1_readdata[23].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[24] => flash_ssram_pipeline_bridge_m1_readdata[24].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[25] => flash_ssram_pipeline_bridge_m1_readdata[25].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[26] => flash_ssram_pipeline_bridge_m1_readdata[26].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[27] => flash_ssram_pipeline_bridge_m1_readdata[27].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[28] => flash_ssram_pipeline_bridge_m1_readdata[28].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[29] => flash_ssram_pipeline_bridge_m1_readdata[29].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[30] => flash_ssram_pipeline_bridge_m1_readdata[30].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[31] => flash_ssram_pipeline_bridge_m1_readdata[31].DATAIN
pipeline_bridge_before_tristate_bridge_s1_waitrequest_from_sa => r_3.IN1
reset_n => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_address_to_slave[0] <= flash_ssram_pipeline_bridge_m1_address[0].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[1] <= flash_ssram_pipeline_bridge_m1_address[1].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[2] <= flash_ssram_pipeline_bridge_m1_address[2].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[3] <= flash_ssram_pipeline_bridge_m1_address[3].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[4] <= flash_ssram_pipeline_bridge_m1_address[4].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[5] <= flash_ssram_pipeline_bridge_m1_address[5].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[6] <= flash_ssram_pipeline_bridge_m1_address[6].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[7] <= flash_ssram_pipeline_bridge_m1_address[7].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[8] <= flash_ssram_pipeline_bridge_m1_address[8].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[9] <= flash_ssram_pipeline_bridge_m1_address[9].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[10] <= flash_ssram_pipeline_bridge_m1_address[10].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[11] <= flash_ssram_pipeline_bridge_m1_address[11].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[12] <= flash_ssram_pipeline_bridge_m1_address[12].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[13] <= flash_ssram_pipeline_bridge_m1_address[13].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[14] <= flash_ssram_pipeline_bridge_m1_address[14].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[15] <= flash_ssram_pipeline_bridge_m1_address[15].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[16] <= flash_ssram_pipeline_bridge_m1_address[16].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[17] <= flash_ssram_pipeline_bridge_m1_address[17].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[18] <= flash_ssram_pipeline_bridge_m1_address[18].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[19] <= flash_ssram_pipeline_bridge_m1_address[19].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[20] <= flash_ssram_pipeline_bridge_m1_address[20].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[21] <= flash_ssram_pipeline_bridge_m1_address[21].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[22] <= flash_ssram_pipeline_bridge_m1_address[22].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[23] <= flash_ssram_pipeline_bridge_m1_address[23].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_address_to_slave[24] <= flash_ssram_pipeline_bridge_m1_address[24].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_endofpacket <= pipeline_bridge_before_tristate_bridge_s1_endofpacket_from_sa.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_latency_counter <= <GND>
flash_ssram_pipeline_bridge_m1_readdata[0] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[0].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[1] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[1].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[2] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[2].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[3] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[3].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[4] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[4].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[5] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[5].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[6] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[6].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[7] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[7].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[8] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[8].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[9] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[9].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[10] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[10].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[11] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[11].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[12] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[12].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[13] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[13].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[14] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[14].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[15] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[15].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[16] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[16].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[17] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[17].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[18] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[18].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[19] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[19].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[20] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[20].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[21] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[21].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[22] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[22].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[23] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[23].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[24] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[24].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[25] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[25].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[26] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[26].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[27] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[27].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[28] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[28].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[29] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[29].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[30] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[30].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdata[31] <= pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[31].DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_readdatavalid <= flash_ssram_pipeline_bridge_m1_read_data_valid_pipeline_bridge_before_tristate_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_waitrequest <= r_3.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge
clk => clk.IN4
m1_endofpacket => downstream_m1_endofpacket.IN1
m1_readdata[0] => downstream_m1_readdata[0].IN1
m1_readdata[1] => downstream_m1_readdata[1].IN1
m1_readdata[2] => downstream_m1_readdata[2].IN1
m1_readdata[3] => downstream_m1_readdata[3].IN1
m1_readdata[4] => downstream_m1_readdata[4].IN1
m1_readdata[5] => downstream_m1_readdata[5].IN1
m1_readdata[6] => downstream_m1_readdata[6].IN1
m1_readdata[7] => downstream_m1_readdata[7].IN1
m1_readdata[8] => downstream_m1_readdata[8].IN1
m1_readdata[9] => downstream_m1_readdata[9].IN1
m1_readdata[10] => downstream_m1_readdata[10].IN1
m1_readdata[11] => downstream_m1_readdata[11].IN1
m1_readdata[12] => downstream_m1_readdata[12].IN1
m1_readdata[13] => downstream_m1_readdata[13].IN1
m1_readdata[14] => downstream_m1_readdata[14].IN1
m1_readdata[15] => downstream_m1_readdata[15].IN1
m1_readdata[16] => downstream_m1_readdata[16].IN1
m1_readdata[17] => downstream_m1_readdata[17].IN1
m1_readdata[18] => downstream_m1_readdata[18].IN1
m1_readdata[19] => downstream_m1_readdata[19].IN1
m1_readdata[20] => downstream_m1_readdata[20].IN1
m1_readdata[21] => downstream_m1_readdata[21].IN1
m1_readdata[22] => downstream_m1_readdata[22].IN1
m1_readdata[23] => downstream_m1_readdata[23].IN1
m1_readdata[24] => downstream_m1_readdata[24].IN1
m1_readdata[25] => downstream_m1_readdata[25].IN1
m1_readdata[26] => downstream_m1_readdata[26].IN1
m1_readdata[27] => downstream_m1_readdata[27].IN1
m1_readdata[28] => downstream_m1_readdata[28].IN1
m1_readdata[29] => downstream_m1_readdata[29].IN1
m1_readdata[30] => downstream_m1_readdata[30].IN1
m1_readdata[31] => downstream_m1_readdata[31].IN1
m1_readdatavalid => downstream_m1_readdatavalid.IN1
m1_waitrequest => downstream_m1_waitrequest.IN1
reset_n => reset_n.IN5
s1_address[0] => waitrequest_s1_address[2].IN1
s1_address[1] => waitrequest_s1_address[3].IN1
s1_address[2] => waitrequest_s1_address[4].IN1
s1_address[3] => waitrequest_s1_address[5].IN1
s1_address[4] => waitrequest_s1_address[6].IN1
s1_address[5] => waitrequest_s1_address[7].IN1
s1_address[6] => waitrequest_s1_address[8].IN1
s1_address[7] => waitrequest_s1_address[9].IN1
s1_address[8] => waitrequest_s1_address[10].IN1
s1_address[9] => waitrequest_s1_address[11].IN1
s1_address[10] => waitrequest_s1_address[12].IN1
s1_address[11] => waitrequest_s1_address[13].IN1
s1_address[12] => waitrequest_s1_address[14].IN1
s1_address[13] => waitrequest_s1_address[15].IN1
s1_address[14] => waitrequest_s1_address[16].IN1
s1_address[15] => waitrequest_s1_address[17].IN1
s1_address[16] => waitrequest_s1_address[18].IN1
s1_address[17] => waitrequest_s1_address[19].IN1
s1_address[18] => waitrequest_s1_address[20].IN1
s1_address[19] => waitrequest_s1_address[21].IN1
s1_address[20] => waitrequest_s1_address[22].IN1
s1_address[21] => waitrequest_s1_address[23].IN1
s1_address[22] => waitrequest_s1_address[24].IN1
s1_arbiterlock => waitrequest_s1_arbiterlock.IN1
s1_arbiterlock2 => waitrequest_s1_arbiterlock2.IN1
s1_burstcount => waitrequest_s1_burstcount.IN1
s1_byteenable[0] => waitrequest_s1_byteenable[0].IN1
s1_byteenable[1] => waitrequest_s1_byteenable[1].IN1
s1_byteenable[2] => waitrequest_s1_byteenable[2].IN1
s1_byteenable[3] => waitrequest_s1_byteenable[3].IN1
s1_chipselect => waitrequest_s1_chipselect.IN1
s1_debugaccess => waitrequest_s1_debugaccess.IN1
s1_nativeaddress[0] => waitrequest_s1_nativeaddress[0].IN1
s1_nativeaddress[1] => waitrequest_s1_nativeaddress[1].IN1
s1_nativeaddress[2] => waitrequest_s1_nativeaddress[2].IN1
s1_nativeaddress[3] => waitrequest_s1_nativeaddress[3].IN1
s1_nativeaddress[4] => waitrequest_s1_nativeaddress[4].IN1
s1_nativeaddress[5] => waitrequest_s1_nativeaddress[5].IN1
s1_nativeaddress[6] => waitrequest_s1_nativeaddress[6].IN1
s1_nativeaddress[7] => waitrequest_s1_nativeaddress[7].IN1
s1_nativeaddress[8] => waitrequest_s1_nativeaddress[8].IN1
s1_nativeaddress[9] => waitrequest_s1_nativeaddress[9].IN1
s1_nativeaddress[10] => waitrequest_s1_nativeaddress[10].IN1
s1_nativeaddress[11] => waitrequest_s1_nativeaddress[11].IN1
s1_nativeaddress[12] => waitrequest_s1_nativeaddress[12].IN1
s1_nativeaddress[13] => waitrequest_s1_nativeaddress[13].IN1
s1_nativeaddress[14] => waitrequest_s1_nativeaddress[14].IN1
s1_nativeaddress[15] => waitrequest_s1_nativeaddress[15].IN1
s1_nativeaddress[16] => waitrequest_s1_nativeaddress[16].IN1
s1_nativeaddress[17] => waitrequest_s1_nativeaddress[17].IN1
s1_nativeaddress[18] => waitrequest_s1_nativeaddress[18].IN1
s1_nativeaddress[19] => waitrequest_s1_nativeaddress[19].IN1
s1_nativeaddress[20] => waitrequest_s1_nativeaddress[20].IN1
s1_nativeaddress[21] => waitrequest_s1_nativeaddress[21].IN1
s1_nativeaddress[22] => waitrequest_s1_nativeaddress[22].IN1
s1_read => waitrequest_s1_read.IN1
s1_write => waitrequest_s1_write.IN1
s1_writedata[0] => waitrequest_s1_writedata[0].IN1
s1_writedata[1] => waitrequest_s1_writedata[1].IN1
s1_writedata[2] => waitrequest_s1_writedata[2].IN1
s1_writedata[3] => waitrequest_s1_writedata[3].IN1
s1_writedata[4] => waitrequest_s1_writedata[4].IN1
s1_writedata[5] => waitrequest_s1_writedata[5].IN1
s1_writedata[6] => waitrequest_s1_writedata[6].IN1
s1_writedata[7] => waitrequest_s1_writedata[7].IN1
s1_writedata[8] => waitrequest_s1_writedata[8].IN1
s1_writedata[9] => waitrequest_s1_writedata[9].IN1
s1_writedata[10] => waitrequest_s1_writedata[10].IN1
s1_writedata[11] => waitrequest_s1_writedata[11].IN1
s1_writedata[12] => waitrequest_s1_writedata[12].IN1
s1_writedata[13] => waitrequest_s1_writedata[13].IN1
s1_writedata[14] => waitrequest_s1_writedata[14].IN1
s1_writedata[15] => waitrequest_s1_writedata[15].IN1
s1_writedata[16] => waitrequest_s1_writedata[16].IN1
s1_writedata[17] => waitrequest_s1_writedata[17].IN1
s1_writedata[18] => waitrequest_s1_writedata[18].IN1
s1_writedata[19] => waitrequest_s1_writedata[19].IN1
s1_writedata[20] => waitrequest_s1_writedata[20].IN1
s1_writedata[21] => waitrequest_s1_writedata[21].IN1
s1_writedata[22] => waitrequest_s1_writedata[22].IN1
s1_writedata[23] => waitrequest_s1_writedata[23].IN1
s1_writedata[24] => waitrequest_s1_writedata[24].IN1
s1_writedata[25] => waitrequest_s1_writedata[25].IN1
s1_writedata[26] => waitrequest_s1_writedata[26].IN1
s1_writedata[27] => waitrequest_s1_writedata[27].IN1
s1_writedata[28] => waitrequest_s1_writedata[28].IN1
s1_writedata[29] => waitrequest_s1_writedata[29].IN1
s1_writedata[30] => waitrequest_s1_writedata[30].IN1
s1_writedata[31] => waitrequest_s1_writedata[31].IN1
m1_address[0] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[1] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[2] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[3] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[4] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[5] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[6] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[7] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[8] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[9] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[10] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[11] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[12] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[13] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[14] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[15] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[16] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[17] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[18] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[19] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[20] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[21] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[22] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[23] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_address[24] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_address
m1_burstcount <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_burstcount
m1_byteenable[0] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_byteenable
m1_byteenable[1] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_byteenable
m1_byteenable[2] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_byteenable
m1_byteenable[3] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_byteenable
m1_chipselect <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_chipselect
m1_debugaccess <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_debugaccess
m1_read <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_read
m1_write <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_write
m1_writedata[0] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[1] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[2] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[3] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[4] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[5] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[6] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[7] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[8] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[9] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[10] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[11] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[12] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[13] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[14] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[15] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[16] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[17] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[18] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[19] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[20] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[21] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[22] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[23] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[24] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[25] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[26] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[27] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[28] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[29] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[30] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
m1_writedata[31] <= flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter.m1_writedata
s1_endofpacket <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_endofpacket
s1_readdata[0] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[1] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[2] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[3] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[4] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[5] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[6] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[7] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[8] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[9] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[10] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[11] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[12] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[13] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[14] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[15] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[16] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[17] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[18] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[19] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[20] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[21] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[22] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[23] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[24] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[25] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[26] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[27] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[28] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[29] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[30] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdata[31] <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdata
s1_readdatavalid <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_readdatavalid
s1_waitrequest <= flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter.s1_waitrequest


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter
m1_clk => m1_writedata[0]~reg0.CLK
m1_clk => m1_writedata[1]~reg0.CLK
m1_clk => m1_writedata[2]~reg0.CLK
m1_clk => m1_writedata[3]~reg0.CLK
m1_clk => m1_writedata[4]~reg0.CLK
m1_clk => m1_writedata[5]~reg0.CLK
m1_clk => m1_writedata[6]~reg0.CLK
m1_clk => m1_writedata[7]~reg0.CLK
m1_clk => m1_writedata[8]~reg0.CLK
m1_clk => m1_writedata[9]~reg0.CLK
m1_clk => m1_writedata[10]~reg0.CLK
m1_clk => m1_writedata[11]~reg0.CLK
m1_clk => m1_writedata[12]~reg0.CLK
m1_clk => m1_writedata[13]~reg0.CLK
m1_clk => m1_writedata[14]~reg0.CLK
m1_clk => m1_writedata[15]~reg0.CLK
m1_clk => m1_writedata[16]~reg0.CLK
m1_clk => m1_writedata[17]~reg0.CLK
m1_clk => m1_writedata[18]~reg0.CLK
m1_clk => m1_writedata[19]~reg0.CLK
m1_clk => m1_writedata[20]~reg0.CLK
m1_clk => m1_writedata[21]~reg0.CLK
m1_clk => m1_writedata[22]~reg0.CLK
m1_clk => m1_writedata[23]~reg0.CLK
m1_clk => m1_writedata[24]~reg0.CLK
m1_clk => m1_writedata[25]~reg0.CLK
m1_clk => m1_writedata[26]~reg0.CLK
m1_clk => m1_writedata[27]~reg0.CLK
m1_clk => m1_writedata[28]~reg0.CLK
m1_clk => m1_writedata[29]~reg0.CLK
m1_clk => m1_writedata[30]~reg0.CLK
m1_clk => m1_writedata[31]~reg0.CLK
m1_clk => m1_write~reg0.CLK
m1_clk => m1_read~reg0.CLK
m1_clk => m1_nativeaddress[0]~reg0.CLK
m1_clk => m1_nativeaddress[1]~reg0.CLK
m1_clk => m1_nativeaddress[2]~reg0.CLK
m1_clk => m1_nativeaddress[3]~reg0.CLK
m1_clk => m1_nativeaddress[4]~reg0.CLK
m1_clk => m1_nativeaddress[5]~reg0.CLK
m1_clk => m1_nativeaddress[6]~reg0.CLK
m1_clk => m1_nativeaddress[7]~reg0.CLK
m1_clk => m1_nativeaddress[8]~reg0.CLK
m1_clk => m1_nativeaddress[9]~reg0.CLK
m1_clk => m1_nativeaddress[10]~reg0.CLK
m1_clk => m1_nativeaddress[11]~reg0.CLK
m1_clk => m1_nativeaddress[12]~reg0.CLK
m1_clk => m1_nativeaddress[13]~reg0.CLK
m1_clk => m1_nativeaddress[14]~reg0.CLK
m1_clk => m1_nativeaddress[15]~reg0.CLK
m1_clk => m1_nativeaddress[16]~reg0.CLK
m1_clk => m1_nativeaddress[17]~reg0.CLK
m1_clk => m1_nativeaddress[18]~reg0.CLK
m1_clk => m1_nativeaddress[19]~reg0.CLK
m1_clk => m1_nativeaddress[20]~reg0.CLK
m1_clk => m1_nativeaddress[21]~reg0.CLK
m1_clk => m1_nativeaddress[22]~reg0.CLK
m1_clk => m1_debugaccess~reg0.CLK
m1_clk => m1_chipselect~reg0.CLK
m1_clk => m1_byteenable[0]~reg0.CLK
m1_clk => m1_byteenable[1]~reg0.CLK
m1_clk => m1_byteenable[2]~reg0.CLK
m1_clk => m1_byteenable[3]~reg0.CLK
m1_clk => m1_burstcount~reg0.CLK
m1_clk => m1_arbiterlock2~reg0.CLK
m1_clk => m1_arbiterlock~reg0.CLK
m1_clk => m1_address[0]~reg0.CLK
m1_clk => m1_address[1]~reg0.CLK
m1_clk => m1_address[2]~reg0.CLK
m1_clk => m1_address[3]~reg0.CLK
m1_clk => m1_address[4]~reg0.CLK
m1_clk => m1_address[5]~reg0.CLK
m1_clk => m1_address[6]~reg0.CLK
m1_clk => m1_address[7]~reg0.CLK
m1_clk => m1_address[8]~reg0.CLK
m1_clk => m1_address[9]~reg0.CLK
m1_clk => m1_address[10]~reg0.CLK
m1_clk => m1_address[11]~reg0.CLK
m1_clk => m1_address[12]~reg0.CLK
m1_clk => m1_address[13]~reg0.CLK
m1_clk => m1_address[14]~reg0.CLK
m1_clk => m1_address[15]~reg0.CLK
m1_clk => m1_address[16]~reg0.CLK
m1_clk => m1_address[17]~reg0.CLK
m1_clk => m1_address[18]~reg0.CLK
m1_clk => m1_address[19]~reg0.CLK
m1_clk => m1_address[20]~reg0.CLK
m1_clk => m1_address[21]~reg0.CLK
m1_clk => m1_address[22]~reg0.CLK
m1_clk => m1_address[23]~reg0.CLK
m1_clk => m1_address[24]~reg0.CLK
m1_endofpacket => s1_endofpacket.DATAIN
m1_readdata[0] => s1_readdata[0].DATAIN
m1_readdata[1] => s1_readdata[1].DATAIN
m1_readdata[2] => s1_readdata[2].DATAIN
m1_readdata[3] => s1_readdata[3].DATAIN
m1_readdata[4] => s1_readdata[4].DATAIN
m1_readdata[5] => s1_readdata[5].DATAIN
m1_readdata[6] => s1_readdata[6].DATAIN
m1_readdata[7] => s1_readdata[7].DATAIN
m1_readdata[8] => s1_readdata[8].DATAIN
m1_readdata[9] => s1_readdata[9].DATAIN
m1_readdata[10] => s1_readdata[10].DATAIN
m1_readdata[11] => s1_readdata[11].DATAIN
m1_readdata[12] => s1_readdata[12].DATAIN
m1_readdata[13] => s1_readdata[13].DATAIN
m1_readdata[14] => s1_readdata[14].DATAIN
m1_readdata[15] => s1_readdata[15].DATAIN
m1_readdata[16] => s1_readdata[16].DATAIN
m1_readdata[17] => s1_readdata[17].DATAIN
m1_readdata[18] => s1_readdata[18].DATAIN
m1_readdata[19] => s1_readdata[19].DATAIN
m1_readdata[20] => s1_readdata[20].DATAIN
m1_readdata[21] => s1_readdata[21].DATAIN
m1_readdata[22] => s1_readdata[22].DATAIN
m1_readdata[23] => s1_readdata[23].DATAIN
m1_readdata[24] => s1_readdata[24].DATAIN
m1_readdata[25] => s1_readdata[25].DATAIN
m1_readdata[26] => s1_readdata[26].DATAIN
m1_readdata[27] => s1_readdata[27].DATAIN
m1_readdata[28] => s1_readdata[28].DATAIN
m1_readdata[29] => s1_readdata[29].DATAIN
m1_readdata[30] => s1_readdata[30].DATAIN
m1_readdata[31] => s1_readdata[31].DATAIN
m1_readdatavalid => s1_readdatavalid.DATAIN
m1_reset_n => m1_address[0]~reg0.ACLR
m1_reset_n => m1_address[1]~reg0.ACLR
m1_reset_n => m1_address[2]~reg0.ACLR
m1_reset_n => m1_address[3]~reg0.ACLR
m1_reset_n => m1_address[4]~reg0.ACLR
m1_reset_n => m1_address[5]~reg0.ACLR
m1_reset_n => m1_address[6]~reg0.ACLR
m1_reset_n => m1_address[7]~reg0.ACLR
m1_reset_n => m1_address[8]~reg0.ACLR
m1_reset_n => m1_address[9]~reg0.ACLR
m1_reset_n => m1_address[10]~reg0.ACLR
m1_reset_n => m1_address[11]~reg0.ACLR
m1_reset_n => m1_address[12]~reg0.ACLR
m1_reset_n => m1_address[13]~reg0.ACLR
m1_reset_n => m1_address[14]~reg0.ACLR
m1_reset_n => m1_address[15]~reg0.ACLR
m1_reset_n => m1_address[16]~reg0.ACLR
m1_reset_n => m1_address[17]~reg0.ACLR
m1_reset_n => m1_address[18]~reg0.ACLR
m1_reset_n => m1_address[19]~reg0.ACLR
m1_reset_n => m1_address[20]~reg0.ACLR
m1_reset_n => m1_address[21]~reg0.ACLR
m1_reset_n => m1_address[22]~reg0.ACLR
m1_reset_n => m1_address[23]~reg0.ACLR
m1_reset_n => m1_address[24]~reg0.ACLR
m1_reset_n => m1_arbiterlock~reg0.ACLR
m1_reset_n => m1_arbiterlock2~reg0.ACLR
m1_reset_n => m1_burstcount~reg0.ACLR
m1_reset_n => m1_byteenable[0]~reg0.ACLR
m1_reset_n => m1_byteenable[1]~reg0.ACLR
m1_reset_n => m1_byteenable[2]~reg0.ACLR
m1_reset_n => m1_byteenable[3]~reg0.ACLR
m1_reset_n => m1_chipselect~reg0.ACLR
m1_reset_n => m1_debugaccess~reg0.ACLR
m1_reset_n => m1_nativeaddress[0]~reg0.ACLR
m1_reset_n => m1_nativeaddress[1]~reg0.ACLR
m1_reset_n => m1_nativeaddress[2]~reg0.ACLR
m1_reset_n => m1_nativeaddress[3]~reg0.ACLR
m1_reset_n => m1_nativeaddress[4]~reg0.ACLR
m1_reset_n => m1_nativeaddress[5]~reg0.ACLR
m1_reset_n => m1_nativeaddress[6]~reg0.ACLR
m1_reset_n => m1_nativeaddress[7]~reg0.ACLR
m1_reset_n => m1_nativeaddress[8]~reg0.ACLR
m1_reset_n => m1_nativeaddress[9]~reg0.ACLR
m1_reset_n => m1_nativeaddress[10]~reg0.ACLR
m1_reset_n => m1_nativeaddress[11]~reg0.ACLR
m1_reset_n => m1_nativeaddress[12]~reg0.ACLR
m1_reset_n => m1_nativeaddress[13]~reg0.ACLR
m1_reset_n => m1_nativeaddress[14]~reg0.ACLR
m1_reset_n => m1_nativeaddress[15]~reg0.ACLR
m1_reset_n => m1_nativeaddress[16]~reg0.ACLR
m1_reset_n => m1_nativeaddress[17]~reg0.ACLR
m1_reset_n => m1_nativeaddress[18]~reg0.ACLR
m1_reset_n => m1_nativeaddress[19]~reg0.ACLR
m1_reset_n => m1_nativeaddress[20]~reg0.ACLR
m1_reset_n => m1_nativeaddress[21]~reg0.ACLR
m1_reset_n => m1_nativeaddress[22]~reg0.ACLR
m1_reset_n => m1_read~reg0.ACLR
m1_reset_n => m1_write~reg0.ACLR
m1_reset_n => m1_writedata[0]~reg0.ACLR
m1_reset_n => m1_writedata[1]~reg0.ACLR
m1_reset_n => m1_writedata[2]~reg0.ACLR
m1_reset_n => m1_writedata[3]~reg0.ACLR
m1_reset_n => m1_writedata[4]~reg0.ACLR
m1_reset_n => m1_writedata[5]~reg0.ACLR
m1_reset_n => m1_writedata[6]~reg0.ACLR
m1_reset_n => m1_writedata[7]~reg0.ACLR
m1_reset_n => m1_writedata[8]~reg0.ACLR
m1_reset_n => m1_writedata[9]~reg0.ACLR
m1_reset_n => m1_writedata[10]~reg0.ACLR
m1_reset_n => m1_writedata[11]~reg0.ACLR
m1_reset_n => m1_writedata[12]~reg0.ACLR
m1_reset_n => m1_writedata[13]~reg0.ACLR
m1_reset_n => m1_writedata[14]~reg0.ACLR
m1_reset_n => m1_writedata[15]~reg0.ACLR
m1_reset_n => m1_writedata[16]~reg0.ACLR
m1_reset_n => m1_writedata[17]~reg0.ACLR
m1_reset_n => m1_writedata[18]~reg0.ACLR
m1_reset_n => m1_writedata[19]~reg0.ACLR
m1_reset_n => m1_writedata[20]~reg0.ACLR
m1_reset_n => m1_writedata[21]~reg0.ACLR
m1_reset_n => m1_writedata[22]~reg0.ACLR
m1_reset_n => m1_writedata[23]~reg0.ACLR
m1_reset_n => m1_writedata[24]~reg0.ACLR
m1_reset_n => m1_writedata[25]~reg0.ACLR
m1_reset_n => m1_writedata[26]~reg0.ACLR
m1_reset_n => m1_writedata[27]~reg0.ACLR
m1_reset_n => m1_writedata[28]~reg0.ACLR
m1_reset_n => m1_writedata[29]~reg0.ACLR
m1_reset_n => m1_writedata[30]~reg0.ACLR
m1_reset_n => m1_writedata[31]~reg0.ACLR
m1_waitrequest => s1_waitrequest.DATAIN
m1_waitrequest => m1_address[24]~reg0.ENA
m1_waitrequest => m1_address[23]~reg0.ENA
m1_waitrequest => m1_address[22]~reg0.ENA
m1_waitrequest => m1_address[21]~reg0.ENA
m1_waitrequest => m1_address[20]~reg0.ENA
m1_waitrequest => m1_address[19]~reg0.ENA
m1_waitrequest => m1_address[18]~reg0.ENA
m1_waitrequest => m1_address[17]~reg0.ENA
m1_waitrequest => m1_address[16]~reg0.ENA
m1_waitrequest => m1_address[15]~reg0.ENA
m1_waitrequest => m1_address[14]~reg0.ENA
m1_waitrequest => m1_address[13]~reg0.ENA
m1_waitrequest => m1_address[12]~reg0.ENA
m1_waitrequest => m1_address[11]~reg0.ENA
m1_waitrequest => m1_address[10]~reg0.ENA
m1_waitrequest => m1_address[9]~reg0.ENA
m1_waitrequest => m1_address[8]~reg0.ENA
m1_waitrequest => m1_address[7]~reg0.ENA
m1_waitrequest => m1_address[6]~reg0.ENA
m1_waitrequest => m1_address[5]~reg0.ENA
m1_waitrequest => m1_address[4]~reg0.ENA
m1_waitrequest => m1_address[3]~reg0.ENA
m1_waitrequest => m1_address[2]~reg0.ENA
m1_waitrequest => m1_address[1]~reg0.ENA
m1_waitrequest => m1_address[0]~reg0.ENA
m1_waitrequest => m1_arbiterlock~reg0.ENA
m1_waitrequest => m1_arbiterlock2~reg0.ENA
m1_waitrequest => m1_burstcount~reg0.ENA
m1_waitrequest => m1_byteenable[3]~reg0.ENA
m1_waitrequest => m1_byteenable[2]~reg0.ENA
m1_waitrequest => m1_byteenable[1]~reg0.ENA
m1_waitrequest => m1_byteenable[0]~reg0.ENA
m1_waitrequest => m1_chipselect~reg0.ENA
m1_waitrequest => m1_debugaccess~reg0.ENA
m1_waitrequest => m1_nativeaddress[22]~reg0.ENA
m1_waitrequest => m1_nativeaddress[21]~reg0.ENA
m1_waitrequest => m1_nativeaddress[20]~reg0.ENA
m1_waitrequest => m1_nativeaddress[19]~reg0.ENA
m1_waitrequest => m1_nativeaddress[18]~reg0.ENA
m1_waitrequest => m1_nativeaddress[17]~reg0.ENA
m1_waitrequest => m1_nativeaddress[16]~reg0.ENA
m1_waitrequest => m1_nativeaddress[15]~reg0.ENA
m1_waitrequest => m1_nativeaddress[14]~reg0.ENA
m1_waitrequest => m1_nativeaddress[13]~reg0.ENA
m1_waitrequest => m1_nativeaddress[12]~reg0.ENA
m1_waitrequest => m1_nativeaddress[11]~reg0.ENA
m1_waitrequest => m1_nativeaddress[10]~reg0.ENA
m1_waitrequest => m1_nativeaddress[9]~reg0.ENA
m1_waitrequest => m1_nativeaddress[8]~reg0.ENA
m1_waitrequest => m1_nativeaddress[7]~reg0.ENA
m1_waitrequest => m1_nativeaddress[6]~reg0.ENA
m1_waitrequest => m1_nativeaddress[5]~reg0.ENA
m1_waitrequest => m1_nativeaddress[4]~reg0.ENA
m1_waitrequest => m1_nativeaddress[3]~reg0.ENA
m1_waitrequest => m1_nativeaddress[2]~reg0.ENA
m1_waitrequest => m1_nativeaddress[1]~reg0.ENA
m1_waitrequest => m1_writedata[0]~reg0.ENA
m1_waitrequest => m1_nativeaddress[0]~reg0.ENA
m1_waitrequest => m1_read~reg0.ENA
m1_waitrequest => m1_write~reg0.ENA
m1_waitrequest => m1_writedata[31]~reg0.ENA
m1_waitrequest => m1_writedata[30]~reg0.ENA
m1_waitrequest => m1_writedata[29]~reg0.ENA
m1_waitrequest => m1_writedata[28]~reg0.ENA
m1_waitrequest => m1_writedata[27]~reg0.ENA
m1_waitrequest => m1_writedata[26]~reg0.ENA
m1_waitrequest => m1_writedata[25]~reg0.ENA
m1_waitrequest => m1_writedata[24]~reg0.ENA
m1_waitrequest => m1_writedata[23]~reg0.ENA
m1_waitrequest => m1_writedata[22]~reg0.ENA
m1_waitrequest => m1_writedata[21]~reg0.ENA
m1_waitrequest => m1_writedata[20]~reg0.ENA
m1_waitrequest => m1_writedata[19]~reg0.ENA
m1_waitrequest => m1_writedata[18]~reg0.ENA
m1_waitrequest => m1_writedata[17]~reg0.ENA
m1_waitrequest => m1_writedata[16]~reg0.ENA
m1_waitrequest => m1_writedata[15]~reg0.ENA
m1_waitrequest => m1_writedata[14]~reg0.ENA
m1_waitrequest => m1_writedata[13]~reg0.ENA
m1_waitrequest => m1_writedata[12]~reg0.ENA
m1_waitrequest => m1_writedata[11]~reg0.ENA
m1_waitrequest => m1_writedata[10]~reg0.ENA
m1_waitrequest => m1_writedata[9]~reg0.ENA
m1_waitrequest => m1_writedata[8]~reg0.ENA
m1_waitrequest => m1_writedata[7]~reg0.ENA
m1_waitrequest => m1_writedata[6]~reg0.ENA
m1_waitrequest => m1_writedata[5]~reg0.ENA
m1_waitrequest => m1_writedata[4]~reg0.ENA
m1_waitrequest => m1_writedata[3]~reg0.ENA
m1_waitrequest => m1_writedata[2]~reg0.ENA
m1_waitrequest => m1_writedata[1]~reg0.ENA
s1_address[0] => m1_address[0]~reg0.DATAIN
s1_address[1] => m1_address[1]~reg0.DATAIN
s1_address[2] => m1_address[2]~reg0.DATAIN
s1_address[3] => m1_address[3]~reg0.DATAIN
s1_address[4] => m1_address[4]~reg0.DATAIN
s1_address[5] => m1_address[5]~reg0.DATAIN
s1_address[6] => m1_address[6]~reg0.DATAIN
s1_address[7] => m1_address[7]~reg0.DATAIN
s1_address[8] => m1_address[8]~reg0.DATAIN
s1_address[9] => m1_address[9]~reg0.DATAIN
s1_address[10] => m1_address[10]~reg0.DATAIN
s1_address[11] => m1_address[11]~reg0.DATAIN
s1_address[12] => m1_address[12]~reg0.DATAIN
s1_address[13] => m1_address[13]~reg0.DATAIN
s1_address[14] => m1_address[14]~reg0.DATAIN
s1_address[15] => m1_address[15]~reg0.DATAIN
s1_address[16] => m1_address[16]~reg0.DATAIN
s1_address[17] => m1_address[17]~reg0.DATAIN
s1_address[18] => m1_address[18]~reg0.DATAIN
s1_address[19] => m1_address[19]~reg0.DATAIN
s1_address[20] => m1_address[20]~reg0.DATAIN
s1_address[21] => m1_address[21]~reg0.DATAIN
s1_address[22] => m1_address[22]~reg0.DATAIN
s1_address[23] => m1_address[23]~reg0.DATAIN
s1_address[24] => m1_address[24]~reg0.DATAIN
s1_arbiterlock => m1_arbiterlock~reg0.DATAIN
s1_arbiterlock2 => m1_arbiterlock2~reg0.DATAIN
s1_burstcount => m1_burstcount~reg0.DATAIN
s1_byteenable[0] => m1_byteenable[0]~reg0.DATAIN
s1_byteenable[1] => m1_byteenable[1]~reg0.DATAIN
s1_byteenable[2] => m1_byteenable[2]~reg0.DATAIN
s1_byteenable[3] => m1_byteenable[3]~reg0.DATAIN
s1_chipselect => m1_chipselect~reg0.DATAIN
s1_debugaccess => m1_debugaccess~reg0.DATAIN
s1_nativeaddress[0] => m1_nativeaddress[0]~reg0.DATAIN
s1_nativeaddress[1] => m1_nativeaddress[1]~reg0.DATAIN
s1_nativeaddress[2] => m1_nativeaddress[2]~reg0.DATAIN
s1_nativeaddress[3] => m1_nativeaddress[3]~reg0.DATAIN
s1_nativeaddress[4] => m1_nativeaddress[4]~reg0.DATAIN
s1_nativeaddress[5] => m1_nativeaddress[5]~reg0.DATAIN
s1_nativeaddress[6] => m1_nativeaddress[6]~reg0.DATAIN
s1_nativeaddress[7] => m1_nativeaddress[7]~reg0.DATAIN
s1_nativeaddress[8] => m1_nativeaddress[8]~reg0.DATAIN
s1_nativeaddress[9] => m1_nativeaddress[9]~reg0.DATAIN
s1_nativeaddress[10] => m1_nativeaddress[10]~reg0.DATAIN
s1_nativeaddress[11] => m1_nativeaddress[11]~reg0.DATAIN
s1_nativeaddress[12] => m1_nativeaddress[12]~reg0.DATAIN
s1_nativeaddress[13] => m1_nativeaddress[13]~reg0.DATAIN
s1_nativeaddress[14] => m1_nativeaddress[14]~reg0.DATAIN
s1_nativeaddress[15] => m1_nativeaddress[15]~reg0.DATAIN
s1_nativeaddress[16] => m1_nativeaddress[16]~reg0.DATAIN
s1_nativeaddress[17] => m1_nativeaddress[17]~reg0.DATAIN
s1_nativeaddress[18] => m1_nativeaddress[18]~reg0.DATAIN
s1_nativeaddress[19] => m1_nativeaddress[19]~reg0.DATAIN
s1_nativeaddress[20] => m1_nativeaddress[20]~reg0.DATAIN
s1_nativeaddress[21] => m1_nativeaddress[21]~reg0.DATAIN
s1_nativeaddress[22] => m1_nativeaddress[22]~reg0.DATAIN
s1_read => m1_read~reg0.DATAIN
s1_write => m1_write~reg0.DATAIN
s1_writedata[0] => m1_writedata[0]~reg0.DATAIN
s1_writedata[1] => m1_writedata[1]~reg0.DATAIN
s1_writedata[2] => m1_writedata[2]~reg0.DATAIN
s1_writedata[3] => m1_writedata[3]~reg0.DATAIN
s1_writedata[4] => m1_writedata[4]~reg0.DATAIN
s1_writedata[5] => m1_writedata[5]~reg0.DATAIN
s1_writedata[6] => m1_writedata[6]~reg0.DATAIN
s1_writedata[7] => m1_writedata[7]~reg0.DATAIN
s1_writedata[8] => m1_writedata[8]~reg0.DATAIN
s1_writedata[9] => m1_writedata[9]~reg0.DATAIN
s1_writedata[10] => m1_writedata[10]~reg0.DATAIN
s1_writedata[11] => m1_writedata[11]~reg0.DATAIN
s1_writedata[12] => m1_writedata[12]~reg0.DATAIN
s1_writedata[13] => m1_writedata[13]~reg0.DATAIN
s1_writedata[14] => m1_writedata[14]~reg0.DATAIN
s1_writedata[15] => m1_writedata[15]~reg0.DATAIN
s1_writedata[16] => m1_writedata[16]~reg0.DATAIN
s1_writedata[17] => m1_writedata[17]~reg0.DATAIN
s1_writedata[18] => m1_writedata[18]~reg0.DATAIN
s1_writedata[19] => m1_writedata[19]~reg0.DATAIN
s1_writedata[20] => m1_writedata[20]~reg0.DATAIN
s1_writedata[21] => m1_writedata[21]~reg0.DATAIN
s1_writedata[22] => m1_writedata[22]~reg0.DATAIN
s1_writedata[23] => m1_writedata[23]~reg0.DATAIN
s1_writedata[24] => m1_writedata[24]~reg0.DATAIN
s1_writedata[25] => m1_writedata[25]~reg0.DATAIN
s1_writedata[26] => m1_writedata[26]~reg0.DATAIN
s1_writedata[27] => m1_writedata[27]~reg0.DATAIN
s1_writedata[28] => m1_writedata[28]~reg0.DATAIN
s1_writedata[29] => m1_writedata[29]~reg0.DATAIN
s1_writedata[30] => m1_writedata[30]~reg0.DATAIN
s1_writedata[31] => m1_writedata[31]~reg0.DATAIN
m1_address[0] <= m1_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[1] <= m1_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[2] <= m1_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[3] <= m1_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[4] <= m1_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[5] <= m1_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[6] <= m1_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[7] <= m1_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[8] <= m1_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[9] <= m1_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[10] <= m1_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[11] <= m1_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[12] <= m1_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[13] <= m1_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[14] <= m1_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[15] <= m1_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[16] <= m1_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[17] <= m1_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[18] <= m1_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[19] <= m1_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[20] <= m1_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[21] <= m1_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[22] <= m1_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[23] <= m1_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[24] <= m1_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_arbiterlock <= m1_arbiterlock~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_arbiterlock2 <= m1_arbiterlock2~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_burstcount <= m1_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[0] <= m1_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[1] <= m1_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[2] <= m1_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[3] <= m1_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_chipselect <= m1_chipselect~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_debugaccess <= m1_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[0] <= m1_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[1] <= m1_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[2] <= m1_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[3] <= m1_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[4] <= m1_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[5] <= m1_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[6] <= m1_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[7] <= m1_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[8] <= m1_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[9] <= m1_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[10] <= m1_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[11] <= m1_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[12] <= m1_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[13] <= m1_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[14] <= m1_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[15] <= m1_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[16] <= m1_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[17] <= m1_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[18] <= m1_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[19] <= m1_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[20] <= m1_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[21] <= m1_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[22] <= m1_nativeaddress[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_read <= m1_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_write <= m1_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[0] <= m1_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[1] <= m1_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[2] <= m1_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[3] <= m1_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[4] <= m1_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[5] <= m1_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[6] <= m1_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[7] <= m1_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[8] <= m1_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[9] <= m1_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[10] <= m1_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[11] <= m1_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[12] <= m1_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[13] <= m1_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[14] <= m1_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[15] <= m1_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[16] <= m1_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[17] <= m1_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[18] <= m1_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[19] <= m1_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[20] <= m1_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[21] <= m1_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[22] <= m1_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[23] <= m1_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[24] <= m1_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[25] <= m1_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[26] <= m1_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[27] <= m1_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[28] <= m1_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[29] <= m1_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[30] <= m1_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[31] <= m1_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_endofpacket <= m1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[0] <= m1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[1] <= m1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[2] <= m1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[3] <= m1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[4] <= m1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[5] <= m1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[6] <= m1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[7] <= m1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[8] <= m1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[9] <= m1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[10] <= m1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[11] <= m1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[12] <= m1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[13] <= m1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[14] <= m1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[15] <= m1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[16] <= m1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[17] <= m1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[18] <= m1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[19] <= m1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[20] <= m1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[21] <= m1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[22] <= m1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[23] <= m1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[24] <= m1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[25] <= m1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[26] <= m1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[27] <= m1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[28] <= m1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[29] <= m1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[30] <= m1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[31] <= m1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
s1_readdatavalid <= m1_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
s1_waitrequest <= m1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_upstream_adapter:the_flash_ssram_pipeline_bridge_upstream_adapter
m1_clk => s1_readdata[0]~reg0.CLK
m1_clk => s1_readdata[1]~reg0.CLK
m1_clk => s1_readdata[2]~reg0.CLK
m1_clk => s1_readdata[3]~reg0.CLK
m1_clk => s1_readdata[4]~reg0.CLK
m1_clk => s1_readdata[5]~reg0.CLK
m1_clk => s1_readdata[6]~reg0.CLK
m1_clk => s1_readdata[7]~reg0.CLK
m1_clk => s1_readdata[8]~reg0.CLK
m1_clk => s1_readdata[9]~reg0.CLK
m1_clk => s1_readdata[10]~reg0.CLK
m1_clk => s1_readdata[11]~reg0.CLK
m1_clk => s1_readdata[12]~reg0.CLK
m1_clk => s1_readdata[13]~reg0.CLK
m1_clk => s1_readdata[14]~reg0.CLK
m1_clk => s1_readdata[15]~reg0.CLK
m1_clk => s1_readdata[16]~reg0.CLK
m1_clk => s1_readdata[17]~reg0.CLK
m1_clk => s1_readdata[18]~reg0.CLK
m1_clk => s1_readdata[19]~reg0.CLK
m1_clk => s1_readdata[20]~reg0.CLK
m1_clk => s1_readdata[21]~reg0.CLK
m1_clk => s1_readdata[22]~reg0.CLK
m1_clk => s1_readdata[23]~reg0.CLK
m1_clk => s1_readdata[24]~reg0.CLK
m1_clk => s1_readdata[25]~reg0.CLK
m1_clk => s1_readdata[26]~reg0.CLK
m1_clk => s1_readdata[27]~reg0.CLK
m1_clk => s1_readdata[28]~reg0.CLK
m1_clk => s1_readdata[29]~reg0.CLK
m1_clk => s1_readdata[30]~reg0.CLK
m1_clk => s1_readdata[31]~reg0.CLK
m1_clk => s1_endofpacket~reg0.CLK
m1_endofpacket => s1_endofpacket~reg0.DATAIN
m1_readdata[0] => s1_readdata[0]~reg0.DATAIN
m1_readdata[1] => s1_readdata[1]~reg0.DATAIN
m1_readdata[2] => s1_readdata[2]~reg0.DATAIN
m1_readdata[3] => s1_readdata[3]~reg0.DATAIN
m1_readdata[4] => s1_readdata[4]~reg0.DATAIN
m1_readdata[5] => s1_readdata[5]~reg0.DATAIN
m1_readdata[6] => s1_readdata[6]~reg0.DATAIN
m1_readdata[7] => s1_readdata[7]~reg0.DATAIN
m1_readdata[8] => s1_readdata[8]~reg0.DATAIN
m1_readdata[9] => s1_readdata[9]~reg0.DATAIN
m1_readdata[10] => s1_readdata[10]~reg0.DATAIN
m1_readdata[11] => s1_readdata[11]~reg0.DATAIN
m1_readdata[12] => s1_readdata[12]~reg0.DATAIN
m1_readdata[13] => s1_readdata[13]~reg0.DATAIN
m1_readdata[14] => s1_readdata[14]~reg0.DATAIN
m1_readdata[15] => s1_readdata[15]~reg0.DATAIN
m1_readdata[16] => s1_readdata[16]~reg0.DATAIN
m1_readdata[17] => s1_readdata[17]~reg0.DATAIN
m1_readdata[18] => s1_readdata[18]~reg0.DATAIN
m1_readdata[19] => s1_readdata[19]~reg0.DATAIN
m1_readdata[20] => s1_readdata[20]~reg0.DATAIN
m1_readdata[21] => s1_readdata[21]~reg0.DATAIN
m1_readdata[22] => s1_readdata[22]~reg0.DATAIN
m1_readdata[23] => s1_readdata[23]~reg0.DATAIN
m1_readdata[24] => s1_readdata[24]~reg0.DATAIN
m1_readdata[25] => s1_readdata[25]~reg0.DATAIN
m1_readdata[26] => s1_readdata[26]~reg0.DATAIN
m1_readdata[27] => s1_readdata[27]~reg0.DATAIN
m1_readdata[28] => s1_readdata[28]~reg0.DATAIN
m1_readdata[29] => s1_readdata[29]~reg0.DATAIN
m1_readdata[30] => s1_readdata[30]~reg0.DATAIN
m1_readdata[31] => s1_readdata[31]~reg0.DATAIN
m1_readdatavalid => s1_readdatavalid.DATAA
m1_readdatavalid => s1_readdata[0]~reg0.ENA
m1_readdatavalid => s1_endofpacket~reg0.ENA
m1_readdatavalid => s1_readdata[31]~reg0.ENA
m1_readdatavalid => s1_readdata[30]~reg0.ENA
m1_readdatavalid => s1_readdata[29]~reg0.ENA
m1_readdatavalid => s1_readdata[28]~reg0.ENA
m1_readdatavalid => s1_readdata[27]~reg0.ENA
m1_readdatavalid => s1_readdata[26]~reg0.ENA
m1_readdatavalid => s1_readdata[25]~reg0.ENA
m1_readdatavalid => s1_readdata[24]~reg0.ENA
m1_readdatavalid => s1_readdata[23]~reg0.ENA
m1_readdatavalid => s1_readdata[22]~reg0.ENA
m1_readdatavalid => s1_readdata[21]~reg0.ENA
m1_readdatavalid => s1_readdata[20]~reg0.ENA
m1_readdatavalid => s1_readdata[19]~reg0.ENA
m1_readdatavalid => s1_readdata[18]~reg0.ENA
m1_readdatavalid => s1_readdata[17]~reg0.ENA
m1_readdatavalid => s1_readdata[16]~reg0.ENA
m1_readdatavalid => s1_readdata[15]~reg0.ENA
m1_readdatavalid => s1_readdata[14]~reg0.ENA
m1_readdatavalid => s1_readdata[13]~reg0.ENA
m1_readdatavalid => s1_readdata[12]~reg0.ENA
m1_readdatavalid => s1_readdata[11]~reg0.ENA
m1_readdatavalid => s1_readdata[10]~reg0.ENA
m1_readdatavalid => s1_readdata[9]~reg0.ENA
m1_readdatavalid => s1_readdata[8]~reg0.ENA
m1_readdatavalid => s1_readdata[7]~reg0.ENA
m1_readdatavalid => s1_readdata[6]~reg0.ENA
m1_readdatavalid => s1_readdata[5]~reg0.ENA
m1_readdatavalid => s1_readdata[4]~reg0.ENA
m1_readdatavalid => s1_readdata[3]~reg0.ENA
m1_readdatavalid => s1_readdata[2]~reg0.ENA
m1_readdatavalid => s1_readdata[1]~reg0.ENA
m1_reset_n => s1_readdata[0]~reg0.ACLR
m1_reset_n => s1_readdata[1]~reg0.ACLR
m1_reset_n => s1_readdata[2]~reg0.ACLR
m1_reset_n => s1_readdata[3]~reg0.ACLR
m1_reset_n => s1_readdata[4]~reg0.ACLR
m1_reset_n => s1_readdata[5]~reg0.ACLR
m1_reset_n => s1_readdata[6]~reg0.ACLR
m1_reset_n => s1_readdata[7]~reg0.ACLR
m1_reset_n => s1_readdata[8]~reg0.ACLR
m1_reset_n => s1_readdata[9]~reg0.ACLR
m1_reset_n => s1_readdata[10]~reg0.ACLR
m1_reset_n => s1_readdata[11]~reg0.ACLR
m1_reset_n => s1_readdata[12]~reg0.ACLR
m1_reset_n => s1_readdata[13]~reg0.ACLR
m1_reset_n => s1_readdata[14]~reg0.ACLR
m1_reset_n => s1_readdata[15]~reg0.ACLR
m1_reset_n => s1_readdata[16]~reg0.ACLR
m1_reset_n => s1_readdata[17]~reg0.ACLR
m1_reset_n => s1_readdata[18]~reg0.ACLR
m1_reset_n => s1_readdata[19]~reg0.ACLR
m1_reset_n => s1_readdata[20]~reg0.ACLR
m1_reset_n => s1_readdata[21]~reg0.ACLR
m1_reset_n => s1_readdata[22]~reg0.ACLR
m1_reset_n => s1_readdata[23]~reg0.ACLR
m1_reset_n => s1_readdata[24]~reg0.ACLR
m1_reset_n => s1_readdata[25]~reg0.ACLR
m1_reset_n => s1_readdata[26]~reg0.ACLR
m1_reset_n => s1_readdata[27]~reg0.ACLR
m1_reset_n => s1_readdata[28]~reg0.ACLR
m1_reset_n => s1_readdata[29]~reg0.ACLR
m1_reset_n => s1_readdata[30]~reg0.ACLR
m1_reset_n => s1_readdata[31]~reg0.ACLR
m1_reset_n => s1_endofpacket~reg0.ACLR
m1_waitrequest => s1_waitrequest.DATAIN
s1_address[0] => m1_address[0].DATAIN
s1_address[1] => m1_address[1].DATAIN
s1_address[2] => m1_address[2].DATAIN
s1_address[3] => m1_address[3].DATAIN
s1_address[4] => m1_address[4].DATAIN
s1_address[5] => m1_address[5].DATAIN
s1_address[6] => m1_address[6].DATAIN
s1_address[7] => m1_address[7].DATAIN
s1_address[8] => m1_address[8].DATAIN
s1_address[9] => m1_address[9].DATAIN
s1_address[10] => m1_address[10].DATAIN
s1_address[11] => m1_address[11].DATAIN
s1_address[12] => m1_address[12].DATAIN
s1_address[13] => m1_address[13].DATAIN
s1_address[14] => m1_address[14].DATAIN
s1_address[15] => m1_address[15].DATAIN
s1_address[16] => m1_address[16].DATAIN
s1_address[17] => m1_address[17].DATAIN
s1_address[18] => m1_address[18].DATAIN
s1_address[19] => m1_address[19].DATAIN
s1_address[20] => m1_address[20].DATAIN
s1_address[21] => m1_address[21].DATAIN
s1_address[22] => m1_address[22].DATAIN
s1_address[23] => m1_address[23].DATAIN
s1_address[24] => m1_address[24].DATAIN
s1_arbiterlock => m1_arbiterlock.DATAIN
s1_arbiterlock2 => m1_arbiterlock2.DATAIN
s1_burstcount => m1_burstcount.DATAIN
s1_byteenable[0] => m1_byteenable[0].DATAIN
s1_byteenable[1] => m1_byteenable[1].DATAIN
s1_byteenable[2] => m1_byteenable[2].DATAIN
s1_byteenable[3] => m1_byteenable[3].DATAIN
s1_chipselect => m1_chipselect.DATAIN
s1_clk => s1_readdatavalid~reg0.CLK
s1_debugaccess => m1_debugaccess.DATAIN
s1_flush => s1_readdatavalid.OUTPUTSELECT
s1_nativeaddress[0] => m1_nativeaddress[0].DATAIN
s1_nativeaddress[1] => m1_nativeaddress[1].DATAIN
s1_nativeaddress[2] => m1_nativeaddress[2].DATAIN
s1_nativeaddress[3] => m1_nativeaddress[3].DATAIN
s1_nativeaddress[4] => m1_nativeaddress[4].DATAIN
s1_nativeaddress[5] => m1_nativeaddress[5].DATAIN
s1_nativeaddress[6] => m1_nativeaddress[6].DATAIN
s1_nativeaddress[7] => m1_nativeaddress[7].DATAIN
s1_nativeaddress[8] => m1_nativeaddress[8].DATAIN
s1_nativeaddress[9] => m1_nativeaddress[9].DATAIN
s1_nativeaddress[10] => m1_nativeaddress[10].DATAIN
s1_nativeaddress[11] => m1_nativeaddress[11].DATAIN
s1_nativeaddress[12] => m1_nativeaddress[12].DATAIN
s1_nativeaddress[13] => m1_nativeaddress[13].DATAIN
s1_nativeaddress[14] => m1_nativeaddress[14].DATAIN
s1_nativeaddress[15] => m1_nativeaddress[15].DATAIN
s1_nativeaddress[16] => m1_nativeaddress[16].DATAIN
s1_nativeaddress[17] => m1_nativeaddress[17].DATAIN
s1_nativeaddress[18] => m1_nativeaddress[18].DATAIN
s1_nativeaddress[19] => m1_nativeaddress[19].DATAIN
s1_nativeaddress[20] => m1_nativeaddress[20].DATAIN
s1_nativeaddress[21] => m1_nativeaddress[21].DATAIN
s1_nativeaddress[22] => m1_nativeaddress[22].DATAIN
s1_read => m1_read.DATAIN
s1_reset_n => s1_readdatavalid~reg0.ACLR
s1_write => m1_write.DATAIN
s1_writedata[0] => m1_writedata[0].DATAIN
s1_writedata[1] => m1_writedata[1].DATAIN
s1_writedata[2] => m1_writedata[2].DATAIN
s1_writedata[3] => m1_writedata[3].DATAIN
s1_writedata[4] => m1_writedata[4].DATAIN
s1_writedata[5] => m1_writedata[5].DATAIN
s1_writedata[6] => m1_writedata[6].DATAIN
s1_writedata[7] => m1_writedata[7].DATAIN
s1_writedata[8] => m1_writedata[8].DATAIN
s1_writedata[9] => m1_writedata[9].DATAIN
s1_writedata[10] => m1_writedata[10].DATAIN
s1_writedata[11] => m1_writedata[11].DATAIN
s1_writedata[12] => m1_writedata[12].DATAIN
s1_writedata[13] => m1_writedata[13].DATAIN
s1_writedata[14] => m1_writedata[14].DATAIN
s1_writedata[15] => m1_writedata[15].DATAIN
s1_writedata[16] => m1_writedata[16].DATAIN
s1_writedata[17] => m1_writedata[17].DATAIN
s1_writedata[18] => m1_writedata[18].DATAIN
s1_writedata[19] => m1_writedata[19].DATAIN
s1_writedata[20] => m1_writedata[20].DATAIN
s1_writedata[21] => m1_writedata[21].DATAIN
s1_writedata[22] => m1_writedata[22].DATAIN
s1_writedata[23] => m1_writedata[23].DATAIN
s1_writedata[24] => m1_writedata[24].DATAIN
s1_writedata[25] => m1_writedata[25].DATAIN
s1_writedata[26] => m1_writedata[26].DATAIN
s1_writedata[27] => m1_writedata[27].DATAIN
s1_writedata[28] => m1_writedata[28].DATAIN
s1_writedata[29] => m1_writedata[29].DATAIN
s1_writedata[30] => m1_writedata[30].DATAIN
s1_writedata[31] => m1_writedata[31].DATAIN
m1_address[0] <= s1_address[0].DB_MAX_OUTPUT_PORT_TYPE
m1_address[1] <= s1_address[1].DB_MAX_OUTPUT_PORT_TYPE
m1_address[2] <= s1_address[2].DB_MAX_OUTPUT_PORT_TYPE
m1_address[3] <= s1_address[3].DB_MAX_OUTPUT_PORT_TYPE
m1_address[4] <= s1_address[4].DB_MAX_OUTPUT_PORT_TYPE
m1_address[5] <= s1_address[5].DB_MAX_OUTPUT_PORT_TYPE
m1_address[6] <= s1_address[6].DB_MAX_OUTPUT_PORT_TYPE
m1_address[7] <= s1_address[7].DB_MAX_OUTPUT_PORT_TYPE
m1_address[8] <= s1_address[8].DB_MAX_OUTPUT_PORT_TYPE
m1_address[9] <= s1_address[9].DB_MAX_OUTPUT_PORT_TYPE
m1_address[10] <= s1_address[10].DB_MAX_OUTPUT_PORT_TYPE
m1_address[11] <= s1_address[11].DB_MAX_OUTPUT_PORT_TYPE
m1_address[12] <= s1_address[12].DB_MAX_OUTPUT_PORT_TYPE
m1_address[13] <= s1_address[13].DB_MAX_OUTPUT_PORT_TYPE
m1_address[14] <= s1_address[14].DB_MAX_OUTPUT_PORT_TYPE
m1_address[15] <= s1_address[15].DB_MAX_OUTPUT_PORT_TYPE
m1_address[16] <= s1_address[16].DB_MAX_OUTPUT_PORT_TYPE
m1_address[17] <= s1_address[17].DB_MAX_OUTPUT_PORT_TYPE
m1_address[18] <= s1_address[18].DB_MAX_OUTPUT_PORT_TYPE
m1_address[19] <= s1_address[19].DB_MAX_OUTPUT_PORT_TYPE
m1_address[20] <= s1_address[20].DB_MAX_OUTPUT_PORT_TYPE
m1_address[21] <= s1_address[21].DB_MAX_OUTPUT_PORT_TYPE
m1_address[22] <= s1_address[22].DB_MAX_OUTPUT_PORT_TYPE
m1_address[23] <= s1_address[23].DB_MAX_OUTPUT_PORT_TYPE
m1_address[24] <= s1_address[24].DB_MAX_OUTPUT_PORT_TYPE
m1_arbiterlock <= s1_arbiterlock.DB_MAX_OUTPUT_PORT_TYPE
m1_arbiterlock2 <= s1_arbiterlock2.DB_MAX_OUTPUT_PORT_TYPE
m1_burstcount <= s1_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[0] <= s1_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[1] <= s1_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[2] <= s1_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[3] <= s1_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
m1_chipselect <= s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
m1_debugaccess <= s1_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[0] <= s1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[1] <= s1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[2] <= s1_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[3] <= s1_nativeaddress[3].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[4] <= s1_nativeaddress[4].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[5] <= s1_nativeaddress[5].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[6] <= s1_nativeaddress[6].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[7] <= s1_nativeaddress[7].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[8] <= s1_nativeaddress[8].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[9] <= s1_nativeaddress[9].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[10] <= s1_nativeaddress[10].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[11] <= s1_nativeaddress[11].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[12] <= s1_nativeaddress[12].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[13] <= s1_nativeaddress[13].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[14] <= s1_nativeaddress[14].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[15] <= s1_nativeaddress[15].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[16] <= s1_nativeaddress[16].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[17] <= s1_nativeaddress[17].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[18] <= s1_nativeaddress[18].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[19] <= s1_nativeaddress[19].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[20] <= s1_nativeaddress[20].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[21] <= s1_nativeaddress[21].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[22] <= s1_nativeaddress[22].DB_MAX_OUTPUT_PORT_TYPE
m1_read <= s1_read.DB_MAX_OUTPUT_PORT_TYPE
m1_write <= s1_write.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[0] <= s1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[1] <= s1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[2] <= s1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[3] <= s1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[4] <= s1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[5] <= s1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[6] <= s1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[7] <= s1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[8] <= s1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[9] <= s1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[10] <= s1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[11] <= s1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[12] <= s1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[13] <= s1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[14] <= s1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[15] <= s1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[16] <= s1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[17] <= s1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[18] <= s1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[19] <= s1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[20] <= s1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[21] <= s1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[22] <= s1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[23] <= s1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[24] <= s1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[25] <= s1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[26] <= s1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[27] <= s1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[28] <= s1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[29] <= s1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[30] <= s1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[31] <= s1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
s1_endofpacket <= s1_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[0] <= s1_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[1] <= s1_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[2] <= s1_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[3] <= s1_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[4] <= s1_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[5] <= s1_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[6] <= s1_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[7] <= s1_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[8] <= s1_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[9] <= s1_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[10] <= s1_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[11] <= s1_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[12] <= s1_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[13] <= s1_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[14] <= s1_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[15] <= s1_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[16] <= s1_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[17] <= s1_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[18] <= s1_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[19] <= s1_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[20] <= s1_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[21] <= s1_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[22] <= s1_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[23] <= s1_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[24] <= s1_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[25] <= s1_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[26] <= s1_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[27] <= s1_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[28] <= s1_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[29] <= s1_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[30] <= s1_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[31] <= s1_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdatavalid <= s1_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_waitrequest <= m1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter
m1_clk => d1_s1_writedata[0].CLK
m1_clk => d1_s1_writedata[1].CLK
m1_clk => d1_s1_writedata[2].CLK
m1_clk => d1_s1_writedata[3].CLK
m1_clk => d1_s1_writedata[4].CLK
m1_clk => d1_s1_writedata[5].CLK
m1_clk => d1_s1_writedata[6].CLK
m1_clk => d1_s1_writedata[7].CLK
m1_clk => d1_s1_writedata[8].CLK
m1_clk => d1_s1_writedata[9].CLK
m1_clk => d1_s1_writedata[10].CLK
m1_clk => d1_s1_writedata[11].CLK
m1_clk => d1_s1_writedata[12].CLK
m1_clk => d1_s1_writedata[13].CLK
m1_clk => d1_s1_writedata[14].CLK
m1_clk => d1_s1_writedata[15].CLK
m1_clk => d1_s1_writedata[16].CLK
m1_clk => d1_s1_writedata[17].CLK
m1_clk => d1_s1_writedata[18].CLK
m1_clk => d1_s1_writedata[19].CLK
m1_clk => d1_s1_writedata[20].CLK
m1_clk => d1_s1_writedata[21].CLK
m1_clk => d1_s1_writedata[22].CLK
m1_clk => d1_s1_writedata[23].CLK
m1_clk => d1_s1_writedata[24].CLK
m1_clk => d1_s1_writedata[25].CLK
m1_clk => d1_s1_writedata[26].CLK
m1_clk => d1_s1_writedata[27].CLK
m1_clk => d1_s1_writedata[28].CLK
m1_clk => d1_s1_writedata[29].CLK
m1_clk => d1_s1_writedata[30].CLK
m1_clk => d1_s1_writedata[31].CLK
m1_clk => d1_s1_write.CLK
m1_clk => d1_s1_read.CLK
m1_clk => d1_s1_nativeaddress[0].CLK
m1_clk => d1_s1_nativeaddress[1].CLK
m1_clk => d1_s1_nativeaddress[2].CLK
m1_clk => d1_s1_nativeaddress[3].CLK
m1_clk => d1_s1_nativeaddress[4].CLK
m1_clk => d1_s1_nativeaddress[5].CLK
m1_clk => d1_s1_nativeaddress[6].CLK
m1_clk => d1_s1_nativeaddress[7].CLK
m1_clk => d1_s1_nativeaddress[8].CLK
m1_clk => d1_s1_nativeaddress[9].CLK
m1_clk => d1_s1_nativeaddress[10].CLK
m1_clk => d1_s1_nativeaddress[11].CLK
m1_clk => d1_s1_nativeaddress[12].CLK
m1_clk => d1_s1_nativeaddress[13].CLK
m1_clk => d1_s1_nativeaddress[14].CLK
m1_clk => d1_s1_nativeaddress[15].CLK
m1_clk => d1_s1_nativeaddress[16].CLK
m1_clk => d1_s1_nativeaddress[17].CLK
m1_clk => d1_s1_nativeaddress[18].CLK
m1_clk => d1_s1_nativeaddress[19].CLK
m1_clk => d1_s1_nativeaddress[20].CLK
m1_clk => d1_s1_nativeaddress[21].CLK
m1_clk => d1_s1_nativeaddress[22].CLK
m1_clk => d1_s1_debugaccess.CLK
m1_clk => d1_s1_chipselect.CLK
m1_clk => d1_s1_byteenable[0].CLK
m1_clk => d1_s1_byteenable[1].CLK
m1_clk => d1_s1_byteenable[2].CLK
m1_clk => d1_s1_byteenable[3].CLK
m1_clk => d1_s1_burstcount.CLK
m1_clk => d1_s1_arbiterlock2.CLK
m1_clk => d1_s1_arbiterlock.CLK
m1_clk => d1_s1_address[0].CLK
m1_clk => d1_s1_address[1].CLK
m1_clk => d1_s1_address[2].CLK
m1_clk => d1_s1_address[3].CLK
m1_clk => d1_s1_address[4].CLK
m1_clk => d1_s1_address[5].CLK
m1_clk => d1_s1_address[6].CLK
m1_clk => d1_s1_address[7].CLK
m1_clk => d1_s1_address[8].CLK
m1_clk => d1_s1_address[9].CLK
m1_clk => d1_s1_address[10].CLK
m1_clk => d1_s1_address[11].CLK
m1_clk => d1_s1_address[12].CLK
m1_clk => d1_s1_address[13].CLK
m1_clk => d1_s1_address[14].CLK
m1_clk => d1_s1_address[15].CLK
m1_clk => d1_s1_address[16].CLK
m1_clk => d1_s1_address[17].CLK
m1_clk => d1_s1_address[18].CLK
m1_clk => d1_s1_address[19].CLK
m1_clk => d1_s1_address[20].CLK
m1_clk => d1_s1_address[21].CLK
m1_clk => d1_s1_address[22].CLK
m1_clk => d1_s1_address[23].CLK
m1_clk => d1_s1_address[24].CLK
m1_clk => use_registered.CLK
m1_clk => s1_waitrequest~reg0.CLK
m1_endofpacket => s1_endofpacket.DATAIN
m1_readdata[0] => s1_readdata[0].DATAIN
m1_readdata[1] => s1_readdata[1].DATAIN
m1_readdata[2] => s1_readdata[2].DATAIN
m1_readdata[3] => s1_readdata[3].DATAIN
m1_readdata[4] => s1_readdata[4].DATAIN
m1_readdata[5] => s1_readdata[5].DATAIN
m1_readdata[6] => s1_readdata[6].DATAIN
m1_readdata[7] => s1_readdata[7].DATAIN
m1_readdata[8] => s1_readdata[8].DATAIN
m1_readdata[9] => s1_readdata[9].DATAIN
m1_readdata[10] => s1_readdata[10].DATAIN
m1_readdata[11] => s1_readdata[11].DATAIN
m1_readdata[12] => s1_readdata[12].DATAIN
m1_readdata[13] => s1_readdata[13].DATAIN
m1_readdata[14] => s1_readdata[14].DATAIN
m1_readdata[15] => s1_readdata[15].DATAIN
m1_readdata[16] => s1_readdata[16].DATAIN
m1_readdata[17] => s1_readdata[17].DATAIN
m1_readdata[18] => s1_readdata[18].DATAIN
m1_readdata[19] => s1_readdata[19].DATAIN
m1_readdata[20] => s1_readdata[20].DATAIN
m1_readdata[21] => s1_readdata[21].DATAIN
m1_readdata[22] => s1_readdata[22].DATAIN
m1_readdata[23] => s1_readdata[23].DATAIN
m1_readdata[24] => s1_readdata[24].DATAIN
m1_readdata[25] => s1_readdata[25].DATAIN
m1_readdata[26] => s1_readdata[26].DATAIN
m1_readdata[27] => s1_readdata[27].DATAIN
m1_readdata[28] => s1_readdata[28].DATAIN
m1_readdata[29] => s1_readdata[29].DATAIN
m1_readdata[30] => s1_readdata[30].DATAIN
m1_readdata[31] => s1_readdata[31].DATAIN
m1_readdatavalid => s1_readdatavalid.DATAIN
m1_reset_n => d1_s1_address[0].ACLR
m1_reset_n => d1_s1_address[1].ACLR
m1_reset_n => d1_s1_address[2].ACLR
m1_reset_n => d1_s1_address[3].ACLR
m1_reset_n => d1_s1_address[4].ACLR
m1_reset_n => d1_s1_address[5].ACLR
m1_reset_n => d1_s1_address[6].ACLR
m1_reset_n => d1_s1_address[7].ACLR
m1_reset_n => d1_s1_address[8].ACLR
m1_reset_n => d1_s1_address[9].ACLR
m1_reset_n => d1_s1_address[10].ACLR
m1_reset_n => d1_s1_address[11].ACLR
m1_reset_n => d1_s1_address[12].ACLR
m1_reset_n => d1_s1_address[13].ACLR
m1_reset_n => d1_s1_address[14].ACLR
m1_reset_n => d1_s1_address[15].ACLR
m1_reset_n => d1_s1_address[16].ACLR
m1_reset_n => d1_s1_address[17].ACLR
m1_reset_n => d1_s1_address[18].ACLR
m1_reset_n => d1_s1_address[19].ACLR
m1_reset_n => d1_s1_address[20].ACLR
m1_reset_n => d1_s1_address[21].ACLR
m1_reset_n => d1_s1_address[22].ACLR
m1_reset_n => d1_s1_address[23].ACLR
m1_reset_n => d1_s1_address[24].ACLR
m1_reset_n => s1_waitrequest~reg0.ACLR
m1_reset_n => d1_s1_arbiterlock.ACLR
m1_reset_n => d1_s1_arbiterlock2.ACLR
m1_reset_n => d1_s1_burstcount.ACLR
m1_reset_n => d1_s1_byteenable[0].ACLR
m1_reset_n => d1_s1_byteenable[1].ACLR
m1_reset_n => d1_s1_byteenable[2].ACLR
m1_reset_n => d1_s1_byteenable[3].ACLR
m1_reset_n => d1_s1_chipselect.ACLR
m1_reset_n => d1_s1_debugaccess.ACLR
m1_reset_n => d1_s1_nativeaddress[0].ACLR
m1_reset_n => d1_s1_nativeaddress[1].ACLR
m1_reset_n => d1_s1_nativeaddress[2].ACLR
m1_reset_n => d1_s1_nativeaddress[3].ACLR
m1_reset_n => d1_s1_nativeaddress[4].ACLR
m1_reset_n => d1_s1_nativeaddress[5].ACLR
m1_reset_n => d1_s1_nativeaddress[6].ACLR
m1_reset_n => d1_s1_nativeaddress[7].ACLR
m1_reset_n => d1_s1_nativeaddress[8].ACLR
m1_reset_n => d1_s1_nativeaddress[9].ACLR
m1_reset_n => d1_s1_nativeaddress[10].ACLR
m1_reset_n => d1_s1_nativeaddress[11].ACLR
m1_reset_n => d1_s1_nativeaddress[12].ACLR
m1_reset_n => d1_s1_nativeaddress[13].ACLR
m1_reset_n => d1_s1_nativeaddress[14].ACLR
m1_reset_n => d1_s1_nativeaddress[15].ACLR
m1_reset_n => d1_s1_nativeaddress[16].ACLR
m1_reset_n => d1_s1_nativeaddress[17].ACLR
m1_reset_n => d1_s1_nativeaddress[18].ACLR
m1_reset_n => d1_s1_nativeaddress[19].ACLR
m1_reset_n => d1_s1_nativeaddress[20].ACLR
m1_reset_n => d1_s1_nativeaddress[21].ACLR
m1_reset_n => d1_s1_nativeaddress[22].ACLR
m1_reset_n => d1_s1_writedata[0].ACLR
m1_reset_n => d1_s1_writedata[1].ACLR
m1_reset_n => d1_s1_writedata[2].ACLR
m1_reset_n => d1_s1_writedata[3].ACLR
m1_reset_n => d1_s1_writedata[4].ACLR
m1_reset_n => d1_s1_writedata[5].ACLR
m1_reset_n => d1_s1_writedata[6].ACLR
m1_reset_n => d1_s1_writedata[7].ACLR
m1_reset_n => d1_s1_writedata[8].ACLR
m1_reset_n => d1_s1_writedata[9].ACLR
m1_reset_n => d1_s1_writedata[10].ACLR
m1_reset_n => d1_s1_writedata[11].ACLR
m1_reset_n => d1_s1_writedata[12].ACLR
m1_reset_n => d1_s1_writedata[13].ACLR
m1_reset_n => d1_s1_writedata[14].ACLR
m1_reset_n => d1_s1_writedata[15].ACLR
m1_reset_n => d1_s1_writedata[16].ACLR
m1_reset_n => d1_s1_writedata[17].ACLR
m1_reset_n => d1_s1_writedata[18].ACLR
m1_reset_n => d1_s1_writedata[19].ACLR
m1_reset_n => d1_s1_writedata[20].ACLR
m1_reset_n => d1_s1_writedata[21].ACLR
m1_reset_n => d1_s1_writedata[22].ACLR
m1_reset_n => d1_s1_writedata[23].ACLR
m1_reset_n => d1_s1_writedata[24].ACLR
m1_reset_n => d1_s1_writedata[25].ACLR
m1_reset_n => d1_s1_writedata[26].ACLR
m1_reset_n => d1_s1_writedata[27].ACLR
m1_reset_n => d1_s1_writedata[28].ACLR
m1_reset_n => d1_s1_writedata[29].ACLR
m1_reset_n => d1_s1_writedata[30].ACLR
m1_reset_n => d1_s1_writedata[31].ACLR
m1_reset_n => d1_s1_read.ACLR
m1_reset_n => d1_s1_write.ACLR
m1_waitrequest => set_use_registered.IN1
m1_waitrequest => s1_waitrequest~reg0.DATAIN
m1_waitrequest => always1.IN1
reset_n => use_registered.ACLR
s1_address[0] => m1_address.DATAA
s1_address[0] => d1_s1_address[0].DATAIN
s1_address[1] => m1_address.DATAA
s1_address[1] => d1_s1_address[1].DATAIN
s1_address[2] => m1_address.DATAA
s1_address[2] => d1_s1_address[2].DATAIN
s1_address[3] => m1_address.DATAA
s1_address[3] => d1_s1_address[3].DATAIN
s1_address[4] => m1_address.DATAA
s1_address[4] => d1_s1_address[4].DATAIN
s1_address[5] => m1_address.DATAA
s1_address[5] => d1_s1_address[5].DATAIN
s1_address[6] => m1_address.DATAA
s1_address[6] => d1_s1_address[6].DATAIN
s1_address[7] => m1_address.DATAA
s1_address[7] => d1_s1_address[7].DATAIN
s1_address[8] => m1_address.DATAA
s1_address[8] => d1_s1_address[8].DATAIN
s1_address[9] => m1_address.DATAA
s1_address[9] => d1_s1_address[9].DATAIN
s1_address[10] => m1_address.DATAA
s1_address[10] => d1_s1_address[10].DATAIN
s1_address[11] => m1_address.DATAA
s1_address[11] => d1_s1_address[11].DATAIN
s1_address[12] => m1_address.DATAA
s1_address[12] => d1_s1_address[12].DATAIN
s1_address[13] => m1_address.DATAA
s1_address[13] => d1_s1_address[13].DATAIN
s1_address[14] => m1_address.DATAA
s1_address[14] => d1_s1_address[14].DATAIN
s1_address[15] => m1_address.DATAA
s1_address[15] => d1_s1_address[15].DATAIN
s1_address[16] => m1_address.DATAA
s1_address[16] => d1_s1_address[16].DATAIN
s1_address[17] => m1_address.DATAA
s1_address[17] => d1_s1_address[17].DATAIN
s1_address[18] => m1_address.DATAA
s1_address[18] => d1_s1_address[18].DATAIN
s1_address[19] => m1_address.DATAA
s1_address[19] => d1_s1_address[19].DATAIN
s1_address[20] => m1_address.DATAA
s1_address[20] => d1_s1_address[20].DATAIN
s1_address[21] => m1_address.DATAA
s1_address[21] => d1_s1_address[21].DATAIN
s1_address[22] => m1_address.DATAA
s1_address[22] => d1_s1_address[22].DATAIN
s1_address[23] => m1_address.DATAA
s1_address[23] => d1_s1_address[23].DATAIN
s1_address[24] => m1_address.DATAA
s1_address[24] => d1_s1_address[24].DATAIN
s1_arbiterlock => m1_arbiterlock.DATAA
s1_arbiterlock => d1_s1_arbiterlock.DATAIN
s1_arbiterlock2 => m1_arbiterlock2.DATAA
s1_arbiterlock2 => d1_s1_arbiterlock2.DATAIN
s1_burstcount => m1_burstcount.DATAA
s1_burstcount => d1_s1_burstcount.DATAIN
s1_byteenable[0] => m1_byteenable.DATAA
s1_byteenable[0] => d1_s1_byteenable[0].DATAIN
s1_byteenable[1] => m1_byteenable.DATAA
s1_byteenable[1] => d1_s1_byteenable[1].DATAIN
s1_byteenable[2] => m1_byteenable.DATAA
s1_byteenable[2] => d1_s1_byteenable[2].DATAIN
s1_byteenable[3] => m1_byteenable.DATAA
s1_byteenable[3] => d1_s1_byteenable[3].DATAIN
s1_chipselect => m1_chipselect.DATAA
s1_chipselect => d1_s1_chipselect.DATAIN
s1_debugaccess => m1_debugaccess.DATAA
s1_debugaccess => d1_s1_debugaccess.DATAIN
s1_nativeaddress[0] => m1_nativeaddress.DATAA
s1_nativeaddress[0] => d1_s1_nativeaddress[0].DATAIN
s1_nativeaddress[1] => m1_nativeaddress.DATAA
s1_nativeaddress[1] => d1_s1_nativeaddress[1].DATAIN
s1_nativeaddress[2] => m1_nativeaddress.DATAA
s1_nativeaddress[2] => d1_s1_nativeaddress[2].DATAIN
s1_nativeaddress[3] => m1_nativeaddress.DATAA
s1_nativeaddress[3] => d1_s1_nativeaddress[3].DATAIN
s1_nativeaddress[4] => m1_nativeaddress.DATAA
s1_nativeaddress[4] => d1_s1_nativeaddress[4].DATAIN
s1_nativeaddress[5] => m1_nativeaddress.DATAA
s1_nativeaddress[5] => d1_s1_nativeaddress[5].DATAIN
s1_nativeaddress[6] => m1_nativeaddress.DATAA
s1_nativeaddress[6] => d1_s1_nativeaddress[6].DATAIN
s1_nativeaddress[7] => m1_nativeaddress.DATAA
s1_nativeaddress[7] => d1_s1_nativeaddress[7].DATAIN
s1_nativeaddress[8] => m1_nativeaddress.DATAA
s1_nativeaddress[8] => d1_s1_nativeaddress[8].DATAIN
s1_nativeaddress[9] => m1_nativeaddress.DATAA
s1_nativeaddress[9] => d1_s1_nativeaddress[9].DATAIN
s1_nativeaddress[10] => m1_nativeaddress.DATAA
s1_nativeaddress[10] => d1_s1_nativeaddress[10].DATAIN
s1_nativeaddress[11] => m1_nativeaddress.DATAA
s1_nativeaddress[11] => d1_s1_nativeaddress[11].DATAIN
s1_nativeaddress[12] => m1_nativeaddress.DATAA
s1_nativeaddress[12] => d1_s1_nativeaddress[12].DATAIN
s1_nativeaddress[13] => m1_nativeaddress.DATAA
s1_nativeaddress[13] => d1_s1_nativeaddress[13].DATAIN
s1_nativeaddress[14] => m1_nativeaddress.DATAA
s1_nativeaddress[14] => d1_s1_nativeaddress[14].DATAIN
s1_nativeaddress[15] => m1_nativeaddress.DATAA
s1_nativeaddress[15] => d1_s1_nativeaddress[15].DATAIN
s1_nativeaddress[16] => m1_nativeaddress.DATAA
s1_nativeaddress[16] => d1_s1_nativeaddress[16].DATAIN
s1_nativeaddress[17] => m1_nativeaddress.DATAA
s1_nativeaddress[17] => d1_s1_nativeaddress[17].DATAIN
s1_nativeaddress[18] => m1_nativeaddress.DATAA
s1_nativeaddress[18] => d1_s1_nativeaddress[18].DATAIN
s1_nativeaddress[19] => m1_nativeaddress.DATAA
s1_nativeaddress[19] => d1_s1_nativeaddress[19].DATAIN
s1_nativeaddress[20] => m1_nativeaddress.DATAA
s1_nativeaddress[20] => d1_s1_nativeaddress[20].DATAIN
s1_nativeaddress[21] => m1_nativeaddress.DATAA
s1_nativeaddress[21] => d1_s1_nativeaddress[21].DATAIN
s1_nativeaddress[22] => m1_nativeaddress.DATAA
s1_nativeaddress[22] => d1_s1_nativeaddress[22].DATAIN
s1_read => m1_read.DATAA
s1_read => d1_s1_read.DATAIN
s1_write => m1_write.DATAA
s1_write => d1_s1_write.DATAIN
s1_writedata[0] => m1_writedata.DATAA
s1_writedata[0] => d1_s1_writedata[0].DATAIN
s1_writedata[1] => m1_writedata.DATAA
s1_writedata[1] => d1_s1_writedata[1].DATAIN
s1_writedata[2] => m1_writedata.DATAA
s1_writedata[2] => d1_s1_writedata[2].DATAIN
s1_writedata[3] => m1_writedata.DATAA
s1_writedata[3] => d1_s1_writedata[3].DATAIN
s1_writedata[4] => m1_writedata.DATAA
s1_writedata[4] => d1_s1_writedata[4].DATAIN
s1_writedata[5] => m1_writedata.DATAA
s1_writedata[5] => d1_s1_writedata[5].DATAIN
s1_writedata[6] => m1_writedata.DATAA
s1_writedata[6] => d1_s1_writedata[6].DATAIN
s1_writedata[7] => m1_writedata.DATAA
s1_writedata[7] => d1_s1_writedata[7].DATAIN
s1_writedata[8] => m1_writedata.DATAA
s1_writedata[8] => d1_s1_writedata[8].DATAIN
s1_writedata[9] => m1_writedata.DATAA
s1_writedata[9] => d1_s1_writedata[9].DATAIN
s1_writedata[10] => m1_writedata.DATAA
s1_writedata[10] => d1_s1_writedata[10].DATAIN
s1_writedata[11] => m1_writedata.DATAA
s1_writedata[11] => d1_s1_writedata[11].DATAIN
s1_writedata[12] => m1_writedata.DATAA
s1_writedata[12] => d1_s1_writedata[12].DATAIN
s1_writedata[13] => m1_writedata.DATAA
s1_writedata[13] => d1_s1_writedata[13].DATAIN
s1_writedata[14] => m1_writedata.DATAA
s1_writedata[14] => d1_s1_writedata[14].DATAIN
s1_writedata[15] => m1_writedata.DATAA
s1_writedata[15] => d1_s1_writedata[15].DATAIN
s1_writedata[16] => m1_writedata.DATAA
s1_writedata[16] => d1_s1_writedata[16].DATAIN
s1_writedata[17] => m1_writedata.DATAA
s1_writedata[17] => d1_s1_writedata[17].DATAIN
s1_writedata[18] => m1_writedata.DATAA
s1_writedata[18] => d1_s1_writedata[18].DATAIN
s1_writedata[19] => m1_writedata.DATAA
s1_writedata[19] => d1_s1_writedata[19].DATAIN
s1_writedata[20] => m1_writedata.DATAA
s1_writedata[20] => d1_s1_writedata[20].DATAIN
s1_writedata[21] => m1_writedata.DATAA
s1_writedata[21] => d1_s1_writedata[21].DATAIN
s1_writedata[22] => m1_writedata.DATAA
s1_writedata[22] => d1_s1_writedata[22].DATAIN
s1_writedata[23] => m1_writedata.DATAA
s1_writedata[23] => d1_s1_writedata[23].DATAIN
s1_writedata[24] => m1_writedata.DATAA
s1_writedata[24] => d1_s1_writedata[24].DATAIN
s1_writedata[25] => m1_writedata.DATAA
s1_writedata[25] => d1_s1_writedata[25].DATAIN
s1_writedata[26] => m1_writedata.DATAA
s1_writedata[26] => d1_s1_writedata[26].DATAIN
s1_writedata[27] => m1_writedata.DATAA
s1_writedata[27] => d1_s1_writedata[27].DATAIN
s1_writedata[28] => m1_writedata.DATAA
s1_writedata[28] => d1_s1_writedata[28].DATAIN
s1_writedata[29] => m1_writedata.DATAA
s1_writedata[29] => d1_s1_writedata[29].DATAIN
s1_writedata[30] => m1_writedata.DATAA
s1_writedata[30] => d1_s1_writedata[30].DATAIN
s1_writedata[31] => m1_writedata.DATAA
s1_writedata[31] => d1_s1_writedata[31].DATAIN
m1_address[0] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[1] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[2] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[3] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[4] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[5] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[6] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[7] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[8] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[9] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[10] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[11] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[12] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[13] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[14] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[15] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[16] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[17] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[18] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[19] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[20] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[21] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[22] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[23] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[24] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_arbiterlock <= m1_arbiterlock.DB_MAX_OUTPUT_PORT_TYPE
m1_arbiterlock2 <= m1_arbiterlock2.DB_MAX_OUTPUT_PORT_TYPE
m1_burstcount <= m1_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[0] <= m1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[1] <= m1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[2] <= m1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[3] <= m1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
m1_chipselect <= m1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
m1_debugaccess <= m1_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[0] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[1] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[2] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[3] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[4] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[5] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[6] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[7] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[8] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[9] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[10] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[11] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[12] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[13] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[14] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[15] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[16] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[17] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[18] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[19] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[20] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[21] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[22] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_read <= m1_read.DB_MAX_OUTPUT_PORT_TYPE
m1_write <= m1_write.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[0] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[1] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[2] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[3] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[4] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[5] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[6] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[7] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[8] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[9] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[10] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[11] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[12] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[13] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[14] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[15] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[16] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[17] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[18] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[19] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[20] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[21] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[22] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[23] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[24] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[25] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[26] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[27] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[28] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[29] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[30] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[31] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
s1_endofpacket <= m1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[0] <= m1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[1] <= m1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[2] <= m1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[3] <= m1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[4] <= m1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[5] <= m1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[6] <= m1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[7] <= m1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[8] <= m1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[9] <= m1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[10] <= m1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[11] <= m1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[12] <= m1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[13] <= m1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[14] <= m1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[15] <= m1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[16] <= m1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[17] <= m1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[18] <= m1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[19] <= m1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[20] <= m1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[21] <= m1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[22] <= m1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[23] <= m1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[24] <= m1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[25] <= m1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[26] <= m1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[27] <= m1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[28] <= m1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[29] <= m1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[30] <= m1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[31] <= m1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
s1_readdatavalid <= m1_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
s1_waitrequest <= s1_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave
clk => bw_n_to_the_ssram[0]~reg0.CLK
clk => bw_n_to_the_ssram[1]~reg0.CLK
clk => bw_n_to_the_ssram[2]~reg0.CLK
clk => bw_n_to_the_ssram[3]~reg0.CLK
clk => bwe_n_to_the_ssram~reg0.CLK
clk => outputenable_n_to_the_ssram~reg0.CLK
clk => adsc_n_to_the_ssram~reg0.CLK
clk => ext_flash_s1_wait_counter[0].CLK
clk => ext_flash_s1_wait_counter[1].CLK
clk => ext_flash_s1_wait_counter[2].CLK
clk => ext_flash_s1_wait_counter[3].CLK
clk => ext_flash_s1_wait_counter[4].CLK
clk => d1_flash_ssram_tristate_bridge_avalon_slave_end_xfer~reg0.CLK
clk => flash_ssram_tristate_bridge_address[0]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[1]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[2]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[3]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[4]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[5]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[6]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[7]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[8]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[9]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[10]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[11]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[12]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[13]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[14]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[15]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[16]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[17]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[18]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[19]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[20]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[21]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[22]~reg0.CLK
clk => flash_ssram_tristate_bridge_address[23]~reg0.CLK
clk => write_n_to_the_ext_flash~reg0.CLK
clk => read_n_to_the_ext_flash~reg0.CLK
clk => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1_shift_register[0].CLK
clk => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1_shift_register[1].CLK
clk => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1_shift_register[2].CLK
clk => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1_shift_register[3].CLK
clk => d1_in_a_write_cycle.CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[0].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[1].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[2].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[3].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[4].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[5].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[6].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[7].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[8].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[9].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[10].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[11].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[12].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[13].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[14].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[15].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[16].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[17].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[18].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[19].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[20].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[21].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[22].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[23].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[24].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[25].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[26].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[27].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[28].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[29].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[30].CLK
clk => d1_outgoing_flash_ssram_tristate_bridge_data[31].CLK
clk => incoming_flash_ssram_tristate_bridge_data[0]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[1]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[2]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[3]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[4]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[5]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[6]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[7]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[8]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[9]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[10]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[11]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[12]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[13]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[14]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[15]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[16]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[17]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[18]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[19]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[20]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[21]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[22]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[23]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[24]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[25]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[26]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[27]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[28]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[29]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[30]~reg0.CLK
clk => incoming_flash_ssram_tristate_bridge_data[31]~reg0.CLK
clk => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1_shift_register[0].CLK
clk => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1_shift_register[1].CLK
clk => chipenable1_n_to_the_ssram~reg0.CLK
clk => select_n_to_the_ext_flash~reg0.CLK
clk => d1_reasons_to_wait.CLK
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[0] => p1_flash_ssram_tristate_bridge_address[0].DATAA
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[1] => p1_flash_ssram_tristate_bridge_address[1].DATAA
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[2] => flash_ssram_tristate_bridge_address[2]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[3] => flash_ssram_tristate_bridge_address[3]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[4] => flash_ssram_tristate_bridge_address[4]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[5] => flash_ssram_tristate_bridge_address[5]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[6] => flash_ssram_tristate_bridge_address[6]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[7] => flash_ssram_tristate_bridge_address[7]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[8] => flash_ssram_tristate_bridge_address[8]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[9] => flash_ssram_tristate_bridge_address[9]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[10] => flash_ssram_tristate_bridge_address[10]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[11] => flash_ssram_tristate_bridge_address[11]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[12] => flash_ssram_tristate_bridge_address[12]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[13] => flash_ssram_tristate_bridge_address[13]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[14] => flash_ssram_tristate_bridge_address[14]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[15] => flash_ssram_tristate_bridge_address[15]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[16] => flash_ssram_tristate_bridge_address[16]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[17] => flash_ssram_tristate_bridge_address[17]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[18] => flash_ssram_tristate_bridge_address[18]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[19] => flash_ssram_tristate_bridge_address[19]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[20] => flash_ssram_tristate_bridge_address[20]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[20] => Equal0.IN4
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[21] => flash_ssram_tristate_bridge_address[21]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[21] => Equal0.IN3
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[22] => flash_ssram_tristate_bridge_address[22]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[22] => Equal0.IN2
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[23] => flash_ssram_tristate_bridge_address[23]~reg0.DATAIN
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[23] => Equal0.IN1
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[24] => pipeline_bridge_before_tristate_bridge_m1_requests_ext_flash_s1.IN0
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[24] => Equal0.IN0
pipeline_bridge_before_tristate_bridge_m1_burstcount => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_m1_byteenable[0] => pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1.DATAB
pipeline_bridge_before_tristate_bridge_m1_byteenable[0] => p1_bw_n_to_the_ssram.DATAB
pipeline_bridge_before_tristate_bridge_m1_byteenable[1] => pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1.DATAB
pipeline_bridge_before_tristate_bridge_m1_byteenable[1] => p1_bw_n_to_the_ssram.DATAB
pipeline_bridge_before_tristate_bridge_m1_byteenable[2] => pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1.DATAA
pipeline_bridge_before_tristate_bridge_m1_byteenable[2] => p1_bw_n_to_the_ssram.DATAB
pipeline_bridge_before_tristate_bridge_m1_byteenable[3] => pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1.DATAA
pipeline_bridge_before_tristate_bridge_m1_byteenable[3] => p1_bw_n_to_the_ssram.DATAB
pipeline_bridge_before_tristate_bridge_m1_chipselect => pipeline_bridge_before_tristate_bridge_m1_requests_ext_flash_s1.IN1
pipeline_bridge_before_tristate_bridge_m1_chipselect => pipeline_bridge_before_tristate_bridge_m1_requests_ssram_s1.IN1
pipeline_bridge_before_tristate_bridge_m1_chipselect => pipeline_bridge_before_tristate_bridge_m1_qualified_request_ssram_s1.IN0
pipeline_bridge_before_tristate_bridge_m1_chipselect => pipeline_bridge_before_tristate_bridge_m1_qualified_request_ssram_s1.IN0
pipeline_bridge_before_tristate_bridge_m1_dbs_address[0] => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_m1_dbs_address[1] => p1_flash_ssram_tristate_bridge_address[1].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_address[1] => pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1.OUTPUTSELECT
pipeline_bridge_before_tristate_bridge_m1_dbs_address[1] => pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1.OUTPUTSELECT
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[0] => outgoing_flash_ssram_tristate_bridge_data[0].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[1] => outgoing_flash_ssram_tristate_bridge_data[1].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[2] => outgoing_flash_ssram_tristate_bridge_data[2].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[3] => outgoing_flash_ssram_tristate_bridge_data[3].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[4] => outgoing_flash_ssram_tristate_bridge_data[4].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[5] => outgoing_flash_ssram_tristate_bridge_data[5].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[6] => outgoing_flash_ssram_tristate_bridge_data[6].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[7] => outgoing_flash_ssram_tristate_bridge_data[7].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[8] => outgoing_flash_ssram_tristate_bridge_data[8].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[9] => outgoing_flash_ssram_tristate_bridge_data[9].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[10] => outgoing_flash_ssram_tristate_bridge_data[10].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[11] => outgoing_flash_ssram_tristate_bridge_data[11].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[12] => outgoing_flash_ssram_tristate_bridge_data[12].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[13] => outgoing_flash_ssram_tristate_bridge_data[13].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[14] => outgoing_flash_ssram_tristate_bridge_data[14].DATAB
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[15] => outgoing_flash_ssram_tristate_bridge_data[15].DATAB
pipeline_bridge_before_tristate_bridge_m1_latency_counter[0] => LessThan0.IN6
pipeline_bridge_before_tristate_bridge_m1_latency_counter[0] => LessThan1.IN6
pipeline_bridge_before_tristate_bridge_m1_latency_counter[1] => LessThan0.IN5
pipeline_bridge_before_tristate_bridge_m1_latency_counter[1] => LessThan1.IN5
pipeline_bridge_before_tristate_bridge_m1_latency_counter[2] => LessThan0.IN4
pipeline_bridge_before_tristate_bridge_m1_latency_counter[2] => LessThan1.IN4
pipeline_bridge_before_tristate_bridge_m1_read => pipeline_bridge_before_tristate_bridge_m1_qualified_request_ssram_s1.IN1
pipeline_bridge_before_tristate_bridge_m1_write => pipeline_bridge_before_tristate_bridge_m1_qualified_request_ssram_s1.IN1
pipeline_bridge_before_tristate_bridge_m1_writedata[0] => outgoing_flash_ssram_tristate_bridge_data[0].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[1] => outgoing_flash_ssram_tristate_bridge_data[1].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[2] => outgoing_flash_ssram_tristate_bridge_data[2].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[3] => outgoing_flash_ssram_tristate_bridge_data[3].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[4] => outgoing_flash_ssram_tristate_bridge_data[4].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[5] => outgoing_flash_ssram_tristate_bridge_data[5].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[6] => outgoing_flash_ssram_tristate_bridge_data[6].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[7] => outgoing_flash_ssram_tristate_bridge_data[7].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[8] => outgoing_flash_ssram_tristate_bridge_data[8].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[9] => outgoing_flash_ssram_tristate_bridge_data[9].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[10] => outgoing_flash_ssram_tristate_bridge_data[10].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[11] => outgoing_flash_ssram_tristate_bridge_data[11].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[12] => outgoing_flash_ssram_tristate_bridge_data[12].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[13] => outgoing_flash_ssram_tristate_bridge_data[13].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[14] => outgoing_flash_ssram_tristate_bridge_data[14].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[15] => outgoing_flash_ssram_tristate_bridge_data[15].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[16] => outgoing_flash_ssram_tristate_bridge_data[16].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[17] => outgoing_flash_ssram_tristate_bridge_data[17].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[18] => outgoing_flash_ssram_tristate_bridge_data[18].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[19] => outgoing_flash_ssram_tristate_bridge_data[19].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[20] => outgoing_flash_ssram_tristate_bridge_data[20].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[21] => outgoing_flash_ssram_tristate_bridge_data[21].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[22] => outgoing_flash_ssram_tristate_bridge_data[22].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[23] => outgoing_flash_ssram_tristate_bridge_data[23].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[24] => outgoing_flash_ssram_tristate_bridge_data[24].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[25] => outgoing_flash_ssram_tristate_bridge_data[25].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[26] => outgoing_flash_ssram_tristate_bridge_data[26].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[27] => outgoing_flash_ssram_tristate_bridge_data[27].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[28] => outgoing_flash_ssram_tristate_bridge_data[28].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[29] => outgoing_flash_ssram_tristate_bridge_data[29].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[30] => outgoing_flash_ssram_tristate_bridge_data[30].DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[31] => outgoing_flash_ssram_tristate_bridge_data[31].DATAA
reset_n => flash_ssram_tristate_bridge_address[0]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[1]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[2]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[3]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[4]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[5]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[6]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[7]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[8]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[9]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[10]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[11]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[12]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[13]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[14]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[15]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[16]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[17]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[18]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[19]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[20]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[21]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[22]~reg0.ACLR
reset_n => flash_ssram_tristate_bridge_address[23]~reg0.ACLR
reset_n => bw_n_to_the_ssram[0]~reg0.PRESET
reset_n => bw_n_to_the_ssram[1]~reg0.PRESET
reset_n => bw_n_to_the_ssram[2]~reg0.PRESET
reset_n => bw_n_to_the_ssram[3]~reg0.PRESET
reset_n => adsc_n_to_the_ssram~reg0.PRESET
reset_n => bwe_n_to_the_ssram~reg0.PRESET
reset_n => chipenable1_n_to_the_ssram~reg0.PRESET
reset_n => d1_flash_ssram_tristate_bridge_avalon_slave_end_xfer~reg0.PRESET
reset_n => incoming_flash_ssram_tristate_bridge_data[0]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[1]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[2]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[3]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[4]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[5]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[6]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[7]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[8]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[9]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[10]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[11]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[12]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[13]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[14]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[15]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[16]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[17]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[18]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[19]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[20]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[21]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[22]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[23]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[24]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[25]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[26]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[27]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[28]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[29]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[30]~reg0.ACLR
reset_n => incoming_flash_ssram_tristate_bridge_data[31]~reg0.ACLR
reset_n => outputenable_n_to_the_ssram~reg0.PRESET
reset_n => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1_shift_register[0].ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1_shift_register[1].ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1_shift_register[0].ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1_shift_register[1].ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1_shift_register[2].ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1_shift_register[3].ACLR
reset_n => read_n_to_the_ext_flash~reg0.PRESET
reset_n => select_n_to_the_ext_flash~reg0.PRESET
reset_n => write_n_to_the_ext_flash~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[0].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[1].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[2].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[3].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[4].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[5].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[6].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[7].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[8].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[9].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[10].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[11].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[12].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[13].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[14].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[15].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[16].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[17].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[18].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[19].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[20].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[21].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[22].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[23].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[24].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[25].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[26].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[27].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[28].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[29].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[30].ACLR
reset_n => d1_outgoing_flash_ssram_tristate_bridge_data[31].ACLR
reset_n => d1_in_a_write_cycle.ACLR
reset_n => ext_flash_s1_wait_counter[0].ACLR
reset_n => ext_flash_s1_wait_counter[1].ACLR
reset_n => ext_flash_s1_wait_counter[2].ACLR
reset_n => ext_flash_s1_wait_counter[3].ACLR
reset_n => ext_flash_s1_wait_counter[4].ACLR
adsc_n_to_the_ssram <= adsc_n_to_the_ssram~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_n_to_the_ssram[0] <= bw_n_to_the_ssram[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_n_to_the_ssram[1] <= bw_n_to_the_ssram[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_n_to_the_ssram[2] <= bw_n_to_the_ssram[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_n_to_the_ssram[3] <= bw_n_to_the_ssram[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bwe_n_to_the_ssram <= bwe_n_to_the_ssram~reg0.DB_MAX_OUTPUT_PORT_TYPE
chipenable1_n_to_the_ssram <= chipenable1_n_to_the_ssram~reg0.DB_MAX_OUTPUT_PORT_TYPE
d1_flash_ssram_tristate_bridge_avalon_slave_end_xfer <= d1_flash_ssram_tristate_bridge_avalon_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
ext_flash_s1_wait_counter_eq_0 <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[0] <= flash_ssram_tristate_bridge_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[1] <= flash_ssram_tristate_bridge_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[2] <= flash_ssram_tristate_bridge_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[3] <= flash_ssram_tristate_bridge_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[4] <= flash_ssram_tristate_bridge_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[5] <= flash_ssram_tristate_bridge_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[6] <= flash_ssram_tristate_bridge_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[7] <= flash_ssram_tristate_bridge_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[8] <= flash_ssram_tristate_bridge_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[9] <= flash_ssram_tristate_bridge_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[10] <= flash_ssram_tristate_bridge_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[11] <= flash_ssram_tristate_bridge_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[12] <= flash_ssram_tristate_bridge_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[13] <= flash_ssram_tristate_bridge_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[14] <= flash_ssram_tristate_bridge_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[15] <= flash_ssram_tristate_bridge_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[16] <= flash_ssram_tristate_bridge_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[17] <= flash_ssram_tristate_bridge_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[18] <= flash_ssram_tristate_bridge_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[19] <= flash_ssram_tristate_bridge_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[20] <= flash_ssram_tristate_bridge_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[21] <= flash_ssram_tristate_bridge_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[22] <= flash_ssram_tristate_bridge_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_address[23] <= flash_ssram_tristate_bridge_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_tristate_bridge_data[0] <> flash_ssram_tristate_bridge_data[0]
flash_ssram_tristate_bridge_data[1] <> flash_ssram_tristate_bridge_data[1]
flash_ssram_tristate_bridge_data[2] <> flash_ssram_tristate_bridge_data[2]
flash_ssram_tristate_bridge_data[3] <> flash_ssram_tristate_bridge_data[3]
flash_ssram_tristate_bridge_data[4] <> flash_ssram_tristate_bridge_data[4]
flash_ssram_tristate_bridge_data[5] <> flash_ssram_tristate_bridge_data[5]
flash_ssram_tristate_bridge_data[6] <> flash_ssram_tristate_bridge_data[6]
flash_ssram_tristate_bridge_data[7] <> flash_ssram_tristate_bridge_data[7]
flash_ssram_tristate_bridge_data[8] <> flash_ssram_tristate_bridge_data[8]
flash_ssram_tristate_bridge_data[9] <> flash_ssram_tristate_bridge_data[9]
flash_ssram_tristate_bridge_data[10] <> flash_ssram_tristate_bridge_data[10]
flash_ssram_tristate_bridge_data[11] <> flash_ssram_tristate_bridge_data[11]
flash_ssram_tristate_bridge_data[12] <> flash_ssram_tristate_bridge_data[12]
flash_ssram_tristate_bridge_data[13] <> flash_ssram_tristate_bridge_data[13]
flash_ssram_tristate_bridge_data[14] <> flash_ssram_tristate_bridge_data[14]
flash_ssram_tristate_bridge_data[15] <> flash_ssram_tristate_bridge_data[15]
flash_ssram_tristate_bridge_data[16] <> flash_ssram_tristate_bridge_data[16]
flash_ssram_tristate_bridge_data[17] <> flash_ssram_tristate_bridge_data[17]
flash_ssram_tristate_bridge_data[18] <> flash_ssram_tristate_bridge_data[18]
flash_ssram_tristate_bridge_data[19] <> flash_ssram_tristate_bridge_data[19]
flash_ssram_tristate_bridge_data[20] <> flash_ssram_tristate_bridge_data[20]
flash_ssram_tristate_bridge_data[21] <> flash_ssram_tristate_bridge_data[21]
flash_ssram_tristate_bridge_data[22] <> flash_ssram_tristate_bridge_data[22]
flash_ssram_tristate_bridge_data[23] <> flash_ssram_tristate_bridge_data[23]
flash_ssram_tristate_bridge_data[24] <> flash_ssram_tristate_bridge_data[24]
flash_ssram_tristate_bridge_data[25] <> flash_ssram_tristate_bridge_data[25]
flash_ssram_tristate_bridge_data[26] <> flash_ssram_tristate_bridge_data[26]
flash_ssram_tristate_bridge_data[27] <> flash_ssram_tristate_bridge_data[27]
flash_ssram_tristate_bridge_data[28] <> flash_ssram_tristate_bridge_data[28]
flash_ssram_tristate_bridge_data[29] <> flash_ssram_tristate_bridge_data[29]
flash_ssram_tristate_bridge_data[30] <> flash_ssram_tristate_bridge_data[30]
flash_ssram_tristate_bridge_data[31] <> flash_ssram_tristate_bridge_data[31]
incoming_flash_ssram_tristate_bridge_data[0] <= incoming_flash_ssram_tristate_bridge_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[1] <= incoming_flash_ssram_tristate_bridge_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[2] <= incoming_flash_ssram_tristate_bridge_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[3] <= incoming_flash_ssram_tristate_bridge_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[4] <= incoming_flash_ssram_tristate_bridge_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[5] <= incoming_flash_ssram_tristate_bridge_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[6] <= incoming_flash_ssram_tristate_bridge_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[7] <= incoming_flash_ssram_tristate_bridge_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[8] <= incoming_flash_ssram_tristate_bridge_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[9] <= incoming_flash_ssram_tristate_bridge_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[10] <= incoming_flash_ssram_tristate_bridge_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[11] <= incoming_flash_ssram_tristate_bridge_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[12] <= incoming_flash_ssram_tristate_bridge_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[13] <= incoming_flash_ssram_tristate_bridge_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[14] <= incoming_flash_ssram_tristate_bridge_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[15] <= incoming_flash_ssram_tristate_bridge_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[16] <= incoming_flash_ssram_tristate_bridge_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[17] <= incoming_flash_ssram_tristate_bridge_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[18] <= incoming_flash_ssram_tristate_bridge_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[19] <= incoming_flash_ssram_tristate_bridge_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[20] <= incoming_flash_ssram_tristate_bridge_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[21] <= incoming_flash_ssram_tristate_bridge_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[22] <= incoming_flash_ssram_tristate_bridge_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[23] <= incoming_flash_ssram_tristate_bridge_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[24] <= incoming_flash_ssram_tristate_bridge_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[25] <= incoming_flash_ssram_tristate_bridge_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[26] <= incoming_flash_ssram_tristate_bridge_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[27] <= incoming_flash_ssram_tristate_bridge_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[28] <= incoming_flash_ssram_tristate_bridge_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[29] <= incoming_flash_ssram_tristate_bridge_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[30] <= incoming_flash_ssram_tristate_bridge_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data[31] <= incoming_flash_ssram_tristate_bridge_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[0] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[0].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[1] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[1].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[2] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[2].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[3] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[3].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[4] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[4].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[5] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[5].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[6] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[6].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[7] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[7].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[8] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[8].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[9] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[9].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[10] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[10].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[11] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[11].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[12] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[12].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[13] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[13].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[14] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[14].DB_MAX_OUTPUT_PORT_TYPE
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[15] <= incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[15].DB_MAX_OUTPUT_PORT_TYPE
outputenable_n_to_the_ssram <= outputenable_n_to_the_ssram~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1[0] <= pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1[1] <= pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_granted_ext_flash_s1 <= pipeline_bridge_before_tristate_bridge_m1_qualified_request_ext_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_granted_ssram_s1 <= pipeline_bridge_before_tristate_bridge_m1_qualified_request_ssram_s1.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_qualified_request_ext_flash_s1 <= pipeline_bridge_before_tristate_bridge_m1_qualified_request_ext_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_qualified_request_ssram_s1 <= pipeline_bridge_before_tristate_bridge_m1_qualified_request_ssram_s1.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 <= pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1_shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 <= pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1_shift_register[3].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_requests_ext_flash_s1 <= pipeline_bridge_before_tristate_bridge_m1_requests_ext_flash_s1.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_requests_ssram_s1 <= pipeline_bridge_before_tristate_bridge_m1_requests_ssram_s1.DB_MAX_OUTPUT_PORT_TYPE
read_n_to_the_ext_flash <= read_n_to_the_ext_flash~reg0.DB_MAX_OUTPUT_PORT_TYPE
select_n_to_the_ext_flash <= select_n_to_the_ext_flash~reg0.DB_MAX_OUTPUT_PORT_TYPE
write_n_to_the_ext_flash <= write_n_to_the_ext_flash~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master_avalon_slave_0_arbitrator:the_i2c_master_avalon_slave_0
clk => d1_i2c_master_avalon_slave_0_end_xfer~reg0.CLK
i2c_master_avalon_slave_0_irq => i2c_master_avalon_slave_0_irq_from_sa.DATAIN
i2c_master_avalon_slave_0_readdata[0] => i2c_master_avalon_slave_0_readdata_from_sa[0].DATAIN
i2c_master_avalon_slave_0_readdata[1] => i2c_master_avalon_slave_0_readdata_from_sa[1].DATAIN
i2c_master_avalon_slave_0_readdata[2] => i2c_master_avalon_slave_0_readdata_from_sa[2].DATAIN
i2c_master_avalon_slave_0_readdata[3] => i2c_master_avalon_slave_0_readdata_from_sa[3].DATAIN
i2c_master_avalon_slave_0_readdata[4] => i2c_master_avalon_slave_0_readdata_from_sa[4].DATAIN
i2c_master_avalon_slave_0_readdata[5] => i2c_master_avalon_slave_0_readdata_from_sa[5].DATAIN
i2c_master_avalon_slave_0_readdata[6] => i2c_master_avalon_slave_0_readdata_from_sa[6].DATAIN
i2c_master_avalon_slave_0_readdata[7] => i2c_master_avalon_slave_0_readdata_from_sa[7].DATAIN
i2c_master_avalon_slave_0_readdata[8] => i2c_master_avalon_slave_0_readdata_from_sa[8].DATAIN
i2c_master_avalon_slave_0_readdata[9] => i2c_master_avalon_slave_0_readdata_from_sa[9].DATAIN
i2c_master_avalon_slave_0_readdata[10] => i2c_master_avalon_slave_0_readdata_from_sa[10].DATAIN
i2c_master_avalon_slave_0_readdata[11] => i2c_master_avalon_slave_0_readdata_from_sa[11].DATAIN
i2c_master_avalon_slave_0_readdata[12] => i2c_master_avalon_slave_0_readdata_from_sa[12].DATAIN
i2c_master_avalon_slave_0_readdata[13] => i2c_master_avalon_slave_0_readdata_from_sa[13].DATAIN
i2c_master_avalon_slave_0_readdata[14] => i2c_master_avalon_slave_0_readdata_from_sa[14].DATAIN
i2c_master_avalon_slave_0_readdata[15] => i2c_master_avalon_slave_0_readdata_from_sa[15].DATAIN
i2c_master_avalon_slave_0_readdata[16] => i2c_master_avalon_slave_0_readdata_from_sa[16].DATAIN
i2c_master_avalon_slave_0_readdata[17] => i2c_master_avalon_slave_0_readdata_from_sa[17].DATAIN
i2c_master_avalon_slave_0_readdata[18] => i2c_master_avalon_slave_0_readdata_from_sa[18].DATAIN
i2c_master_avalon_slave_0_readdata[19] => i2c_master_avalon_slave_0_readdata_from_sa[19].DATAIN
i2c_master_avalon_slave_0_readdata[20] => i2c_master_avalon_slave_0_readdata_from_sa[20].DATAIN
i2c_master_avalon_slave_0_readdata[21] => i2c_master_avalon_slave_0_readdata_from_sa[21].DATAIN
i2c_master_avalon_slave_0_readdata[22] => i2c_master_avalon_slave_0_readdata_from_sa[22].DATAIN
i2c_master_avalon_slave_0_readdata[23] => i2c_master_avalon_slave_0_readdata_from_sa[23].DATAIN
i2c_master_avalon_slave_0_readdata[24] => i2c_master_avalon_slave_0_readdata_from_sa[24].DATAIN
i2c_master_avalon_slave_0_readdata[25] => i2c_master_avalon_slave_0_readdata_from_sa[25].DATAIN
i2c_master_avalon_slave_0_readdata[26] => i2c_master_avalon_slave_0_readdata_from_sa[26].DATAIN
i2c_master_avalon_slave_0_readdata[27] => i2c_master_avalon_slave_0_readdata_from_sa[27].DATAIN
i2c_master_avalon_slave_0_readdata[28] => i2c_master_avalon_slave_0_readdata_from_sa[28].DATAIN
i2c_master_avalon_slave_0_readdata[29] => i2c_master_avalon_slave_0_readdata_from_sa[29].DATAIN
i2c_master_avalon_slave_0_readdata[30] => i2c_master_avalon_slave_0_readdata_from_sa[30].DATAIN
i2c_master_avalon_slave_0_readdata[31] => i2c_master_avalon_slave_0_readdata_from_sa[31].DATAIN
i2c_master_avalon_slave_0_waitrequest_n => i2c_master_avalon_slave_0_waitrequest_n_from_sa.DATAIN
i2c_master_avalon_slave_0_waitrequest_n => i2c_master_avalon_slave_0_waits_for_write.IN1
i2c_master_avalon_slave_0_waitrequest_n => i2c_master_avalon_slave_0_waits_for_read.IN1
reset_n => d1_i2c_master_avalon_slave_0_end_xfer~reg0.PRESET
reset_n => i2c_master_avalon_slave_0_reset.DATAIN
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => i2c_master_avalon_slave_0_address[0].DATAIN
slow_peripheral_bridge_m1_address_to_slave[3] => i2c_master_avalon_slave_0_address[1].DATAIN
slow_peripheral_bridge_m1_address_to_slave[4] => i2c_master_avalon_slave_0_address[2].DATAIN
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN16
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN15
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN3
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_i2c_master_avalon_slave_0.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_i2c_master_avalon_slave_0.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_i2c_master_avalon_slave_0.IN1
slow_peripheral_bridge_m1_read => i2c_master_avalon_slave_0_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_i2c_master_avalon_slave_0.IN1
slow_peripheral_bridge_m1_write => i2c_master_avalon_slave_0_write.IN1
slow_peripheral_bridge_m1_write => i2c_master_avalon_slave_0_in_a_write_cycle.IN1
slow_peripheral_bridge_m1_writedata[0] => i2c_master_avalon_slave_0_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => i2c_master_avalon_slave_0_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => i2c_master_avalon_slave_0_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => i2c_master_avalon_slave_0_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => i2c_master_avalon_slave_0_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => i2c_master_avalon_slave_0_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => i2c_master_avalon_slave_0_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => i2c_master_avalon_slave_0_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => i2c_master_avalon_slave_0_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => i2c_master_avalon_slave_0_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => i2c_master_avalon_slave_0_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => i2c_master_avalon_slave_0_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => i2c_master_avalon_slave_0_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => i2c_master_avalon_slave_0_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => i2c_master_avalon_slave_0_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => i2c_master_avalon_slave_0_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => i2c_master_avalon_slave_0_writedata[16].DATAIN
slow_peripheral_bridge_m1_writedata[17] => i2c_master_avalon_slave_0_writedata[17].DATAIN
slow_peripheral_bridge_m1_writedata[18] => i2c_master_avalon_slave_0_writedata[18].DATAIN
slow_peripheral_bridge_m1_writedata[19] => i2c_master_avalon_slave_0_writedata[19].DATAIN
slow_peripheral_bridge_m1_writedata[20] => i2c_master_avalon_slave_0_writedata[20].DATAIN
slow_peripheral_bridge_m1_writedata[21] => i2c_master_avalon_slave_0_writedata[21].DATAIN
slow_peripheral_bridge_m1_writedata[22] => i2c_master_avalon_slave_0_writedata[22].DATAIN
slow_peripheral_bridge_m1_writedata[23] => i2c_master_avalon_slave_0_writedata[23].DATAIN
slow_peripheral_bridge_m1_writedata[24] => i2c_master_avalon_slave_0_writedata[24].DATAIN
slow_peripheral_bridge_m1_writedata[25] => i2c_master_avalon_slave_0_writedata[25].DATAIN
slow_peripheral_bridge_m1_writedata[26] => i2c_master_avalon_slave_0_writedata[26].DATAIN
slow_peripheral_bridge_m1_writedata[27] => i2c_master_avalon_slave_0_writedata[27].DATAIN
slow_peripheral_bridge_m1_writedata[28] => i2c_master_avalon_slave_0_writedata[28].DATAIN
slow_peripheral_bridge_m1_writedata[29] => i2c_master_avalon_slave_0_writedata[29].DATAIN
slow_peripheral_bridge_m1_writedata[30] => i2c_master_avalon_slave_0_writedata[30].DATAIN
slow_peripheral_bridge_m1_writedata[31] => i2c_master_avalon_slave_0_writedata[31].DATAIN
d1_i2c_master_avalon_slave_0_end_xfer <= d1_i2c_master_avalon_slave_0_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_address[0] <= slow_peripheral_bridge_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_address[1] <= slow_peripheral_bridge_m1_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_address[2] <= slow_peripheral_bridge_m1_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_chipselect <= slow_peripheral_bridge_m1_qualified_request_i2c_master_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_irq_from_sa <= i2c_master_avalon_slave_0_irq.DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[0] <= i2c_master_avalon_slave_0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[1] <= i2c_master_avalon_slave_0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[2] <= i2c_master_avalon_slave_0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[3] <= i2c_master_avalon_slave_0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[4] <= i2c_master_avalon_slave_0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[5] <= i2c_master_avalon_slave_0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[6] <= i2c_master_avalon_slave_0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[7] <= i2c_master_avalon_slave_0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[8] <= i2c_master_avalon_slave_0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[9] <= i2c_master_avalon_slave_0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[10] <= i2c_master_avalon_slave_0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[11] <= i2c_master_avalon_slave_0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[12] <= i2c_master_avalon_slave_0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[13] <= i2c_master_avalon_slave_0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[14] <= i2c_master_avalon_slave_0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[15] <= i2c_master_avalon_slave_0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[16] <= i2c_master_avalon_slave_0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[17] <= i2c_master_avalon_slave_0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[18] <= i2c_master_avalon_slave_0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[19] <= i2c_master_avalon_slave_0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[20] <= i2c_master_avalon_slave_0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[21] <= i2c_master_avalon_slave_0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[22] <= i2c_master_avalon_slave_0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[23] <= i2c_master_avalon_slave_0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[24] <= i2c_master_avalon_slave_0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[25] <= i2c_master_avalon_slave_0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[26] <= i2c_master_avalon_slave_0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[27] <= i2c_master_avalon_slave_0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[28] <= i2c_master_avalon_slave_0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[29] <= i2c_master_avalon_slave_0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[30] <= i2c_master_avalon_slave_0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_readdata_from_sa[31] <= i2c_master_avalon_slave_0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_waitrequest_n_from_sa <= i2c_master_avalon_slave_0_waitrequest_n.DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_write <= i2c_master_avalon_slave_0_write.DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[0] <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[1] <= slow_peripheral_bridge_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[2] <= slow_peripheral_bridge_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[3] <= slow_peripheral_bridge_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[4] <= slow_peripheral_bridge_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[5] <= slow_peripheral_bridge_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[6] <= slow_peripheral_bridge_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[7] <= slow_peripheral_bridge_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[8] <= slow_peripheral_bridge_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[9] <= slow_peripheral_bridge_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[10] <= slow_peripheral_bridge_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[11] <= slow_peripheral_bridge_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[12] <= slow_peripheral_bridge_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[13] <= slow_peripheral_bridge_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[14] <= slow_peripheral_bridge_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[15] <= slow_peripheral_bridge_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[16] <= slow_peripheral_bridge_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[17] <= slow_peripheral_bridge_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[18] <= slow_peripheral_bridge_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[19] <= slow_peripheral_bridge_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[20] <= slow_peripheral_bridge_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[21] <= slow_peripheral_bridge_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[22] <= slow_peripheral_bridge_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[23] <= slow_peripheral_bridge_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[24] <= slow_peripheral_bridge_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[25] <= slow_peripheral_bridge_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[26] <= slow_peripheral_bridge_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[27] <= slow_peripheral_bridge_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[28] <= slow_peripheral_bridge_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[29] <= slow_peripheral_bridge_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[30] <= slow_peripheral_bridge_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
i2c_master_avalon_slave_0_writedata[31] <= slow_peripheral_bridge_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_i2c_master_avalon_slave_0 <= slow_peripheral_bridge_m1_qualified_request_i2c_master_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_i2c_master_avalon_slave_0 <= slow_peripheral_bridge_m1_qualified_request_i2c_master_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_i2c_master_avalon_slave_0 <= slow_peripheral_bridge_m1_read_data_valid_i2c_master_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_i2c_master_avalon_slave_0 <= slow_peripheral_bridge_m1_requests_i2c_master_avalon_slave_0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master
scl_pad_io <= opencores_i2c_master:i2c_master.scl_pad_io
sda_pad_io <> opencores_i2c_master:i2c_master.sda_pad_io
wb_ack_o <= opencores_i2c_master:i2c_master.wb_ack_o
wb_adr_i[0] => wb_adr_i[0].IN1
wb_adr_i[1] => wb_adr_i[1].IN1
wb_adr_i[2] => wb_adr_i[2].IN1
wb_clk_i => wb_clk_i.IN1
wb_cs_i => wb_cs_i.IN1
wb_dat_i[0] => wb_dat_i[0].IN1
wb_dat_i[1] => wb_dat_i[1].IN1
wb_dat_i[2] => wb_dat_i[2].IN1
wb_dat_i[3] => wb_dat_i[3].IN1
wb_dat_i[4] => wb_dat_i[4].IN1
wb_dat_i[5] => wb_dat_i[5].IN1
wb_dat_i[6] => wb_dat_i[6].IN1
wb_dat_i[7] => wb_dat_i[7].IN1
wb_dat_i[8] => wb_dat_i[8].IN1
wb_dat_i[9] => wb_dat_i[9].IN1
wb_dat_i[10] => wb_dat_i[10].IN1
wb_dat_i[11] => wb_dat_i[11].IN1
wb_dat_i[12] => wb_dat_i[12].IN1
wb_dat_i[13] => wb_dat_i[13].IN1
wb_dat_i[14] => wb_dat_i[14].IN1
wb_dat_i[15] => wb_dat_i[15].IN1
wb_dat_i[16] => wb_dat_i[16].IN1
wb_dat_i[17] => wb_dat_i[17].IN1
wb_dat_i[18] => wb_dat_i[18].IN1
wb_dat_i[19] => wb_dat_i[19].IN1
wb_dat_i[20] => wb_dat_i[20].IN1
wb_dat_i[21] => wb_dat_i[21].IN1
wb_dat_i[22] => wb_dat_i[22].IN1
wb_dat_i[23] => wb_dat_i[23].IN1
wb_dat_i[24] => wb_dat_i[24].IN1
wb_dat_i[25] => wb_dat_i[25].IN1
wb_dat_i[26] => wb_dat_i[26].IN1
wb_dat_i[27] => wb_dat_i[27].IN1
wb_dat_i[28] => wb_dat_i[28].IN1
wb_dat_i[29] => wb_dat_i[29].IN1
wb_dat_i[30] => wb_dat_i[30].IN1
wb_dat_i[31] => wb_dat_i[31].IN1
wb_dat_o[0] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[1] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[2] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[3] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[4] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[5] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[6] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[7] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[8] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[9] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[10] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[11] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[12] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[13] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[14] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[15] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[16] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[17] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[18] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[19] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[20] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[21] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[22] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[23] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[24] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[25] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[26] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[27] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[28] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[29] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[30] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_dat_o[31] <= opencores_i2c_master:i2c_master.wb_dat_o
wb_err_o <= opencores_i2c_master:i2c_master.wb_err_o
wb_inta_o <= opencores_i2c_master:i2c_master.wb_inta_o
wb_rst_i => wb_rst_i.IN1
wb_we_i => wb_we_i.IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master
scl_pad_io <= scl_pad_i.DB_MAX_OUTPUT_PORT_TYPE
sda_pad_io <> sda_pad_io
wb_ack_o <= i2c_master_top:i2c_top_inst.wb_ack_o
wb_adr_i[0] => i2c_master_top:i2c_top_inst.wb_adr_i[0]
wb_adr_i[1] => i2c_master_top:i2c_top_inst.wb_adr_i[1]
wb_adr_i[2] => i2c_master_top:i2c_top_inst.wb_adr_i[2]
wb_clk_i => i2c_master_top:i2c_top_inst.wb_clk_i
wb_dat_i[0] => i2c_master_top:i2c_top_inst.wb_dat_i[0]
wb_dat_i[1] => i2c_master_top:i2c_top_inst.wb_dat_i[1]
wb_dat_i[2] => i2c_master_top:i2c_top_inst.wb_dat_i[2]
wb_dat_i[3] => i2c_master_top:i2c_top_inst.wb_dat_i[3]
wb_dat_i[4] => i2c_master_top:i2c_top_inst.wb_dat_i[4]
wb_dat_i[5] => i2c_master_top:i2c_top_inst.wb_dat_i[5]
wb_dat_i[6] => i2c_master_top:i2c_top_inst.wb_dat_i[6]
wb_dat_i[7] => i2c_master_top:i2c_top_inst.wb_dat_i[7]
wb_dat_i[8] => ~NO_FANOUT~
wb_dat_i[9] => ~NO_FANOUT~
wb_dat_i[10] => ~NO_FANOUT~
wb_dat_i[11] => ~NO_FANOUT~
wb_dat_i[12] => ~NO_FANOUT~
wb_dat_i[13] => ~NO_FANOUT~
wb_dat_i[14] => ~NO_FANOUT~
wb_dat_i[15] => ~NO_FANOUT~
wb_dat_i[16] => ~NO_FANOUT~
wb_dat_i[17] => ~NO_FANOUT~
wb_dat_i[18] => ~NO_FANOUT~
wb_dat_i[19] => ~NO_FANOUT~
wb_dat_i[20] => ~NO_FANOUT~
wb_dat_i[21] => ~NO_FANOUT~
wb_dat_i[22] => ~NO_FANOUT~
wb_dat_i[23] => ~NO_FANOUT~
wb_dat_i[24] => ~NO_FANOUT~
wb_dat_i[25] => ~NO_FANOUT~
wb_dat_i[26] => ~NO_FANOUT~
wb_dat_i[27] => ~NO_FANOUT~
wb_dat_i[28] => ~NO_FANOUT~
wb_dat_i[29] => ~NO_FANOUT~
wb_dat_i[30] => ~NO_FANOUT~
wb_dat_i[31] => ~NO_FANOUT~
wb_dat_o[0] <= i2c_master_top:i2c_top_inst.wb_dat_o[0]
wb_dat_o[1] <= i2c_master_top:i2c_top_inst.wb_dat_o[1]
wb_dat_o[2] <= i2c_master_top:i2c_top_inst.wb_dat_o[2]
wb_dat_o[3] <= i2c_master_top:i2c_top_inst.wb_dat_o[3]
wb_dat_o[4] <= i2c_master_top:i2c_top_inst.wb_dat_o[4]
wb_dat_o[5] <= i2c_master_top:i2c_top_inst.wb_dat_o[5]
wb_dat_o[6] <= i2c_master_top:i2c_top_inst.wb_dat_o[6]
wb_dat_o[7] <= i2c_master_top:i2c_top_inst.wb_dat_o[7]
wb_dat_o[8] <= <GND>
wb_dat_o[9] <= <GND>
wb_dat_o[10] <= <GND>
wb_dat_o[11] <= <GND>
wb_dat_o[12] <= <GND>
wb_dat_o[13] <= <GND>
wb_dat_o[14] <= <GND>
wb_dat_o[15] <= <GND>
wb_dat_o[16] <= <GND>
wb_dat_o[17] <= <GND>
wb_dat_o[18] <= <GND>
wb_dat_o[19] <= <GND>
wb_dat_o[20] <= <GND>
wb_dat_o[21] <= <GND>
wb_dat_o[22] <= <GND>
wb_dat_o[23] <= <GND>
wb_dat_o[24] <= <GND>
wb_dat_o[25] <= <GND>
wb_dat_o[26] <= <GND>
wb_dat_o[27] <= <GND>
wb_dat_o[28] <= <GND>
wb_dat_o[29] <= <GND>
wb_dat_o[30] <= <GND>
wb_dat_o[31] <= <GND>
wb_err_o <= comb.DB_MAX_OUTPUT_PORT_TYPE
wb_rst_i => i2c_master_top:i2c_top_inst.wb_rst_i
wb_cs_i => i2c_master_top:i2c_top_inst.wb_stb_i
wb_cs_i => i2c_master_top:i2c_top_inst.wb_cyc_i
wb_we_i => i2c_master_top:i2c_top_inst.wb_we_i
wb_inta_o <= i2c_master_top:i2c_top_inst.wb_inta_o


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master|i2c_master_top:i2c_top_inst
wb_clk_i => i2c_master_byte_ctrl:u1.clk
wb_clk_i => wb_inta_o~reg0.CLK
wb_clk_i => irq_flag.CLK
wb_clk_i => tip.CLK
wb_clk_i => rxack.CLK
wb_clk_i => cr[0].CLK
wb_clk_i => cr[1].CLK
wb_clk_i => cr[2].CLK
wb_clk_i => cr[3].CLK
wb_clk_i => cr[4].CLK
wb_clk_i => cr[5].CLK
wb_clk_i => cr[6].CLK
wb_clk_i => cr[7].CLK
wb_clk_i => txr[0].CLK
wb_clk_i => txr[1].CLK
wb_clk_i => txr[2].CLK
wb_clk_i => txr[3].CLK
wb_clk_i => txr[4].CLK
wb_clk_i => txr[5].CLK
wb_clk_i => txr[6].CLK
wb_clk_i => txr[7].CLK
wb_clk_i => ctr[0].CLK
wb_clk_i => ctr[1].CLK
wb_clk_i => ctr[2].CLK
wb_clk_i => ctr[3].CLK
wb_clk_i => ctr[4].CLK
wb_clk_i => ctr[5].CLK
wb_clk_i => ctr[6].CLK
wb_clk_i => ctr[7].CLK
wb_clk_i => prer[0].CLK
wb_clk_i => prer[1].CLK
wb_clk_i => prer[2].CLK
wb_clk_i => prer[3].CLK
wb_clk_i => prer[4].CLK
wb_clk_i => prer[5].CLK
wb_clk_i => prer[6].CLK
wb_clk_i => prer[7].CLK
wb_clk_i => prer[8].CLK
wb_clk_i => prer[9].CLK
wb_clk_i => prer[10].CLK
wb_clk_i => prer[11].CLK
wb_clk_i => prer[12].CLK
wb_clk_i => prer[13].CLK
wb_clk_i => prer[14].CLK
wb_clk_i => prer[15].CLK
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => prer.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => ctr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => txr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => cr.OUTPUTSELECT
wb_rst_i => rxack.OUTPUTSELECT
wb_rst_i => tip.OUTPUTSELECT
wb_rst_i => irq_flag.OUTPUTSELECT
wb_rst_i => wb_inta_o.OUTPUTSELECT
wb_rst_i => i2c_master_byte_ctrl:u1.rst
arst_i => i2c_master_byte_ctrl:u1.nReset
arst_i => cr[0].ACLR
arst_i => cr[1].ACLR
arst_i => cr[2].ACLR
arst_i => cr[3].ACLR
arst_i => cr[4].ACLR
arst_i => cr[5].ACLR
arst_i => cr[6].ACLR
arst_i => cr[7].ACLR
arst_i => txr[0].ACLR
arst_i => txr[1].ACLR
arst_i => txr[2].ACLR
arst_i => txr[3].ACLR
arst_i => txr[4].ACLR
arst_i => txr[5].ACLR
arst_i => txr[6].ACLR
arst_i => txr[7].ACLR
arst_i => ctr[0].ACLR
arst_i => ctr[1].ACLR
arst_i => ctr[2].ACLR
arst_i => ctr[3].ACLR
arst_i => ctr[4].ACLR
arst_i => ctr[5].ACLR
arst_i => ctr[6].ACLR
arst_i => ctr[7].ACLR
arst_i => prer[0].PRESET
arst_i => prer[1].PRESET
arst_i => prer[2].PRESET
arst_i => prer[3].PRESET
arst_i => prer[4].PRESET
arst_i => prer[5].PRESET
arst_i => prer[6].PRESET
arst_i => prer[7].PRESET
arst_i => prer[8].PRESET
arst_i => prer[9].PRESET
arst_i => prer[10].PRESET
arst_i => prer[11].PRESET
arst_i => prer[12].PRESET
arst_i => prer[13].PRESET
arst_i => prer[14].PRESET
arst_i => prer[15].PRESET
arst_i => wb_inta_o~reg0.ACLR
arst_i => irq_flag.ACLR
arst_i => tip.ACLR
arst_i => rxack.ACLR
wb_adr_i[0] => Mux0.IN3
wb_adr_i[0] => Mux1.IN3
wb_adr_i[0] => Mux2.IN4
wb_adr_i[0] => Mux3.IN4
wb_adr_i[0] => Mux4.IN4
wb_adr_i[0] => Mux5.IN4
wb_adr_i[0] => Mux6.IN3
wb_adr_i[0] => Mux7.IN3
wb_adr_i[0] => Mux8.IN1
wb_adr_i[0] => Mux9.IN1
wb_adr_i[0] => Mux10.IN1
wb_adr_i[0] => Mux11.IN1
wb_adr_i[0] => Mux12.IN1
wb_adr_i[0] => Mux13.IN1
wb_adr_i[0] => Mux14.IN1
wb_adr_i[0] => Mux15.IN1
wb_adr_i[0] => Mux16.IN1
wb_adr_i[0] => Mux17.IN1
wb_adr_i[0] => Mux18.IN1
wb_adr_i[0] => Mux19.IN1
wb_adr_i[0] => Mux20.IN1
wb_adr_i[0] => Mux21.IN1
wb_adr_i[0] => Mux22.IN1
wb_adr_i[0] => Mux23.IN1
wb_adr_i[0] => Mux24.IN1
wb_adr_i[0] => Mux25.IN1
wb_adr_i[0] => Mux26.IN1
wb_adr_i[0] => Mux27.IN1
wb_adr_i[0] => Mux28.IN1
wb_adr_i[0] => Mux29.IN1
wb_adr_i[0] => Mux30.IN1
wb_adr_i[0] => Mux31.IN1
wb_adr_i[0] => Mux32.IN1
wb_adr_i[0] => Mux33.IN1
wb_adr_i[0] => Mux34.IN1
wb_adr_i[0] => Mux35.IN1
wb_adr_i[0] => Mux36.IN1
wb_adr_i[0] => Mux37.IN1
wb_adr_i[0] => Mux38.IN1
wb_adr_i[0] => Mux39.IN1
wb_adr_i[0] => Equal0.IN5
wb_adr_i[1] => Mux0.IN2
wb_adr_i[1] => Mux1.IN2
wb_adr_i[1] => Mux2.IN3
wb_adr_i[1] => Mux3.IN3
wb_adr_i[1] => Mux4.IN3
wb_adr_i[1] => Mux5.IN3
wb_adr_i[1] => Mux6.IN2
wb_adr_i[1] => Mux7.IN2
wb_adr_i[1] => Mux8.IN0
wb_adr_i[1] => Mux9.IN0
wb_adr_i[1] => Mux10.IN0
wb_adr_i[1] => Mux11.IN0
wb_adr_i[1] => Mux12.IN0
wb_adr_i[1] => Mux13.IN0
wb_adr_i[1] => Mux14.IN0
wb_adr_i[1] => Mux15.IN0
wb_adr_i[1] => Mux16.IN0
wb_adr_i[1] => Mux17.IN0
wb_adr_i[1] => Mux18.IN0
wb_adr_i[1] => Mux19.IN0
wb_adr_i[1] => Mux20.IN0
wb_adr_i[1] => Mux21.IN0
wb_adr_i[1] => Mux22.IN0
wb_adr_i[1] => Mux23.IN0
wb_adr_i[1] => Mux24.IN0
wb_adr_i[1] => Mux25.IN0
wb_adr_i[1] => Mux26.IN0
wb_adr_i[1] => Mux27.IN0
wb_adr_i[1] => Mux28.IN0
wb_adr_i[1] => Mux29.IN0
wb_adr_i[1] => Mux30.IN0
wb_adr_i[1] => Mux31.IN0
wb_adr_i[1] => Mux32.IN0
wb_adr_i[1] => Mux33.IN0
wb_adr_i[1] => Mux34.IN0
wb_adr_i[1] => Mux35.IN0
wb_adr_i[1] => Mux36.IN0
wb_adr_i[1] => Mux37.IN0
wb_adr_i[1] => Mux38.IN0
wb_adr_i[1] => Mux39.IN0
wb_adr_i[1] => Equal0.IN4
wb_adr_i[2] => Mux0.IN1
wb_adr_i[2] => Mux1.IN1
wb_adr_i[2] => Mux2.IN2
wb_adr_i[2] => Mux3.IN2
wb_adr_i[2] => Mux4.IN2
wb_adr_i[2] => Mux5.IN2
wb_adr_i[2] => Mux6.IN1
wb_adr_i[2] => Mux7.IN1
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => prer.OUTPUTSELECT
wb_adr_i[2] => ctr.OUTPUTSELECT
wb_adr_i[2] => ctr.OUTPUTSELECT
wb_adr_i[2] => ctr.OUTPUTSELECT
wb_adr_i[2] => ctr.OUTPUTSELECT
wb_adr_i[2] => ctr.OUTPUTSELECT
wb_adr_i[2] => ctr.OUTPUTSELECT
wb_adr_i[2] => ctr.OUTPUTSELECT
wb_adr_i[2] => ctr.OUTPUTSELECT
wb_adr_i[2] => txr.OUTPUTSELECT
wb_adr_i[2] => txr.OUTPUTSELECT
wb_adr_i[2] => txr.OUTPUTSELECT
wb_adr_i[2] => txr.OUTPUTSELECT
wb_adr_i[2] => txr.OUTPUTSELECT
wb_adr_i[2] => txr.OUTPUTSELECT
wb_adr_i[2] => txr.OUTPUTSELECT
wb_adr_i[2] => txr.OUTPUTSELECT
wb_adr_i[2] => cr.OUTPUTSELECT
wb_adr_i[2] => cr.OUTPUTSELECT
wb_adr_i[2] => cr.OUTPUTSELECT
wb_adr_i[2] => cr.OUTPUTSELECT
wb_adr_i[2] => cr.OUTPUTSELECT
wb_adr_i[2] => cr.OUTPUTSELECT
wb_adr_i[2] => cr.OUTPUTSELECT
wb_adr_i[2] => cr.OUTPUTSELECT
wb_dat_i[0] => Mux15.IN2
wb_dat_i[0] => Mux23.IN2
wb_dat_i[0] => Mux31.IN2
wb_dat_i[0] => Mux39.IN2
wb_dat_i[0] => cr.DATAB
wb_dat_i[1] => Mux14.IN2
wb_dat_i[1] => Mux22.IN2
wb_dat_i[1] => Mux30.IN2
wb_dat_i[1] => Mux38.IN2
wb_dat_i[1] => cr.DATAB
wb_dat_i[2] => Mux13.IN2
wb_dat_i[2] => Mux21.IN2
wb_dat_i[2] => Mux29.IN2
wb_dat_i[2] => Mux37.IN2
wb_dat_i[2] => cr.DATAB
wb_dat_i[3] => Mux12.IN2
wb_dat_i[3] => Mux20.IN2
wb_dat_i[3] => Mux28.IN2
wb_dat_i[3] => Mux36.IN2
wb_dat_i[3] => cr.DATAB
wb_dat_i[4] => Mux11.IN2
wb_dat_i[4] => Mux19.IN2
wb_dat_i[4] => Mux27.IN2
wb_dat_i[4] => Mux35.IN2
wb_dat_i[4] => cr.DATAB
wb_dat_i[5] => Mux10.IN2
wb_dat_i[5] => Mux18.IN2
wb_dat_i[5] => Mux26.IN2
wb_dat_i[5] => Mux34.IN2
wb_dat_i[5] => cr.DATAB
wb_dat_i[6] => Mux9.IN2
wb_dat_i[6] => Mux17.IN2
wb_dat_i[6] => Mux25.IN2
wb_dat_i[6] => Mux33.IN2
wb_dat_i[6] => cr.DATAB
wb_dat_i[7] => Mux8.IN2
wb_dat_i[7] => Mux16.IN2
wb_dat_i[7] => Mux24.IN2
wb_dat_i[7] => Mux32.IN2
wb_dat_i[7] => cr.DATAB
wb_dat_o[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
wb_dat_o[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
wb_we_i => regs_block.IN1
wb_stb_i => wb_ack_o.IN0
wb_cyc_i => wb_ack_o.IN1
wb_ack_o <= wb_ack_o.DB_MAX_OUTPUT_PORT_TYPE
wb_inta_o <= wb_inta_o~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl_pad_i => i2c_master_byte_ctrl:u1.scl_i
scl_pad_o <= i2c_master_byte_ctrl:u1.scl_o
scl_padoen_o <= i2c_master_byte_ctrl:u1.scl_oen
sda_pad_i => i2c_master_byte_ctrl:u1.sda_i
sda_pad_o <= i2c_master_byte_ctrl:u1.sda_o
sda_padoen_o <= i2c_master_byte_ctrl:u1.sda_oen


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1
clk => i2c_master_bit_ctrl:u1.clk
clk => ack_out~reg0.CLK
clk => host_ack.CLK
clk => ld.CLK
clk => shift.CLK
clk => core_txd.CLK
clk => core_cmd[0].CLK
clk => core_cmd[1].CLK
clk => core_cmd[2].CLK
clk => core_cmd[3].CLK
clk => dcnt[0].CLK
clk => dcnt[1].CLK
clk => dcnt[2].CLK
clk => sr[0].CLK
clk => sr[1].CLK
clk => sr[2].CLK
clk => sr[3].CLK
clk => sr[4].CLK
clk => sr[5].CLK
clk => sr[6].CLK
clk => sr[7].CLK
clk => \statemachine:c_state~1.DATAIN
rst => sr.OUTPUTSELECT
rst => sr.OUTPUTSELECT
rst => sr.OUTPUTSELECT
rst => sr.OUTPUTSELECT
rst => sr.OUTPUTSELECT
rst => sr.OUTPUTSELECT
rst => sr.OUTPUTSELECT
rst => sr.OUTPUTSELECT
rst => dcnt.OUTPUTSELECT
rst => dcnt.OUTPUTSELECT
rst => dcnt.OUTPUTSELECT
rst => core_cmd.OUTPUTSELECT
rst => core_cmd.OUTPUTSELECT
rst => core_cmd.OUTPUTSELECT
rst => core_cmd.OUTPUTSELECT
rst => core_txd.OUTPUTSELECT
rst => shift.OUTPUTSELECT
rst => ld.OUTPUTSELECT
rst => host_ack.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => ack_out.OUTPUTSELECT
rst => i2c_master_bit_ctrl:u1.rst
nReset => i2c_master_bit_ctrl:u1.nReset
nReset => ack_out~reg0.ACLR
nReset => host_ack.ACLR
nReset => ld.ACLR
nReset => shift.ACLR
nReset => core_txd.ACLR
nReset => core_cmd[0].ACLR
nReset => core_cmd[1].ACLR
nReset => core_cmd[2].ACLR
nReset => core_cmd[3].ACLR
nReset => sr[0].ACLR
nReset => sr[1].ACLR
nReset => sr[2].ACLR
nReset => sr[3].ACLR
nReset => sr[4].ACLR
nReset => sr[5].ACLR
nReset => sr[6].ACLR
nReset => sr[7].ACLR
nReset => dcnt[0].ACLR
nReset => dcnt[1].ACLR
nReset => dcnt[2].ACLR
nReset => \statemachine:c_state~3.DATAIN
ena => i2c_master_bit_ctrl:u1.ena
clk_cnt[0] => i2c_master_bit_ctrl:u1.clk_cnt[0]
clk_cnt[1] => i2c_master_bit_ctrl:u1.clk_cnt[1]
clk_cnt[2] => i2c_master_bit_ctrl:u1.clk_cnt[2]
clk_cnt[3] => i2c_master_bit_ctrl:u1.clk_cnt[3]
clk_cnt[4] => i2c_master_bit_ctrl:u1.clk_cnt[4]
clk_cnt[5] => i2c_master_bit_ctrl:u1.clk_cnt[5]
clk_cnt[6] => i2c_master_bit_ctrl:u1.clk_cnt[6]
clk_cnt[7] => i2c_master_bit_ctrl:u1.clk_cnt[7]
clk_cnt[8] => i2c_master_bit_ctrl:u1.clk_cnt[8]
clk_cnt[9] => i2c_master_bit_ctrl:u1.clk_cnt[9]
clk_cnt[10] => i2c_master_bit_ctrl:u1.clk_cnt[10]
clk_cnt[11] => i2c_master_bit_ctrl:u1.clk_cnt[11]
clk_cnt[12] => i2c_master_bit_ctrl:u1.clk_cnt[12]
clk_cnt[13] => i2c_master_bit_ctrl:u1.clk_cnt[13]
clk_cnt[14] => i2c_master_bit_ctrl:u1.clk_cnt[14]
clk_cnt[15] => i2c_master_bit_ctrl:u1.clk_cnt[15]
start => core_cmd.OUTPUTSELECT
start => core_cmd.OUTPUTSELECT
start => host_ack.OUTPUTSELECT
start => c_state.DATAB
start => core_cmd.DATAB
stop => go.IN1
stop => c_state.DATAB
stop => core_cmd.DATAB
stop => c_state.DATAB
read => go.IN0
read => core_cmd.OUTPUTSELECT
read => core_cmd.DATAA
read => host_ack.OUTPUTSELECT
read => c_state.DATAB
read => core_cmd.DATAB
read => core_cmd.DATAB
read => c_state.DATAB
write => go.IN1
write => core_cmd.DATAA
write => host_ack.DATAA
ack_in => core_txd.DATAB
ack_in => core_txd.DATAA
din[0] => sr.DATAB
din[1] => sr.DATAB
din[2] => sr.DATAB
din[3] => sr.DATAB
din[4] => sr.DATAB
din[5] => sr.DATAB
din[6] => sr.DATAB
din[7] => sr.DATAB
cmd_ack <= host_ack.DB_MAX_OUTPUT_PORT_TYPE
ack_out <= ack_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_busy <= i2c_master_bit_ctrl:u1.busy
dout[0] <= sr[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= sr[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= sr[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= sr[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= sr[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= sr[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= sr[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= sr[7].DB_MAX_OUTPUT_PORT_TYPE
scl_i => i2c_master_bit_ctrl:u1.scl_i
scl_o <= i2c_master_bit_ctrl:u1.scl_o
scl_oen <= i2c_master_bit_ctrl:u1.scl_oen
sda_i => i2c_master_bit_ctrl:u1.sda_i
sda_o <= i2c_master_bit_ctrl:u1.sda_o
sda_oen <= i2c_master_bit_ctrl:u1.sda_oen


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1
clk => isda_oen.CLK
clk => iscl_oen.CLK
clk => dout~reg0.CLK
clk => cmd_ack~reg0.CLK
clk => \bus_status_ctrl:ibusy.CLK
clk => \bus_status_ctrl:sto_condition.CLK
clk => \bus_status_ctrl:sta_condition.CLK
clk => \bus_status_ctrl:dSDA.CLK
clk => clk_en.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => dscl_oen.CLK
clk => sSDA.CLK
clk => sSCL.CLK
clk => c_state~1.DATAIN
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => cnt.OUTPUTSELECT
rst => clk_en.OUTPUTSELECT
rst => ibusy.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => c_state.OUTPUTSELECT
rst => dout.OUTPUTSELECT
rst => iscl_oen.OUTPUTSELECT
rst => isda_oen.OUTPUTSELECT
nReset => dout~reg0.ACLR
nReset => cmd_ack~reg0.ACLR
nReset => \bus_status_ctrl:ibusy.ACLR
nReset => isda_oen.PRESET
nReset => iscl_oen.PRESET
nReset => clk_en.PRESET
nReset => cnt[0].ACLR
nReset => cnt[1].ACLR
nReset => cnt[2].ACLR
nReset => cnt[3].ACLR
nReset => cnt[4].ACLR
nReset => cnt[5].ACLR
nReset => cnt[6].ACLR
nReset => cnt[7].ACLR
nReset => cnt[8].ACLR
nReset => cnt[9].ACLR
nReset => cnt[10].ACLR
nReset => cnt[11].ACLR
nReset => cnt[12].ACLR
nReset => cnt[13].ACLR
nReset => cnt[14].ACLR
nReset => cnt[15].ACLR
nReset => c_state~3.DATAIN
ena => gen_clken.IN1
clk_cnt[0] => cnt.DATAB
clk_cnt[1] => cnt.DATAB
clk_cnt[2] => cnt.DATAB
clk_cnt[3] => cnt.DATAB
clk_cnt[4] => cnt.DATAB
clk_cnt[5] => cnt.DATAB
clk_cnt[6] => cnt.DATAB
clk_cnt[7] => cnt.DATAB
clk_cnt[8] => cnt.DATAB
clk_cnt[9] => cnt.DATAB
clk_cnt[10] => cnt.DATAB
clk_cnt[11] => cnt.DATAB
clk_cnt[12] => cnt.DATAB
clk_cnt[13] => cnt.DATAB
clk_cnt[14] => cnt.DATAB
clk_cnt[15] => cnt.DATAB
cmd[0] => Mux0.IN19
cmd[0] => Mux1.IN19
cmd[0] => Mux2.IN19
cmd[0] => Mux3.IN19
cmd[0] => Mux4.IN19
cmd[1] => Mux0.IN18
cmd[1] => Mux1.IN18
cmd[1] => Mux2.IN18
cmd[1] => Mux3.IN18
cmd[1] => Mux4.IN18
cmd[2] => Mux0.IN17
cmd[2] => Mux1.IN17
cmd[2] => Mux2.IN17
cmd[2] => Mux3.IN17
cmd[2] => Mux4.IN17
cmd[3] => Mux0.IN16
cmd[3] => Mux1.IN16
cmd[3] => Mux2.IN16
cmd[3] => Mux3.IN16
cmd[3] => Mux4.IN16
cmd_ack <= cmd_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= \bus_status_ctrl:ibusy.DB_MAX_OUTPUT_PORT_TYPE
din => Selector2.IN5
dout <= dout~reg0.DB_MAX_OUTPUT_PORT_TYPE
scl_i => sSCL.DATAIN
scl_o <= <GND>
scl_oen <= iscl_oen.DB_MAX_OUTPUT_PORT_TYPE
sda_i => sSDA.DATAIN
sda_o <= <GND>
sda_oen <= isda_oen.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave
clk => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.CLK
jtag_uart_avalon_jtag_slave_dataavailable => jtag_uart_avalon_jtag_slave_dataavailable_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_irq => jtag_uart_avalon_jtag_slave_irq_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_readdata[0] => jtag_uart_avalon_jtag_slave_readdata_from_sa[0].DATAIN
jtag_uart_avalon_jtag_slave_readdata[1] => jtag_uart_avalon_jtag_slave_readdata_from_sa[1].DATAIN
jtag_uart_avalon_jtag_slave_readdata[2] => jtag_uart_avalon_jtag_slave_readdata_from_sa[2].DATAIN
jtag_uart_avalon_jtag_slave_readdata[3] => jtag_uart_avalon_jtag_slave_readdata_from_sa[3].DATAIN
jtag_uart_avalon_jtag_slave_readdata[4] => jtag_uart_avalon_jtag_slave_readdata_from_sa[4].DATAIN
jtag_uart_avalon_jtag_slave_readdata[5] => jtag_uart_avalon_jtag_slave_readdata_from_sa[5].DATAIN
jtag_uart_avalon_jtag_slave_readdata[6] => jtag_uart_avalon_jtag_slave_readdata_from_sa[6].DATAIN
jtag_uart_avalon_jtag_slave_readdata[7] => jtag_uart_avalon_jtag_slave_readdata_from_sa[7].DATAIN
jtag_uart_avalon_jtag_slave_readdata[8] => jtag_uart_avalon_jtag_slave_readdata_from_sa[8].DATAIN
jtag_uart_avalon_jtag_slave_readdata[9] => jtag_uart_avalon_jtag_slave_readdata_from_sa[9].DATAIN
jtag_uart_avalon_jtag_slave_readdata[10] => jtag_uart_avalon_jtag_slave_readdata_from_sa[10].DATAIN
jtag_uart_avalon_jtag_slave_readdata[11] => jtag_uart_avalon_jtag_slave_readdata_from_sa[11].DATAIN
jtag_uart_avalon_jtag_slave_readdata[12] => jtag_uart_avalon_jtag_slave_readdata_from_sa[12].DATAIN
jtag_uart_avalon_jtag_slave_readdata[13] => jtag_uart_avalon_jtag_slave_readdata_from_sa[13].DATAIN
jtag_uart_avalon_jtag_slave_readdata[14] => jtag_uart_avalon_jtag_slave_readdata_from_sa[14].DATAIN
jtag_uart_avalon_jtag_slave_readdata[15] => jtag_uart_avalon_jtag_slave_readdata_from_sa[15].DATAIN
jtag_uart_avalon_jtag_slave_readdata[16] => jtag_uart_avalon_jtag_slave_readdata_from_sa[16].DATAIN
jtag_uart_avalon_jtag_slave_readdata[17] => jtag_uart_avalon_jtag_slave_readdata_from_sa[17].DATAIN
jtag_uart_avalon_jtag_slave_readdata[18] => jtag_uart_avalon_jtag_slave_readdata_from_sa[18].DATAIN
jtag_uart_avalon_jtag_slave_readdata[19] => jtag_uart_avalon_jtag_slave_readdata_from_sa[19].DATAIN
jtag_uart_avalon_jtag_slave_readdata[20] => jtag_uart_avalon_jtag_slave_readdata_from_sa[20].DATAIN
jtag_uart_avalon_jtag_slave_readdata[21] => jtag_uart_avalon_jtag_slave_readdata_from_sa[21].DATAIN
jtag_uart_avalon_jtag_slave_readdata[22] => jtag_uart_avalon_jtag_slave_readdata_from_sa[22].DATAIN
jtag_uart_avalon_jtag_slave_readdata[23] => jtag_uart_avalon_jtag_slave_readdata_from_sa[23].DATAIN
jtag_uart_avalon_jtag_slave_readdata[24] => jtag_uart_avalon_jtag_slave_readdata_from_sa[24].DATAIN
jtag_uart_avalon_jtag_slave_readdata[25] => jtag_uart_avalon_jtag_slave_readdata_from_sa[25].DATAIN
jtag_uart_avalon_jtag_slave_readdata[26] => jtag_uart_avalon_jtag_slave_readdata_from_sa[26].DATAIN
jtag_uart_avalon_jtag_slave_readdata[27] => jtag_uart_avalon_jtag_slave_readdata_from_sa[27].DATAIN
jtag_uart_avalon_jtag_slave_readdata[28] => jtag_uart_avalon_jtag_slave_readdata_from_sa[28].DATAIN
jtag_uart_avalon_jtag_slave_readdata[29] => jtag_uart_avalon_jtag_slave_readdata_from_sa[29].DATAIN
jtag_uart_avalon_jtag_slave_readdata[30] => jtag_uart_avalon_jtag_slave_readdata_from_sa[30].DATAIN
jtag_uart_avalon_jtag_slave_readdata[31] => jtag_uart_avalon_jtag_slave_readdata_from_sa[31].DATAIN
jtag_uart_avalon_jtag_slave_readyfordata => jtag_uart_avalon_jtag_slave_readyfordata_from_sa.DATAIN
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_read.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waits_for_write.IN1
jtag_uart_avalon_jtag_slave_waitrequest => jtag_uart_avalon_jtag_slave_waitrequest_from_sa.DATAIN
reset_n => jtag_uart_avalon_jtag_slave_reset_n.DATAIN
reset_n => d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.PRESET
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => Equal0.IN18
slow_peripheral_bridge_m1_address_to_slave[4] => Equal0.IN17
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN16
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN15
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN1
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_jtag_uart_avalon_jtag_slave.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => jtag_uart_avalon_jtag_slave_address.DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_jtag_uart_avalon_jtag_slave.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_jtag_uart_avalon_jtag_slave.IN1
slow_peripheral_bridge_m1_read => jtag_uart_avalon_jtag_slave_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_jtag_uart_avalon_jtag_slave.IN1
slow_peripheral_bridge_m1_write => jtag_uart_avalon_jtag_slave_in_a_write_cycle.IN1
slow_peripheral_bridge_m1_writedata[0] => jtag_uart_avalon_jtag_slave_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => jtag_uart_avalon_jtag_slave_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => jtag_uart_avalon_jtag_slave_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => jtag_uart_avalon_jtag_slave_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => jtag_uart_avalon_jtag_slave_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => jtag_uart_avalon_jtag_slave_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => jtag_uart_avalon_jtag_slave_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => jtag_uart_avalon_jtag_slave_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => jtag_uart_avalon_jtag_slave_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => jtag_uart_avalon_jtag_slave_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => jtag_uart_avalon_jtag_slave_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => jtag_uart_avalon_jtag_slave_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => jtag_uart_avalon_jtag_slave_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => jtag_uart_avalon_jtag_slave_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => jtag_uart_avalon_jtag_slave_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => jtag_uart_avalon_jtag_slave_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => jtag_uart_avalon_jtag_slave_writedata[16].DATAIN
slow_peripheral_bridge_m1_writedata[17] => jtag_uart_avalon_jtag_slave_writedata[17].DATAIN
slow_peripheral_bridge_m1_writedata[18] => jtag_uart_avalon_jtag_slave_writedata[18].DATAIN
slow_peripheral_bridge_m1_writedata[19] => jtag_uart_avalon_jtag_slave_writedata[19].DATAIN
slow_peripheral_bridge_m1_writedata[20] => jtag_uart_avalon_jtag_slave_writedata[20].DATAIN
slow_peripheral_bridge_m1_writedata[21] => jtag_uart_avalon_jtag_slave_writedata[21].DATAIN
slow_peripheral_bridge_m1_writedata[22] => jtag_uart_avalon_jtag_slave_writedata[22].DATAIN
slow_peripheral_bridge_m1_writedata[23] => jtag_uart_avalon_jtag_slave_writedata[23].DATAIN
slow_peripheral_bridge_m1_writedata[24] => jtag_uart_avalon_jtag_slave_writedata[24].DATAIN
slow_peripheral_bridge_m1_writedata[25] => jtag_uart_avalon_jtag_slave_writedata[25].DATAIN
slow_peripheral_bridge_m1_writedata[26] => jtag_uart_avalon_jtag_slave_writedata[26].DATAIN
slow_peripheral_bridge_m1_writedata[27] => jtag_uart_avalon_jtag_slave_writedata[27].DATAIN
slow_peripheral_bridge_m1_writedata[28] => jtag_uart_avalon_jtag_slave_writedata[28].DATAIN
slow_peripheral_bridge_m1_writedata[29] => jtag_uart_avalon_jtag_slave_writedata[29].DATAIN
slow_peripheral_bridge_m1_writedata[30] => jtag_uart_avalon_jtag_slave_writedata[30].DATAIN
slow_peripheral_bridge_m1_writedata[31] => jtag_uart_avalon_jtag_slave_writedata[31].DATAIN
d1_jtag_uart_avalon_jtag_slave_end_xfer <= d1_jtag_uart_avalon_jtag_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_address <= slow_peripheral_bridge_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_chipselect <= slow_peripheral_bridge_m1_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_dataavailable_from_sa <= jtag_uart_avalon_jtag_slave_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_irq_from_sa <= jtag_uart_avalon_jtag_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_read_n <= jtag_uart_avalon_jtag_slave_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] <= jtag_uart_avalon_jtag_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] <= jtag_uart_avalon_jtag_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] <= jtag_uart_avalon_jtag_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] <= jtag_uart_avalon_jtag_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] <= jtag_uart_avalon_jtag_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] <= jtag_uart_avalon_jtag_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] <= jtag_uart_avalon_jtag_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] <= jtag_uart_avalon_jtag_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] <= jtag_uart_avalon_jtag_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] <= jtag_uart_avalon_jtag_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] <= jtag_uart_avalon_jtag_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] <= jtag_uart_avalon_jtag_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] <= jtag_uart_avalon_jtag_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] <= jtag_uart_avalon_jtag_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] <= jtag_uart_avalon_jtag_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] <= jtag_uart_avalon_jtag_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] <= jtag_uart_avalon_jtag_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] <= jtag_uart_avalon_jtag_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] <= jtag_uart_avalon_jtag_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] <= jtag_uart_avalon_jtag_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] <= jtag_uart_avalon_jtag_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] <= jtag_uart_avalon_jtag_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] <= jtag_uart_avalon_jtag_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] <= jtag_uart_avalon_jtag_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] <= jtag_uart_avalon_jtag_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] <= jtag_uart_avalon_jtag_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] <= jtag_uart_avalon_jtag_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] <= jtag_uart_avalon_jtag_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] <= jtag_uart_avalon_jtag_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] <= jtag_uart_avalon_jtag_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] <= jtag_uart_avalon_jtag_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] <= jtag_uart_avalon_jtag_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_readyfordata_from_sa <= jtag_uart_avalon_jtag_slave_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_waitrequest_from_sa <= jtag_uart_avalon_jtag_slave_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_write_n <= jtag_uart_avalon_jtag_slave_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[0] <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[1] <= slow_peripheral_bridge_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[2] <= slow_peripheral_bridge_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[3] <= slow_peripheral_bridge_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[4] <= slow_peripheral_bridge_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[5] <= slow_peripheral_bridge_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[6] <= slow_peripheral_bridge_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[7] <= slow_peripheral_bridge_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[8] <= slow_peripheral_bridge_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[9] <= slow_peripheral_bridge_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[10] <= slow_peripheral_bridge_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[11] <= slow_peripheral_bridge_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[12] <= slow_peripheral_bridge_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[13] <= slow_peripheral_bridge_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[14] <= slow_peripheral_bridge_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[15] <= slow_peripheral_bridge_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[16] <= slow_peripheral_bridge_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[17] <= slow_peripheral_bridge_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[18] <= slow_peripheral_bridge_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[19] <= slow_peripheral_bridge_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[20] <= slow_peripheral_bridge_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[21] <= slow_peripheral_bridge_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[22] <= slow_peripheral_bridge_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[23] <= slow_peripheral_bridge_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[24] <= slow_peripheral_bridge_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[25] <= slow_peripheral_bridge_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[26] <= slow_peripheral_bridge_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[27] <= slow_peripheral_bridge_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[28] <= slow_peripheral_bridge_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[29] <= slow_peripheral_bridge_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[30] <= slow_peripheral_bridge_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
jtag_uart_avalon_jtag_slave_writedata[31] <= slow_peripheral_bridge_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_jtag_uart_avalon_jtag_slave <= slow_peripheral_bridge_m1_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_jtag_uart_avalon_jtag_slave <= slow_peripheral_bridge_m1_qualified_request_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_jtag_uart_avalon_jtag_slave <= slow_peripheral_bridge_m1_read_data_valid_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_jtag_uart_avalon_jtag_slave <= slow_peripheral_bridge_m1_requests_jtag_uart_avalon_jtag_slave.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart
av_address => ien_AF.OUTPUTSELECT
av_address => ien_AE.OUTPUTSELECT
av_address => ac.OUTPUTSELECT
av_address => fifo_wr.OUTPUTSELECT
av_address => woverflow.OUTPUTSELECT
av_address => rvalid.OUTPUTSELECT
av_address => read_0.DATAB
av_address => fifo_rd.IN1
av_chipselect => av_waitrequest.IN1
av_chipselect => always2.IN0
av_chipselect => always2.IN0
av_chipselect => fifo_rd.IN0
av_read_n => always2.IN1
av_read_n => av_waitrequest.IN0
av_read_n => fifo_rd.IN1
av_write_n => always2.IN1
av_write_n => av_waitrequest.IN1
av_writedata[0] => fifo_wdata[0].IN1
av_writedata[1] => fifo_wdata[1].IN1
av_writedata[2] => fifo_wdata[2].IN1
av_writedata[3] => fifo_wdata[3].IN1
av_writedata[4] => fifo_wdata[4].IN1
av_writedata[5] => fifo_wdata[5].IN1
av_writedata[6] => fifo_wdata[6].IN1
av_writedata[7] => fifo_wdata[7].IN1
av_writedata[8] => ~NO_FANOUT~
av_writedata[9] => ~NO_FANOUT~
av_writedata[10] => always2.IN1
av_writedata[11] => ~NO_FANOUT~
av_writedata[12] => ~NO_FANOUT~
av_writedata[13] => ~NO_FANOUT~
av_writedata[14] => ~NO_FANOUT~
av_writedata[15] => ~NO_FANOUT~
av_writedata[16] => ~NO_FANOUT~
av_writedata[17] => ~NO_FANOUT~
av_writedata[18] => ~NO_FANOUT~
av_writedata[19] => ~NO_FANOUT~
av_writedata[20] => ~NO_FANOUT~
av_writedata[21] => ~NO_FANOUT~
av_writedata[22] => ~NO_FANOUT~
av_writedata[23] => ~NO_FANOUT~
av_writedata[24] => ~NO_FANOUT~
av_writedata[25] => ~NO_FANOUT~
av_writedata[26] => ~NO_FANOUT~
av_writedata[27] => ~NO_FANOUT~
av_writedata[28] => ~NO_FANOUT~
av_writedata[29] => ~NO_FANOUT~
av_writedata[30] => ~NO_FANOUT~
av_writedata[31] => ~NO_FANOUT~
clk => clk.IN3
rst_n => rst_n.IN2
av_irq <= av_irq.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= ipen_AF.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= ipen_AE.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= ac.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= <GND>
av_readdata[12] <= jtag_uart_scfifo_r:the_jtag_uart_scfifo_r.fifo_EF
av_readdata[13] <= jtag_uart_scfifo_w:the_jtag_uart_scfifo_w.fifo_FF
av_readdata[14] <= woverflow.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= rvalid.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[16] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[17] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[18] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[19] <= av_readdata.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[20] <= <GND>
av_readdata[21] <= <GND>
av_readdata[22] <= <GND>
av_readdata[23] <= <GND>
av_readdata[24] <= <GND>
av_readdata[25] <= <GND>
av_readdata[26] <= <GND>
av_readdata[27] <= <GND>
av_readdata[28] <= <GND>
av_readdata[29] <= <GND>
av_readdata[30] <= <GND>
av_readdata[31] <= <GND>
av_waitrequest <= av_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= dataavailable~reg0.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= readyfordata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_wdata[0] => fifo_wdata[0].IN1
fifo_wdata[1] => fifo_wdata[1].IN1
fifo_wdata[2] => fifo_wdata[2].IN1
fifo_wdata[3] => fifo_wdata[3].IN1
fifo_wdata[4] => fifo_wdata[4].IN1
fifo_wdata[5] => fifo_wdata[5].IN1
fifo_wdata[6] => fifo_wdata[6].IN1
fifo_wdata[7] => fifo_wdata[7].IN1
fifo_wr => fifo_wr.IN1
rd_wfifo => rd_wfifo.IN1
fifo_FF <= scfifo:wfifo.full
r_dat[0] <= scfifo:wfifo.q
r_dat[1] <= scfifo:wfifo.q
r_dat[2] <= scfifo:wfifo.q
r_dat[3] <= scfifo:wfifo.q
r_dat[4] <= scfifo:wfifo.q
r_dat[5] <= scfifo:wfifo.q
r_dat[6] <= scfifo:wfifo.q
r_dat[7] <= scfifo:wfifo.q
wfifo_empty <= scfifo:wfifo.empty
wfifo_used[0] <= scfifo:wfifo.usedw
wfifo_used[1] <= scfifo:wfifo.usedw
wfifo_used[2] <= scfifo:wfifo.usedw


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
data[7] => a_fffifo:subfifo.data[7]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
q[3] <= a_fffifo:subfifo.q[3]
q[4] <= a_fffifo:subfifo.q[4]
q[5] <= a_fffifo:subfifo.q[5]
q[6] <= a_fffifo:subfifo.q[6]
q[7] <= a_fffifo:subfifo.q[7]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr
empty <= a_fffifo:subfifo.empty
full <= a_fffifo:subfifo.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo
data[0] => lpm_ff:last_data_node[1].data[0]
data[1] => lpm_ff:last_data_node[1].data[1]
data[2] => lpm_ff:last_data_node[1].data[2]
data[3] => lpm_ff:last_data_node[1].data[3]
data[4] => lpm_ff:last_data_node[1].data[4]
data[5] => lpm_ff:last_data_node[1].data[5]
data[6] => lpm_ff:last_data_node[1].data[6]
data[7] => lpm_ff:last_data_node[1].data[7]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
q[3] <= lpm_ff:output_buffer.q[3]
q[4] <= lpm_ff:output_buffer.q[4]
q[5] <= lpm_ff:output_buffer.q[5]
q[6] <= lpm_ff:output_buffer.q[6]
q[7] <= lpm_ff:output_buffer.q[7]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:last_data_node[7].enable
wreq => lpm_ff:last_data_node[6].enable
wreq => lpm_ff:last_data_node[5].enable
wreq => lpm_ff:last_data_node[4].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:last_data_node[7].clock
clock => lpm_ff:last_data_node[6].clock
clock => lpm_ff:last_data_node[5].clock
clock => lpm_ff:last_data_node[4].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:last_data_node[7].aclr
aclr => lpm_ff:last_data_node[6].aclr
aclr => lpm_ff:last_data_node[5].aclr
aclr => lpm_ff:last_data_node[4].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_dqc:auto_generated.data[0]
data[0][1] => mux_dqc:auto_generated.data[1]
data[0][2] => mux_dqc:auto_generated.data[2]
data[0][3] => mux_dqc:auto_generated.data[3]
data[0][4] => mux_dqc:auto_generated.data[4]
data[0][5] => mux_dqc:auto_generated.data[5]
data[0][6] => mux_dqc:auto_generated.data[6]
data[0][7] => mux_dqc:auto_generated.data[7]
data[1][0] => mux_dqc:auto_generated.data[8]
data[1][1] => mux_dqc:auto_generated.data[9]
data[1][2] => mux_dqc:auto_generated.data[10]
data[1][3] => mux_dqc:auto_generated.data[11]
data[1][4] => mux_dqc:auto_generated.data[12]
data[1][5] => mux_dqc:auto_generated.data[13]
data[1][6] => mux_dqc:auto_generated.data[14]
data[1][7] => mux_dqc:auto_generated.data[15]
data[2][0] => mux_dqc:auto_generated.data[16]
data[2][1] => mux_dqc:auto_generated.data[17]
data[2][2] => mux_dqc:auto_generated.data[18]
data[2][3] => mux_dqc:auto_generated.data[19]
data[2][4] => mux_dqc:auto_generated.data[20]
data[2][5] => mux_dqc:auto_generated.data[21]
data[2][6] => mux_dqc:auto_generated.data[22]
data[2][7] => mux_dqc:auto_generated.data[23]
data[3][0] => mux_dqc:auto_generated.data[24]
data[3][1] => mux_dqc:auto_generated.data[25]
data[3][2] => mux_dqc:auto_generated.data[26]
data[3][3] => mux_dqc:auto_generated.data[27]
data[3][4] => mux_dqc:auto_generated.data[28]
data[3][5] => mux_dqc:auto_generated.data[29]
data[3][6] => mux_dqc:auto_generated.data[30]
data[3][7] => mux_dqc:auto_generated.data[31]
data[4][0] => mux_dqc:auto_generated.data[32]
data[4][1] => mux_dqc:auto_generated.data[33]
data[4][2] => mux_dqc:auto_generated.data[34]
data[4][3] => mux_dqc:auto_generated.data[35]
data[4][4] => mux_dqc:auto_generated.data[36]
data[4][5] => mux_dqc:auto_generated.data[37]
data[4][6] => mux_dqc:auto_generated.data[38]
data[4][7] => mux_dqc:auto_generated.data[39]
data[5][0] => mux_dqc:auto_generated.data[40]
data[5][1] => mux_dqc:auto_generated.data[41]
data[5][2] => mux_dqc:auto_generated.data[42]
data[5][3] => mux_dqc:auto_generated.data[43]
data[5][4] => mux_dqc:auto_generated.data[44]
data[5][5] => mux_dqc:auto_generated.data[45]
data[5][6] => mux_dqc:auto_generated.data[46]
data[5][7] => mux_dqc:auto_generated.data[47]
data[6][0] => mux_dqc:auto_generated.data[48]
data[6][1] => mux_dqc:auto_generated.data[49]
data[6][2] => mux_dqc:auto_generated.data[50]
data[6][3] => mux_dqc:auto_generated.data[51]
data[6][4] => mux_dqc:auto_generated.data[52]
data[6][5] => mux_dqc:auto_generated.data[53]
data[6][6] => mux_dqc:auto_generated.data[54]
data[6][7] => mux_dqc:auto_generated.data[55]
data[7][0] => mux_dqc:auto_generated.data[56]
data[7][1] => mux_dqc:auto_generated.data[57]
data[7][2] => mux_dqc:auto_generated.data[58]
data[7][3] => mux_dqc:auto_generated.data[59]
data[7][4] => mux_dqc:auto_generated.data[60]
data[7][5] => mux_dqc:auto_generated.data[61]
data[7][6] => mux_dqc:auto_generated.data[62]
data[7][7] => mux_dqc:auto_generated.data[63]
sel[0] => mux_dqc:auto_generated.sel[0]
sel[1] => mux_dqc:auto_generated.sel[1]
sel[2] => mux_dqc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dqc:auto_generated.result[0]
result[1] <= mux_dqc:auto_generated.result[1]
result[2] <= mux_dqc:auto_generated.result[2]
result[3] <= mux_dqc:auto_generated.result[3]
result[4] <= mux_dqc:auto_generated.result[4]
result[5] <= mux_dqc:auto_generated.result[5]
result[6] <= mux_dqc:auto_generated.result[6]
result[7] <= mux_dqc:auto_generated.result[7]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_dqc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_p9f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_p9f:auto_generated.cnt_en
updown => cntr_p9f:auto_generated.updown
aclr => cntr_p9f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_p9f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_p9f:auto_generated.q[0]
q[1] <= cntr_p9f:auto_generated.q[1]
q[2] <= cntr_p9f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p9f:auto_generated
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_vdg:auto_generated.dataa[0]
dataa[1] => cmpr_vdg:auto_generated.dataa[1]
dataa[2] => cmpr_vdg:auto_generated.dataa[2]
datab[0] => cmpr_vdg:auto_generated.datab[0]
datab[1] => cmpr_vdg:auto_generated.datab[1]
datab[2] => cmpr_vdg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_vdg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_vdg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_vdg:auto_generated.dataa[0]
dataa[1] => cmpr_vdg:auto_generated.dataa[1]
dataa[2] => cmpr_vdg:auto_generated.dataa[2]
datab[0] => cmpr_vdg:auto_generated.datab[0]
datab[1] => cmpr_vdg:auto_generated.datab[1]
datab[2] => cmpr_vdg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_vdg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_vdg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r
clk => clk.IN1
fifo_clear => fifo_clear.IN1
fifo_rd => fifo_rd.IN1
rst_n => ~NO_FANOUT~
t_dat[0] => t_dat[0].IN1
t_dat[1] => t_dat[1].IN1
t_dat[2] => t_dat[2].IN1
t_dat[3] => t_dat[3].IN1
t_dat[4] => t_dat[4].IN1
t_dat[5] => t_dat[5].IN1
t_dat[6] => t_dat[6].IN1
t_dat[7] => t_dat[7].IN1
wr_rfifo => wr_rfifo.IN1
fifo_EF <= scfifo:rfifo.empty
fifo_rdata[0] <= scfifo:rfifo.q
fifo_rdata[1] <= scfifo:rfifo.q
fifo_rdata[2] <= scfifo:rfifo.q
fifo_rdata[3] <= scfifo:rfifo.q
fifo_rdata[4] <= scfifo:rfifo.q
fifo_rdata[5] <= scfifo:rfifo.q
fifo_rdata[6] <= scfifo:rfifo.q
fifo_rdata[7] <= scfifo:rfifo.q
rfifo_full <= scfifo:rfifo.full
rfifo_used[0] <= scfifo:rfifo.usedw
rfifo_used[1] <= scfifo:rfifo.usedw
rfifo_used[2] <= scfifo:rfifo.usedw


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
data[7] => a_fffifo:subfifo.data[7]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
q[3] <= a_fffifo:subfifo.q[3]
q[4] <= a_fffifo:subfifo.q[4]
q[5] <= a_fffifo:subfifo.q[5]
q[6] <= a_fffifo:subfifo.q[6]
q[7] <= a_fffifo:subfifo.q[7]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
aclr => a_fffifo:subfifo.aclr
sclr => a_fffifo:subfifo.sclr
empty <= a_fffifo:subfifo.empty
full <= a_fffifo:subfifo.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo
data[0] => lpm_ff:last_data_node[1].data[0]
data[1] => lpm_ff:last_data_node[1].data[1]
data[2] => lpm_ff:last_data_node[1].data[2]
data[3] => lpm_ff:last_data_node[1].data[3]
data[4] => lpm_ff:last_data_node[1].data[4]
data[5] => lpm_ff:last_data_node[1].data[5]
data[6] => lpm_ff:last_data_node[1].data[6]
data[7] => lpm_ff:last_data_node[1].data[7]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
q[3] <= lpm_ff:output_buffer.q[3]
q[4] <= lpm_ff:output_buffer.q[4]
q[5] <= lpm_ff:output_buffer.q[5]
q[6] <= lpm_ff:output_buffer.q[6]
q[7] <= lpm_ff:output_buffer.q[7]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:last_data_node[7].enable
wreq => lpm_ff:last_data_node[6].enable
wreq => lpm_ff:last_data_node[5].enable
wreq => lpm_ff:last_data_node[4].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => _.IN1
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => _.IN0
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:last_data_node[7].clock
clock => lpm_ff:last_data_node[6].clock
clock => lpm_ff:last_data_node[5].clock
clock => lpm_ff:last_data_node[4].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:last_data_node[7].aclr
aclr => lpm_ff:last_data_node[6].aclr
aclr => lpm_ff:last_data_node[5].aclr
aclr => lpm_ff:last_data_node[4].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[6]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[5]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[4]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_dqc:auto_generated.data[0]
data[0][1] => mux_dqc:auto_generated.data[1]
data[0][2] => mux_dqc:auto_generated.data[2]
data[0][3] => mux_dqc:auto_generated.data[3]
data[0][4] => mux_dqc:auto_generated.data[4]
data[0][5] => mux_dqc:auto_generated.data[5]
data[0][6] => mux_dqc:auto_generated.data[6]
data[0][7] => mux_dqc:auto_generated.data[7]
data[1][0] => mux_dqc:auto_generated.data[8]
data[1][1] => mux_dqc:auto_generated.data[9]
data[1][2] => mux_dqc:auto_generated.data[10]
data[1][3] => mux_dqc:auto_generated.data[11]
data[1][4] => mux_dqc:auto_generated.data[12]
data[1][5] => mux_dqc:auto_generated.data[13]
data[1][6] => mux_dqc:auto_generated.data[14]
data[1][7] => mux_dqc:auto_generated.data[15]
data[2][0] => mux_dqc:auto_generated.data[16]
data[2][1] => mux_dqc:auto_generated.data[17]
data[2][2] => mux_dqc:auto_generated.data[18]
data[2][3] => mux_dqc:auto_generated.data[19]
data[2][4] => mux_dqc:auto_generated.data[20]
data[2][5] => mux_dqc:auto_generated.data[21]
data[2][6] => mux_dqc:auto_generated.data[22]
data[2][7] => mux_dqc:auto_generated.data[23]
data[3][0] => mux_dqc:auto_generated.data[24]
data[3][1] => mux_dqc:auto_generated.data[25]
data[3][2] => mux_dqc:auto_generated.data[26]
data[3][3] => mux_dqc:auto_generated.data[27]
data[3][4] => mux_dqc:auto_generated.data[28]
data[3][5] => mux_dqc:auto_generated.data[29]
data[3][6] => mux_dqc:auto_generated.data[30]
data[3][7] => mux_dqc:auto_generated.data[31]
data[4][0] => mux_dqc:auto_generated.data[32]
data[4][1] => mux_dqc:auto_generated.data[33]
data[4][2] => mux_dqc:auto_generated.data[34]
data[4][3] => mux_dqc:auto_generated.data[35]
data[4][4] => mux_dqc:auto_generated.data[36]
data[4][5] => mux_dqc:auto_generated.data[37]
data[4][6] => mux_dqc:auto_generated.data[38]
data[4][7] => mux_dqc:auto_generated.data[39]
data[5][0] => mux_dqc:auto_generated.data[40]
data[5][1] => mux_dqc:auto_generated.data[41]
data[5][2] => mux_dqc:auto_generated.data[42]
data[5][3] => mux_dqc:auto_generated.data[43]
data[5][4] => mux_dqc:auto_generated.data[44]
data[5][5] => mux_dqc:auto_generated.data[45]
data[5][6] => mux_dqc:auto_generated.data[46]
data[5][7] => mux_dqc:auto_generated.data[47]
data[6][0] => mux_dqc:auto_generated.data[48]
data[6][1] => mux_dqc:auto_generated.data[49]
data[6][2] => mux_dqc:auto_generated.data[50]
data[6][3] => mux_dqc:auto_generated.data[51]
data[6][4] => mux_dqc:auto_generated.data[52]
data[6][5] => mux_dqc:auto_generated.data[53]
data[6][6] => mux_dqc:auto_generated.data[54]
data[6][7] => mux_dqc:auto_generated.data[55]
data[7][0] => mux_dqc:auto_generated.data[56]
data[7][1] => mux_dqc:auto_generated.data[57]
data[7][2] => mux_dqc:auto_generated.data[58]
data[7][3] => mux_dqc:auto_generated.data[59]
data[7][4] => mux_dqc:auto_generated.data[60]
data[7][5] => mux_dqc:auto_generated.data[61]
data[7][6] => mux_dqc:auto_generated.data[62]
data[7][7] => mux_dqc:auto_generated.data[63]
sel[0] => mux_dqc:auto_generated.sel[0]
sel[1] => mux_dqc:auto_generated.sel[1]
sel[2] => mux_dqc:auto_generated.sel[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_dqc:auto_generated.result[0]
result[1] <= mux_dqc:auto_generated.result[1]
result[2] <= mux_dqc:auto_generated.result[2]
result[3] <= mux_dqc:auto_generated.result[3]
result[4] <= mux_dqc:auto_generated.result[4]
result[5] <= mux_dqc:auto_generated.result[5]
result[6] <= mux_dqc:auto_generated.result[6]
result[7] <= mux_dqc:auto_generated.result[7]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_dqc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
data[32] => _.IN0
data[32] => _.IN0
data[33] => _.IN0
data[33] => _.IN0
data[34] => _.IN0
data[34] => _.IN0
data[35] => _.IN0
data[35] => _.IN0
data[36] => _.IN0
data[36] => _.IN0
data[37] => _.IN0
data[37] => _.IN0
data[38] => _.IN0
data[38] => _.IN0
data[39] => _.IN0
data[39] => _.IN0
data[40] => _.IN0
data[41] => _.IN0
data[42] => _.IN0
data[43] => _.IN0
data[44] => _.IN0
data[45] => _.IN0
data[46] => _.IN0
data[47] => _.IN0
data[48] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[55] => _.IN1
data[56] => _.IN0
data[57] => _.IN0
data[58] => _.IN0
data[59] => _.IN0
data[60] => _.IN0
data[61] => _.IN0
data[62] => _.IN0
data[63] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => result_node[7].IN0
sel[2] => _.IN0
sel[2] => result_node[6].IN0
sel[2] => _.IN0
sel[2] => result_node[5].IN0
sel[2] => _.IN0
sel[2] => result_node[4].IN0
sel[2] => _.IN0
sel[2] => result_node[3].IN0
sel[2] => _.IN0
sel[2] => result_node[2].IN0
sel[2] => _.IN0
sel[2] => result_node[1].IN0
sel[2] => _.IN0
sel[2] => result_node[0].IN0
sel[2] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_p9f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_p9f:auto_generated.cnt_en
updown => cntr_p9f:auto_generated.updown
aclr => cntr_p9f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_p9f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_p9f:auto_generated.q[0]
q[1] <= cntr_p9f:auto_generated.q[1]
q[2] <= cntr_p9f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p9f:auto_generated
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => dffs[7].IN0
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0].IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1].IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2].IN0
usedw_out[0] <= usedw_out[0].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1].DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2].DB_MAX_OUTPUT_PORT_TYPE
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull.IN1
aclr => sm_emptyfull.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
usedw_is_1 => ~NO_FANOUT~


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_vdg:auto_generated.dataa[0]
dataa[1] => cmpr_vdg:auto_generated.dataa[1]
dataa[2] => cmpr_vdg:auto_generated.dataa[2]
datab[0] => cmpr_vdg:auto_generated.datab[0]
datab[1] => cmpr_vdg:auto_generated.datab[1]
datab[2] => cmpr_vdg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_vdg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_vdg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_vdg:auto_generated.dataa[0]
dataa[1] => cmpr_vdg:auto_generated.dataa[1]
dataa[2] => cmpr_vdg:auto_generated.dataa[2]
datab[0] => cmpr_vdg:auto_generated.datab[0]
datab[1] => cmpr_vdg:auto_generated.datab[1]
datab[2] => cmpr_vdg:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_vdg:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_vdg:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic
raw_tck => write_stalled.CLK
raw_tck => wdata[0].CLK
raw_tck => wdata[1].CLK
raw_tck => wdata[2].CLK
raw_tck => wdata[3].CLK
raw_tck => wdata[4].CLK
raw_tck => wdata[5].CLK
raw_tck => wdata[6].CLK
raw_tck => wdata[7].CLK
raw_tck => write.CLK
raw_tck => read.CLK
raw_tck => read_req.CLK
raw_tck => write_valid.CLK
raw_tck => count[0].CLK
raw_tck => count[1].CLK
raw_tck => count[2].CLK
raw_tck => count[3].CLK
raw_tck => count[4].CLK
raw_tck => count[5].CLK
raw_tck => count[6].CLK
raw_tck => count[7].CLK
raw_tck => count[8].CLK
raw_tck => count[9].CLK
raw_tck => state.CLK
raw_tck => user_saw_rvalid.CLK
raw_tck => td_shift[0].CLK
raw_tck => td_shift[1].CLK
raw_tck => td_shift[2].CLK
raw_tck => td_shift[3].CLK
raw_tck => td_shift[4].CLK
raw_tck => td_shift[5].CLK
raw_tck => td_shift[6].CLK
raw_tck => td_shift[7].CLK
raw_tck => td_shift[8].CLK
raw_tck => td_shift[9].CLK
raw_tck => td_shift[10].CLK
raw_tck => tck_t_dav.CLK
raw_tck => jupdate.CLK
raw_tck => tdo~reg0.CLK
tck => ~NO_FANOUT~
tdi => td_shift.OUTPUTSELECT
tdi => count.OUTPUTSELECT
tdi => state.OUTPUTSELECT
tdi => wdata.DATAB
tdi => always0.IN1
tdi => wdata.DATAB
tdi => td_shift.DATAB
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
usr1 => always0.IN0
clr => jupdate.ACLR
clr => tdo~reg0.ACLR
clr => write_stalled.ACLR
clr => wdata[0].ACLR
clr => wdata[1].ACLR
clr => wdata[2].ACLR
clr => wdata[3].ACLR
clr => wdata[4].ACLR
clr => wdata[5].ACLR
clr => wdata[6].ACLR
clr => wdata[7].ACLR
clr => write.ACLR
clr => read.ACLR
clr => read_req.ACLR
clr => write_valid.ACLR
clr => count[0].ACLR
clr => count[1].ACLR
clr => count[2].ACLR
clr => count[3].ACLR
clr => count[4].ACLR
clr => count[5].ACLR
clr => count[6].ACLR
clr => count[7].ACLR
clr => count[8].ACLR
clr => count[9].PRESET
clr => state.ACLR
clr => user_saw_rvalid.ACLR
clr => td_shift[0].ACLR
clr => td_shift[1].ACLR
clr => td_shift[2].ACLR
clr => td_shift[3].ACLR
clr => td_shift[4].ACLR
clr => td_shift[5].ACLR
clr => td_shift[6].ACLR
clr => td_shift[7].ACLR
clr => td_shift[8].ACLR
clr => td_shift[9].ACLR
clr => td_shift[10].ACLR
clr => tck_t_dav.ACLR
ena => always0.IN1
ir_in[0] => Decoder1.IN0
ir_in[0] => ir_out[0].DATAIN
tdo <= tdo~reg0.DB_MAX_OUTPUT_PORT_TYPE
irq <= <GND>
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
jtag_state_cdr => state.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => count.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_cdr => td_shift.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => count.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => td_shift.OUTPUTSELECT
jtag_state_sdr => write.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => wdata.OUTPUTSELECT
jtag_state_sdr => user_saw_rvalid.OUTPUTSELECT
jtag_state_sdr => read.OUTPUTSELECT
jtag_state_sdr => write_valid.OUTPUTSELECT
jtag_state_sdr => read_req.OUTPUTSELECT
jtag_state_sdr => write_stalled.OUTPUTSELECT
jtag_state_sdr => state.OUTPUTSELECT
jtag_state_udr => jupdate.OUTPUTSELECT
clk => t_pause~reg0.CLK
clk => t_ena~reg0.CLK
clk => rdata[0].CLK
clk => rdata[1].CLK
clk => rdata[2].CLK
clk => rdata[3].CLK
clk => rdata[4].CLK
clk => rdata[5].CLK
clk => rdata[6].CLK
clk => rdata[7].CLK
clk => rvalid.CLK
clk => rvalid0.CLK
clk => r_ena1.CLK
clk => jupdate2.CLK
clk => jupdate1.CLK
clk => write2.CLK
clk => write1.CLK
clk => read2.CLK
clk => read1.CLK
clk => rst2.CLK
clk => rst1.CLK
rst_n => t_pause~reg0.ACLR
rst_n => t_ena~reg0.ACLR
rst_n => rdata[0].ACLR
rst_n => rdata[1].ACLR
rst_n => rdata[2].ACLR
rst_n => rdata[3].ACLR
rst_n => rdata[4].ACLR
rst_n => rdata[5].ACLR
rst_n => rdata[6].ACLR
rst_n => rdata[7].ACLR
rst_n => rvalid.ACLR
rst_n => rvalid0.ACLR
rst_n => r_ena1.ACLR
rst_n => jupdate2.ACLR
rst_n => jupdate1.ACLR
rst_n => write2.ACLR
rst_n => write1.ACLR
rst_n => read2.ACLR
rst_n => read1.ACLR
rst_n => rst2.PRESET
rst_n => rst1.PRESET
r_ena <= r_ena.DB_MAX_OUTPUT_PORT_TYPE
r_val => r_ena.IN1
r_dat[0] => rdata[0].DATAIN
r_dat[1] => rdata[1].DATAIN
r_dat[2] => rdata[2].DATAIN
r_dat[3] => rdata[3].DATAIN
r_dat[4] => rdata[4].DATAIN
r_dat[5] => rdata[5].DATAIN
r_dat[6] => rdata[6].DATAIN
r_dat[7] => rdata[7].DATAIN
t_dav => always2.IN1
t_dav => tck_t_dav.DATAIN
t_ena <= t_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
t_dat[0] <= t_dat[0].DB_MAX_OUTPUT_PORT_TYPE
t_dat[1] <= t_dat[1].DB_MAX_OUTPUT_PORT_TYPE
t_dat[2] <= t_dat[2].DB_MAX_OUTPUT_PORT_TYPE
t_dat[3] <= t_dat[3].DB_MAX_OUTPUT_PORT_TYPE
t_dat[4] <= t_dat[4].DB_MAX_OUTPUT_PORT_TYPE
t_dat[5] <= t_dat[5].DB_MAX_OUTPUT_PORT_TYPE
t_dat[6] <= t_dat[6].DB_MAX_OUTPUT_PORT_TYPE
t_dat[7] <= t_dat[7].DB_MAX_OUTPUT_PORT_TYPE
t_pause <= t_pause~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller_avalon_slave_arbitrator:the_lcd_controller_avalon_slave
clk => d1_lcd_controller_avalon_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cpu_ddr_clock_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
cpu_ddr_clock_bridge_m1_address_to_slave[2] => lcd_controller_avalon_slave_address[0].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[3] => lcd_controller_avalon_slave_address[1].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[4] => lcd_controller_avalon_slave_address[2].DATAIN
cpu_ddr_clock_bridge_m1_address_to_slave[5] => Equal0.IN20
cpu_ddr_clock_bridge_m1_address_to_slave[6] => Equal0.IN19
cpu_ddr_clock_bridge_m1_address_to_slave[7] => Equal0.IN18
cpu_ddr_clock_bridge_m1_address_to_slave[8] => Equal0.IN17
cpu_ddr_clock_bridge_m1_address_to_slave[9] => Equal0.IN16
cpu_ddr_clock_bridge_m1_address_to_slave[10] => Equal0.IN15
cpu_ddr_clock_bridge_m1_address_to_slave[11] => Equal0.IN14
cpu_ddr_clock_bridge_m1_address_to_slave[12] => Equal0.IN13
cpu_ddr_clock_bridge_m1_address_to_slave[13] => Equal0.IN12
cpu_ddr_clock_bridge_m1_address_to_slave[14] => Equal0.IN11
cpu_ddr_clock_bridge_m1_address_to_slave[15] => Equal0.IN10
cpu_ddr_clock_bridge_m1_address_to_slave[16] => Equal0.IN9
cpu_ddr_clock_bridge_m1_address_to_slave[17] => Equal0.IN8
cpu_ddr_clock_bridge_m1_address_to_slave[18] => Equal0.IN7
cpu_ddr_clock_bridge_m1_address_to_slave[19] => Equal0.IN6
cpu_ddr_clock_bridge_m1_address_to_slave[20] => Equal0.IN5
cpu_ddr_clock_bridge_m1_address_to_slave[21] => Equal0.IN4
cpu_ddr_clock_bridge_m1_address_to_slave[22] => Equal0.IN3
cpu_ddr_clock_bridge_m1_address_to_slave[23] => Equal0.IN2
cpu_ddr_clock_bridge_m1_address_to_slave[24] => Equal0.IN1
cpu_ddr_clock_bridge_m1_address_to_slave[25] => Equal0.IN0
cpu_ddr_clock_bridge_m1_latency_counter => cpu_ddr_clock_bridge_m1_qualified_request_lcd_controller_avalon_slave.IN0
cpu_ddr_clock_bridge_m1_read => cpu_ddr_clock_bridge_m1_requests_lcd_controller_avalon_slave.IN0
cpu_ddr_clock_bridge_m1_read => cpu_ddr_clock_bridge_m1_qualified_request_lcd_controller_avalon_slave.IN1
cpu_ddr_clock_bridge_m1_read => lcd_controller_avalon_slave_in_a_read_cycle.IN1
cpu_ddr_clock_bridge_m1_read_data_valid_ddr_sdram_s1_shift_register => cpu_ddr_clock_bridge_m1_qualified_request_lcd_controller_avalon_slave.IN1
cpu_ddr_clock_bridge_m1_write => cpu_ddr_clock_bridge_m1_requests_lcd_controller_avalon_slave.IN1
cpu_ddr_clock_bridge_m1_write => lcd_controller_avalon_slave_write.IN1
cpu_ddr_clock_bridge_m1_write => lcd_controller_avalon_slave_in_a_write_cycle.IN1
cpu_ddr_clock_bridge_m1_writedata[0] => lcd_controller_avalon_slave_writedata[0].DATAIN
cpu_ddr_clock_bridge_m1_writedata[1] => lcd_controller_avalon_slave_writedata[1].DATAIN
cpu_ddr_clock_bridge_m1_writedata[2] => lcd_controller_avalon_slave_writedata[2].DATAIN
cpu_ddr_clock_bridge_m1_writedata[3] => lcd_controller_avalon_slave_writedata[3].DATAIN
cpu_ddr_clock_bridge_m1_writedata[4] => lcd_controller_avalon_slave_writedata[4].DATAIN
cpu_ddr_clock_bridge_m1_writedata[5] => lcd_controller_avalon_slave_writedata[5].DATAIN
cpu_ddr_clock_bridge_m1_writedata[6] => lcd_controller_avalon_slave_writedata[6].DATAIN
cpu_ddr_clock_bridge_m1_writedata[7] => lcd_controller_avalon_slave_writedata[7].DATAIN
cpu_ddr_clock_bridge_m1_writedata[8] => lcd_controller_avalon_slave_writedata[8].DATAIN
cpu_ddr_clock_bridge_m1_writedata[9] => lcd_controller_avalon_slave_writedata[9].DATAIN
cpu_ddr_clock_bridge_m1_writedata[10] => lcd_controller_avalon_slave_writedata[10].DATAIN
cpu_ddr_clock_bridge_m1_writedata[11] => lcd_controller_avalon_slave_writedata[11].DATAIN
cpu_ddr_clock_bridge_m1_writedata[12] => lcd_controller_avalon_slave_writedata[12].DATAIN
cpu_ddr_clock_bridge_m1_writedata[13] => lcd_controller_avalon_slave_writedata[13].DATAIN
cpu_ddr_clock_bridge_m1_writedata[14] => lcd_controller_avalon_slave_writedata[14].DATAIN
cpu_ddr_clock_bridge_m1_writedata[15] => lcd_controller_avalon_slave_writedata[15].DATAIN
cpu_ddr_clock_bridge_m1_writedata[16] => lcd_controller_avalon_slave_writedata[16].DATAIN
cpu_ddr_clock_bridge_m1_writedata[17] => lcd_controller_avalon_slave_writedata[17].DATAIN
cpu_ddr_clock_bridge_m1_writedata[18] => lcd_controller_avalon_slave_writedata[18].DATAIN
cpu_ddr_clock_bridge_m1_writedata[19] => lcd_controller_avalon_slave_writedata[19].DATAIN
cpu_ddr_clock_bridge_m1_writedata[20] => lcd_controller_avalon_slave_writedata[20].DATAIN
cpu_ddr_clock_bridge_m1_writedata[21] => lcd_controller_avalon_slave_writedata[21].DATAIN
cpu_ddr_clock_bridge_m1_writedata[22] => lcd_controller_avalon_slave_writedata[22].DATAIN
cpu_ddr_clock_bridge_m1_writedata[23] => lcd_controller_avalon_slave_writedata[23].DATAIN
cpu_ddr_clock_bridge_m1_writedata[24] => lcd_controller_avalon_slave_writedata[24].DATAIN
cpu_ddr_clock_bridge_m1_writedata[25] => lcd_controller_avalon_slave_writedata[25].DATAIN
cpu_ddr_clock_bridge_m1_writedata[26] => lcd_controller_avalon_slave_writedata[26].DATAIN
cpu_ddr_clock_bridge_m1_writedata[27] => lcd_controller_avalon_slave_writedata[27].DATAIN
cpu_ddr_clock_bridge_m1_writedata[28] => lcd_controller_avalon_slave_writedata[28].DATAIN
cpu_ddr_clock_bridge_m1_writedata[29] => lcd_controller_avalon_slave_writedata[29].DATAIN
cpu_ddr_clock_bridge_m1_writedata[30] => lcd_controller_avalon_slave_writedata[30].DATAIN
cpu_ddr_clock_bridge_m1_writedata[31] => lcd_controller_avalon_slave_writedata[31].DATAIN
lcd_controller_avalon_slave_irq => lcd_controller_avalon_slave_irq_from_sa.DATAIN
lcd_controller_avalon_slave_readdata[0] => lcd_controller_avalon_slave_readdata_from_sa[0].DATAIN
lcd_controller_avalon_slave_readdata[1] => lcd_controller_avalon_slave_readdata_from_sa[1].DATAIN
lcd_controller_avalon_slave_readdata[2] => lcd_controller_avalon_slave_readdata_from_sa[2].DATAIN
lcd_controller_avalon_slave_readdata[3] => lcd_controller_avalon_slave_readdata_from_sa[3].DATAIN
lcd_controller_avalon_slave_readdata[4] => lcd_controller_avalon_slave_readdata_from_sa[4].DATAIN
lcd_controller_avalon_slave_readdata[5] => lcd_controller_avalon_slave_readdata_from_sa[5].DATAIN
lcd_controller_avalon_slave_readdata[6] => lcd_controller_avalon_slave_readdata_from_sa[6].DATAIN
lcd_controller_avalon_slave_readdata[7] => lcd_controller_avalon_slave_readdata_from_sa[7].DATAIN
lcd_controller_avalon_slave_readdata[8] => lcd_controller_avalon_slave_readdata_from_sa[8].DATAIN
lcd_controller_avalon_slave_readdata[9] => lcd_controller_avalon_slave_readdata_from_sa[9].DATAIN
lcd_controller_avalon_slave_readdata[10] => lcd_controller_avalon_slave_readdata_from_sa[10].DATAIN
lcd_controller_avalon_slave_readdata[11] => lcd_controller_avalon_slave_readdata_from_sa[11].DATAIN
lcd_controller_avalon_slave_readdata[12] => lcd_controller_avalon_slave_readdata_from_sa[12].DATAIN
lcd_controller_avalon_slave_readdata[13] => lcd_controller_avalon_slave_readdata_from_sa[13].DATAIN
lcd_controller_avalon_slave_readdata[14] => lcd_controller_avalon_slave_readdata_from_sa[14].DATAIN
lcd_controller_avalon_slave_readdata[15] => lcd_controller_avalon_slave_readdata_from_sa[15].DATAIN
lcd_controller_avalon_slave_readdata[16] => lcd_controller_avalon_slave_readdata_from_sa[16].DATAIN
lcd_controller_avalon_slave_readdata[17] => lcd_controller_avalon_slave_readdata_from_sa[17].DATAIN
lcd_controller_avalon_slave_readdata[18] => lcd_controller_avalon_slave_readdata_from_sa[18].DATAIN
lcd_controller_avalon_slave_readdata[19] => lcd_controller_avalon_slave_readdata_from_sa[19].DATAIN
lcd_controller_avalon_slave_readdata[20] => lcd_controller_avalon_slave_readdata_from_sa[20].DATAIN
lcd_controller_avalon_slave_readdata[21] => lcd_controller_avalon_slave_readdata_from_sa[21].DATAIN
lcd_controller_avalon_slave_readdata[22] => lcd_controller_avalon_slave_readdata_from_sa[22].DATAIN
lcd_controller_avalon_slave_readdata[23] => lcd_controller_avalon_slave_readdata_from_sa[23].DATAIN
lcd_controller_avalon_slave_readdata[24] => lcd_controller_avalon_slave_readdata_from_sa[24].DATAIN
lcd_controller_avalon_slave_readdata[25] => lcd_controller_avalon_slave_readdata_from_sa[25].DATAIN
lcd_controller_avalon_slave_readdata[26] => lcd_controller_avalon_slave_readdata_from_sa[26].DATAIN
lcd_controller_avalon_slave_readdata[27] => lcd_controller_avalon_slave_readdata_from_sa[27].DATAIN
lcd_controller_avalon_slave_readdata[28] => lcd_controller_avalon_slave_readdata_from_sa[28].DATAIN
lcd_controller_avalon_slave_readdata[29] => lcd_controller_avalon_slave_readdata_from_sa[29].DATAIN
lcd_controller_avalon_slave_readdata[30] => lcd_controller_avalon_slave_readdata_from_sa[30].DATAIN
lcd_controller_avalon_slave_readdata[31] => lcd_controller_avalon_slave_readdata_from_sa[31].DATAIN
reset_n => lcd_controller_avalon_slave_reset_n.DATAIN
reset_n => d1_lcd_controller_avalon_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cpu_ddr_clock_bridge_m1_granted_lcd_controller_avalon_slave <= cpu_ddr_clock_bridge_m1_qualified_request_lcd_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_qualified_request_lcd_controller_avalon_slave <= cpu_ddr_clock_bridge_m1_qualified_request_lcd_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_read_data_valid_lcd_controller_avalon_slave <= cpu_ddr_clock_bridge_m1_read_data_valid_lcd_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
cpu_ddr_clock_bridge_m1_requests_lcd_controller_avalon_slave <= cpu_ddr_clock_bridge_m1_requests_lcd_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
d1_lcd_controller_avalon_slave_end_xfer <= d1_lcd_controller_avalon_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_address[0] <= cpu_ddr_clock_bridge_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_address[1] <= cpu_ddr_clock_bridge_m1_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_address[2] <= cpu_ddr_clock_bridge_m1_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_chipselect <= cpu_ddr_clock_bridge_m1_qualified_request_lcd_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_irq_from_sa <= lcd_controller_avalon_slave_irq.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[0] <= lcd_controller_avalon_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[1] <= lcd_controller_avalon_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[2] <= lcd_controller_avalon_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[3] <= lcd_controller_avalon_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[4] <= lcd_controller_avalon_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[5] <= lcd_controller_avalon_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[6] <= lcd_controller_avalon_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[7] <= lcd_controller_avalon_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[8] <= lcd_controller_avalon_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[9] <= lcd_controller_avalon_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[10] <= lcd_controller_avalon_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[11] <= lcd_controller_avalon_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[12] <= lcd_controller_avalon_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[13] <= lcd_controller_avalon_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[14] <= lcd_controller_avalon_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[15] <= lcd_controller_avalon_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[16] <= lcd_controller_avalon_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[17] <= lcd_controller_avalon_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[18] <= lcd_controller_avalon_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[19] <= lcd_controller_avalon_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[20] <= lcd_controller_avalon_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[21] <= lcd_controller_avalon_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[22] <= lcd_controller_avalon_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[23] <= lcd_controller_avalon_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[24] <= lcd_controller_avalon_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[25] <= lcd_controller_avalon_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[26] <= lcd_controller_avalon_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[27] <= lcd_controller_avalon_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[28] <= lcd_controller_avalon_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[29] <= lcd_controller_avalon_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[30] <= lcd_controller_avalon_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_readdata_from_sa[31] <= lcd_controller_avalon_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_write <= lcd_controller_avalon_slave_write.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[0] <= cpu_ddr_clock_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[1] <= cpu_ddr_clock_bridge_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[2] <= cpu_ddr_clock_bridge_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[3] <= cpu_ddr_clock_bridge_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[4] <= cpu_ddr_clock_bridge_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[5] <= cpu_ddr_clock_bridge_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[6] <= cpu_ddr_clock_bridge_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[7] <= cpu_ddr_clock_bridge_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[8] <= cpu_ddr_clock_bridge_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[9] <= cpu_ddr_clock_bridge_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[10] <= cpu_ddr_clock_bridge_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[11] <= cpu_ddr_clock_bridge_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[12] <= cpu_ddr_clock_bridge_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[13] <= cpu_ddr_clock_bridge_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[14] <= cpu_ddr_clock_bridge_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[15] <= cpu_ddr_clock_bridge_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[16] <= cpu_ddr_clock_bridge_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[17] <= cpu_ddr_clock_bridge_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[18] <= cpu_ddr_clock_bridge_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[19] <= cpu_ddr_clock_bridge_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[20] <= cpu_ddr_clock_bridge_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[21] <= cpu_ddr_clock_bridge_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[22] <= cpu_ddr_clock_bridge_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[23] <= cpu_ddr_clock_bridge_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[24] <= cpu_ddr_clock_bridge_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[25] <= cpu_ddr_clock_bridge_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[26] <= cpu_ddr_clock_bridge_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[27] <= cpu_ddr_clock_bridge_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[28] <= cpu_ddr_clock_bridge_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[29] <= cpu_ddr_clock_bridge_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[30] <= cpu_ddr_clock_bridge_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_slave_writedata[31] <= cpu_ddr_clock_bridge_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller_avalon_master_arbitrator:the_lcd_controller_avalon_master
clk => clk.IN1
d1_ddr_sdram_s1_end_xfer => ~NO_FANOUT~
ddr_sdram_s1_readdata_from_sa[0] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[1] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[2] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[3] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[4] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[5] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[6] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[7] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[8] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[9] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[10] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[11] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[12] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[13] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[14] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[15] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[16] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[17] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[18] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[19] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[20] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[21] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[22] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[23] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[24] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[25] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[26] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[27] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[28] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[29] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[30] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[31] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAB
ddr_sdram_s1_readdata_from_sa[32] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[33] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[34] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[35] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[36] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[37] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[38] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[39] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[40] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[41] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[42] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[43] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[44] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[45] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[46] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[47] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[48] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[49] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[50] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[51] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[52] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[53] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[54] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[55] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[56] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[57] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[58] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[59] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[60] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[61] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[62] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_readdata_from_sa[63] => ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DATAA
ddr_sdram_s1_waitrequest_n_from_sa => r_1.IN0
lcd_controller_avalon_master_address[0] => lcd_controller_avalon_master_address_to_slave[0].DATAIN
lcd_controller_avalon_master_address[1] => lcd_controller_avalon_master_address_to_slave[1].DATAIN
lcd_controller_avalon_master_address[2] => lcd_controller_avalon_master_address_to_slave[2].IN1
lcd_controller_avalon_master_address[3] => lcd_controller_avalon_master_address_to_slave[3].DATAIN
lcd_controller_avalon_master_address[4] => lcd_controller_avalon_master_address_to_slave[4].DATAIN
lcd_controller_avalon_master_address[5] => lcd_controller_avalon_master_address_to_slave[5].DATAIN
lcd_controller_avalon_master_address[6] => lcd_controller_avalon_master_address_to_slave[6].DATAIN
lcd_controller_avalon_master_address[7] => lcd_controller_avalon_master_address_to_slave[7].DATAIN
lcd_controller_avalon_master_address[8] => lcd_controller_avalon_master_address_to_slave[8].DATAIN
lcd_controller_avalon_master_address[9] => lcd_controller_avalon_master_address_to_slave[9].DATAIN
lcd_controller_avalon_master_address[10] => lcd_controller_avalon_master_address_to_slave[10].DATAIN
lcd_controller_avalon_master_address[11] => lcd_controller_avalon_master_address_to_slave[11].DATAIN
lcd_controller_avalon_master_address[12] => lcd_controller_avalon_master_address_to_slave[12].DATAIN
lcd_controller_avalon_master_address[13] => lcd_controller_avalon_master_address_to_slave[13].DATAIN
lcd_controller_avalon_master_address[14] => lcd_controller_avalon_master_address_to_slave[14].DATAIN
lcd_controller_avalon_master_address[15] => lcd_controller_avalon_master_address_to_slave[15].DATAIN
lcd_controller_avalon_master_address[16] => lcd_controller_avalon_master_address_to_slave[16].DATAIN
lcd_controller_avalon_master_address[17] => lcd_controller_avalon_master_address_to_slave[17].DATAIN
lcd_controller_avalon_master_address[18] => lcd_controller_avalon_master_address_to_slave[18].DATAIN
lcd_controller_avalon_master_address[19] => lcd_controller_avalon_master_address_to_slave[19].DATAIN
lcd_controller_avalon_master_address[20] => lcd_controller_avalon_master_address_to_slave[20].DATAIN
lcd_controller_avalon_master_address[21] => lcd_controller_avalon_master_address_to_slave[21].DATAIN
lcd_controller_avalon_master_address[22] => lcd_controller_avalon_master_address_to_slave[22].DATAIN
lcd_controller_avalon_master_address[23] => lcd_controller_avalon_master_address_to_slave[23].DATAIN
lcd_controller_avalon_master_address[24] => lcd_controller_avalon_master_address_to_slave[24].DATAIN
lcd_controller_avalon_master_address[25] => ~NO_FANOUT~
lcd_controller_avalon_master_address[26] => ~NO_FANOUT~
lcd_controller_avalon_master_address[27] => ~NO_FANOUT~
lcd_controller_avalon_master_address[28] => ~NO_FANOUT~
lcd_controller_avalon_master_address[29] => ~NO_FANOUT~
lcd_controller_avalon_master_address[30] => ~NO_FANOUT~
lcd_controller_avalon_master_address[31] => ~NO_FANOUT~
lcd_controller_avalon_master_byteenable[0] => ~NO_FANOUT~
lcd_controller_avalon_master_byteenable[1] => ~NO_FANOUT~
lcd_controller_avalon_master_byteenable[2] => ~NO_FANOUT~
lcd_controller_avalon_master_byteenable[3] => ~NO_FANOUT~
lcd_controller_avalon_master_granted_ddr_sdram_s1 => r_1.IN0
lcd_controller_avalon_master_granted_ddr_sdram_s1 => lcd_controller_avalon_master_read_but_no_slave_selected.IN1
lcd_controller_avalon_master_qualified_request_ddr_sdram_s1 => r_1.IN0
lcd_controller_avalon_master_qualified_request_ddr_sdram_s1 => r_1.IN0
lcd_controller_avalon_master_qualified_request_ddr_sdram_s1 => r_1.IN1
lcd_controller_avalon_master_read => r_1.IN1
lcd_controller_avalon_master_read => write_selecto_nrdv_lcd_controller_avalon_master_1_ddr_sdram_s1_fifo.IN1
lcd_controller_avalon_master_read => p1_lcd_controller_avalon_master_latency_counter.IN1
lcd_controller_avalon_master_read => r_1.IN1
lcd_controller_avalon_master_read_data_valid_ddr_sdram_s1 => read_selecto_nrdv_lcd_controller_avalon_master_1_ddr_sdram_s1_fifo.IN1
lcd_controller_avalon_master_read_data_valid_ddr_sdram_s1_shift_register => ~NO_FANOUT~
lcd_controller_avalon_master_requests_ddr_sdram_s1 => write_selecto_nrdv_lcd_controller_avalon_master_1_ddr_sdram_s1_fifo.IN1
lcd_controller_avalon_master_requests_ddr_sdram_s1 => r_1.IN1
reset_n => reset_n.IN1
lcd_controller_avalon_master_address_to_slave[0] <= lcd_controller_avalon_master_address[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[1] <= lcd_controller_avalon_master_address[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[2] <= lcd_controller_avalon_master_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[3] <= lcd_controller_avalon_master_address[3].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[4] <= lcd_controller_avalon_master_address[4].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[5] <= lcd_controller_avalon_master_address[5].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[6] <= lcd_controller_avalon_master_address[6].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[7] <= lcd_controller_avalon_master_address[7].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[8] <= lcd_controller_avalon_master_address[8].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[9] <= lcd_controller_avalon_master_address[9].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[10] <= lcd_controller_avalon_master_address[10].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[11] <= lcd_controller_avalon_master_address[11].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[12] <= lcd_controller_avalon_master_address[12].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[13] <= lcd_controller_avalon_master_address[13].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[14] <= lcd_controller_avalon_master_address[14].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[15] <= lcd_controller_avalon_master_address[15].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[16] <= lcd_controller_avalon_master_address[16].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[17] <= lcd_controller_avalon_master_address[17].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[18] <= lcd_controller_avalon_master_address[18].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[19] <= lcd_controller_avalon_master_address[19].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[20] <= lcd_controller_avalon_master_address[20].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[21] <= lcd_controller_avalon_master_address[21].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[22] <= lcd_controller_avalon_master_address[22].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[23] <= lcd_controller_avalon_master_address[23].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[24] <= lcd_controller_avalon_master_address[24].DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_address_to_slave[25] <= <GND>
lcd_controller_avalon_master_address_to_slave[26] <= <GND>
lcd_controller_avalon_master_address_to_slave[27] <= <GND>
lcd_controller_avalon_master_address_to_slave[28] <= <GND>
lcd_controller_avalon_master_address_to_slave[29] <= <GND>
lcd_controller_avalon_master_address_to_slave[30] <= <GND>
lcd_controller_avalon_master_address_to_slave[31] <= <GND>
lcd_controller_avalon_master_latency_counter <= lcd_controller_avalon_master_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[0] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[1] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[2] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[3] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[4] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[5] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[6] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[7] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[8] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[9] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[10] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[11] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[12] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[13] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[14] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[15] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[16] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[17] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[18] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[19] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[20] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[21] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[22] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[23] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[24] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[25] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[26] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[27] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[28] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[29] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[30] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdata[31] <= ddr_sdram_s1_readdata_from_sa_part_selected_by_negative_dbs.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_readdatavalid <= lcd_controller_avalon_master_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
lcd_controller_avalon_master_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller_avalon_master_arbitrator:the_lcd_controller_avalon_master|selecto_nrdv_lcd_controller_avalon_master_1_ddr_sdram_s1_fifo_module:selecto_nrdv_lcd_controller_avalon_master_1_ddr_sdram_s1_fifo
clear_fifo => always1.IN1
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always62.IN0
clear_fifo => always63.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_31.DATAA
read => p31_full_31.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always62.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_31.ACLR
reset_n => stage_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always62.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always65.IN1
write => updated_one_count.IN1
write => p31_full_31.IN1
write => always63.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_31.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller
DEN <= tpo_lcd_controller:lcd_controller.DEN
HD <= tpo_lcd_controller:lcd_controller.HD
LCD_RESET <= tpo_lcd_controller:lcd_controller.LCD_RESET
NCLK <= tpo_lcd_controller:lcd_controller.NCLK
RGB[0] <= tpo_lcd_controller:lcd_controller.RGB
RGB[1] <= tpo_lcd_controller:lcd_controller.RGB
RGB[2] <= tpo_lcd_controller:lcd_controller.RGB
RGB[3] <= tpo_lcd_controller:lcd_controller.RGB
RGB[4] <= tpo_lcd_controller:lcd_controller.RGB
RGB[5] <= tpo_lcd_controller:lcd_controller.RGB
RGB[6] <= tpo_lcd_controller:lcd_controller.RGB
RGB[7] <= tpo_lcd_controller:lcd_controller.RGB
SERIAL_SCEN <= tpo_lcd_controller:lcd_controller.SERIAL_SCEN
SERIAL_SCL <= tpo_lcd_controller:lcd_controller.SERIAL_SCL
SERIAL_SDA <> tpo_lcd_controller:lcd_controller.SERIAL_SDA
VD <= tpo_lcd_controller:lcd_controller.VD
clk => clk.IN1
lcd_clk_in => lcd_clk_in.IN1
master_address[0] <= tpo_lcd_controller:lcd_controller.master_address
master_address[1] <= tpo_lcd_controller:lcd_controller.master_address
master_address[2] <= tpo_lcd_controller:lcd_controller.master_address
master_address[3] <= tpo_lcd_controller:lcd_controller.master_address
master_address[4] <= tpo_lcd_controller:lcd_controller.master_address
master_address[5] <= tpo_lcd_controller:lcd_controller.master_address
master_address[6] <= tpo_lcd_controller:lcd_controller.master_address
master_address[7] <= tpo_lcd_controller:lcd_controller.master_address
master_address[8] <= tpo_lcd_controller:lcd_controller.master_address
master_address[9] <= tpo_lcd_controller:lcd_controller.master_address
master_address[10] <= tpo_lcd_controller:lcd_controller.master_address
master_address[11] <= tpo_lcd_controller:lcd_controller.master_address
master_address[12] <= tpo_lcd_controller:lcd_controller.master_address
master_address[13] <= tpo_lcd_controller:lcd_controller.master_address
master_address[14] <= tpo_lcd_controller:lcd_controller.master_address
master_address[15] <= tpo_lcd_controller:lcd_controller.master_address
master_address[16] <= tpo_lcd_controller:lcd_controller.master_address
master_address[17] <= tpo_lcd_controller:lcd_controller.master_address
master_address[18] <= tpo_lcd_controller:lcd_controller.master_address
master_address[19] <= tpo_lcd_controller:lcd_controller.master_address
master_address[20] <= tpo_lcd_controller:lcd_controller.master_address
master_address[21] <= tpo_lcd_controller:lcd_controller.master_address
master_address[22] <= tpo_lcd_controller:lcd_controller.master_address
master_address[23] <= tpo_lcd_controller:lcd_controller.master_address
master_address[24] <= tpo_lcd_controller:lcd_controller.master_address
master_address[25] <= tpo_lcd_controller:lcd_controller.master_address
master_address[26] <= tpo_lcd_controller:lcd_controller.master_address
master_address[27] <= tpo_lcd_controller:lcd_controller.master_address
master_address[28] <= tpo_lcd_controller:lcd_controller.master_address
master_address[29] <= tpo_lcd_controller:lcd_controller.master_address
master_address[30] <= tpo_lcd_controller:lcd_controller.master_address
master_address[31] <= tpo_lcd_controller:lcd_controller.master_address
master_byteenable[0] <= tpo_lcd_controller:lcd_controller.master_byteenable
master_byteenable[1] <= tpo_lcd_controller:lcd_controller.master_byteenable
master_byteenable[2] <= tpo_lcd_controller:lcd_controller.master_byteenable
master_byteenable[3] <= tpo_lcd_controller:lcd_controller.master_byteenable
master_data_valid => master_data_valid.IN1
master_read <= tpo_lcd_controller:lcd_controller.master_read
master_readdata[0] => master_readdata[0].IN1
master_readdata[1] => master_readdata[1].IN1
master_readdata[2] => master_readdata[2].IN1
master_readdata[3] => master_readdata[3].IN1
master_readdata[4] => master_readdata[4].IN1
master_readdata[5] => master_readdata[5].IN1
master_readdata[6] => master_readdata[6].IN1
master_readdata[7] => master_readdata[7].IN1
master_readdata[8] => master_readdata[8].IN1
master_readdata[9] => master_readdata[9].IN1
master_readdata[10] => master_readdata[10].IN1
master_readdata[11] => master_readdata[11].IN1
master_readdata[12] => master_readdata[12].IN1
master_readdata[13] => master_readdata[13].IN1
master_readdata[14] => master_readdata[14].IN1
master_readdata[15] => master_readdata[15].IN1
master_readdata[16] => master_readdata[16].IN1
master_readdata[17] => master_readdata[17].IN1
master_readdata[18] => master_readdata[18].IN1
master_readdata[19] => master_readdata[19].IN1
master_readdata[20] => master_readdata[20].IN1
master_readdata[21] => master_readdata[21].IN1
master_readdata[22] => master_readdata[22].IN1
master_readdata[23] => master_readdata[23].IN1
master_readdata[24] => master_readdata[24].IN1
master_readdata[25] => master_readdata[25].IN1
master_readdata[26] => master_readdata[26].IN1
master_readdata[27] => master_readdata[27].IN1
master_readdata[28] => master_readdata[28].IN1
master_readdata[29] => master_readdata[29].IN1
master_readdata[30] => master_readdata[30].IN1
master_readdata[31] => master_readdata[31].IN1
master_waitrequest => master_waitrequest.IN1
reset_n => reset_n.IN1
slave_address[0] => slave_address[0].IN1
slave_address[1] => slave_address[1].IN1
slave_address[2] => slave_address[2].IN1
slave_chipselect => slave_chipselect.IN1
slave_irq <= tpo_lcd_controller:lcd_controller.slave_irq
slave_readdata[0] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[1] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[2] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[3] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[4] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[5] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[6] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[7] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[8] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[9] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[10] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[11] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[12] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[13] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[14] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[15] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[16] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[17] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[18] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[19] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[20] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[21] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[22] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[23] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[24] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[25] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[26] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[27] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[28] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[29] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[30] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_readdata[31] <= tpo_lcd_controller:lcd_controller.slave_readdata
slave_write => slave_write.IN1
slave_writedata[0] => slave_writedata[0].IN1
slave_writedata[1] => slave_writedata[1].IN1
slave_writedata[2] => slave_writedata[2].IN1
slave_writedata[3] => slave_writedata[3].IN1
slave_writedata[4] => slave_writedata[4].IN1
slave_writedata[5] => slave_writedata[5].IN1
slave_writedata[6] => slave_writedata[6].IN1
slave_writedata[7] => slave_writedata[7].IN1
slave_writedata[8] => slave_writedata[8].IN1
slave_writedata[9] => slave_writedata[9].IN1
slave_writedata[10] => slave_writedata[10].IN1
slave_writedata[11] => slave_writedata[11].IN1
slave_writedata[12] => slave_writedata[12].IN1
slave_writedata[13] => slave_writedata[13].IN1
slave_writedata[14] => slave_writedata[14].IN1
slave_writedata[15] => slave_writedata[15].IN1
slave_writedata[16] => slave_writedata[16].IN1
slave_writedata[17] => slave_writedata[17].IN1
slave_writedata[18] => slave_writedata[18].IN1
slave_writedata[19] => slave_writedata[19].IN1
slave_writedata[20] => slave_writedata[20].IN1
slave_writedata[21] => slave_writedata[21].IN1
slave_writedata[22] => slave_writedata[22].IN1
slave_writedata[23] => slave_writedata[23].IN1
slave_writedata[24] => slave_writedata[24].IN1
slave_writedata[25] => slave_writedata[25].IN1
slave_writedata[26] => slave_writedata[26].IN1
slave_writedata[27] => slave_writedata[27].IN1
slave_writedata[28] => slave_writedata[28].IN1
slave_writedata[29] => slave_writedata[29].IN1
slave_writedata[30] => slave_writedata[30].IN1
slave_writedata[31] => slave_writedata[31].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller
clk => clk.IN2
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => _.IN1
reset_n => serial_interface_control_reg[0].ACLR
reset_n => serial_interface_control_reg[1].ACLR
reset_n => serial_interface_control_reg[2].ACLR
reset_n => serial_interface_control_reg[3].ACLR
reset_n => serial_interface_control_reg[4].ACLR
reset_n => serial_interface_control_reg[5].ACLR
reset_n => serial_interface_control_reg[6].ACLR
reset_n => serial_interface_control_reg[7].ACLR
reset_n => serial_interface_control_reg[8].ACLR
reset_n => serial_interface_control_reg[9].ACLR
reset_n => serial_interface_control_reg[10].ACLR
reset_n => serial_interface_control_reg[11].ACLR
reset_n => serial_interface_control_reg[12].ACLR
reset_n => serial_interface_control_reg[13].ACLR
reset_n => serial_interface_control_reg[14].ACLR
reset_n => serial_interface_control_reg[15].ACLR
reset_n => serial_interface_control_reg[16].ACLR
reset_n => serial_interface_control_reg[17].ACLR
reset_n => serial_interface_control_reg[18].ACLR
reset_n => serial_interface_control_reg[19].ACLR
reset_n => serial_interface_control_reg[20].ACLR
reset_n => serial_interface_control_reg[21].ACLR
reset_n => serial_interface_control_reg[22].ACLR
reset_n => serial_interface_control_reg[23].ACLR
reset_n => serial_interface_control_reg[24].ACLR
reset_n => serial_interface_control_reg[25].ACLR
reset_n => serial_interface_control_reg[26].ACLR
reset_n => serial_interface_control_reg[27].ACLR
reset_n => serial_interface_control_reg[28].ACLR
reset_n => serial_interface_control_reg[29].ACLR
reset_n => serial_interface_control_reg[30].ACLR
reset_n => serial_interface_control_reg[31].ACLR
reset_n => HD~reg0.ACLR
reset_n => VD~reg0.ACLR
reset_n => DEN~reg0.ACLR
reset_n => go_bit.ACLR
reset_n => fifo_has_room_reg1.ACLR
reset_n => fifo_has_room.ACLR
reset_n => fifo_has_data_reg1.ACLR
reset_n => fifo_has_data.ACLR
reset_n => last_dma_addr_reg[0].ACLR
reset_n => last_dma_addr_reg[1].ACLR
reset_n => last_dma_addr_reg[2].ACLR
reset_n => last_dma_addr_reg[3].ACLR
reset_n => last_dma_addr_reg[4].ACLR
reset_n => last_dma_addr_reg[5].ACLR
reset_n => last_dma_addr_reg[6].ACLR
reset_n => last_dma_addr_reg[7].ACLR
reset_n => last_dma_addr_reg[8].ACLR
reset_n => last_dma_addr_reg[9].ACLR
reset_n => last_dma_addr_reg[10].ACLR
reset_n => last_dma_addr_reg[11].ACLR
reset_n => last_dma_addr_reg[12].ACLR
reset_n => last_dma_addr_reg[13].ACLR
reset_n => last_dma_addr_reg[14].ACLR
reset_n => last_dma_addr_reg[15].ACLR
reset_n => last_dma_addr_reg[16].ACLR
reset_n => last_dma_addr_reg[17].ACLR
reset_n => last_dma_addr_reg[18].ACLR
reset_n => last_dma_addr_reg[19].ACLR
reset_n => last_dma_addr_reg[20].ACLR
reset_n => last_dma_addr_reg[21].ACLR
reset_n => last_dma_addr_reg[22].ACLR
reset_n => last_dma_addr_reg[23].ACLR
reset_n => last_dma_addr_reg[24].ACLR
reset_n => last_dma_addr_reg[25].ACLR
reset_n => last_dma_addr_reg[26].ACLR
reset_n => last_dma_addr_reg[27].ACLR
reset_n => last_dma_addr_reg[28].ACLR
reset_n => last_dma_addr_reg[29].ACLR
reset_n => last_dma_addr_reg[30].ACLR
reset_n => last_dma_addr_reg[31].ACLR
reset_n => fifo_emptied.ACLR
reset_n => go_bit_lcd_reg1.ACLR
reset_n => go_bit_lcd.ACLR
reset_n => lcd_start.ACLR
reset_n => R[0].ACLR
reset_n => R[1].ACLR
reset_n => R[2].ACLR
reset_n => R[3].ACLR
reset_n => R[4].ACLR
reset_n => R[5].ACLR
reset_n => R[6].ACLR
reset_n => R[7].ACLR
reset_n => G[0].ACLR
reset_n => G[1].ACLR
reset_n => G[2].ACLR
reset_n => G[3].ACLR
reset_n => G[4].ACLR
reset_n => G[5].ACLR
reset_n => G[6].ACLR
reset_n => G[7].ACLR
reset_n => B[0].ACLR
reset_n => B[1].ACLR
reset_n => B[2].ACLR
reset_n => B[3].ACLR
reset_n => B[4].ACLR
reset_n => B[5].ACLR
reset_n => B[6].ACLR
reset_n => B[7].ACLR
reset_n => slave_control_reg_30_0[0].ACLR
reset_n => slave_control_reg_30_0[1].ACLR
reset_n => slave_control_reg_30_0[2].ACLR
reset_n => slave_control_reg_30_0[3].ACLR
reset_n => slave_control_reg_30_0[4].ACLR
reset_n => slave_control_reg_30_0[5].ACLR
reset_n => slave_control_reg_30_0[6].ACLR
reset_n => slave_control_reg_30_0[7].ACLR
reset_n => slave_control_reg_30_0[8].ACLR
reset_n => slave_control_reg_30_0[9].ACLR
reset_n => slave_control_reg_30_0[10].ACLR
reset_n => slave_control_reg_30_0[11].ACLR
reset_n => slave_control_reg_30_0[12].ACLR
reset_n => slave_control_reg_30_0[13].ACLR
reset_n => slave_control_reg_30_0[14].ACLR
reset_n => slave_control_reg_30_0[15].ACLR
reset_n => slave_control_reg_30_0[16].ACLR
reset_n => slave_control_reg_30_0[17].ACLR
reset_n => slave_control_reg_30_0[18].ACLR
reset_n => slave_control_reg_30_0[19].ACLR
reset_n => slave_control_reg_30_0[20].ACLR
reset_n => slave_control_reg_30_0[21].ACLR
reset_n => slave_control_reg_30_0[22].ACLR
reset_n => slave_control_reg_30_0[23].ACLR
reset_n => slave_control_reg_30_0[24].ACLR
reset_n => slave_control_reg_30_0[25].ACLR
reset_n => slave_control_reg_30_0[26].ACLR
reset_n => slave_control_reg_30_0[27].ACLR
reset_n => slave_control_reg_30_0[28].ACLR
reset_n => slave_control_reg_30_0[29].ACLR
reset_n => slave_control_reg_30_0[30].ACLR
reset_n => irq.ACLR
reset_n => dma_source_reg[0].ACLR
reset_n => dma_source_reg[1].ACLR
reset_n => dma_source_reg[2].ACLR
reset_n => dma_source_reg[3].ACLR
reset_n => dma_source_reg[4].ACLR
reset_n => dma_source_reg[5].ACLR
reset_n => dma_source_reg[6].ACLR
reset_n => dma_source_reg[7].ACLR
reset_n => dma_source_reg[8].ACLR
reset_n => dma_source_reg[9].ACLR
reset_n => dma_source_reg[10].ACLR
reset_n => dma_source_reg[11].ACLR
reset_n => dma_source_reg[12].ACLR
reset_n => dma_source_reg[13].ACLR
reset_n => dma_source_reg[14].ACLR
reset_n => dma_source_reg[15].ACLR
reset_n => dma_source_reg[16].ACLR
reset_n => dma_source_reg[17].ACLR
reset_n => dma_source_reg[18].ACLR
reset_n => dma_source_reg[19].ACLR
reset_n => dma_source_reg[20].ACLR
reset_n => dma_source_reg[21].ACLR
reset_n => dma_source_reg[22].ACLR
reset_n => dma_source_reg[23].ACLR
reset_n => dma_source_reg[24].ACLR
reset_n => dma_source_reg[25].ACLR
reset_n => dma_source_reg[26].ACLR
reset_n => dma_source_reg[27].ACLR
reset_n => dma_source_reg[28].ACLR
reset_n => dma_source_reg[29].ACLR
reset_n => dma_source_reg[30].ACLR
reset_n => dma_source_reg[31].ACLR
reset_n => dma_modulus_reg[0].ACLR
reset_n => dma_modulus_reg[1].ACLR
reset_n => dma_modulus_reg[2].ACLR
reset_n => dma_modulus_reg[3].ACLR
reset_n => dma_modulus_reg[4].ACLR
reset_n => dma_modulus_reg[5].ACLR
reset_n => dma_modulus_reg[6].ACLR
reset_n => dma_modulus_reg[7].ACLR
reset_n => dma_modulus_reg[8].ACLR
reset_n => dma_modulus_reg[9].ACLR
reset_n => dma_modulus_reg[10].ACLR
reset_n => dma_modulus_reg[11].ACLR
reset_n => dma_modulus_reg[12].ACLR
reset_n => dma_modulus_reg[13].ACLR
reset_n => dma_modulus_reg[14].ACLR
reset_n => dma_modulus_reg[15].ACLR
reset_n => dma_modulus_reg[16].ACLR
reset_n => dma_modulus_reg[17].ACLR
reset_n => dma_modulus_reg[18].ACLR
reset_n => dma_modulus_reg[19].ACLR
reset_n => dma_modulus_reg[20].ACLR
reset_n => dma_modulus_reg[21].ACLR
reset_n => dma_modulus_reg[22].ACLR
reset_n => dma_modulus_reg[23].ACLR
reset_n => dma_modulus_reg[24].ACLR
reset_n => dma_modulus_reg[25].ACLR
reset_n => dma_modulus_reg[26].ACLR
reset_n => dma_modulus_reg[27].ACLR
reset_n => dma_modulus_reg[28].ACLR
reset_n => dma_modulus_reg[29].ACLR
reset_n => dma_modulus_reg[30].ACLR
reset_n => dma_modulus_reg[31].ACLR
reset_n => current_dma[0].ACLR
reset_n => current_dma[1].ACLR
reset_n => current_dma[2].ACLR
reset_n => current_dma[3].ACLR
reset_n => current_dma[4].ACLR
reset_n => current_dma[5].ACLR
reset_n => current_dma[6].ACLR
reset_n => current_dma[7].ACLR
reset_n => current_dma[8].ACLR
reset_n => current_dma[9].ACLR
reset_n => current_dma[10].ACLR
reset_n => current_dma[11].ACLR
reset_n => current_dma[12].ACLR
reset_n => current_dma[13].ACLR
reset_n => current_dma[14].ACLR
reset_n => current_dma[15].ACLR
reset_n => current_dma[16].ACLR
reset_n => current_dma[17].ACLR
reset_n => current_dma[18].ACLR
reset_n => current_dma[19].ACLR
reset_n => current_dma[20].ACLR
reset_n => current_dma[21].ACLR
reset_n => current_dma[22].ACLR
reset_n => current_dma[23].ACLR
reset_n => current_dma[24].ACLR
reset_n => current_dma[25].ACLR
reset_n => current_dma[26].ACLR
reset_n => current_dma[27].ACLR
reset_n => current_dma[28].ACLR
reset_n => current_dma[29].ACLR
reset_n => current_dma[30].ACLR
reset_n => current_dma[31].ACLR
slave_address[0] => Equal10.IN31
slave_address[0] => Equal11.IN0
slave_address[0] => Equal12.IN31
slave_address[0] => Equal13.IN1
slave_address[0] => Equal14.IN31
slave_address[1] => Equal10.IN30
slave_address[1] => Equal11.IN31
slave_address[1] => Equal12.IN0
slave_address[1] => Equal13.IN0
slave_address[1] => Equal14.IN30
slave_address[2] => Equal10.IN29
slave_address[2] => Equal11.IN30
slave_address[2] => Equal12.IN30
slave_address[2] => Equal13.IN31
slave_address[2] => Equal14.IN0
slave_readdata[0] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[1] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[2] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[3] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[4] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[5] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[6] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[7] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[8] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[9] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[10] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[11] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[12] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[13] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[14] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[15] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[16] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[17] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[18] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[19] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[20] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[21] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[22] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[23] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[24] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[25] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[26] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[27] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[28] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[29] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[30] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_readdata[31] <= slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
slave_writedata[0] => slave_control_reg_30_0[0].DATAIN
slave_writedata[0] => serial_interface_control_reg[0].DATAIN
slave_writedata[0] => dma_source_reg[0].DATAIN
slave_writedata[0] => dma_modulus_reg[0].DATAIN
slave_writedata[1] => slave_control_reg_30_0[1].DATAIN
slave_writedata[1] => dma_source_reg[1].DATAIN
slave_writedata[1] => dma_modulus_reg[1].DATAIN
slave_writedata[1] => serial_interface_control_reg[1].DATAIN
slave_writedata[2] => dma_source_reg.DATAB
slave_writedata[2] => slave_control_reg_30_0[2].DATAIN
slave_writedata[2] => dma_modulus_reg[2].DATAIN
slave_writedata[2] => serial_interface_control_reg[2].DATAIN
slave_writedata[3] => dma_source_reg.DATAB
slave_writedata[3] => slave_control_reg_30_0[3].DATAIN
slave_writedata[3] => dma_modulus_reg[3].DATAIN
slave_writedata[3] => serial_interface_control_reg[3].DATAIN
slave_writedata[4] => dma_source_reg.DATAB
slave_writedata[4] => slave_control_reg_30_0[4].DATAIN
slave_writedata[4] => dma_modulus_reg[4].DATAIN
slave_writedata[4] => serial_interface_control_reg[4].DATAIN
slave_writedata[5] => dma_source_reg.DATAB
slave_writedata[5] => slave_control_reg_30_0[5].DATAIN
slave_writedata[5] => dma_modulus_reg[5].DATAIN
slave_writedata[5] => serial_interface_control_reg[5].DATAIN
slave_writedata[6] => dma_source_reg.DATAB
slave_writedata[6] => slave_control_reg_30_0[6].DATAIN
slave_writedata[6] => dma_modulus_reg[6].DATAIN
slave_writedata[6] => serial_interface_control_reg[6].DATAIN
slave_writedata[7] => dma_source_reg.DATAB
slave_writedata[7] => slave_control_reg_30_0[7].DATAIN
slave_writedata[7] => dma_modulus_reg[7].DATAIN
slave_writedata[7] => serial_interface_control_reg[7].DATAIN
slave_writedata[8] => dma_source_reg.DATAB
slave_writedata[8] => slave_control_reg_30_0[8].DATAIN
slave_writedata[8] => dma_modulus_reg[8].DATAIN
slave_writedata[8] => serial_interface_control_reg[8].DATAIN
slave_writedata[9] => dma_source_reg.DATAB
slave_writedata[9] => slave_control_reg_30_0[9].DATAIN
slave_writedata[9] => dma_modulus_reg[9].DATAIN
slave_writedata[9] => serial_interface_control_reg[9].DATAIN
slave_writedata[10] => dma_source_reg.DATAB
slave_writedata[10] => slave_control_reg_30_0[10].DATAIN
slave_writedata[10] => dma_modulus_reg[10].DATAIN
slave_writedata[10] => serial_interface_control_reg[10].DATAIN
slave_writedata[11] => dma_source_reg.DATAB
slave_writedata[11] => slave_control_reg_30_0[11].DATAIN
slave_writedata[11] => dma_modulus_reg[11].DATAIN
slave_writedata[11] => serial_interface_control_reg[11].DATAIN
slave_writedata[12] => dma_source_reg.DATAB
slave_writedata[12] => slave_control_reg_30_0[12].DATAIN
slave_writedata[12] => dma_modulus_reg[12].DATAIN
slave_writedata[12] => serial_interface_control_reg[12].DATAIN
slave_writedata[13] => dma_source_reg.DATAB
slave_writedata[13] => slave_control_reg_30_0[13].DATAIN
slave_writedata[13] => dma_modulus_reg[13].DATAIN
slave_writedata[13] => serial_interface_control_reg[13].DATAIN
slave_writedata[14] => dma_source_reg.DATAB
slave_writedata[14] => slave_control_reg_30_0[14].DATAIN
slave_writedata[14] => dma_modulus_reg[14].DATAIN
slave_writedata[14] => serial_interface_control_reg[14].DATAIN
slave_writedata[15] => dma_source_reg.DATAB
slave_writedata[15] => slave_control_reg_30_0[15].DATAIN
slave_writedata[15] => dma_modulus_reg[15].DATAIN
slave_writedata[15] => serial_interface_control_reg[15].DATAIN
slave_writedata[16] => dma_source_reg.DATAB
slave_writedata[16] => slave_control_reg_30_0[16].DATAIN
slave_writedata[16] => dma_modulus_reg[16].DATAIN
slave_writedata[16] => serial_interface_control_reg[16].DATAIN
slave_writedata[17] => dma_source_reg.DATAB
slave_writedata[17] => slave_control_reg_30_0[17].DATAIN
slave_writedata[17] => dma_modulus_reg[17].DATAIN
slave_writedata[17] => serial_interface_control_reg[17].DATAIN
slave_writedata[18] => dma_source_reg.DATAB
slave_writedata[18] => slave_control_reg_30_0[18].DATAIN
slave_writedata[18] => dma_modulus_reg[18].DATAIN
slave_writedata[18] => serial_interface_control_reg[18].DATAIN
slave_writedata[19] => dma_source_reg.DATAB
slave_writedata[19] => slave_control_reg_30_0[19].DATAIN
slave_writedata[19] => dma_modulus_reg[19].DATAIN
slave_writedata[19] => serial_interface_control_reg[19].DATAIN
slave_writedata[20] => dma_source_reg.DATAB
slave_writedata[20] => slave_control_reg_30_0[20].DATAIN
slave_writedata[20] => dma_modulus_reg[20].DATAIN
slave_writedata[20] => serial_interface_control_reg[20].DATAIN
slave_writedata[21] => dma_source_reg.DATAB
slave_writedata[21] => slave_control_reg_30_0[21].DATAIN
slave_writedata[21] => dma_modulus_reg[21].DATAIN
slave_writedata[21] => serial_interface_control_reg[21].DATAIN
slave_writedata[22] => dma_source_reg.DATAB
slave_writedata[22] => slave_control_reg_30_0[22].DATAIN
slave_writedata[22] => dma_modulus_reg[22].DATAIN
slave_writedata[22] => serial_interface_control_reg[22].DATAIN
slave_writedata[23] => dma_source_reg.DATAB
slave_writedata[23] => slave_control_reg_30_0[23].DATAIN
slave_writedata[23] => dma_modulus_reg[23].DATAIN
slave_writedata[23] => serial_interface_control_reg[23].DATAIN
slave_writedata[24] => dma_source_reg.DATAB
slave_writedata[24] => slave_control_reg_30_0[24].DATAIN
slave_writedata[24] => dma_modulus_reg[24].DATAIN
slave_writedata[24] => serial_interface_control_reg[24].DATAIN
slave_writedata[25] => dma_source_reg.DATAB
slave_writedata[25] => slave_control_reg_30_0[25].DATAIN
slave_writedata[25] => dma_modulus_reg[25].DATAIN
slave_writedata[25] => serial_interface_control_reg[25].DATAIN
slave_writedata[26] => dma_source_reg.DATAB
slave_writedata[26] => slave_control_reg_30_0[26].DATAIN
slave_writedata[26] => dma_modulus_reg[26].DATAIN
slave_writedata[26] => serial_interface_control_reg[26].DATAIN
slave_writedata[27] => dma_source_reg.DATAB
slave_writedata[27] => slave_control_reg_30_0[27].DATAIN
slave_writedata[27] => dma_modulus_reg[27].DATAIN
slave_writedata[27] => serial_interface_control_reg[27].DATAIN
slave_writedata[28] => dma_source_reg.DATAB
slave_writedata[28] => slave_control_reg_30_0[28].DATAIN
slave_writedata[28] => dma_modulus_reg[28].DATAIN
slave_writedata[28] => serial_interface_control_reg[28].DATAIN
slave_writedata[29] => dma_source_reg.DATAB
slave_writedata[29] => slave_control_reg_30_0[29].DATAIN
slave_writedata[29] => dma_modulus_reg[29].DATAIN
slave_writedata[29] => serial_interface_control_reg[29].DATAIN
slave_writedata[30] => dma_source_reg.DATAB
slave_writedata[30] => slave_control_reg_30_0[30].DATAIN
slave_writedata[30] => dma_modulus_reg[30].DATAIN
slave_writedata[30] => serial_interface_control_reg[30].DATAIN
slave_writedata[31] => irq.DATAB
slave_writedata[31] => dma_source_reg.DATAB
slave_writedata[31] => dma_modulus_reg[31].DATAIN
slave_writedata[31] => serial_interface_control_reg[31].DATAIN
slave_write => always21.IN0
slave_chipselect => always21.IN1
slave_irq <= slave_irq.DB_MAX_OUTPUT_PORT_TYPE
master_address[0] <= <GND>
master_address[1] <= <GND>
master_address[2] <= lpm_counter:dma_address_counter.q
master_address[3] <= lpm_counter:dma_address_counter.q
master_address[4] <= lpm_counter:dma_address_counter.q
master_address[5] <= lpm_counter:dma_address_counter.q
master_address[6] <= lpm_counter:dma_address_counter.q
master_address[7] <= lpm_counter:dma_address_counter.q
master_address[8] <= lpm_counter:dma_address_counter.q
master_address[9] <= lpm_counter:dma_address_counter.q
master_address[10] <= lpm_counter:dma_address_counter.q
master_address[11] <= lpm_counter:dma_address_counter.q
master_address[12] <= lpm_counter:dma_address_counter.q
master_address[13] <= lpm_counter:dma_address_counter.q
master_address[14] <= lpm_counter:dma_address_counter.q
master_address[15] <= lpm_counter:dma_address_counter.q
master_address[16] <= lpm_counter:dma_address_counter.q
master_address[17] <= lpm_counter:dma_address_counter.q
master_address[18] <= lpm_counter:dma_address_counter.q
master_address[19] <= lpm_counter:dma_address_counter.q
master_address[20] <= lpm_counter:dma_address_counter.q
master_address[21] <= lpm_counter:dma_address_counter.q
master_address[22] <= lpm_counter:dma_address_counter.q
master_address[23] <= lpm_counter:dma_address_counter.q
master_address[24] <= lpm_counter:dma_address_counter.q
master_address[25] <= lpm_counter:dma_address_counter.q
master_address[26] <= lpm_counter:dma_address_counter.q
master_address[27] <= lpm_counter:dma_address_counter.q
master_address[28] <= lpm_counter:dma_address_counter.q
master_address[29] <= lpm_counter:dma_address_counter.q
master_address[30] <= lpm_counter:dma_address_counter.q
master_address[31] <= lpm_counter:dma_address_counter.q
master_readdata[0] => fifo_data_in[0].IN1
master_readdata[1] => fifo_data_in[1].IN1
master_readdata[2] => fifo_data_in[2].IN1
master_readdata[3] => fifo_data_in[3].IN1
master_readdata[4] => fifo_data_in[4].IN1
master_readdata[5] => fifo_data_in[5].IN1
master_readdata[6] => fifo_data_in[6].IN1
master_readdata[7] => fifo_data_in[7].IN1
master_readdata[8] => fifo_data_in[8].IN1
master_readdata[9] => fifo_data_in[9].IN1
master_readdata[10] => fifo_data_in[10].IN1
master_readdata[11] => fifo_data_in[11].IN1
master_readdata[12] => fifo_data_in[12].IN1
master_readdata[13] => fifo_data_in[13].IN1
master_readdata[14] => fifo_data_in[14].IN1
master_readdata[15] => fifo_data_in[15].IN1
master_readdata[16] => fifo_data_in[16].IN1
master_readdata[17] => fifo_data_in[17].IN1
master_readdata[18] => fifo_data_in[18].IN1
master_readdata[19] => fifo_data_in[19].IN1
master_readdata[20] => fifo_data_in[20].IN1
master_readdata[21] => fifo_data_in[21].IN1
master_readdata[22] => fifo_data_in[22].IN1
master_readdata[23] => fifo_data_in[23].IN1
master_readdata[24] => fifo_data_in[24].IN1
master_readdata[25] => fifo_data_in[25].IN1
master_readdata[26] => fifo_data_in[26].IN1
master_readdata[27] => fifo_data_in[27].IN1
master_readdata[28] => fifo_data_in[28].IN1
master_readdata[29] => fifo_data_in[29].IN1
master_readdata[30] => fifo_data_in[30].IN1
master_readdata[31] => fifo_data_in[31].IN1
master_read <= master_read.DB_MAX_OUTPUT_PORT_TYPE
master_waitrequest => address_counter_incr.IN1
master_data_valid => fifo_write_req.IN1
master_byteenable[0] <= <VCC>
master_byteenable[1] <= <VCC>
master_byteenable[2] <= <VCC>
master_byteenable[3] <= <VCC>
lcd_clk_in => lcd_clk_in.IN5
RGB[0] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
RGB[1] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
RGB[2] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
RGB[3] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
RGB[4] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
RGB[5] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
RGB[6] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
RGB[7] <= rgb_out.DB_MAX_OUTPUT_PORT_TYPE
NCLK <= lpm_counter:hck_div_counter.q
HD <= HD~reg0.DB_MAX_OUTPUT_PORT_TYPE
VD <= VD~reg0.DB_MAX_OUTPUT_PORT_TYPE
DEN <= DEN~reg0.DB_MAX_OUTPUT_PORT_TYPE
SERIAL_SDA <> SERIAL_SDA
SERIAL_SCL <= serial_interface_control_reg[1].DB_MAX_OUTPUT_PORT_TYPE
SERIAL_SCEN <= serial_interface_control_reg[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_RESET <= go_bit.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo
data[0] => dcfifo_aj31:auto_generated.data[0]
data[1] => dcfifo_aj31:auto_generated.data[1]
data[2] => dcfifo_aj31:auto_generated.data[2]
data[3] => dcfifo_aj31:auto_generated.data[3]
data[4] => dcfifo_aj31:auto_generated.data[4]
data[5] => dcfifo_aj31:auto_generated.data[5]
data[6] => dcfifo_aj31:auto_generated.data[6]
data[7] => dcfifo_aj31:auto_generated.data[7]
data[8] => dcfifo_aj31:auto_generated.data[8]
data[9] => dcfifo_aj31:auto_generated.data[9]
data[10] => dcfifo_aj31:auto_generated.data[10]
data[11] => dcfifo_aj31:auto_generated.data[11]
data[12] => dcfifo_aj31:auto_generated.data[12]
data[13] => dcfifo_aj31:auto_generated.data[13]
data[14] => dcfifo_aj31:auto_generated.data[14]
data[15] => dcfifo_aj31:auto_generated.data[15]
data[16] => dcfifo_aj31:auto_generated.data[16]
data[17] => dcfifo_aj31:auto_generated.data[17]
data[18] => dcfifo_aj31:auto_generated.data[18]
data[19] => dcfifo_aj31:auto_generated.data[19]
data[20] => dcfifo_aj31:auto_generated.data[20]
data[21] => dcfifo_aj31:auto_generated.data[21]
data[22] => dcfifo_aj31:auto_generated.data[22]
data[23] => dcfifo_aj31:auto_generated.data[23]
data[24] => dcfifo_aj31:auto_generated.data[24]
data[25] => dcfifo_aj31:auto_generated.data[25]
data[26] => dcfifo_aj31:auto_generated.data[26]
data[27] => dcfifo_aj31:auto_generated.data[27]
data[28] => dcfifo_aj31:auto_generated.data[28]
data[29] => dcfifo_aj31:auto_generated.data[29]
data[30] => dcfifo_aj31:auto_generated.data[30]
data[31] => dcfifo_aj31:auto_generated.data[31]
q[0] <= dcfifo_aj31:auto_generated.q[0]
q[1] <= dcfifo_aj31:auto_generated.q[1]
q[2] <= dcfifo_aj31:auto_generated.q[2]
q[3] <= dcfifo_aj31:auto_generated.q[3]
q[4] <= dcfifo_aj31:auto_generated.q[4]
q[5] <= dcfifo_aj31:auto_generated.q[5]
q[6] <= dcfifo_aj31:auto_generated.q[6]
q[7] <= dcfifo_aj31:auto_generated.q[7]
q[8] <= dcfifo_aj31:auto_generated.q[8]
q[9] <= dcfifo_aj31:auto_generated.q[9]
q[10] <= dcfifo_aj31:auto_generated.q[10]
q[11] <= dcfifo_aj31:auto_generated.q[11]
q[12] <= dcfifo_aj31:auto_generated.q[12]
q[13] <= dcfifo_aj31:auto_generated.q[13]
q[14] <= dcfifo_aj31:auto_generated.q[14]
q[15] <= dcfifo_aj31:auto_generated.q[15]
q[16] <= dcfifo_aj31:auto_generated.q[16]
q[17] <= dcfifo_aj31:auto_generated.q[17]
q[18] <= dcfifo_aj31:auto_generated.q[18]
q[19] <= dcfifo_aj31:auto_generated.q[19]
q[20] <= dcfifo_aj31:auto_generated.q[20]
q[21] <= dcfifo_aj31:auto_generated.q[21]
q[22] <= dcfifo_aj31:auto_generated.q[22]
q[23] <= dcfifo_aj31:auto_generated.q[23]
q[24] <= dcfifo_aj31:auto_generated.q[24]
q[25] <= dcfifo_aj31:auto_generated.q[25]
q[26] <= dcfifo_aj31:auto_generated.q[26]
q[27] <= dcfifo_aj31:auto_generated.q[27]
q[28] <= dcfifo_aj31:auto_generated.q[28]
q[29] <= dcfifo_aj31:auto_generated.q[29]
q[30] <= dcfifo_aj31:auto_generated.q[30]
q[31] <= dcfifo_aj31:auto_generated.q[31]
rdclk => dcfifo_aj31:auto_generated.rdclk
rdreq => dcfifo_aj31:auto_generated.rdreq
wrclk => dcfifo_aj31:auto_generated.wrclk
wrreq => dcfifo_aj31:auto_generated.wrreq
aclr => dcfifo_aj31:auto_generated.aclr
rdempty <= dcfifo_aj31:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
wrusedw[0] <= dcfifo_aj31:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_aj31:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_aj31:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_aj31:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_aj31:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_aj31:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_aj31:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_aj31:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_aj31:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_aj31:auto_generated.wrusedw[9]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_od11:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_od11:fifo_ram.data_a[0]
data[1] => altsyncram_od11:fifo_ram.data_a[1]
data[2] => altsyncram_od11:fifo_ram.data_a[2]
data[3] => altsyncram_od11:fifo_ram.data_a[3]
data[4] => altsyncram_od11:fifo_ram.data_a[4]
data[5] => altsyncram_od11:fifo_ram.data_a[5]
data[6] => altsyncram_od11:fifo_ram.data_a[6]
data[7] => altsyncram_od11:fifo_ram.data_a[7]
data[8] => altsyncram_od11:fifo_ram.data_a[8]
data[9] => altsyncram_od11:fifo_ram.data_a[9]
data[10] => altsyncram_od11:fifo_ram.data_a[10]
data[11] => altsyncram_od11:fifo_ram.data_a[11]
data[12] => altsyncram_od11:fifo_ram.data_a[12]
data[13] => altsyncram_od11:fifo_ram.data_a[13]
data[14] => altsyncram_od11:fifo_ram.data_a[14]
data[15] => altsyncram_od11:fifo_ram.data_a[15]
data[16] => altsyncram_od11:fifo_ram.data_a[16]
data[17] => altsyncram_od11:fifo_ram.data_a[17]
data[18] => altsyncram_od11:fifo_ram.data_a[18]
data[19] => altsyncram_od11:fifo_ram.data_a[19]
data[20] => altsyncram_od11:fifo_ram.data_a[20]
data[21] => altsyncram_od11:fifo_ram.data_a[21]
data[22] => altsyncram_od11:fifo_ram.data_a[22]
data[23] => altsyncram_od11:fifo_ram.data_a[23]
data[24] => altsyncram_od11:fifo_ram.data_a[24]
data[25] => altsyncram_od11:fifo_ram.data_a[25]
data[26] => altsyncram_od11:fifo_ram.data_a[26]
data[27] => altsyncram_od11:fifo_ram.data_a[27]
data[28] => altsyncram_od11:fifo_ram.data_a[28]
data[29] => altsyncram_od11:fifo_ram.data_a[29]
data[30] => altsyncram_od11:fifo_ram.data_a[30]
data[31] => altsyncram_od11:fifo_ram.data_a[31]
q[0] <= altsyncram_od11:fifo_ram.q_b[0]
q[1] <= altsyncram_od11:fifo_ram.q_b[1]
q[2] <= altsyncram_od11:fifo_ram.q_b[2]
q[3] <= altsyncram_od11:fifo_ram.q_b[3]
q[4] <= altsyncram_od11:fifo_ram.q_b[4]
q[5] <= altsyncram_od11:fifo_ram.q_b[5]
q[6] <= altsyncram_od11:fifo_ram.q_b[6]
q[7] <= altsyncram_od11:fifo_ram.q_b[7]
q[8] <= altsyncram_od11:fifo_ram.q_b[8]
q[9] <= altsyncram_od11:fifo_ram.q_b[9]
q[10] <= altsyncram_od11:fifo_ram.q_b[10]
q[11] <= altsyncram_od11:fifo_ram.q_b[11]
q[12] <= altsyncram_od11:fifo_ram.q_b[12]
q[13] <= altsyncram_od11:fifo_ram.q_b[13]
q[14] <= altsyncram_od11:fifo_ram.q_b[14]
q[15] <= altsyncram_od11:fifo_ram.q_b[15]
q[16] <= altsyncram_od11:fifo_ram.q_b[16]
q[17] <= altsyncram_od11:fifo_ram.q_b[17]
q[18] <= altsyncram_od11:fifo_ram.q_b[18]
q[19] <= altsyncram_od11:fifo_ram.q_b[19]
q[20] <= altsyncram_od11:fifo_ram.q_b[20]
q[21] <= altsyncram_od11:fifo_ram.q_b[21]
q[22] <= altsyncram_od11:fifo_ram.q_b[22]
q[23] <= altsyncram_od11:fifo_ram.q_b[23]
q[24] <= altsyncram_od11:fifo_ram.q_b[24]
q[25] <= altsyncram_od11:fifo_ram.q_b[25]
q[26] <= altsyncram_od11:fifo_ram.q_b[26]
q[27] <= altsyncram_od11:fifo_ram.q_b[27]
q[28] <= altsyncram_od11:fifo_ram.q_b[28]
q[29] <= altsyncram_od11:fifo_ram.q_b[29]
q[30] <= altsyncram_od11:fifo_ram.q_b[30]
q[31] <= altsyncram_od11:fifo_ram.q_b[31]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_od11:fifo_ram.clock1
rdclk => alt_synch_pipe_rld:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_od11:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_sld:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|altsyncram_od11:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[9] => ram_block11a18.PORTAADDR9
address_a[9] => ram_block11a19.PORTAADDR9
address_a[9] => ram_block11a20.PORTAADDR9
address_a[9] => ram_block11a21.PORTAADDR9
address_a[9] => ram_block11a22.PORTAADDR9
address_a[9] => ram_block11a23.PORTAADDR9
address_a[9] => ram_block11a24.PORTAADDR9
address_a[9] => ram_block11a25.PORTAADDR9
address_a[9] => ram_block11a26.PORTAADDR9
address_a[9] => ram_block11a27.PORTAADDR9
address_a[9] => ram_block11a28.PORTAADDR9
address_a[9] => ram_block11a29.PORTAADDR9
address_a[9] => ram_block11a30.PORTAADDR9
address_a[9] => ram_block11a31.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[9] => ram_block11a18.PORTBADDR9
address_b[9] => ram_block11a19.PORTBADDR9
address_b[9] => ram_block11a20.PORTBADDR9
address_b[9] => ram_block11a21.PORTBADDR9
address_b[9] => ram_block11a22.PORTBADDR9
address_b[9] => ram_block11a23.PORTBADDR9
address_b[9] => ram_block11a24.PORTBADDR9
address_b[9] => ram_block11a25.PORTBADDR9
address_b[9] => ram_block11a26.PORTBADDR9
address_b[9] => ram_block11a27.PORTBADDR9
address_b[9] => ram_block11a28.PORTBADDR9
address_b[9] => ram_block11a29.PORTBADDR9
address_b[9] => ram_block11a30.PORTBADDR9
address_b[9] => ram_block11a31.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_rld:rs_dgwp
clock => dffpipe_qe9:dffpipe12.clock
clrn => dffpipe_qe9:dffpipe12.clrn
d[0] => dffpipe_qe9:dffpipe12.d[0]
d[1] => dffpipe_qe9:dffpipe12.d[1]
d[2] => dffpipe_qe9:dffpipe12.d[2]
d[3] => dffpipe_qe9:dffpipe12.d[3]
d[4] => dffpipe_qe9:dffpipe12.d[4]
d[5] => dffpipe_qe9:dffpipe12.d[5]
d[6] => dffpipe_qe9:dffpipe12.d[6]
d[7] => dffpipe_qe9:dffpipe12.d[7]
d[8] => dffpipe_qe9:dffpipe12.d[8]
d[9] => dffpipe_qe9:dffpipe12.d[9]
d[10] => dffpipe_qe9:dffpipe12.d[10]
q[0] <= dffpipe_qe9:dffpipe12.q[0]
q[1] <= dffpipe_qe9:dffpipe12.q[1]
q[2] <= dffpipe_qe9:dffpipe12.q[2]
q[3] <= dffpipe_qe9:dffpipe12.q[3]
q[4] <= dffpipe_qe9:dffpipe12.q[4]
q[5] <= dffpipe_qe9:dffpipe12.q[5]
q[6] <= dffpipe_qe9:dffpipe12.q[6]
q[7] <= dffpipe_qe9:dffpipe12.q[7]
q[8] <= dffpipe_qe9:dffpipe12.q[8]
q[9] <= dffpipe_qe9:dffpipe12.q[9]
q[10] <= dffpipe_qe9:dffpipe12.q[10]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[10].ACLR
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|dffpipe_pe9:ws_brp
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
d[7] => dffe15a[7].IN0
d[8] => dffe15a[8].IN0
d[9] => dffe15a[9].IN0
d[10] => dffe15a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_sld:ws_dgrp
clock => dffpipe_re9:dffpipe16.clock
clrn => dffpipe_re9:dffpipe16.clrn
d[0] => dffpipe_re9:dffpipe16.d[0]
d[1] => dffpipe_re9:dffpipe16.d[1]
d[2] => dffpipe_re9:dffpipe16.d[2]
d[3] => dffpipe_re9:dffpipe16.d[3]
d[4] => dffpipe_re9:dffpipe16.d[4]
d[5] => dffpipe_re9:dffpipe16.d[5]
d[6] => dffpipe_re9:dffpipe16.d[6]
d[7] => dffpipe_re9:dffpipe16.d[7]
d[8] => dffpipe_re9:dffpipe16.d[8]
d[9] => dffpipe_re9:dffpipe16.d[9]
d[10] => dffpipe_re9:dffpipe16.d[10]
q[0] <= dffpipe_re9:dffpipe16.q[0]
q[1] <= dffpipe_re9:dffpipe16.q[1]
q[2] <= dffpipe_re9:dffpipe16.q[2]
q[3] <= dffpipe_re9:dffpipe16.q[3]
q[4] <= dffpipe_re9:dffpipe16.q[4]
q[5] <= dffpipe_re9:dffpipe16.q[5]
q[6] <= dffpipe_re9:dffpipe16.q[6]
q[7] <= dffpipe_re9:dffpipe16.q[7]
q[8] <= dffpipe_re9:dffpipe16.q[8]
q[9] <= dffpipe_re9:dffpipe16.q[9]
q[10] <= dffpipe_re9:dffpipe16.q[10]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:dma_address_counter
clock => cntr_74i:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_74i:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_74i:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_74i:auto_generated.sload
data[0] => cntr_74i:auto_generated.data[0]
data[1] => cntr_74i:auto_generated.data[1]
data[2] => cntr_74i:auto_generated.data[2]
data[3] => cntr_74i:auto_generated.data[3]
data[4] => cntr_74i:auto_generated.data[4]
data[5] => cntr_74i:auto_generated.data[5]
data[6] => cntr_74i:auto_generated.data[6]
data[7] => cntr_74i:auto_generated.data[7]
data[8] => cntr_74i:auto_generated.data[8]
data[9] => cntr_74i:auto_generated.data[9]
data[10] => cntr_74i:auto_generated.data[10]
data[11] => cntr_74i:auto_generated.data[11]
data[12] => cntr_74i:auto_generated.data[12]
data[13] => cntr_74i:auto_generated.data[13]
data[14] => cntr_74i:auto_generated.data[14]
data[15] => cntr_74i:auto_generated.data[15]
data[16] => cntr_74i:auto_generated.data[16]
data[17] => cntr_74i:auto_generated.data[17]
data[18] => cntr_74i:auto_generated.data[18]
data[19] => cntr_74i:auto_generated.data[19]
data[20] => cntr_74i:auto_generated.data[20]
data[21] => cntr_74i:auto_generated.data[21]
data[22] => cntr_74i:auto_generated.data[22]
data[23] => cntr_74i:auto_generated.data[23]
data[24] => cntr_74i:auto_generated.data[24]
data[25] => cntr_74i:auto_generated.data[25]
data[26] => cntr_74i:auto_generated.data[26]
data[27] => cntr_74i:auto_generated.data[27]
data[28] => cntr_74i:auto_generated.data[28]
data[29] => cntr_74i:auto_generated.data[29]
cin => ~NO_FANOUT~
q[0] <= cntr_74i:auto_generated.q[0]
q[1] <= cntr_74i:auto_generated.q[1]
q[2] <= cntr_74i:auto_generated.q[2]
q[3] <= cntr_74i:auto_generated.q[3]
q[4] <= cntr_74i:auto_generated.q[4]
q[5] <= cntr_74i:auto_generated.q[5]
q[6] <= cntr_74i:auto_generated.q[6]
q[7] <= cntr_74i:auto_generated.q[7]
q[8] <= cntr_74i:auto_generated.q[8]
q[9] <= cntr_74i:auto_generated.q[9]
q[10] <= cntr_74i:auto_generated.q[10]
q[11] <= cntr_74i:auto_generated.q[11]
q[12] <= cntr_74i:auto_generated.q[12]
q[13] <= cntr_74i:auto_generated.q[13]
q[14] <= cntr_74i:auto_generated.q[14]
q[15] <= cntr_74i:auto_generated.q[15]
q[16] <= cntr_74i:auto_generated.q[16]
q[17] <= cntr_74i:auto_generated.q[17]
q[18] <= cntr_74i:auto_generated.q[18]
q[19] <= cntr_74i:auto_generated.q[19]
q[20] <= cntr_74i:auto_generated.q[20]
q[21] <= cntr_74i:auto_generated.q[21]
q[22] <= cntr_74i:auto_generated.q[22]
q[23] <= cntr_74i:auto_generated.q[23]
q[24] <= cntr_74i:auto_generated.q[24]
q[25] <= cntr_74i:auto_generated.q[25]
q[26] <= cntr_74i:auto_generated.q[26]
q[27] <= cntr_74i:auto_generated.q[27]
q[28] <= cntr_74i:auto_generated.q[28]
q[29] <= cntr_74i:auto_generated.q[29]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:dma_address_counter|cntr_74i:auto_generated
aclr => counter_reg_bit[29].IN0
clock => counter_reg_bit[29].CLK
clock => counter_reg_bit[28].CLK
clock => counter_reg_bit[27].CLK
clock => counter_reg_bit[26].CLK
clock => counter_reg_bit[25].CLK
clock => counter_reg_bit[24].CLK
clock => counter_reg_bit[23].CLK
clock => counter_reg_bit[22].CLK
clock => counter_reg_bit[21].CLK
clock => counter_reg_bit[20].CLK
clock => counter_reg_bit[19].CLK
clock => counter_reg_bit[18].CLK
clock => counter_reg_bit[17].CLK
clock => counter_reg_bit[16].CLK
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= counter_reg_bit[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= counter_reg_bit[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= counter_reg_bit[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= counter_reg_bit[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= counter_reg_bit[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= counter_reg_bit[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= counter_reg_bit[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= counter_reg_bit[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= counter_reg_bit[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= counter_reg_bit[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= counter_reg_bit[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= counter_reg_bit[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= counter_reg_bit[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= counter_reg_bit[29].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[29].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:hck_div_counter
clock => cntr_adi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_adi:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_adi:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_adi:auto_generated.q[0]
q[1] <= cntr_adi:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:hck_div_counter|cntr_adi:auto_generated
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => counter_reg_bit[1].IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:hck_div_counter|cntr_adi:auto_generated|cmpr_ffc:cmpr2
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_column_counter
clock => cntr_72j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_72j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_72j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_72j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_72j:auto_generated.q[0]
q[1] <= cntr_72j:auto_generated.q[1]
q[2] <= cntr_72j:auto_generated.q[2]
q[3] <= cntr_72j:auto_generated.q[3]
q[4] <= cntr_72j:auto_generated.q[4]
q[5] <= cntr_72j:auto_generated.q[5]
q[6] <= cntr_72j:auto_generated.q[6]
q[7] <= cntr_72j:auto_generated.q[7]
q[8] <= cntr_72j:auto_generated.q[8]
q[9] <= cntr_72j:auto_generated.q[9]
q[10] <= cntr_72j:auto_generated.q[10]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_column_counter|cntr_72j:auto_generated
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_column_counter|cntr_72j:auto_generated|cmpr_vgc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_row_counter
clock => cntr_m0j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_m0j:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_m0j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_m0j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_m0j:auto_generated.q[0]
q[1] <= cntr_m0j:auto_generated.q[1]
q[2] <= cntr_m0j:auto_generated.q[2]
q[3] <= cntr_m0j:auto_generated.q[3]
q[4] <= cntr_m0j:auto_generated.q[4]
q[5] <= cntr_m0j:auto_generated.q[5]
q[6] <= cntr_m0j:auto_generated.q[6]
q[7] <= cntr_m0j:auto_generated.q[7]
q[8] <= cntr_m0j:auto_generated.q[8]
q[9] <= cntr_m0j:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_row_counter|cntr_m0j:auto_generated
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_row_counter|cntr_m0j:auto_generated|cmpr_ugc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:mux_toggler
clock => cntr_93h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_93h:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => cntr_93h:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_93h:auto_generated.q[0]
q[1] <= cntr_93h:auto_generated.q[1]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:mux_toggler|cntr_93h:auto_generated
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_i2c_en_s1_arbitrator:the_lcd_i2c_en_s1
clk => d1_lcd_i2c_en_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
lcd_i2c_en_s1_readdata => lcd_i2c_en_s1_readdata_from_sa.DATAIN
reset_n => lcd_i2c_en_s1_reset_n.DATAIN
reset_n => d1_lcd_i2c_en_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => Equal0.IN17
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN16
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN15
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN0
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_lcd_i2c_en_s1.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => lcd_i2c_en_s1_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => lcd_i2c_en_s1_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_lcd_i2c_en_s1.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_lcd_i2c_en_s1.IN1
slow_peripheral_bridge_m1_read => lcd_i2c_en_s1_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_lcd_i2c_en_s1.IN1
slow_peripheral_bridge_m1_write => lcd_i2c_en_s1_write_n.IN1
slow_peripheral_bridge_m1_writedata[0] => lcd_i2c_en_s1_writedata.DATAIN
slow_peripheral_bridge_m1_writedata[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~
d1_lcd_i2c_en_s1_end_xfer <= d1_lcd_i2c_en_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_en_s1_address[0] <= slow_peripheral_bridge_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_en_s1_address[1] <= slow_peripheral_bridge_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_en_s1_chipselect <= slow_peripheral_bridge_m1_qualified_request_lcd_i2c_en_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_en_s1_readdata_from_sa <= lcd_i2c_en_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_en_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_en_s1_write_n <= lcd_i2c_en_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_en_s1_writedata <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_lcd_i2c_en_s1 <= slow_peripheral_bridge_m1_qualified_request_lcd_i2c_en_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_en_s1 <= slow_peripheral_bridge_m1_qualified_request_lcd_i2c_en_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_lcd_i2c_en_s1 <= slow_peripheral_bridge_m1_read_data_valid_lcd_i2c_en_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_lcd_i2c_en_s1 <= slow_peripheral_bridge_m1_requests_lcd_i2c_en_s1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_i2c_en:the_lcd_i2c_en
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata => data_out.DATAIN
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_i2c_scl_s1_arbitrator:the_lcd_i2c_scl_s1
clk => d1_lcd_i2c_scl_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
lcd_i2c_scl_s1_readdata => lcd_i2c_scl_s1_readdata_from_sa.DATAIN
reset_n => lcd_i2c_scl_s1_reset_n.DATAIN
reset_n => d1_lcd_i2c_scl_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => Equal0.IN17
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN16
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN15
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN0
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_lcd_i2c_scl_s1.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => lcd_i2c_scl_s1_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => lcd_i2c_scl_s1_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_lcd_i2c_scl_s1.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_lcd_i2c_scl_s1.IN1
slow_peripheral_bridge_m1_read => lcd_i2c_scl_s1_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_lcd_i2c_scl_s1.IN1
slow_peripheral_bridge_m1_write => lcd_i2c_scl_s1_write_n.IN1
slow_peripheral_bridge_m1_writedata[0] => lcd_i2c_scl_s1_writedata.DATAIN
slow_peripheral_bridge_m1_writedata[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~
d1_lcd_i2c_scl_s1_end_xfer <= d1_lcd_i2c_scl_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_scl_s1_address[0] <= slow_peripheral_bridge_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_scl_s1_address[1] <= slow_peripheral_bridge_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_scl_s1_chipselect <= slow_peripheral_bridge_m1_qualified_request_lcd_i2c_scl_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_scl_s1_readdata_from_sa <= lcd_i2c_scl_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_scl_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_scl_s1_write_n <= lcd_i2c_scl_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_scl_s1_writedata <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_lcd_i2c_scl_s1 <= slow_peripheral_bridge_m1_qualified_request_lcd_i2c_scl_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_scl_s1 <= slow_peripheral_bridge_m1_qualified_request_lcd_i2c_scl_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_lcd_i2c_scl_s1 <= slow_peripheral_bridge_m1_read_data_valid_lcd_i2c_scl_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_lcd_i2c_scl_s1 <= slow_peripheral_bridge_m1_requests_lcd_i2c_scl_s1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_i2c_scl:the_lcd_i2c_scl
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata => data_out.DATAIN
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_i2c_sdat_s1_arbitrator:the_lcd_i2c_sdat_s1
clk => d1_lcd_i2c_sdat_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
lcd_i2c_sdat_s1_readdata => lcd_i2c_sdat_s1_readdata_from_sa.DATAIN
reset_n => lcd_i2c_sdat_s1_reset_n.DATAIN
reset_n => d1_lcd_i2c_sdat_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => Equal0.IN17
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN16
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN15
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN0
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_lcd_i2c_sdat_s1.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => lcd_i2c_sdat_s1_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => lcd_i2c_sdat_s1_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_lcd_i2c_sdat_s1.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_lcd_i2c_sdat_s1.IN1
slow_peripheral_bridge_m1_read => lcd_i2c_sdat_s1_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_lcd_i2c_sdat_s1.IN1
slow_peripheral_bridge_m1_write => lcd_i2c_sdat_s1_write_n.IN1
slow_peripheral_bridge_m1_writedata[0] => lcd_i2c_sdat_s1_writedata.DATAIN
slow_peripheral_bridge_m1_writedata[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~
d1_lcd_i2c_sdat_s1_end_xfer <= d1_lcd_i2c_sdat_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_sdat_s1_address[0] <= slow_peripheral_bridge_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_sdat_s1_address[1] <= slow_peripheral_bridge_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_sdat_s1_chipselect <= slow_peripheral_bridge_m1_qualified_request_lcd_i2c_sdat_s1.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_sdat_s1_readdata_from_sa <= lcd_i2c_sdat_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_sdat_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_sdat_s1_write_n <= lcd_i2c_sdat_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
lcd_i2c_sdat_s1_writedata <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_lcd_i2c_sdat_s1 <= slow_peripheral_bridge_m1_qualified_request_lcd_i2c_sdat_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_sdat_s1 <= slow_peripheral_bridge_m1_qualified_request_lcd_i2c_sdat_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_lcd_i2c_sdat_s1 <= slow_peripheral_bridge_m1_read_data_valid_lcd_i2c_sdat_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_lcd_i2c_sdat_s1 <= slow_peripheral_bridge_m1_requests_lcd_i2c_sdat_s1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_i2c_sdat:the_lcd_i2c_sdat
address[0] => Equal0.IN31
address[0] => Equal1.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN30
chipselect => always2.IN0
clk => data_dir.CLK
clk => data_out.CLK
clk => readdata~reg0.CLK
reset_n => readdata~reg0.ACLR
reset_n => data_dir.ACLR
reset_n => data_out.ACLR
write_n => always2.IN1
writedata => data_dir.DATAIN
writedata => data_out.DATAIN
bidir_port <> bidir_port
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|led_pio_s1_arbitrator:the_led_pio_s1
clk => d1_led_pio_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
led_pio_s1_readdata[0] => led_pio_s1_readdata_from_sa[0].DATAIN
led_pio_s1_readdata[1] => led_pio_s1_readdata_from_sa[1].DATAIN
reset_n => led_pio_s1_reset_n.DATAIN
reset_n => d1_led_pio_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => Equal0.IN17
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN16
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN15
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN2
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_led_pio_s1.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => led_pio_s1_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => led_pio_s1_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_led_pio_s1.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_led_pio_s1.IN1
slow_peripheral_bridge_m1_read => led_pio_s1_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_led_pio_s1.IN1
slow_peripheral_bridge_m1_write => led_pio_s1_write_n.IN1
slow_peripheral_bridge_m1_writedata[0] => led_pio_s1_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => led_pio_s1_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~
d1_led_pio_s1_end_xfer <= d1_led_pio_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_address[0] <= slow_peripheral_bridge_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_address[1] <= slow_peripheral_bridge_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_chipselect <= slow_peripheral_bridge_m1_qualified_request_led_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[0] <= led_pio_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_readdata_from_sa[1] <= led_pio_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_write_n <= led_pio_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[0] <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
led_pio_s1_writedata[1] <= slow_peripheral_bridge_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_led_pio_s1 <= slow_peripheral_bridge_m1_qualified_request_led_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_led_pio_s1 <= slow_peripheral_bridge_m1_qualified_request_led_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_led_pio_s1 <= slow_peripheral_bridge_m1_read_data_valid_led_pio_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_led_pio_s1 <= slow_peripheral_bridge_m1_requests_led_pio_s1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|led_pio:the_led_pio
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|performance_counter_control_slave_arbitrator:the_performance_counter_control_slave
clk => d1_performance_counter_control_slave_end_xfer~reg0.CLK
clk => slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave_shift_register.CLK
clk => d1_reasons_to_wait.CLK
performance_counter_control_slave_readdata[0] => performance_counter_control_slave_readdata_from_sa[0].DATAIN
performance_counter_control_slave_readdata[1] => performance_counter_control_slave_readdata_from_sa[1].DATAIN
performance_counter_control_slave_readdata[2] => performance_counter_control_slave_readdata_from_sa[2].DATAIN
performance_counter_control_slave_readdata[3] => performance_counter_control_slave_readdata_from_sa[3].DATAIN
performance_counter_control_slave_readdata[4] => performance_counter_control_slave_readdata_from_sa[4].DATAIN
performance_counter_control_slave_readdata[5] => performance_counter_control_slave_readdata_from_sa[5].DATAIN
performance_counter_control_slave_readdata[6] => performance_counter_control_slave_readdata_from_sa[6].DATAIN
performance_counter_control_slave_readdata[7] => performance_counter_control_slave_readdata_from_sa[7].DATAIN
performance_counter_control_slave_readdata[8] => performance_counter_control_slave_readdata_from_sa[8].DATAIN
performance_counter_control_slave_readdata[9] => performance_counter_control_slave_readdata_from_sa[9].DATAIN
performance_counter_control_slave_readdata[10] => performance_counter_control_slave_readdata_from_sa[10].DATAIN
performance_counter_control_slave_readdata[11] => performance_counter_control_slave_readdata_from_sa[11].DATAIN
performance_counter_control_slave_readdata[12] => performance_counter_control_slave_readdata_from_sa[12].DATAIN
performance_counter_control_slave_readdata[13] => performance_counter_control_slave_readdata_from_sa[13].DATAIN
performance_counter_control_slave_readdata[14] => performance_counter_control_slave_readdata_from_sa[14].DATAIN
performance_counter_control_slave_readdata[15] => performance_counter_control_slave_readdata_from_sa[15].DATAIN
performance_counter_control_slave_readdata[16] => performance_counter_control_slave_readdata_from_sa[16].DATAIN
performance_counter_control_slave_readdata[17] => performance_counter_control_slave_readdata_from_sa[17].DATAIN
performance_counter_control_slave_readdata[18] => performance_counter_control_slave_readdata_from_sa[18].DATAIN
performance_counter_control_slave_readdata[19] => performance_counter_control_slave_readdata_from_sa[19].DATAIN
performance_counter_control_slave_readdata[20] => performance_counter_control_slave_readdata_from_sa[20].DATAIN
performance_counter_control_slave_readdata[21] => performance_counter_control_slave_readdata_from_sa[21].DATAIN
performance_counter_control_slave_readdata[22] => performance_counter_control_slave_readdata_from_sa[22].DATAIN
performance_counter_control_slave_readdata[23] => performance_counter_control_slave_readdata_from_sa[23].DATAIN
performance_counter_control_slave_readdata[24] => performance_counter_control_slave_readdata_from_sa[24].DATAIN
performance_counter_control_slave_readdata[25] => performance_counter_control_slave_readdata_from_sa[25].DATAIN
performance_counter_control_slave_readdata[26] => performance_counter_control_slave_readdata_from_sa[26].DATAIN
performance_counter_control_slave_readdata[27] => performance_counter_control_slave_readdata_from_sa[27].DATAIN
performance_counter_control_slave_readdata[28] => performance_counter_control_slave_readdata_from_sa[28].DATAIN
performance_counter_control_slave_readdata[29] => performance_counter_control_slave_readdata_from_sa[29].DATAIN
performance_counter_control_slave_readdata[30] => performance_counter_control_slave_readdata_from_sa[30].DATAIN
performance_counter_control_slave_readdata[31] => performance_counter_control_slave_readdata_from_sa[31].DATAIN
reset_n => performance_counter_control_slave_reset_n.DATAIN
reset_n => d1_performance_counter_control_slave_end_xfer~reg0.PRESET
reset_n => slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave_shift_register.ACLR
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN1
slow_peripheral_bridge_m1_latency_counter => LessThan0.IN2
slow_peripheral_bridge_m1_nativeaddress[0] => performance_counter_control_slave_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => performance_counter_control_slave_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => performance_counter_control_slave_address[2].DATAIN
slow_peripheral_bridge_m1_nativeaddress[3] => performance_counter_control_slave_address[3].DATAIN
slow_peripheral_bridge_m1_nativeaddress[4] => performance_counter_control_slave_address[4].DATAIN
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_performance_counter_control_slave.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_performance_counter_control_slave.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave_shift_register_in.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_performance_counter_control_slave.IN1
slow_peripheral_bridge_m1_write => performance_counter_control_slave_write.IN1
slow_peripheral_bridge_m1_writedata[0] => performance_counter_control_slave_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => performance_counter_control_slave_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => performance_counter_control_slave_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => performance_counter_control_slave_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => performance_counter_control_slave_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => performance_counter_control_slave_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => performance_counter_control_slave_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => performance_counter_control_slave_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => performance_counter_control_slave_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => performance_counter_control_slave_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => performance_counter_control_slave_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => performance_counter_control_slave_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => performance_counter_control_slave_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => performance_counter_control_slave_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => performance_counter_control_slave_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => performance_counter_control_slave_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => performance_counter_control_slave_writedata[16].DATAIN
slow_peripheral_bridge_m1_writedata[17] => performance_counter_control_slave_writedata[17].DATAIN
slow_peripheral_bridge_m1_writedata[18] => performance_counter_control_slave_writedata[18].DATAIN
slow_peripheral_bridge_m1_writedata[19] => performance_counter_control_slave_writedata[19].DATAIN
slow_peripheral_bridge_m1_writedata[20] => performance_counter_control_slave_writedata[20].DATAIN
slow_peripheral_bridge_m1_writedata[21] => performance_counter_control_slave_writedata[21].DATAIN
slow_peripheral_bridge_m1_writedata[22] => performance_counter_control_slave_writedata[22].DATAIN
slow_peripheral_bridge_m1_writedata[23] => performance_counter_control_slave_writedata[23].DATAIN
slow_peripheral_bridge_m1_writedata[24] => performance_counter_control_slave_writedata[24].DATAIN
slow_peripheral_bridge_m1_writedata[25] => performance_counter_control_slave_writedata[25].DATAIN
slow_peripheral_bridge_m1_writedata[26] => performance_counter_control_slave_writedata[26].DATAIN
slow_peripheral_bridge_m1_writedata[27] => performance_counter_control_slave_writedata[27].DATAIN
slow_peripheral_bridge_m1_writedata[28] => performance_counter_control_slave_writedata[28].DATAIN
slow_peripheral_bridge_m1_writedata[29] => performance_counter_control_slave_writedata[29].DATAIN
slow_peripheral_bridge_m1_writedata[30] => performance_counter_control_slave_writedata[30].DATAIN
slow_peripheral_bridge_m1_writedata[31] => performance_counter_control_slave_writedata[31].DATAIN
d1_performance_counter_control_slave_end_xfer <= d1_performance_counter_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_address[0] <= slow_peripheral_bridge_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_address[1] <= slow_peripheral_bridge_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_address[2] <= slow_peripheral_bridge_m1_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_address[3] <= slow_peripheral_bridge_m1_nativeaddress[3].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_address[4] <= slow_peripheral_bridge_m1_nativeaddress[4].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_begintransfer <= performance_counter_control_slave_begins_xfer.DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[0] <= performance_counter_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[1] <= performance_counter_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[2] <= performance_counter_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[3] <= performance_counter_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[4] <= performance_counter_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[5] <= performance_counter_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[6] <= performance_counter_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[7] <= performance_counter_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[8] <= performance_counter_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[9] <= performance_counter_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[10] <= performance_counter_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[11] <= performance_counter_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[12] <= performance_counter_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[13] <= performance_counter_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[14] <= performance_counter_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[15] <= performance_counter_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[16] <= performance_counter_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[17] <= performance_counter_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[18] <= performance_counter_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[19] <= performance_counter_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[20] <= performance_counter_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[21] <= performance_counter_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[22] <= performance_counter_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[23] <= performance_counter_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[24] <= performance_counter_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[25] <= performance_counter_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[26] <= performance_counter_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[27] <= performance_counter_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[28] <= performance_counter_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[29] <= performance_counter_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[30] <= performance_counter_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_readdata_from_sa[31] <= performance_counter_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_write <= performance_counter_control_slave_write.DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[0] <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[1] <= slow_peripheral_bridge_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[2] <= slow_peripheral_bridge_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[3] <= slow_peripheral_bridge_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[4] <= slow_peripheral_bridge_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[5] <= slow_peripheral_bridge_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[6] <= slow_peripheral_bridge_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[7] <= slow_peripheral_bridge_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[8] <= slow_peripheral_bridge_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[9] <= slow_peripheral_bridge_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[10] <= slow_peripheral_bridge_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[11] <= slow_peripheral_bridge_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[12] <= slow_peripheral_bridge_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[13] <= slow_peripheral_bridge_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[14] <= slow_peripheral_bridge_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[15] <= slow_peripheral_bridge_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[16] <= slow_peripheral_bridge_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[17] <= slow_peripheral_bridge_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[18] <= slow_peripheral_bridge_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[19] <= slow_peripheral_bridge_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[20] <= slow_peripheral_bridge_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[21] <= slow_peripheral_bridge_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[22] <= slow_peripheral_bridge_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[23] <= slow_peripheral_bridge_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[24] <= slow_peripheral_bridge_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[25] <= slow_peripheral_bridge_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[26] <= slow_peripheral_bridge_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[27] <= slow_peripheral_bridge_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[28] <= slow_peripheral_bridge_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[29] <= slow_peripheral_bridge_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[30] <= slow_peripheral_bridge_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
performance_counter_control_slave_writedata[31] <= slow_peripheral_bridge_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_performance_counter_control_slave <= slow_peripheral_bridge_m1_qualified_request_performance_counter_control_slave.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_performance_counter_control_slave <= slow_peripheral_bridge_m1_qualified_request_performance_counter_control_slave.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave <= slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave_shift_register.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_performance_counter_control_slave <= slow_peripheral_bridge_m1_requests_performance_counter_control_slave.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|performance_counter:the_performance_counter
address[0] => Equal0.IN31
address[0] => Equal1.IN58
address[0] => Equal2.IN30
address[0] => Equal3.IN30
address[0] => Equal4.IN58
address[0] => Equal5.IN29
address[0] => Equal6.IN30
address[0] => Equal7.IN58
address[0] => Equal8.IN29
address[0] => Equal9.IN29
address[0] => Equal10.IN58
address[0] => Equal11.IN28
address[0] => Equal12.IN30
address[0] => Equal13.IN58
address[0] => Equal14.IN29
address[0] => Equal15.IN29
address[0] => Equal16.IN58
address[0] => Equal17.IN28
address[0] => Equal18.IN29
address[0] => Equal19.IN58
address[0] => Equal20.IN28
address[0] => Equal21.IN28
address[0] => Equal22.IN58
address[0] => Equal23.IN27
address[1] => Equal0.IN30
address[1] => Equal1.IN30
address[1] => Equal2.IN58
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN58
address[1] => Equal6.IN29
address[1] => Equal7.IN29
address[1] => Equal8.IN58
address[1] => Equal9.IN28
address[1] => Equal10.IN28
address[1] => Equal11.IN58
address[1] => Equal12.IN29
address[1] => Equal13.IN29
address[1] => Equal14.IN58
address[1] => Equal15.IN28
address[1] => Equal16.IN28
address[1] => Equal17.IN58
address[1] => Equal18.IN28
address[1] => Equal19.IN28
address[1] => Equal20.IN58
address[1] => Equal21.IN27
address[1] => Equal22.IN27
address[1] => Equal23.IN58
address[2] => Equal0.IN29
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN58
address[2] => Equal4.IN57
address[2] => Equal5.IN57
address[2] => Equal6.IN28
address[2] => Equal7.IN28
address[2] => Equal8.IN28
address[2] => Equal9.IN58
address[2] => Equal10.IN57
address[2] => Equal11.IN57
address[2] => Equal12.IN28
address[2] => Equal13.IN28
address[2] => Equal14.IN28
address[2] => Equal15.IN58
address[2] => Equal16.IN57
address[2] => Equal17.IN57
address[2] => Equal18.IN27
address[2] => Equal19.IN27
address[2] => Equal20.IN27
address[2] => Equal21.IN58
address[2] => Equal22.IN57
address[2] => Equal23.IN57
address[3] => Equal0.IN28
address[3] => Equal1.IN28
address[3] => Equal2.IN28
address[3] => Equal3.IN28
address[3] => Equal4.IN28
address[3] => Equal5.IN28
address[3] => Equal6.IN58
address[3] => Equal7.IN57
address[3] => Equal8.IN57
address[3] => Equal9.IN57
address[3] => Equal10.IN56
address[3] => Equal11.IN56
address[3] => Equal12.IN27
address[3] => Equal13.IN27
address[3] => Equal14.IN27
address[3] => Equal15.IN27
address[3] => Equal16.IN27
address[3] => Equal17.IN27
address[3] => Equal18.IN58
address[3] => Equal19.IN57
address[3] => Equal20.IN57
address[3] => Equal21.IN57
address[3] => Equal22.IN56
address[3] => Equal23.IN56
address[4] => Equal0.IN27
address[4] => Equal1.IN27
address[4] => Equal2.IN27
address[4] => Equal3.IN27
address[4] => Equal4.IN27
address[4] => Equal5.IN27
address[4] => Equal6.IN27
address[4] => Equal7.IN27
address[4] => Equal8.IN27
address[4] => Equal9.IN27
address[4] => Equal10.IN27
address[4] => Equal11.IN27
address[4] => Equal12.IN58
address[4] => Equal13.IN57
address[4] => Equal14.IN57
address[4] => Equal15.IN57
address[4] => Equal16.IN56
address[4] => Equal17.IN56
address[4] => Equal18.IN57
address[4] => Equal19.IN56
address[4] => Equal20.IN56
address[4] => Equal21.IN56
address[4] => Equal22.IN55
address[4] => Equal23.IN55
begintransfer => write_strobe.IN0
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
clk => time_counter_enable_7.CLK
clk => event_counter_7[0].CLK
clk => event_counter_7[1].CLK
clk => event_counter_7[2].CLK
clk => event_counter_7[3].CLK
clk => event_counter_7[4].CLK
clk => event_counter_7[5].CLK
clk => event_counter_7[6].CLK
clk => event_counter_7[7].CLK
clk => event_counter_7[8].CLK
clk => event_counter_7[9].CLK
clk => event_counter_7[10].CLK
clk => event_counter_7[11].CLK
clk => event_counter_7[12].CLK
clk => event_counter_7[13].CLK
clk => event_counter_7[14].CLK
clk => event_counter_7[15].CLK
clk => event_counter_7[16].CLK
clk => event_counter_7[17].CLK
clk => event_counter_7[18].CLK
clk => event_counter_7[19].CLK
clk => event_counter_7[20].CLK
clk => event_counter_7[21].CLK
clk => event_counter_7[22].CLK
clk => event_counter_7[23].CLK
clk => event_counter_7[24].CLK
clk => event_counter_7[25].CLK
clk => event_counter_7[26].CLK
clk => event_counter_7[27].CLK
clk => event_counter_7[28].CLK
clk => event_counter_7[29].CLK
clk => event_counter_7[30].CLK
clk => event_counter_7[31].CLK
clk => event_counter_7[32].CLK
clk => event_counter_7[33].CLK
clk => event_counter_7[34].CLK
clk => event_counter_7[35].CLK
clk => event_counter_7[36].CLK
clk => event_counter_7[37].CLK
clk => event_counter_7[38].CLK
clk => event_counter_7[39].CLK
clk => event_counter_7[40].CLK
clk => event_counter_7[41].CLK
clk => event_counter_7[42].CLK
clk => event_counter_7[43].CLK
clk => event_counter_7[44].CLK
clk => event_counter_7[45].CLK
clk => event_counter_7[46].CLK
clk => event_counter_7[47].CLK
clk => event_counter_7[48].CLK
clk => event_counter_7[49].CLK
clk => event_counter_7[50].CLK
clk => event_counter_7[51].CLK
clk => event_counter_7[52].CLK
clk => event_counter_7[53].CLK
clk => event_counter_7[54].CLK
clk => event_counter_7[55].CLK
clk => event_counter_7[56].CLK
clk => event_counter_7[57].CLK
clk => event_counter_7[58].CLK
clk => event_counter_7[59].CLK
clk => event_counter_7[60].CLK
clk => event_counter_7[61].CLK
clk => event_counter_7[62].CLK
clk => event_counter_7[63].CLK
clk => time_counter_7[0].CLK
clk => time_counter_7[1].CLK
clk => time_counter_7[2].CLK
clk => time_counter_7[3].CLK
clk => time_counter_7[4].CLK
clk => time_counter_7[5].CLK
clk => time_counter_7[6].CLK
clk => time_counter_7[7].CLK
clk => time_counter_7[8].CLK
clk => time_counter_7[9].CLK
clk => time_counter_7[10].CLK
clk => time_counter_7[11].CLK
clk => time_counter_7[12].CLK
clk => time_counter_7[13].CLK
clk => time_counter_7[14].CLK
clk => time_counter_7[15].CLK
clk => time_counter_7[16].CLK
clk => time_counter_7[17].CLK
clk => time_counter_7[18].CLK
clk => time_counter_7[19].CLK
clk => time_counter_7[20].CLK
clk => time_counter_7[21].CLK
clk => time_counter_7[22].CLK
clk => time_counter_7[23].CLK
clk => time_counter_7[24].CLK
clk => time_counter_7[25].CLK
clk => time_counter_7[26].CLK
clk => time_counter_7[27].CLK
clk => time_counter_7[28].CLK
clk => time_counter_7[29].CLK
clk => time_counter_7[30].CLK
clk => time_counter_7[31].CLK
clk => time_counter_7[32].CLK
clk => time_counter_7[33].CLK
clk => time_counter_7[34].CLK
clk => time_counter_7[35].CLK
clk => time_counter_7[36].CLK
clk => time_counter_7[37].CLK
clk => time_counter_7[38].CLK
clk => time_counter_7[39].CLK
clk => time_counter_7[40].CLK
clk => time_counter_7[41].CLK
clk => time_counter_7[42].CLK
clk => time_counter_7[43].CLK
clk => time_counter_7[44].CLK
clk => time_counter_7[45].CLK
clk => time_counter_7[46].CLK
clk => time_counter_7[47].CLK
clk => time_counter_7[48].CLK
clk => time_counter_7[49].CLK
clk => time_counter_7[50].CLK
clk => time_counter_7[51].CLK
clk => time_counter_7[52].CLK
clk => time_counter_7[53].CLK
clk => time_counter_7[54].CLK
clk => time_counter_7[55].CLK
clk => time_counter_7[56].CLK
clk => time_counter_7[57].CLK
clk => time_counter_7[58].CLK
clk => time_counter_7[59].CLK
clk => time_counter_7[60].CLK
clk => time_counter_7[61].CLK
clk => time_counter_7[62].CLK
clk => time_counter_7[63].CLK
clk => time_counter_enable_6.CLK
clk => event_counter_6[0].CLK
clk => event_counter_6[1].CLK
clk => event_counter_6[2].CLK
clk => event_counter_6[3].CLK
clk => event_counter_6[4].CLK
clk => event_counter_6[5].CLK
clk => event_counter_6[6].CLK
clk => event_counter_6[7].CLK
clk => event_counter_6[8].CLK
clk => event_counter_6[9].CLK
clk => event_counter_6[10].CLK
clk => event_counter_6[11].CLK
clk => event_counter_6[12].CLK
clk => event_counter_6[13].CLK
clk => event_counter_6[14].CLK
clk => event_counter_6[15].CLK
clk => event_counter_6[16].CLK
clk => event_counter_6[17].CLK
clk => event_counter_6[18].CLK
clk => event_counter_6[19].CLK
clk => event_counter_6[20].CLK
clk => event_counter_6[21].CLK
clk => event_counter_6[22].CLK
clk => event_counter_6[23].CLK
clk => event_counter_6[24].CLK
clk => event_counter_6[25].CLK
clk => event_counter_6[26].CLK
clk => event_counter_6[27].CLK
clk => event_counter_6[28].CLK
clk => event_counter_6[29].CLK
clk => event_counter_6[30].CLK
clk => event_counter_6[31].CLK
clk => event_counter_6[32].CLK
clk => event_counter_6[33].CLK
clk => event_counter_6[34].CLK
clk => event_counter_6[35].CLK
clk => event_counter_6[36].CLK
clk => event_counter_6[37].CLK
clk => event_counter_6[38].CLK
clk => event_counter_6[39].CLK
clk => event_counter_6[40].CLK
clk => event_counter_6[41].CLK
clk => event_counter_6[42].CLK
clk => event_counter_6[43].CLK
clk => event_counter_6[44].CLK
clk => event_counter_6[45].CLK
clk => event_counter_6[46].CLK
clk => event_counter_6[47].CLK
clk => event_counter_6[48].CLK
clk => event_counter_6[49].CLK
clk => event_counter_6[50].CLK
clk => event_counter_6[51].CLK
clk => event_counter_6[52].CLK
clk => event_counter_6[53].CLK
clk => event_counter_6[54].CLK
clk => event_counter_6[55].CLK
clk => event_counter_6[56].CLK
clk => event_counter_6[57].CLK
clk => event_counter_6[58].CLK
clk => event_counter_6[59].CLK
clk => event_counter_6[60].CLK
clk => event_counter_6[61].CLK
clk => event_counter_6[62].CLK
clk => event_counter_6[63].CLK
clk => time_counter_6[0].CLK
clk => time_counter_6[1].CLK
clk => time_counter_6[2].CLK
clk => time_counter_6[3].CLK
clk => time_counter_6[4].CLK
clk => time_counter_6[5].CLK
clk => time_counter_6[6].CLK
clk => time_counter_6[7].CLK
clk => time_counter_6[8].CLK
clk => time_counter_6[9].CLK
clk => time_counter_6[10].CLK
clk => time_counter_6[11].CLK
clk => time_counter_6[12].CLK
clk => time_counter_6[13].CLK
clk => time_counter_6[14].CLK
clk => time_counter_6[15].CLK
clk => time_counter_6[16].CLK
clk => time_counter_6[17].CLK
clk => time_counter_6[18].CLK
clk => time_counter_6[19].CLK
clk => time_counter_6[20].CLK
clk => time_counter_6[21].CLK
clk => time_counter_6[22].CLK
clk => time_counter_6[23].CLK
clk => time_counter_6[24].CLK
clk => time_counter_6[25].CLK
clk => time_counter_6[26].CLK
clk => time_counter_6[27].CLK
clk => time_counter_6[28].CLK
clk => time_counter_6[29].CLK
clk => time_counter_6[30].CLK
clk => time_counter_6[31].CLK
clk => time_counter_6[32].CLK
clk => time_counter_6[33].CLK
clk => time_counter_6[34].CLK
clk => time_counter_6[35].CLK
clk => time_counter_6[36].CLK
clk => time_counter_6[37].CLK
clk => time_counter_6[38].CLK
clk => time_counter_6[39].CLK
clk => time_counter_6[40].CLK
clk => time_counter_6[41].CLK
clk => time_counter_6[42].CLK
clk => time_counter_6[43].CLK
clk => time_counter_6[44].CLK
clk => time_counter_6[45].CLK
clk => time_counter_6[46].CLK
clk => time_counter_6[47].CLK
clk => time_counter_6[48].CLK
clk => time_counter_6[49].CLK
clk => time_counter_6[50].CLK
clk => time_counter_6[51].CLK
clk => time_counter_6[52].CLK
clk => time_counter_6[53].CLK
clk => time_counter_6[54].CLK
clk => time_counter_6[55].CLK
clk => time_counter_6[56].CLK
clk => time_counter_6[57].CLK
clk => time_counter_6[58].CLK
clk => time_counter_6[59].CLK
clk => time_counter_6[60].CLK
clk => time_counter_6[61].CLK
clk => time_counter_6[62].CLK
clk => time_counter_6[63].CLK
clk => time_counter_enable_5.CLK
clk => event_counter_5[0].CLK
clk => event_counter_5[1].CLK
clk => event_counter_5[2].CLK
clk => event_counter_5[3].CLK
clk => event_counter_5[4].CLK
clk => event_counter_5[5].CLK
clk => event_counter_5[6].CLK
clk => event_counter_5[7].CLK
clk => event_counter_5[8].CLK
clk => event_counter_5[9].CLK
clk => event_counter_5[10].CLK
clk => event_counter_5[11].CLK
clk => event_counter_5[12].CLK
clk => event_counter_5[13].CLK
clk => event_counter_5[14].CLK
clk => event_counter_5[15].CLK
clk => event_counter_5[16].CLK
clk => event_counter_5[17].CLK
clk => event_counter_5[18].CLK
clk => event_counter_5[19].CLK
clk => event_counter_5[20].CLK
clk => event_counter_5[21].CLK
clk => event_counter_5[22].CLK
clk => event_counter_5[23].CLK
clk => event_counter_5[24].CLK
clk => event_counter_5[25].CLK
clk => event_counter_5[26].CLK
clk => event_counter_5[27].CLK
clk => event_counter_5[28].CLK
clk => event_counter_5[29].CLK
clk => event_counter_5[30].CLK
clk => event_counter_5[31].CLK
clk => event_counter_5[32].CLK
clk => event_counter_5[33].CLK
clk => event_counter_5[34].CLK
clk => event_counter_5[35].CLK
clk => event_counter_5[36].CLK
clk => event_counter_5[37].CLK
clk => event_counter_5[38].CLK
clk => event_counter_5[39].CLK
clk => event_counter_5[40].CLK
clk => event_counter_5[41].CLK
clk => event_counter_5[42].CLK
clk => event_counter_5[43].CLK
clk => event_counter_5[44].CLK
clk => event_counter_5[45].CLK
clk => event_counter_5[46].CLK
clk => event_counter_5[47].CLK
clk => event_counter_5[48].CLK
clk => event_counter_5[49].CLK
clk => event_counter_5[50].CLK
clk => event_counter_5[51].CLK
clk => event_counter_5[52].CLK
clk => event_counter_5[53].CLK
clk => event_counter_5[54].CLK
clk => event_counter_5[55].CLK
clk => event_counter_5[56].CLK
clk => event_counter_5[57].CLK
clk => event_counter_5[58].CLK
clk => event_counter_5[59].CLK
clk => event_counter_5[60].CLK
clk => event_counter_5[61].CLK
clk => event_counter_5[62].CLK
clk => event_counter_5[63].CLK
clk => time_counter_5[0].CLK
clk => time_counter_5[1].CLK
clk => time_counter_5[2].CLK
clk => time_counter_5[3].CLK
clk => time_counter_5[4].CLK
clk => time_counter_5[5].CLK
clk => time_counter_5[6].CLK
clk => time_counter_5[7].CLK
clk => time_counter_5[8].CLK
clk => time_counter_5[9].CLK
clk => time_counter_5[10].CLK
clk => time_counter_5[11].CLK
clk => time_counter_5[12].CLK
clk => time_counter_5[13].CLK
clk => time_counter_5[14].CLK
clk => time_counter_5[15].CLK
clk => time_counter_5[16].CLK
clk => time_counter_5[17].CLK
clk => time_counter_5[18].CLK
clk => time_counter_5[19].CLK
clk => time_counter_5[20].CLK
clk => time_counter_5[21].CLK
clk => time_counter_5[22].CLK
clk => time_counter_5[23].CLK
clk => time_counter_5[24].CLK
clk => time_counter_5[25].CLK
clk => time_counter_5[26].CLK
clk => time_counter_5[27].CLK
clk => time_counter_5[28].CLK
clk => time_counter_5[29].CLK
clk => time_counter_5[30].CLK
clk => time_counter_5[31].CLK
clk => time_counter_5[32].CLK
clk => time_counter_5[33].CLK
clk => time_counter_5[34].CLK
clk => time_counter_5[35].CLK
clk => time_counter_5[36].CLK
clk => time_counter_5[37].CLK
clk => time_counter_5[38].CLK
clk => time_counter_5[39].CLK
clk => time_counter_5[40].CLK
clk => time_counter_5[41].CLK
clk => time_counter_5[42].CLK
clk => time_counter_5[43].CLK
clk => time_counter_5[44].CLK
clk => time_counter_5[45].CLK
clk => time_counter_5[46].CLK
clk => time_counter_5[47].CLK
clk => time_counter_5[48].CLK
clk => time_counter_5[49].CLK
clk => time_counter_5[50].CLK
clk => time_counter_5[51].CLK
clk => time_counter_5[52].CLK
clk => time_counter_5[53].CLK
clk => time_counter_5[54].CLK
clk => time_counter_5[55].CLK
clk => time_counter_5[56].CLK
clk => time_counter_5[57].CLK
clk => time_counter_5[58].CLK
clk => time_counter_5[59].CLK
clk => time_counter_5[60].CLK
clk => time_counter_5[61].CLK
clk => time_counter_5[62].CLK
clk => time_counter_5[63].CLK
clk => time_counter_enable_4.CLK
clk => event_counter_4[0].CLK
clk => event_counter_4[1].CLK
clk => event_counter_4[2].CLK
clk => event_counter_4[3].CLK
clk => event_counter_4[4].CLK
clk => event_counter_4[5].CLK
clk => event_counter_4[6].CLK
clk => event_counter_4[7].CLK
clk => event_counter_4[8].CLK
clk => event_counter_4[9].CLK
clk => event_counter_4[10].CLK
clk => event_counter_4[11].CLK
clk => event_counter_4[12].CLK
clk => event_counter_4[13].CLK
clk => event_counter_4[14].CLK
clk => event_counter_4[15].CLK
clk => event_counter_4[16].CLK
clk => event_counter_4[17].CLK
clk => event_counter_4[18].CLK
clk => event_counter_4[19].CLK
clk => event_counter_4[20].CLK
clk => event_counter_4[21].CLK
clk => event_counter_4[22].CLK
clk => event_counter_4[23].CLK
clk => event_counter_4[24].CLK
clk => event_counter_4[25].CLK
clk => event_counter_4[26].CLK
clk => event_counter_4[27].CLK
clk => event_counter_4[28].CLK
clk => event_counter_4[29].CLK
clk => event_counter_4[30].CLK
clk => event_counter_4[31].CLK
clk => event_counter_4[32].CLK
clk => event_counter_4[33].CLK
clk => event_counter_4[34].CLK
clk => event_counter_4[35].CLK
clk => event_counter_4[36].CLK
clk => event_counter_4[37].CLK
clk => event_counter_4[38].CLK
clk => event_counter_4[39].CLK
clk => event_counter_4[40].CLK
clk => event_counter_4[41].CLK
clk => event_counter_4[42].CLK
clk => event_counter_4[43].CLK
clk => event_counter_4[44].CLK
clk => event_counter_4[45].CLK
clk => event_counter_4[46].CLK
clk => event_counter_4[47].CLK
clk => event_counter_4[48].CLK
clk => event_counter_4[49].CLK
clk => event_counter_4[50].CLK
clk => event_counter_4[51].CLK
clk => event_counter_4[52].CLK
clk => event_counter_4[53].CLK
clk => event_counter_4[54].CLK
clk => event_counter_4[55].CLK
clk => event_counter_4[56].CLK
clk => event_counter_4[57].CLK
clk => event_counter_4[58].CLK
clk => event_counter_4[59].CLK
clk => event_counter_4[60].CLK
clk => event_counter_4[61].CLK
clk => event_counter_4[62].CLK
clk => event_counter_4[63].CLK
clk => time_counter_4[0].CLK
clk => time_counter_4[1].CLK
clk => time_counter_4[2].CLK
clk => time_counter_4[3].CLK
clk => time_counter_4[4].CLK
clk => time_counter_4[5].CLK
clk => time_counter_4[6].CLK
clk => time_counter_4[7].CLK
clk => time_counter_4[8].CLK
clk => time_counter_4[9].CLK
clk => time_counter_4[10].CLK
clk => time_counter_4[11].CLK
clk => time_counter_4[12].CLK
clk => time_counter_4[13].CLK
clk => time_counter_4[14].CLK
clk => time_counter_4[15].CLK
clk => time_counter_4[16].CLK
clk => time_counter_4[17].CLK
clk => time_counter_4[18].CLK
clk => time_counter_4[19].CLK
clk => time_counter_4[20].CLK
clk => time_counter_4[21].CLK
clk => time_counter_4[22].CLK
clk => time_counter_4[23].CLK
clk => time_counter_4[24].CLK
clk => time_counter_4[25].CLK
clk => time_counter_4[26].CLK
clk => time_counter_4[27].CLK
clk => time_counter_4[28].CLK
clk => time_counter_4[29].CLK
clk => time_counter_4[30].CLK
clk => time_counter_4[31].CLK
clk => time_counter_4[32].CLK
clk => time_counter_4[33].CLK
clk => time_counter_4[34].CLK
clk => time_counter_4[35].CLK
clk => time_counter_4[36].CLK
clk => time_counter_4[37].CLK
clk => time_counter_4[38].CLK
clk => time_counter_4[39].CLK
clk => time_counter_4[40].CLK
clk => time_counter_4[41].CLK
clk => time_counter_4[42].CLK
clk => time_counter_4[43].CLK
clk => time_counter_4[44].CLK
clk => time_counter_4[45].CLK
clk => time_counter_4[46].CLK
clk => time_counter_4[47].CLK
clk => time_counter_4[48].CLK
clk => time_counter_4[49].CLK
clk => time_counter_4[50].CLK
clk => time_counter_4[51].CLK
clk => time_counter_4[52].CLK
clk => time_counter_4[53].CLK
clk => time_counter_4[54].CLK
clk => time_counter_4[55].CLK
clk => time_counter_4[56].CLK
clk => time_counter_4[57].CLK
clk => time_counter_4[58].CLK
clk => time_counter_4[59].CLK
clk => time_counter_4[60].CLK
clk => time_counter_4[61].CLK
clk => time_counter_4[62].CLK
clk => time_counter_4[63].CLK
clk => time_counter_enable_3.CLK
clk => event_counter_3[0].CLK
clk => event_counter_3[1].CLK
clk => event_counter_3[2].CLK
clk => event_counter_3[3].CLK
clk => event_counter_3[4].CLK
clk => event_counter_3[5].CLK
clk => event_counter_3[6].CLK
clk => event_counter_3[7].CLK
clk => event_counter_3[8].CLK
clk => event_counter_3[9].CLK
clk => event_counter_3[10].CLK
clk => event_counter_3[11].CLK
clk => event_counter_3[12].CLK
clk => event_counter_3[13].CLK
clk => event_counter_3[14].CLK
clk => event_counter_3[15].CLK
clk => event_counter_3[16].CLK
clk => event_counter_3[17].CLK
clk => event_counter_3[18].CLK
clk => event_counter_3[19].CLK
clk => event_counter_3[20].CLK
clk => event_counter_3[21].CLK
clk => event_counter_3[22].CLK
clk => event_counter_3[23].CLK
clk => event_counter_3[24].CLK
clk => event_counter_3[25].CLK
clk => event_counter_3[26].CLK
clk => event_counter_3[27].CLK
clk => event_counter_3[28].CLK
clk => event_counter_3[29].CLK
clk => event_counter_3[30].CLK
clk => event_counter_3[31].CLK
clk => event_counter_3[32].CLK
clk => event_counter_3[33].CLK
clk => event_counter_3[34].CLK
clk => event_counter_3[35].CLK
clk => event_counter_3[36].CLK
clk => event_counter_3[37].CLK
clk => event_counter_3[38].CLK
clk => event_counter_3[39].CLK
clk => event_counter_3[40].CLK
clk => event_counter_3[41].CLK
clk => event_counter_3[42].CLK
clk => event_counter_3[43].CLK
clk => event_counter_3[44].CLK
clk => event_counter_3[45].CLK
clk => event_counter_3[46].CLK
clk => event_counter_3[47].CLK
clk => event_counter_3[48].CLK
clk => event_counter_3[49].CLK
clk => event_counter_3[50].CLK
clk => event_counter_3[51].CLK
clk => event_counter_3[52].CLK
clk => event_counter_3[53].CLK
clk => event_counter_3[54].CLK
clk => event_counter_3[55].CLK
clk => event_counter_3[56].CLK
clk => event_counter_3[57].CLK
clk => event_counter_3[58].CLK
clk => event_counter_3[59].CLK
clk => event_counter_3[60].CLK
clk => event_counter_3[61].CLK
clk => event_counter_3[62].CLK
clk => event_counter_3[63].CLK
clk => time_counter_3[0].CLK
clk => time_counter_3[1].CLK
clk => time_counter_3[2].CLK
clk => time_counter_3[3].CLK
clk => time_counter_3[4].CLK
clk => time_counter_3[5].CLK
clk => time_counter_3[6].CLK
clk => time_counter_3[7].CLK
clk => time_counter_3[8].CLK
clk => time_counter_3[9].CLK
clk => time_counter_3[10].CLK
clk => time_counter_3[11].CLK
clk => time_counter_3[12].CLK
clk => time_counter_3[13].CLK
clk => time_counter_3[14].CLK
clk => time_counter_3[15].CLK
clk => time_counter_3[16].CLK
clk => time_counter_3[17].CLK
clk => time_counter_3[18].CLK
clk => time_counter_3[19].CLK
clk => time_counter_3[20].CLK
clk => time_counter_3[21].CLK
clk => time_counter_3[22].CLK
clk => time_counter_3[23].CLK
clk => time_counter_3[24].CLK
clk => time_counter_3[25].CLK
clk => time_counter_3[26].CLK
clk => time_counter_3[27].CLK
clk => time_counter_3[28].CLK
clk => time_counter_3[29].CLK
clk => time_counter_3[30].CLK
clk => time_counter_3[31].CLK
clk => time_counter_3[32].CLK
clk => time_counter_3[33].CLK
clk => time_counter_3[34].CLK
clk => time_counter_3[35].CLK
clk => time_counter_3[36].CLK
clk => time_counter_3[37].CLK
clk => time_counter_3[38].CLK
clk => time_counter_3[39].CLK
clk => time_counter_3[40].CLK
clk => time_counter_3[41].CLK
clk => time_counter_3[42].CLK
clk => time_counter_3[43].CLK
clk => time_counter_3[44].CLK
clk => time_counter_3[45].CLK
clk => time_counter_3[46].CLK
clk => time_counter_3[47].CLK
clk => time_counter_3[48].CLK
clk => time_counter_3[49].CLK
clk => time_counter_3[50].CLK
clk => time_counter_3[51].CLK
clk => time_counter_3[52].CLK
clk => time_counter_3[53].CLK
clk => time_counter_3[54].CLK
clk => time_counter_3[55].CLK
clk => time_counter_3[56].CLK
clk => time_counter_3[57].CLK
clk => time_counter_3[58].CLK
clk => time_counter_3[59].CLK
clk => time_counter_3[60].CLK
clk => time_counter_3[61].CLK
clk => time_counter_3[62].CLK
clk => time_counter_3[63].CLK
clk => time_counter_enable_2.CLK
clk => event_counter_2[0].CLK
clk => event_counter_2[1].CLK
clk => event_counter_2[2].CLK
clk => event_counter_2[3].CLK
clk => event_counter_2[4].CLK
clk => event_counter_2[5].CLK
clk => event_counter_2[6].CLK
clk => event_counter_2[7].CLK
clk => event_counter_2[8].CLK
clk => event_counter_2[9].CLK
clk => event_counter_2[10].CLK
clk => event_counter_2[11].CLK
clk => event_counter_2[12].CLK
clk => event_counter_2[13].CLK
clk => event_counter_2[14].CLK
clk => event_counter_2[15].CLK
clk => event_counter_2[16].CLK
clk => event_counter_2[17].CLK
clk => event_counter_2[18].CLK
clk => event_counter_2[19].CLK
clk => event_counter_2[20].CLK
clk => event_counter_2[21].CLK
clk => event_counter_2[22].CLK
clk => event_counter_2[23].CLK
clk => event_counter_2[24].CLK
clk => event_counter_2[25].CLK
clk => event_counter_2[26].CLK
clk => event_counter_2[27].CLK
clk => event_counter_2[28].CLK
clk => event_counter_2[29].CLK
clk => event_counter_2[30].CLK
clk => event_counter_2[31].CLK
clk => event_counter_2[32].CLK
clk => event_counter_2[33].CLK
clk => event_counter_2[34].CLK
clk => event_counter_2[35].CLK
clk => event_counter_2[36].CLK
clk => event_counter_2[37].CLK
clk => event_counter_2[38].CLK
clk => event_counter_2[39].CLK
clk => event_counter_2[40].CLK
clk => event_counter_2[41].CLK
clk => event_counter_2[42].CLK
clk => event_counter_2[43].CLK
clk => event_counter_2[44].CLK
clk => event_counter_2[45].CLK
clk => event_counter_2[46].CLK
clk => event_counter_2[47].CLK
clk => event_counter_2[48].CLK
clk => event_counter_2[49].CLK
clk => event_counter_2[50].CLK
clk => event_counter_2[51].CLK
clk => event_counter_2[52].CLK
clk => event_counter_2[53].CLK
clk => event_counter_2[54].CLK
clk => event_counter_2[55].CLK
clk => event_counter_2[56].CLK
clk => event_counter_2[57].CLK
clk => event_counter_2[58].CLK
clk => event_counter_2[59].CLK
clk => event_counter_2[60].CLK
clk => event_counter_2[61].CLK
clk => event_counter_2[62].CLK
clk => event_counter_2[63].CLK
clk => time_counter_2[0].CLK
clk => time_counter_2[1].CLK
clk => time_counter_2[2].CLK
clk => time_counter_2[3].CLK
clk => time_counter_2[4].CLK
clk => time_counter_2[5].CLK
clk => time_counter_2[6].CLK
clk => time_counter_2[7].CLK
clk => time_counter_2[8].CLK
clk => time_counter_2[9].CLK
clk => time_counter_2[10].CLK
clk => time_counter_2[11].CLK
clk => time_counter_2[12].CLK
clk => time_counter_2[13].CLK
clk => time_counter_2[14].CLK
clk => time_counter_2[15].CLK
clk => time_counter_2[16].CLK
clk => time_counter_2[17].CLK
clk => time_counter_2[18].CLK
clk => time_counter_2[19].CLK
clk => time_counter_2[20].CLK
clk => time_counter_2[21].CLK
clk => time_counter_2[22].CLK
clk => time_counter_2[23].CLK
clk => time_counter_2[24].CLK
clk => time_counter_2[25].CLK
clk => time_counter_2[26].CLK
clk => time_counter_2[27].CLK
clk => time_counter_2[28].CLK
clk => time_counter_2[29].CLK
clk => time_counter_2[30].CLK
clk => time_counter_2[31].CLK
clk => time_counter_2[32].CLK
clk => time_counter_2[33].CLK
clk => time_counter_2[34].CLK
clk => time_counter_2[35].CLK
clk => time_counter_2[36].CLK
clk => time_counter_2[37].CLK
clk => time_counter_2[38].CLK
clk => time_counter_2[39].CLK
clk => time_counter_2[40].CLK
clk => time_counter_2[41].CLK
clk => time_counter_2[42].CLK
clk => time_counter_2[43].CLK
clk => time_counter_2[44].CLK
clk => time_counter_2[45].CLK
clk => time_counter_2[46].CLK
clk => time_counter_2[47].CLK
clk => time_counter_2[48].CLK
clk => time_counter_2[49].CLK
clk => time_counter_2[50].CLK
clk => time_counter_2[51].CLK
clk => time_counter_2[52].CLK
clk => time_counter_2[53].CLK
clk => time_counter_2[54].CLK
clk => time_counter_2[55].CLK
clk => time_counter_2[56].CLK
clk => time_counter_2[57].CLK
clk => time_counter_2[58].CLK
clk => time_counter_2[59].CLK
clk => time_counter_2[60].CLK
clk => time_counter_2[61].CLK
clk => time_counter_2[62].CLK
clk => time_counter_2[63].CLK
clk => time_counter_enable_1.CLK
clk => event_counter_1[0].CLK
clk => event_counter_1[1].CLK
clk => event_counter_1[2].CLK
clk => event_counter_1[3].CLK
clk => event_counter_1[4].CLK
clk => event_counter_1[5].CLK
clk => event_counter_1[6].CLK
clk => event_counter_1[7].CLK
clk => event_counter_1[8].CLK
clk => event_counter_1[9].CLK
clk => event_counter_1[10].CLK
clk => event_counter_1[11].CLK
clk => event_counter_1[12].CLK
clk => event_counter_1[13].CLK
clk => event_counter_1[14].CLK
clk => event_counter_1[15].CLK
clk => event_counter_1[16].CLK
clk => event_counter_1[17].CLK
clk => event_counter_1[18].CLK
clk => event_counter_1[19].CLK
clk => event_counter_1[20].CLK
clk => event_counter_1[21].CLK
clk => event_counter_1[22].CLK
clk => event_counter_1[23].CLK
clk => event_counter_1[24].CLK
clk => event_counter_1[25].CLK
clk => event_counter_1[26].CLK
clk => event_counter_1[27].CLK
clk => event_counter_1[28].CLK
clk => event_counter_1[29].CLK
clk => event_counter_1[30].CLK
clk => event_counter_1[31].CLK
clk => event_counter_1[32].CLK
clk => event_counter_1[33].CLK
clk => event_counter_1[34].CLK
clk => event_counter_1[35].CLK
clk => event_counter_1[36].CLK
clk => event_counter_1[37].CLK
clk => event_counter_1[38].CLK
clk => event_counter_1[39].CLK
clk => event_counter_1[40].CLK
clk => event_counter_1[41].CLK
clk => event_counter_1[42].CLK
clk => event_counter_1[43].CLK
clk => event_counter_1[44].CLK
clk => event_counter_1[45].CLK
clk => event_counter_1[46].CLK
clk => event_counter_1[47].CLK
clk => event_counter_1[48].CLK
clk => event_counter_1[49].CLK
clk => event_counter_1[50].CLK
clk => event_counter_1[51].CLK
clk => event_counter_1[52].CLK
clk => event_counter_1[53].CLK
clk => event_counter_1[54].CLK
clk => event_counter_1[55].CLK
clk => event_counter_1[56].CLK
clk => event_counter_1[57].CLK
clk => event_counter_1[58].CLK
clk => event_counter_1[59].CLK
clk => event_counter_1[60].CLK
clk => event_counter_1[61].CLK
clk => event_counter_1[62].CLK
clk => event_counter_1[63].CLK
clk => time_counter_1[0].CLK
clk => time_counter_1[1].CLK
clk => time_counter_1[2].CLK
clk => time_counter_1[3].CLK
clk => time_counter_1[4].CLK
clk => time_counter_1[5].CLK
clk => time_counter_1[6].CLK
clk => time_counter_1[7].CLK
clk => time_counter_1[8].CLK
clk => time_counter_1[9].CLK
clk => time_counter_1[10].CLK
clk => time_counter_1[11].CLK
clk => time_counter_1[12].CLK
clk => time_counter_1[13].CLK
clk => time_counter_1[14].CLK
clk => time_counter_1[15].CLK
clk => time_counter_1[16].CLK
clk => time_counter_1[17].CLK
clk => time_counter_1[18].CLK
clk => time_counter_1[19].CLK
clk => time_counter_1[20].CLK
clk => time_counter_1[21].CLK
clk => time_counter_1[22].CLK
clk => time_counter_1[23].CLK
clk => time_counter_1[24].CLK
clk => time_counter_1[25].CLK
clk => time_counter_1[26].CLK
clk => time_counter_1[27].CLK
clk => time_counter_1[28].CLK
clk => time_counter_1[29].CLK
clk => time_counter_1[30].CLK
clk => time_counter_1[31].CLK
clk => time_counter_1[32].CLK
clk => time_counter_1[33].CLK
clk => time_counter_1[34].CLK
clk => time_counter_1[35].CLK
clk => time_counter_1[36].CLK
clk => time_counter_1[37].CLK
clk => time_counter_1[38].CLK
clk => time_counter_1[39].CLK
clk => time_counter_1[40].CLK
clk => time_counter_1[41].CLK
clk => time_counter_1[42].CLK
clk => time_counter_1[43].CLK
clk => time_counter_1[44].CLK
clk => time_counter_1[45].CLK
clk => time_counter_1[46].CLK
clk => time_counter_1[47].CLK
clk => time_counter_1[48].CLK
clk => time_counter_1[49].CLK
clk => time_counter_1[50].CLK
clk => time_counter_1[51].CLK
clk => time_counter_1[52].CLK
clk => time_counter_1[53].CLK
clk => time_counter_1[54].CLK
clk => time_counter_1[55].CLK
clk => time_counter_1[56].CLK
clk => time_counter_1[57].CLK
clk => time_counter_1[58].CLK
clk => time_counter_1[59].CLK
clk => time_counter_1[60].CLK
clk => time_counter_1[61].CLK
clk => time_counter_1[62].CLK
clk => time_counter_1[63].CLK
clk => time_counter_enable_0.CLK
clk => event_counter_0[0].CLK
clk => event_counter_0[1].CLK
clk => event_counter_0[2].CLK
clk => event_counter_0[3].CLK
clk => event_counter_0[4].CLK
clk => event_counter_0[5].CLK
clk => event_counter_0[6].CLK
clk => event_counter_0[7].CLK
clk => event_counter_0[8].CLK
clk => event_counter_0[9].CLK
clk => event_counter_0[10].CLK
clk => event_counter_0[11].CLK
clk => event_counter_0[12].CLK
clk => event_counter_0[13].CLK
clk => event_counter_0[14].CLK
clk => event_counter_0[15].CLK
clk => event_counter_0[16].CLK
clk => event_counter_0[17].CLK
clk => event_counter_0[18].CLK
clk => event_counter_0[19].CLK
clk => event_counter_0[20].CLK
clk => event_counter_0[21].CLK
clk => event_counter_0[22].CLK
clk => event_counter_0[23].CLK
clk => event_counter_0[24].CLK
clk => event_counter_0[25].CLK
clk => event_counter_0[26].CLK
clk => event_counter_0[27].CLK
clk => event_counter_0[28].CLK
clk => event_counter_0[29].CLK
clk => event_counter_0[30].CLK
clk => event_counter_0[31].CLK
clk => event_counter_0[32].CLK
clk => event_counter_0[33].CLK
clk => event_counter_0[34].CLK
clk => event_counter_0[35].CLK
clk => event_counter_0[36].CLK
clk => event_counter_0[37].CLK
clk => event_counter_0[38].CLK
clk => event_counter_0[39].CLK
clk => event_counter_0[40].CLK
clk => event_counter_0[41].CLK
clk => event_counter_0[42].CLK
clk => event_counter_0[43].CLK
clk => event_counter_0[44].CLK
clk => event_counter_0[45].CLK
clk => event_counter_0[46].CLK
clk => event_counter_0[47].CLK
clk => event_counter_0[48].CLK
clk => event_counter_0[49].CLK
clk => event_counter_0[50].CLK
clk => event_counter_0[51].CLK
clk => event_counter_0[52].CLK
clk => event_counter_0[53].CLK
clk => event_counter_0[54].CLK
clk => event_counter_0[55].CLK
clk => event_counter_0[56].CLK
clk => event_counter_0[57].CLK
clk => event_counter_0[58].CLK
clk => event_counter_0[59].CLK
clk => event_counter_0[60].CLK
clk => event_counter_0[61].CLK
clk => event_counter_0[62].CLK
clk => event_counter_0[63].CLK
clk => time_counter_0[0].CLK
clk => time_counter_0[1].CLK
clk => time_counter_0[2].CLK
clk => time_counter_0[3].CLK
clk => time_counter_0[4].CLK
clk => time_counter_0[5].CLK
clk => time_counter_0[6].CLK
clk => time_counter_0[7].CLK
clk => time_counter_0[8].CLK
clk => time_counter_0[9].CLK
clk => time_counter_0[10].CLK
clk => time_counter_0[11].CLK
clk => time_counter_0[12].CLK
clk => time_counter_0[13].CLK
clk => time_counter_0[14].CLK
clk => time_counter_0[15].CLK
clk => time_counter_0[16].CLK
clk => time_counter_0[17].CLK
clk => time_counter_0[18].CLK
clk => time_counter_0[19].CLK
clk => time_counter_0[20].CLK
clk => time_counter_0[21].CLK
clk => time_counter_0[22].CLK
clk => time_counter_0[23].CLK
clk => time_counter_0[24].CLK
clk => time_counter_0[25].CLK
clk => time_counter_0[26].CLK
clk => time_counter_0[27].CLK
clk => time_counter_0[28].CLK
clk => time_counter_0[29].CLK
clk => time_counter_0[30].CLK
clk => time_counter_0[31].CLK
clk => time_counter_0[32].CLK
clk => time_counter_0[33].CLK
clk => time_counter_0[34].CLK
clk => time_counter_0[35].CLK
clk => time_counter_0[36].CLK
clk => time_counter_0[37].CLK
clk => time_counter_0[38].CLK
clk => time_counter_0[39].CLK
clk => time_counter_0[40].CLK
clk => time_counter_0[41].CLK
clk => time_counter_0[42].CLK
clk => time_counter_0[43].CLK
clk => time_counter_0[44].CLK
clk => time_counter_0[45].CLK
clk => time_counter_0[46].CLK
clk => time_counter_0[47].CLK
clk => time_counter_0[48].CLK
clk => time_counter_0[49].CLK
clk => time_counter_0[50].CLK
clk => time_counter_0[51].CLK
clk => time_counter_0[52].CLK
clk => time_counter_0[53].CLK
clk => time_counter_0[54].CLK
clk => time_counter_0[55].CLK
clk => time_counter_0[56].CLK
clk => time_counter_0[57].CLK
clk => time_counter_0[58].CLK
clk => time_counter_0[59].CLK
clk => time_counter_0[60].CLK
clk => time_counter_0[61].CLK
clk => time_counter_0[62].CLK
clk => time_counter_0[63].CLK
reset_n => time_counter_0[0].ACLR
reset_n => time_counter_0[1].ACLR
reset_n => time_counter_0[2].ACLR
reset_n => time_counter_0[3].ACLR
reset_n => time_counter_0[4].ACLR
reset_n => time_counter_0[5].ACLR
reset_n => time_counter_0[6].ACLR
reset_n => time_counter_0[7].ACLR
reset_n => time_counter_0[8].ACLR
reset_n => time_counter_0[9].ACLR
reset_n => time_counter_0[10].ACLR
reset_n => time_counter_0[11].ACLR
reset_n => time_counter_0[12].ACLR
reset_n => time_counter_0[13].ACLR
reset_n => time_counter_0[14].ACLR
reset_n => time_counter_0[15].ACLR
reset_n => time_counter_0[16].ACLR
reset_n => time_counter_0[17].ACLR
reset_n => time_counter_0[18].ACLR
reset_n => time_counter_0[19].ACLR
reset_n => time_counter_0[20].ACLR
reset_n => time_counter_0[21].ACLR
reset_n => time_counter_0[22].ACLR
reset_n => time_counter_0[23].ACLR
reset_n => time_counter_0[24].ACLR
reset_n => time_counter_0[25].ACLR
reset_n => time_counter_0[26].ACLR
reset_n => time_counter_0[27].ACLR
reset_n => time_counter_0[28].ACLR
reset_n => time_counter_0[29].ACLR
reset_n => time_counter_0[30].ACLR
reset_n => time_counter_0[31].ACLR
reset_n => time_counter_0[32].ACLR
reset_n => time_counter_0[33].ACLR
reset_n => time_counter_0[34].ACLR
reset_n => time_counter_0[35].ACLR
reset_n => time_counter_0[36].ACLR
reset_n => time_counter_0[37].ACLR
reset_n => time_counter_0[38].ACLR
reset_n => time_counter_0[39].ACLR
reset_n => time_counter_0[40].ACLR
reset_n => time_counter_0[41].ACLR
reset_n => time_counter_0[42].ACLR
reset_n => time_counter_0[43].ACLR
reset_n => time_counter_0[44].ACLR
reset_n => time_counter_0[45].ACLR
reset_n => time_counter_0[46].ACLR
reset_n => time_counter_0[47].ACLR
reset_n => time_counter_0[48].ACLR
reset_n => time_counter_0[49].ACLR
reset_n => time_counter_0[50].ACLR
reset_n => time_counter_0[51].ACLR
reset_n => time_counter_0[52].ACLR
reset_n => time_counter_0[53].ACLR
reset_n => time_counter_0[54].ACLR
reset_n => time_counter_0[55].ACLR
reset_n => time_counter_0[56].ACLR
reset_n => time_counter_0[57].ACLR
reset_n => time_counter_0[58].ACLR
reset_n => time_counter_0[59].ACLR
reset_n => time_counter_0[60].ACLR
reset_n => time_counter_0[61].ACLR
reset_n => time_counter_0[62].ACLR
reset_n => time_counter_0[63].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
reset_n => event_counter_0[0].ACLR
reset_n => event_counter_0[1].ACLR
reset_n => event_counter_0[2].ACLR
reset_n => event_counter_0[3].ACLR
reset_n => event_counter_0[4].ACLR
reset_n => event_counter_0[5].ACLR
reset_n => event_counter_0[6].ACLR
reset_n => event_counter_0[7].ACLR
reset_n => event_counter_0[8].ACLR
reset_n => event_counter_0[9].ACLR
reset_n => event_counter_0[10].ACLR
reset_n => event_counter_0[11].ACLR
reset_n => event_counter_0[12].ACLR
reset_n => event_counter_0[13].ACLR
reset_n => event_counter_0[14].ACLR
reset_n => event_counter_0[15].ACLR
reset_n => event_counter_0[16].ACLR
reset_n => event_counter_0[17].ACLR
reset_n => event_counter_0[18].ACLR
reset_n => event_counter_0[19].ACLR
reset_n => event_counter_0[20].ACLR
reset_n => event_counter_0[21].ACLR
reset_n => event_counter_0[22].ACLR
reset_n => event_counter_0[23].ACLR
reset_n => event_counter_0[24].ACLR
reset_n => event_counter_0[25].ACLR
reset_n => event_counter_0[26].ACLR
reset_n => event_counter_0[27].ACLR
reset_n => event_counter_0[28].ACLR
reset_n => event_counter_0[29].ACLR
reset_n => event_counter_0[30].ACLR
reset_n => event_counter_0[31].ACLR
reset_n => event_counter_0[32].ACLR
reset_n => event_counter_0[33].ACLR
reset_n => event_counter_0[34].ACLR
reset_n => event_counter_0[35].ACLR
reset_n => event_counter_0[36].ACLR
reset_n => event_counter_0[37].ACLR
reset_n => event_counter_0[38].ACLR
reset_n => event_counter_0[39].ACLR
reset_n => event_counter_0[40].ACLR
reset_n => event_counter_0[41].ACLR
reset_n => event_counter_0[42].ACLR
reset_n => event_counter_0[43].ACLR
reset_n => event_counter_0[44].ACLR
reset_n => event_counter_0[45].ACLR
reset_n => event_counter_0[46].ACLR
reset_n => event_counter_0[47].ACLR
reset_n => event_counter_0[48].ACLR
reset_n => event_counter_0[49].ACLR
reset_n => event_counter_0[50].ACLR
reset_n => event_counter_0[51].ACLR
reset_n => event_counter_0[52].ACLR
reset_n => event_counter_0[53].ACLR
reset_n => event_counter_0[54].ACLR
reset_n => event_counter_0[55].ACLR
reset_n => event_counter_0[56].ACLR
reset_n => event_counter_0[57].ACLR
reset_n => event_counter_0[58].ACLR
reset_n => event_counter_0[59].ACLR
reset_n => event_counter_0[60].ACLR
reset_n => event_counter_0[61].ACLR
reset_n => event_counter_0[62].ACLR
reset_n => event_counter_0[63].ACLR
reset_n => time_counter_enable_0.ACLR
reset_n => time_counter_1[0].ACLR
reset_n => time_counter_1[1].ACLR
reset_n => time_counter_1[2].ACLR
reset_n => time_counter_1[3].ACLR
reset_n => time_counter_1[4].ACLR
reset_n => time_counter_1[5].ACLR
reset_n => time_counter_1[6].ACLR
reset_n => time_counter_1[7].ACLR
reset_n => time_counter_1[8].ACLR
reset_n => time_counter_1[9].ACLR
reset_n => time_counter_1[10].ACLR
reset_n => time_counter_1[11].ACLR
reset_n => time_counter_1[12].ACLR
reset_n => time_counter_1[13].ACLR
reset_n => time_counter_1[14].ACLR
reset_n => time_counter_1[15].ACLR
reset_n => time_counter_1[16].ACLR
reset_n => time_counter_1[17].ACLR
reset_n => time_counter_1[18].ACLR
reset_n => time_counter_1[19].ACLR
reset_n => time_counter_1[20].ACLR
reset_n => time_counter_1[21].ACLR
reset_n => time_counter_1[22].ACLR
reset_n => time_counter_1[23].ACLR
reset_n => time_counter_1[24].ACLR
reset_n => time_counter_1[25].ACLR
reset_n => time_counter_1[26].ACLR
reset_n => time_counter_1[27].ACLR
reset_n => time_counter_1[28].ACLR
reset_n => time_counter_1[29].ACLR
reset_n => time_counter_1[30].ACLR
reset_n => time_counter_1[31].ACLR
reset_n => time_counter_1[32].ACLR
reset_n => time_counter_1[33].ACLR
reset_n => time_counter_1[34].ACLR
reset_n => time_counter_1[35].ACLR
reset_n => time_counter_1[36].ACLR
reset_n => time_counter_1[37].ACLR
reset_n => time_counter_1[38].ACLR
reset_n => time_counter_1[39].ACLR
reset_n => time_counter_1[40].ACLR
reset_n => time_counter_1[41].ACLR
reset_n => time_counter_1[42].ACLR
reset_n => time_counter_1[43].ACLR
reset_n => time_counter_1[44].ACLR
reset_n => time_counter_1[45].ACLR
reset_n => time_counter_1[46].ACLR
reset_n => time_counter_1[47].ACLR
reset_n => time_counter_1[48].ACLR
reset_n => time_counter_1[49].ACLR
reset_n => time_counter_1[50].ACLR
reset_n => time_counter_1[51].ACLR
reset_n => time_counter_1[52].ACLR
reset_n => time_counter_1[53].ACLR
reset_n => time_counter_1[54].ACLR
reset_n => time_counter_1[55].ACLR
reset_n => time_counter_1[56].ACLR
reset_n => time_counter_1[57].ACLR
reset_n => time_counter_1[58].ACLR
reset_n => time_counter_1[59].ACLR
reset_n => time_counter_1[60].ACLR
reset_n => time_counter_1[61].ACLR
reset_n => time_counter_1[62].ACLR
reset_n => time_counter_1[63].ACLR
reset_n => event_counter_1[0].ACLR
reset_n => event_counter_1[1].ACLR
reset_n => event_counter_1[2].ACLR
reset_n => event_counter_1[3].ACLR
reset_n => event_counter_1[4].ACLR
reset_n => event_counter_1[5].ACLR
reset_n => event_counter_1[6].ACLR
reset_n => event_counter_1[7].ACLR
reset_n => event_counter_1[8].ACLR
reset_n => event_counter_1[9].ACLR
reset_n => event_counter_1[10].ACLR
reset_n => event_counter_1[11].ACLR
reset_n => event_counter_1[12].ACLR
reset_n => event_counter_1[13].ACLR
reset_n => event_counter_1[14].ACLR
reset_n => event_counter_1[15].ACLR
reset_n => event_counter_1[16].ACLR
reset_n => event_counter_1[17].ACLR
reset_n => event_counter_1[18].ACLR
reset_n => event_counter_1[19].ACLR
reset_n => event_counter_1[20].ACLR
reset_n => event_counter_1[21].ACLR
reset_n => event_counter_1[22].ACLR
reset_n => event_counter_1[23].ACLR
reset_n => event_counter_1[24].ACLR
reset_n => event_counter_1[25].ACLR
reset_n => event_counter_1[26].ACLR
reset_n => event_counter_1[27].ACLR
reset_n => event_counter_1[28].ACLR
reset_n => event_counter_1[29].ACLR
reset_n => event_counter_1[30].ACLR
reset_n => event_counter_1[31].ACLR
reset_n => event_counter_1[32].ACLR
reset_n => event_counter_1[33].ACLR
reset_n => event_counter_1[34].ACLR
reset_n => event_counter_1[35].ACLR
reset_n => event_counter_1[36].ACLR
reset_n => event_counter_1[37].ACLR
reset_n => event_counter_1[38].ACLR
reset_n => event_counter_1[39].ACLR
reset_n => event_counter_1[40].ACLR
reset_n => event_counter_1[41].ACLR
reset_n => event_counter_1[42].ACLR
reset_n => event_counter_1[43].ACLR
reset_n => event_counter_1[44].ACLR
reset_n => event_counter_1[45].ACLR
reset_n => event_counter_1[46].ACLR
reset_n => event_counter_1[47].ACLR
reset_n => event_counter_1[48].ACLR
reset_n => event_counter_1[49].ACLR
reset_n => event_counter_1[50].ACLR
reset_n => event_counter_1[51].ACLR
reset_n => event_counter_1[52].ACLR
reset_n => event_counter_1[53].ACLR
reset_n => event_counter_1[54].ACLR
reset_n => event_counter_1[55].ACLR
reset_n => event_counter_1[56].ACLR
reset_n => event_counter_1[57].ACLR
reset_n => event_counter_1[58].ACLR
reset_n => event_counter_1[59].ACLR
reset_n => event_counter_1[60].ACLR
reset_n => event_counter_1[61].ACLR
reset_n => event_counter_1[62].ACLR
reset_n => event_counter_1[63].ACLR
reset_n => time_counter_enable_1.ACLR
reset_n => time_counter_2[0].ACLR
reset_n => time_counter_2[1].ACLR
reset_n => time_counter_2[2].ACLR
reset_n => time_counter_2[3].ACLR
reset_n => time_counter_2[4].ACLR
reset_n => time_counter_2[5].ACLR
reset_n => time_counter_2[6].ACLR
reset_n => time_counter_2[7].ACLR
reset_n => time_counter_2[8].ACLR
reset_n => time_counter_2[9].ACLR
reset_n => time_counter_2[10].ACLR
reset_n => time_counter_2[11].ACLR
reset_n => time_counter_2[12].ACLR
reset_n => time_counter_2[13].ACLR
reset_n => time_counter_2[14].ACLR
reset_n => time_counter_2[15].ACLR
reset_n => time_counter_2[16].ACLR
reset_n => time_counter_2[17].ACLR
reset_n => time_counter_2[18].ACLR
reset_n => time_counter_2[19].ACLR
reset_n => time_counter_2[20].ACLR
reset_n => time_counter_2[21].ACLR
reset_n => time_counter_2[22].ACLR
reset_n => time_counter_2[23].ACLR
reset_n => time_counter_2[24].ACLR
reset_n => time_counter_2[25].ACLR
reset_n => time_counter_2[26].ACLR
reset_n => time_counter_2[27].ACLR
reset_n => time_counter_2[28].ACLR
reset_n => time_counter_2[29].ACLR
reset_n => time_counter_2[30].ACLR
reset_n => time_counter_2[31].ACLR
reset_n => time_counter_2[32].ACLR
reset_n => time_counter_2[33].ACLR
reset_n => time_counter_2[34].ACLR
reset_n => time_counter_2[35].ACLR
reset_n => time_counter_2[36].ACLR
reset_n => time_counter_2[37].ACLR
reset_n => time_counter_2[38].ACLR
reset_n => time_counter_2[39].ACLR
reset_n => time_counter_2[40].ACLR
reset_n => time_counter_2[41].ACLR
reset_n => time_counter_2[42].ACLR
reset_n => time_counter_2[43].ACLR
reset_n => time_counter_2[44].ACLR
reset_n => time_counter_2[45].ACLR
reset_n => time_counter_2[46].ACLR
reset_n => time_counter_2[47].ACLR
reset_n => time_counter_2[48].ACLR
reset_n => time_counter_2[49].ACLR
reset_n => time_counter_2[50].ACLR
reset_n => time_counter_2[51].ACLR
reset_n => time_counter_2[52].ACLR
reset_n => time_counter_2[53].ACLR
reset_n => time_counter_2[54].ACLR
reset_n => time_counter_2[55].ACLR
reset_n => time_counter_2[56].ACLR
reset_n => time_counter_2[57].ACLR
reset_n => time_counter_2[58].ACLR
reset_n => time_counter_2[59].ACLR
reset_n => time_counter_2[60].ACLR
reset_n => time_counter_2[61].ACLR
reset_n => time_counter_2[62].ACLR
reset_n => time_counter_2[63].ACLR
reset_n => event_counter_2[0].ACLR
reset_n => event_counter_2[1].ACLR
reset_n => event_counter_2[2].ACLR
reset_n => event_counter_2[3].ACLR
reset_n => event_counter_2[4].ACLR
reset_n => event_counter_2[5].ACLR
reset_n => event_counter_2[6].ACLR
reset_n => event_counter_2[7].ACLR
reset_n => event_counter_2[8].ACLR
reset_n => event_counter_2[9].ACLR
reset_n => event_counter_2[10].ACLR
reset_n => event_counter_2[11].ACLR
reset_n => event_counter_2[12].ACLR
reset_n => event_counter_2[13].ACLR
reset_n => event_counter_2[14].ACLR
reset_n => event_counter_2[15].ACLR
reset_n => event_counter_2[16].ACLR
reset_n => event_counter_2[17].ACLR
reset_n => event_counter_2[18].ACLR
reset_n => event_counter_2[19].ACLR
reset_n => event_counter_2[20].ACLR
reset_n => event_counter_2[21].ACLR
reset_n => event_counter_2[22].ACLR
reset_n => event_counter_2[23].ACLR
reset_n => event_counter_2[24].ACLR
reset_n => event_counter_2[25].ACLR
reset_n => event_counter_2[26].ACLR
reset_n => event_counter_2[27].ACLR
reset_n => event_counter_2[28].ACLR
reset_n => event_counter_2[29].ACLR
reset_n => event_counter_2[30].ACLR
reset_n => event_counter_2[31].ACLR
reset_n => event_counter_2[32].ACLR
reset_n => event_counter_2[33].ACLR
reset_n => event_counter_2[34].ACLR
reset_n => event_counter_2[35].ACLR
reset_n => event_counter_2[36].ACLR
reset_n => event_counter_2[37].ACLR
reset_n => event_counter_2[38].ACLR
reset_n => event_counter_2[39].ACLR
reset_n => event_counter_2[40].ACLR
reset_n => event_counter_2[41].ACLR
reset_n => event_counter_2[42].ACLR
reset_n => event_counter_2[43].ACLR
reset_n => event_counter_2[44].ACLR
reset_n => event_counter_2[45].ACLR
reset_n => event_counter_2[46].ACLR
reset_n => event_counter_2[47].ACLR
reset_n => event_counter_2[48].ACLR
reset_n => event_counter_2[49].ACLR
reset_n => event_counter_2[50].ACLR
reset_n => event_counter_2[51].ACLR
reset_n => event_counter_2[52].ACLR
reset_n => event_counter_2[53].ACLR
reset_n => event_counter_2[54].ACLR
reset_n => event_counter_2[55].ACLR
reset_n => event_counter_2[56].ACLR
reset_n => event_counter_2[57].ACLR
reset_n => event_counter_2[58].ACLR
reset_n => event_counter_2[59].ACLR
reset_n => event_counter_2[60].ACLR
reset_n => event_counter_2[61].ACLR
reset_n => event_counter_2[62].ACLR
reset_n => event_counter_2[63].ACLR
reset_n => time_counter_enable_2.ACLR
reset_n => time_counter_3[0].ACLR
reset_n => time_counter_3[1].ACLR
reset_n => time_counter_3[2].ACLR
reset_n => time_counter_3[3].ACLR
reset_n => time_counter_3[4].ACLR
reset_n => time_counter_3[5].ACLR
reset_n => time_counter_3[6].ACLR
reset_n => time_counter_3[7].ACLR
reset_n => time_counter_3[8].ACLR
reset_n => time_counter_3[9].ACLR
reset_n => time_counter_3[10].ACLR
reset_n => time_counter_3[11].ACLR
reset_n => time_counter_3[12].ACLR
reset_n => time_counter_3[13].ACLR
reset_n => time_counter_3[14].ACLR
reset_n => time_counter_3[15].ACLR
reset_n => time_counter_3[16].ACLR
reset_n => time_counter_3[17].ACLR
reset_n => time_counter_3[18].ACLR
reset_n => time_counter_3[19].ACLR
reset_n => time_counter_3[20].ACLR
reset_n => time_counter_3[21].ACLR
reset_n => time_counter_3[22].ACLR
reset_n => time_counter_3[23].ACLR
reset_n => time_counter_3[24].ACLR
reset_n => time_counter_3[25].ACLR
reset_n => time_counter_3[26].ACLR
reset_n => time_counter_3[27].ACLR
reset_n => time_counter_3[28].ACLR
reset_n => time_counter_3[29].ACLR
reset_n => time_counter_3[30].ACLR
reset_n => time_counter_3[31].ACLR
reset_n => time_counter_3[32].ACLR
reset_n => time_counter_3[33].ACLR
reset_n => time_counter_3[34].ACLR
reset_n => time_counter_3[35].ACLR
reset_n => time_counter_3[36].ACLR
reset_n => time_counter_3[37].ACLR
reset_n => time_counter_3[38].ACLR
reset_n => time_counter_3[39].ACLR
reset_n => time_counter_3[40].ACLR
reset_n => time_counter_3[41].ACLR
reset_n => time_counter_3[42].ACLR
reset_n => time_counter_3[43].ACLR
reset_n => time_counter_3[44].ACLR
reset_n => time_counter_3[45].ACLR
reset_n => time_counter_3[46].ACLR
reset_n => time_counter_3[47].ACLR
reset_n => time_counter_3[48].ACLR
reset_n => time_counter_3[49].ACLR
reset_n => time_counter_3[50].ACLR
reset_n => time_counter_3[51].ACLR
reset_n => time_counter_3[52].ACLR
reset_n => time_counter_3[53].ACLR
reset_n => time_counter_3[54].ACLR
reset_n => time_counter_3[55].ACLR
reset_n => time_counter_3[56].ACLR
reset_n => time_counter_3[57].ACLR
reset_n => time_counter_3[58].ACLR
reset_n => time_counter_3[59].ACLR
reset_n => time_counter_3[60].ACLR
reset_n => time_counter_3[61].ACLR
reset_n => time_counter_3[62].ACLR
reset_n => time_counter_3[63].ACLR
reset_n => event_counter_3[0].ACLR
reset_n => event_counter_3[1].ACLR
reset_n => event_counter_3[2].ACLR
reset_n => event_counter_3[3].ACLR
reset_n => event_counter_3[4].ACLR
reset_n => event_counter_3[5].ACLR
reset_n => event_counter_3[6].ACLR
reset_n => event_counter_3[7].ACLR
reset_n => event_counter_3[8].ACLR
reset_n => event_counter_3[9].ACLR
reset_n => event_counter_3[10].ACLR
reset_n => event_counter_3[11].ACLR
reset_n => event_counter_3[12].ACLR
reset_n => event_counter_3[13].ACLR
reset_n => event_counter_3[14].ACLR
reset_n => event_counter_3[15].ACLR
reset_n => event_counter_3[16].ACLR
reset_n => event_counter_3[17].ACLR
reset_n => event_counter_3[18].ACLR
reset_n => event_counter_3[19].ACLR
reset_n => event_counter_3[20].ACLR
reset_n => event_counter_3[21].ACLR
reset_n => event_counter_3[22].ACLR
reset_n => event_counter_3[23].ACLR
reset_n => event_counter_3[24].ACLR
reset_n => event_counter_3[25].ACLR
reset_n => event_counter_3[26].ACLR
reset_n => event_counter_3[27].ACLR
reset_n => event_counter_3[28].ACLR
reset_n => event_counter_3[29].ACLR
reset_n => event_counter_3[30].ACLR
reset_n => event_counter_3[31].ACLR
reset_n => event_counter_3[32].ACLR
reset_n => event_counter_3[33].ACLR
reset_n => event_counter_3[34].ACLR
reset_n => event_counter_3[35].ACLR
reset_n => event_counter_3[36].ACLR
reset_n => event_counter_3[37].ACLR
reset_n => event_counter_3[38].ACLR
reset_n => event_counter_3[39].ACLR
reset_n => event_counter_3[40].ACLR
reset_n => event_counter_3[41].ACLR
reset_n => event_counter_3[42].ACLR
reset_n => event_counter_3[43].ACLR
reset_n => event_counter_3[44].ACLR
reset_n => event_counter_3[45].ACLR
reset_n => event_counter_3[46].ACLR
reset_n => event_counter_3[47].ACLR
reset_n => event_counter_3[48].ACLR
reset_n => event_counter_3[49].ACLR
reset_n => event_counter_3[50].ACLR
reset_n => event_counter_3[51].ACLR
reset_n => event_counter_3[52].ACLR
reset_n => event_counter_3[53].ACLR
reset_n => event_counter_3[54].ACLR
reset_n => event_counter_3[55].ACLR
reset_n => event_counter_3[56].ACLR
reset_n => event_counter_3[57].ACLR
reset_n => event_counter_3[58].ACLR
reset_n => event_counter_3[59].ACLR
reset_n => event_counter_3[60].ACLR
reset_n => event_counter_3[61].ACLR
reset_n => event_counter_3[62].ACLR
reset_n => event_counter_3[63].ACLR
reset_n => time_counter_enable_3.ACLR
reset_n => time_counter_4[0].ACLR
reset_n => time_counter_4[1].ACLR
reset_n => time_counter_4[2].ACLR
reset_n => time_counter_4[3].ACLR
reset_n => time_counter_4[4].ACLR
reset_n => time_counter_4[5].ACLR
reset_n => time_counter_4[6].ACLR
reset_n => time_counter_4[7].ACLR
reset_n => time_counter_4[8].ACLR
reset_n => time_counter_4[9].ACLR
reset_n => time_counter_4[10].ACLR
reset_n => time_counter_4[11].ACLR
reset_n => time_counter_4[12].ACLR
reset_n => time_counter_4[13].ACLR
reset_n => time_counter_4[14].ACLR
reset_n => time_counter_4[15].ACLR
reset_n => time_counter_4[16].ACLR
reset_n => time_counter_4[17].ACLR
reset_n => time_counter_4[18].ACLR
reset_n => time_counter_4[19].ACLR
reset_n => time_counter_4[20].ACLR
reset_n => time_counter_4[21].ACLR
reset_n => time_counter_4[22].ACLR
reset_n => time_counter_4[23].ACLR
reset_n => time_counter_4[24].ACLR
reset_n => time_counter_4[25].ACLR
reset_n => time_counter_4[26].ACLR
reset_n => time_counter_4[27].ACLR
reset_n => time_counter_4[28].ACLR
reset_n => time_counter_4[29].ACLR
reset_n => time_counter_4[30].ACLR
reset_n => time_counter_4[31].ACLR
reset_n => time_counter_4[32].ACLR
reset_n => time_counter_4[33].ACLR
reset_n => time_counter_4[34].ACLR
reset_n => time_counter_4[35].ACLR
reset_n => time_counter_4[36].ACLR
reset_n => time_counter_4[37].ACLR
reset_n => time_counter_4[38].ACLR
reset_n => time_counter_4[39].ACLR
reset_n => time_counter_4[40].ACLR
reset_n => time_counter_4[41].ACLR
reset_n => time_counter_4[42].ACLR
reset_n => time_counter_4[43].ACLR
reset_n => time_counter_4[44].ACLR
reset_n => time_counter_4[45].ACLR
reset_n => time_counter_4[46].ACLR
reset_n => time_counter_4[47].ACLR
reset_n => time_counter_4[48].ACLR
reset_n => time_counter_4[49].ACLR
reset_n => time_counter_4[50].ACLR
reset_n => time_counter_4[51].ACLR
reset_n => time_counter_4[52].ACLR
reset_n => time_counter_4[53].ACLR
reset_n => time_counter_4[54].ACLR
reset_n => time_counter_4[55].ACLR
reset_n => time_counter_4[56].ACLR
reset_n => time_counter_4[57].ACLR
reset_n => time_counter_4[58].ACLR
reset_n => time_counter_4[59].ACLR
reset_n => time_counter_4[60].ACLR
reset_n => time_counter_4[61].ACLR
reset_n => time_counter_4[62].ACLR
reset_n => time_counter_4[63].ACLR
reset_n => event_counter_4[0].ACLR
reset_n => event_counter_4[1].ACLR
reset_n => event_counter_4[2].ACLR
reset_n => event_counter_4[3].ACLR
reset_n => event_counter_4[4].ACLR
reset_n => event_counter_4[5].ACLR
reset_n => event_counter_4[6].ACLR
reset_n => event_counter_4[7].ACLR
reset_n => event_counter_4[8].ACLR
reset_n => event_counter_4[9].ACLR
reset_n => event_counter_4[10].ACLR
reset_n => event_counter_4[11].ACLR
reset_n => event_counter_4[12].ACLR
reset_n => event_counter_4[13].ACLR
reset_n => event_counter_4[14].ACLR
reset_n => event_counter_4[15].ACLR
reset_n => event_counter_4[16].ACLR
reset_n => event_counter_4[17].ACLR
reset_n => event_counter_4[18].ACLR
reset_n => event_counter_4[19].ACLR
reset_n => event_counter_4[20].ACLR
reset_n => event_counter_4[21].ACLR
reset_n => event_counter_4[22].ACLR
reset_n => event_counter_4[23].ACLR
reset_n => event_counter_4[24].ACLR
reset_n => event_counter_4[25].ACLR
reset_n => event_counter_4[26].ACLR
reset_n => event_counter_4[27].ACLR
reset_n => event_counter_4[28].ACLR
reset_n => event_counter_4[29].ACLR
reset_n => event_counter_4[30].ACLR
reset_n => event_counter_4[31].ACLR
reset_n => event_counter_4[32].ACLR
reset_n => event_counter_4[33].ACLR
reset_n => event_counter_4[34].ACLR
reset_n => event_counter_4[35].ACLR
reset_n => event_counter_4[36].ACLR
reset_n => event_counter_4[37].ACLR
reset_n => event_counter_4[38].ACLR
reset_n => event_counter_4[39].ACLR
reset_n => event_counter_4[40].ACLR
reset_n => event_counter_4[41].ACLR
reset_n => event_counter_4[42].ACLR
reset_n => event_counter_4[43].ACLR
reset_n => event_counter_4[44].ACLR
reset_n => event_counter_4[45].ACLR
reset_n => event_counter_4[46].ACLR
reset_n => event_counter_4[47].ACLR
reset_n => event_counter_4[48].ACLR
reset_n => event_counter_4[49].ACLR
reset_n => event_counter_4[50].ACLR
reset_n => event_counter_4[51].ACLR
reset_n => event_counter_4[52].ACLR
reset_n => event_counter_4[53].ACLR
reset_n => event_counter_4[54].ACLR
reset_n => event_counter_4[55].ACLR
reset_n => event_counter_4[56].ACLR
reset_n => event_counter_4[57].ACLR
reset_n => event_counter_4[58].ACLR
reset_n => event_counter_4[59].ACLR
reset_n => event_counter_4[60].ACLR
reset_n => event_counter_4[61].ACLR
reset_n => event_counter_4[62].ACLR
reset_n => event_counter_4[63].ACLR
reset_n => time_counter_enable_4.ACLR
reset_n => time_counter_5[0].ACLR
reset_n => time_counter_5[1].ACLR
reset_n => time_counter_5[2].ACLR
reset_n => time_counter_5[3].ACLR
reset_n => time_counter_5[4].ACLR
reset_n => time_counter_5[5].ACLR
reset_n => time_counter_5[6].ACLR
reset_n => time_counter_5[7].ACLR
reset_n => time_counter_5[8].ACLR
reset_n => time_counter_5[9].ACLR
reset_n => time_counter_5[10].ACLR
reset_n => time_counter_5[11].ACLR
reset_n => time_counter_5[12].ACLR
reset_n => time_counter_5[13].ACLR
reset_n => time_counter_5[14].ACLR
reset_n => time_counter_5[15].ACLR
reset_n => time_counter_5[16].ACLR
reset_n => time_counter_5[17].ACLR
reset_n => time_counter_5[18].ACLR
reset_n => time_counter_5[19].ACLR
reset_n => time_counter_5[20].ACLR
reset_n => time_counter_5[21].ACLR
reset_n => time_counter_5[22].ACLR
reset_n => time_counter_5[23].ACLR
reset_n => time_counter_5[24].ACLR
reset_n => time_counter_5[25].ACLR
reset_n => time_counter_5[26].ACLR
reset_n => time_counter_5[27].ACLR
reset_n => time_counter_5[28].ACLR
reset_n => time_counter_5[29].ACLR
reset_n => time_counter_5[30].ACLR
reset_n => time_counter_5[31].ACLR
reset_n => time_counter_5[32].ACLR
reset_n => time_counter_5[33].ACLR
reset_n => time_counter_5[34].ACLR
reset_n => time_counter_5[35].ACLR
reset_n => time_counter_5[36].ACLR
reset_n => time_counter_5[37].ACLR
reset_n => time_counter_5[38].ACLR
reset_n => time_counter_5[39].ACLR
reset_n => time_counter_5[40].ACLR
reset_n => time_counter_5[41].ACLR
reset_n => time_counter_5[42].ACLR
reset_n => time_counter_5[43].ACLR
reset_n => time_counter_5[44].ACLR
reset_n => time_counter_5[45].ACLR
reset_n => time_counter_5[46].ACLR
reset_n => time_counter_5[47].ACLR
reset_n => time_counter_5[48].ACLR
reset_n => time_counter_5[49].ACLR
reset_n => time_counter_5[50].ACLR
reset_n => time_counter_5[51].ACLR
reset_n => time_counter_5[52].ACLR
reset_n => time_counter_5[53].ACLR
reset_n => time_counter_5[54].ACLR
reset_n => time_counter_5[55].ACLR
reset_n => time_counter_5[56].ACLR
reset_n => time_counter_5[57].ACLR
reset_n => time_counter_5[58].ACLR
reset_n => time_counter_5[59].ACLR
reset_n => time_counter_5[60].ACLR
reset_n => time_counter_5[61].ACLR
reset_n => time_counter_5[62].ACLR
reset_n => time_counter_5[63].ACLR
reset_n => event_counter_5[0].ACLR
reset_n => event_counter_5[1].ACLR
reset_n => event_counter_5[2].ACLR
reset_n => event_counter_5[3].ACLR
reset_n => event_counter_5[4].ACLR
reset_n => event_counter_5[5].ACLR
reset_n => event_counter_5[6].ACLR
reset_n => event_counter_5[7].ACLR
reset_n => event_counter_5[8].ACLR
reset_n => event_counter_5[9].ACLR
reset_n => event_counter_5[10].ACLR
reset_n => event_counter_5[11].ACLR
reset_n => event_counter_5[12].ACLR
reset_n => event_counter_5[13].ACLR
reset_n => event_counter_5[14].ACLR
reset_n => event_counter_5[15].ACLR
reset_n => event_counter_5[16].ACLR
reset_n => event_counter_5[17].ACLR
reset_n => event_counter_5[18].ACLR
reset_n => event_counter_5[19].ACLR
reset_n => event_counter_5[20].ACLR
reset_n => event_counter_5[21].ACLR
reset_n => event_counter_5[22].ACLR
reset_n => event_counter_5[23].ACLR
reset_n => event_counter_5[24].ACLR
reset_n => event_counter_5[25].ACLR
reset_n => event_counter_5[26].ACLR
reset_n => event_counter_5[27].ACLR
reset_n => event_counter_5[28].ACLR
reset_n => event_counter_5[29].ACLR
reset_n => event_counter_5[30].ACLR
reset_n => event_counter_5[31].ACLR
reset_n => event_counter_5[32].ACLR
reset_n => event_counter_5[33].ACLR
reset_n => event_counter_5[34].ACLR
reset_n => event_counter_5[35].ACLR
reset_n => event_counter_5[36].ACLR
reset_n => event_counter_5[37].ACLR
reset_n => event_counter_5[38].ACLR
reset_n => event_counter_5[39].ACLR
reset_n => event_counter_5[40].ACLR
reset_n => event_counter_5[41].ACLR
reset_n => event_counter_5[42].ACLR
reset_n => event_counter_5[43].ACLR
reset_n => event_counter_5[44].ACLR
reset_n => event_counter_5[45].ACLR
reset_n => event_counter_5[46].ACLR
reset_n => event_counter_5[47].ACLR
reset_n => event_counter_5[48].ACLR
reset_n => event_counter_5[49].ACLR
reset_n => event_counter_5[50].ACLR
reset_n => event_counter_5[51].ACLR
reset_n => event_counter_5[52].ACLR
reset_n => event_counter_5[53].ACLR
reset_n => event_counter_5[54].ACLR
reset_n => event_counter_5[55].ACLR
reset_n => event_counter_5[56].ACLR
reset_n => event_counter_5[57].ACLR
reset_n => event_counter_5[58].ACLR
reset_n => event_counter_5[59].ACLR
reset_n => event_counter_5[60].ACLR
reset_n => event_counter_5[61].ACLR
reset_n => event_counter_5[62].ACLR
reset_n => event_counter_5[63].ACLR
reset_n => time_counter_enable_5.ACLR
reset_n => time_counter_6[0].ACLR
reset_n => time_counter_6[1].ACLR
reset_n => time_counter_6[2].ACLR
reset_n => time_counter_6[3].ACLR
reset_n => time_counter_6[4].ACLR
reset_n => time_counter_6[5].ACLR
reset_n => time_counter_6[6].ACLR
reset_n => time_counter_6[7].ACLR
reset_n => time_counter_6[8].ACLR
reset_n => time_counter_6[9].ACLR
reset_n => time_counter_6[10].ACLR
reset_n => time_counter_6[11].ACLR
reset_n => time_counter_6[12].ACLR
reset_n => time_counter_6[13].ACLR
reset_n => time_counter_6[14].ACLR
reset_n => time_counter_6[15].ACLR
reset_n => time_counter_6[16].ACLR
reset_n => time_counter_6[17].ACLR
reset_n => time_counter_6[18].ACLR
reset_n => time_counter_6[19].ACLR
reset_n => time_counter_6[20].ACLR
reset_n => time_counter_6[21].ACLR
reset_n => time_counter_6[22].ACLR
reset_n => time_counter_6[23].ACLR
reset_n => time_counter_6[24].ACLR
reset_n => time_counter_6[25].ACLR
reset_n => time_counter_6[26].ACLR
reset_n => time_counter_6[27].ACLR
reset_n => time_counter_6[28].ACLR
reset_n => time_counter_6[29].ACLR
reset_n => time_counter_6[30].ACLR
reset_n => time_counter_6[31].ACLR
reset_n => time_counter_6[32].ACLR
reset_n => time_counter_6[33].ACLR
reset_n => time_counter_6[34].ACLR
reset_n => time_counter_6[35].ACLR
reset_n => time_counter_6[36].ACLR
reset_n => time_counter_6[37].ACLR
reset_n => time_counter_6[38].ACLR
reset_n => time_counter_6[39].ACLR
reset_n => time_counter_6[40].ACLR
reset_n => time_counter_6[41].ACLR
reset_n => time_counter_6[42].ACLR
reset_n => time_counter_6[43].ACLR
reset_n => time_counter_6[44].ACLR
reset_n => time_counter_6[45].ACLR
reset_n => time_counter_6[46].ACLR
reset_n => time_counter_6[47].ACLR
reset_n => time_counter_6[48].ACLR
reset_n => time_counter_6[49].ACLR
reset_n => time_counter_6[50].ACLR
reset_n => time_counter_6[51].ACLR
reset_n => time_counter_6[52].ACLR
reset_n => time_counter_6[53].ACLR
reset_n => time_counter_6[54].ACLR
reset_n => time_counter_6[55].ACLR
reset_n => time_counter_6[56].ACLR
reset_n => time_counter_6[57].ACLR
reset_n => time_counter_6[58].ACLR
reset_n => time_counter_6[59].ACLR
reset_n => time_counter_6[60].ACLR
reset_n => time_counter_6[61].ACLR
reset_n => time_counter_6[62].ACLR
reset_n => time_counter_6[63].ACLR
reset_n => event_counter_6[0].ACLR
reset_n => event_counter_6[1].ACLR
reset_n => event_counter_6[2].ACLR
reset_n => event_counter_6[3].ACLR
reset_n => event_counter_6[4].ACLR
reset_n => event_counter_6[5].ACLR
reset_n => event_counter_6[6].ACLR
reset_n => event_counter_6[7].ACLR
reset_n => event_counter_6[8].ACLR
reset_n => event_counter_6[9].ACLR
reset_n => event_counter_6[10].ACLR
reset_n => event_counter_6[11].ACLR
reset_n => event_counter_6[12].ACLR
reset_n => event_counter_6[13].ACLR
reset_n => event_counter_6[14].ACLR
reset_n => event_counter_6[15].ACLR
reset_n => event_counter_6[16].ACLR
reset_n => event_counter_6[17].ACLR
reset_n => event_counter_6[18].ACLR
reset_n => event_counter_6[19].ACLR
reset_n => event_counter_6[20].ACLR
reset_n => event_counter_6[21].ACLR
reset_n => event_counter_6[22].ACLR
reset_n => event_counter_6[23].ACLR
reset_n => event_counter_6[24].ACLR
reset_n => event_counter_6[25].ACLR
reset_n => event_counter_6[26].ACLR
reset_n => event_counter_6[27].ACLR
reset_n => event_counter_6[28].ACLR
reset_n => event_counter_6[29].ACLR
reset_n => event_counter_6[30].ACLR
reset_n => event_counter_6[31].ACLR
reset_n => event_counter_6[32].ACLR
reset_n => event_counter_6[33].ACLR
reset_n => event_counter_6[34].ACLR
reset_n => event_counter_6[35].ACLR
reset_n => event_counter_6[36].ACLR
reset_n => event_counter_6[37].ACLR
reset_n => event_counter_6[38].ACLR
reset_n => event_counter_6[39].ACLR
reset_n => event_counter_6[40].ACLR
reset_n => event_counter_6[41].ACLR
reset_n => event_counter_6[42].ACLR
reset_n => event_counter_6[43].ACLR
reset_n => event_counter_6[44].ACLR
reset_n => event_counter_6[45].ACLR
reset_n => event_counter_6[46].ACLR
reset_n => event_counter_6[47].ACLR
reset_n => event_counter_6[48].ACLR
reset_n => event_counter_6[49].ACLR
reset_n => event_counter_6[50].ACLR
reset_n => event_counter_6[51].ACLR
reset_n => event_counter_6[52].ACLR
reset_n => event_counter_6[53].ACLR
reset_n => event_counter_6[54].ACLR
reset_n => event_counter_6[55].ACLR
reset_n => event_counter_6[56].ACLR
reset_n => event_counter_6[57].ACLR
reset_n => event_counter_6[58].ACLR
reset_n => event_counter_6[59].ACLR
reset_n => event_counter_6[60].ACLR
reset_n => event_counter_6[61].ACLR
reset_n => event_counter_6[62].ACLR
reset_n => event_counter_6[63].ACLR
reset_n => time_counter_enable_6.ACLR
reset_n => time_counter_7[0].ACLR
reset_n => time_counter_7[1].ACLR
reset_n => time_counter_7[2].ACLR
reset_n => time_counter_7[3].ACLR
reset_n => time_counter_7[4].ACLR
reset_n => time_counter_7[5].ACLR
reset_n => time_counter_7[6].ACLR
reset_n => time_counter_7[7].ACLR
reset_n => time_counter_7[8].ACLR
reset_n => time_counter_7[9].ACLR
reset_n => time_counter_7[10].ACLR
reset_n => time_counter_7[11].ACLR
reset_n => time_counter_7[12].ACLR
reset_n => time_counter_7[13].ACLR
reset_n => time_counter_7[14].ACLR
reset_n => time_counter_7[15].ACLR
reset_n => time_counter_7[16].ACLR
reset_n => time_counter_7[17].ACLR
reset_n => time_counter_7[18].ACLR
reset_n => time_counter_7[19].ACLR
reset_n => time_counter_7[20].ACLR
reset_n => time_counter_7[21].ACLR
reset_n => time_counter_7[22].ACLR
reset_n => time_counter_7[23].ACLR
reset_n => time_counter_7[24].ACLR
reset_n => time_counter_7[25].ACLR
reset_n => time_counter_7[26].ACLR
reset_n => time_counter_7[27].ACLR
reset_n => time_counter_7[28].ACLR
reset_n => time_counter_7[29].ACLR
reset_n => time_counter_7[30].ACLR
reset_n => time_counter_7[31].ACLR
reset_n => time_counter_7[32].ACLR
reset_n => time_counter_7[33].ACLR
reset_n => time_counter_7[34].ACLR
reset_n => time_counter_7[35].ACLR
reset_n => time_counter_7[36].ACLR
reset_n => time_counter_7[37].ACLR
reset_n => time_counter_7[38].ACLR
reset_n => time_counter_7[39].ACLR
reset_n => time_counter_7[40].ACLR
reset_n => time_counter_7[41].ACLR
reset_n => time_counter_7[42].ACLR
reset_n => time_counter_7[43].ACLR
reset_n => time_counter_7[44].ACLR
reset_n => time_counter_7[45].ACLR
reset_n => time_counter_7[46].ACLR
reset_n => time_counter_7[47].ACLR
reset_n => time_counter_7[48].ACLR
reset_n => time_counter_7[49].ACLR
reset_n => time_counter_7[50].ACLR
reset_n => time_counter_7[51].ACLR
reset_n => time_counter_7[52].ACLR
reset_n => time_counter_7[53].ACLR
reset_n => time_counter_7[54].ACLR
reset_n => time_counter_7[55].ACLR
reset_n => time_counter_7[56].ACLR
reset_n => time_counter_7[57].ACLR
reset_n => time_counter_7[58].ACLR
reset_n => time_counter_7[59].ACLR
reset_n => time_counter_7[60].ACLR
reset_n => time_counter_7[61].ACLR
reset_n => time_counter_7[62].ACLR
reset_n => time_counter_7[63].ACLR
reset_n => event_counter_7[0].ACLR
reset_n => event_counter_7[1].ACLR
reset_n => event_counter_7[2].ACLR
reset_n => event_counter_7[3].ACLR
reset_n => event_counter_7[4].ACLR
reset_n => event_counter_7[5].ACLR
reset_n => event_counter_7[6].ACLR
reset_n => event_counter_7[7].ACLR
reset_n => event_counter_7[8].ACLR
reset_n => event_counter_7[9].ACLR
reset_n => event_counter_7[10].ACLR
reset_n => event_counter_7[11].ACLR
reset_n => event_counter_7[12].ACLR
reset_n => event_counter_7[13].ACLR
reset_n => event_counter_7[14].ACLR
reset_n => event_counter_7[15].ACLR
reset_n => event_counter_7[16].ACLR
reset_n => event_counter_7[17].ACLR
reset_n => event_counter_7[18].ACLR
reset_n => event_counter_7[19].ACLR
reset_n => event_counter_7[20].ACLR
reset_n => event_counter_7[21].ACLR
reset_n => event_counter_7[22].ACLR
reset_n => event_counter_7[23].ACLR
reset_n => event_counter_7[24].ACLR
reset_n => event_counter_7[25].ACLR
reset_n => event_counter_7[26].ACLR
reset_n => event_counter_7[27].ACLR
reset_n => event_counter_7[28].ACLR
reset_n => event_counter_7[29].ACLR
reset_n => event_counter_7[30].ACLR
reset_n => event_counter_7[31].ACLR
reset_n => event_counter_7[32].ACLR
reset_n => event_counter_7[33].ACLR
reset_n => event_counter_7[34].ACLR
reset_n => event_counter_7[35].ACLR
reset_n => event_counter_7[36].ACLR
reset_n => event_counter_7[37].ACLR
reset_n => event_counter_7[38].ACLR
reset_n => event_counter_7[39].ACLR
reset_n => event_counter_7[40].ACLR
reset_n => event_counter_7[41].ACLR
reset_n => event_counter_7[42].ACLR
reset_n => event_counter_7[43].ACLR
reset_n => event_counter_7[44].ACLR
reset_n => event_counter_7[45].ACLR
reset_n => event_counter_7[46].ACLR
reset_n => event_counter_7[47].ACLR
reset_n => event_counter_7[48].ACLR
reset_n => event_counter_7[49].ACLR
reset_n => event_counter_7[50].ACLR
reset_n => event_counter_7[51].ACLR
reset_n => event_counter_7[52].ACLR
reset_n => event_counter_7[53].ACLR
reset_n => event_counter_7[54].ACLR
reset_n => event_counter_7[55].ACLR
reset_n => event_counter_7[56].ACLR
reset_n => event_counter_7[57].ACLR
reset_n => event_counter_7[58].ACLR
reset_n => event_counter_7[59].ACLR
reset_n => event_counter_7[60].ACLR
reset_n => event_counter_7[61].ACLR
reset_n => event_counter_7[62].ACLR
reset_n => event_counter_7[63].ACLR
reset_n => time_counter_enable_7.ACLR
write => write_strobe.IN1
writedata[0] => global_reset.IN1
writedata[1] => ~NO_FANOUT~
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pio_id_eeprom_dat_s1_arbitrator:the_pio_id_eeprom_dat_s1
clk => d1_pio_id_eeprom_dat_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
pio_id_eeprom_dat_s1_readdata => pio_id_eeprom_dat_s1_readdata_from_sa.DATAIN
reset_n => pio_id_eeprom_dat_s1_reset_n.DATAIN
reset_n => d1_pio_id_eeprom_dat_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => Equal0.IN17
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN16
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN15
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN2
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_dat_s1.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => pio_id_eeprom_dat_s1_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => pio_id_eeprom_dat_s1_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_pio_id_eeprom_dat_s1.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_dat_s1.IN1
slow_peripheral_bridge_m1_read => pio_id_eeprom_dat_s1_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_pio_id_eeprom_dat_s1.IN1
slow_peripheral_bridge_m1_write => pio_id_eeprom_dat_s1_write_n.IN1
slow_peripheral_bridge_m1_writedata[0] => pio_id_eeprom_dat_s1_writedata.DATAIN
slow_peripheral_bridge_m1_writedata[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~
d1_pio_id_eeprom_dat_s1_end_xfer <= d1_pio_id_eeprom_dat_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_id_eeprom_dat_s1_address[0] <= slow_peripheral_bridge_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
pio_id_eeprom_dat_s1_address[1] <= slow_peripheral_bridge_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
pio_id_eeprom_dat_s1_chipselect <= slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_dat_s1.DB_MAX_OUTPUT_PORT_TYPE
pio_id_eeprom_dat_s1_readdata_from_sa <= pio_id_eeprom_dat_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_id_eeprom_dat_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_id_eeprom_dat_s1_write_n <= pio_id_eeprom_dat_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
pio_id_eeprom_dat_s1_writedata <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_pio_id_eeprom_dat_s1 <= slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_dat_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_dat_s1 <= slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_dat_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_pio_id_eeprom_dat_s1 <= slow_peripheral_bridge_m1_read_data_valid_pio_id_eeprom_dat_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_pio_id_eeprom_dat_s1 <= slow_peripheral_bridge_m1_requests_pio_id_eeprom_dat_s1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pio_id_eeprom_dat:the_pio_id_eeprom_dat
address[0] => Equal0.IN31
address[0] => Equal1.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN30
chipselect => always2.IN0
clk => data_dir.CLK
clk => data_out.CLK
clk => readdata~reg0.CLK
reset_n => readdata~reg0.ACLR
reset_n => data_dir.ACLR
reset_n => data_out.ACLR
write_n => always2.IN1
writedata => data_dir.DATAIN
writedata => data_out.DATAIN
bidir_port <> bidir_port
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pio_id_eeprom_scl_s1_arbitrator:the_pio_id_eeprom_scl_s1
clk => d1_pio_id_eeprom_scl_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
pio_id_eeprom_scl_s1_readdata => pio_id_eeprom_scl_s1_readdata_from_sa.DATAIN
reset_n => pio_id_eeprom_scl_s1_reset_n.DATAIN
reset_n => d1_pio_id_eeprom_scl_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => Equal0.IN17
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN16
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN15
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN3
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_scl_s1.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => pio_id_eeprom_scl_s1_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => pio_id_eeprom_scl_s1_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_pio_id_eeprom_scl_s1.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_scl_s1.IN1
slow_peripheral_bridge_m1_read => pio_id_eeprom_scl_s1_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_pio_id_eeprom_scl_s1.IN1
slow_peripheral_bridge_m1_write => pio_id_eeprom_scl_s1_write_n.IN1
slow_peripheral_bridge_m1_writedata[0] => pio_id_eeprom_scl_s1_writedata.DATAIN
slow_peripheral_bridge_m1_writedata[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~
d1_pio_id_eeprom_scl_s1_end_xfer <= d1_pio_id_eeprom_scl_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pio_id_eeprom_scl_s1_address[0] <= slow_peripheral_bridge_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
pio_id_eeprom_scl_s1_address[1] <= slow_peripheral_bridge_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
pio_id_eeprom_scl_s1_chipselect <= slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_scl_s1.DB_MAX_OUTPUT_PORT_TYPE
pio_id_eeprom_scl_s1_readdata_from_sa <= pio_id_eeprom_scl_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pio_id_eeprom_scl_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pio_id_eeprom_scl_s1_write_n <= pio_id_eeprom_scl_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
pio_id_eeprom_scl_s1_writedata <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_pio_id_eeprom_scl_s1 <= slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_scl_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_scl_s1 <= slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_scl_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_pio_id_eeprom_scl_s1 <= slow_peripheral_bridge_m1_read_data_valid_pio_id_eeprom_scl_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_pio_id_eeprom_scl_s1 <= slow_peripheral_bridge_m1_requests_pio_id_eeprom_scl_s1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pio_id_eeprom_scl:the_pio_id_eeprom_scl
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out.CLK
reset_n => data_out.ACLR
write_n => always0.IN1
writedata => data_out.DATAIN
out_port <= data_out.DB_MAX_OUTPUT_PORT_TYPE
readdata <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1
clk => clk.IN1
flash_ssram_pipeline_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
flash_ssram_pipeline_bridge_m1_address_to_slave[2] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[0].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[2] => pipeline_bridge_before_tristate_bridge_s1_address[0].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[3] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[1].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[3] => pipeline_bridge_before_tristate_bridge_s1_address[1].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[4] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[2].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[4] => pipeline_bridge_before_tristate_bridge_s1_address[2].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[5] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[3].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[5] => pipeline_bridge_before_tristate_bridge_s1_address[3].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[6] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[4].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[6] => pipeline_bridge_before_tristate_bridge_s1_address[4].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[7] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[5].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[7] => pipeline_bridge_before_tristate_bridge_s1_address[5].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[8] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[6].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[8] => pipeline_bridge_before_tristate_bridge_s1_address[6].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[9] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[7].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[9] => pipeline_bridge_before_tristate_bridge_s1_address[7].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[10] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[8].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[10] => pipeline_bridge_before_tristate_bridge_s1_address[8].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[11] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[9].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[11] => pipeline_bridge_before_tristate_bridge_s1_address[9].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[12] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[10].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[12] => pipeline_bridge_before_tristate_bridge_s1_address[10].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[13] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[11].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[13] => pipeline_bridge_before_tristate_bridge_s1_address[11].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[14] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[12].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[14] => pipeline_bridge_before_tristate_bridge_s1_address[12].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[15] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[13].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[15] => pipeline_bridge_before_tristate_bridge_s1_address[13].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[16] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[14].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[16] => pipeline_bridge_before_tristate_bridge_s1_address[14].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[17] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[15].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[17] => pipeline_bridge_before_tristate_bridge_s1_address[15].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[18] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[16].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[18] => pipeline_bridge_before_tristate_bridge_s1_address[16].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[19] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[17].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[19] => pipeline_bridge_before_tristate_bridge_s1_address[17].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[20] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[18].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[20] => pipeline_bridge_before_tristate_bridge_s1_address[18].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[21] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[19].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[21] => pipeline_bridge_before_tristate_bridge_s1_address[19].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[22] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[20].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[22] => pipeline_bridge_before_tristate_bridge_s1_address[20].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[23] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[21].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[23] => pipeline_bridge_before_tristate_bridge_s1_address[21].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[24] => pipeline_bridge_before_tristate_bridge_s1_nativeaddress[22].DATAIN
flash_ssram_pipeline_bridge_m1_address_to_slave[24] => pipeline_bridge_before_tristate_bridge_s1_address[22].DATAIN
flash_ssram_pipeline_bridge_m1_burstcount => pipeline_bridge_before_tristate_bridge_s1_burstcount.DATAB
flash_ssram_pipeline_bridge_m1_byteenable[0] => pipeline_bridge_before_tristate_bridge_s1_byteenable.DATAB
flash_ssram_pipeline_bridge_m1_byteenable[1] => pipeline_bridge_before_tristate_bridge_s1_byteenable.DATAB
flash_ssram_pipeline_bridge_m1_byteenable[2] => pipeline_bridge_before_tristate_bridge_s1_byteenable.DATAB
flash_ssram_pipeline_bridge_m1_byteenable[3] => pipeline_bridge_before_tristate_bridge_s1_byteenable.DATAB
flash_ssram_pipeline_bridge_m1_chipselect => flash_ssram_pipeline_bridge_m1_qualified_request_pipeline_bridge_before_tristate_bridge_s1.IN0
flash_ssram_pipeline_bridge_m1_chipselect => pipeline_bridge_before_tristate_bridge_s1_in_a_write_cycle.IN0
flash_ssram_pipeline_bridge_m1_chipselect => flash_ssram_pipeline_bridge_m1_qualified_request_pipeline_bridge_before_tristate_bridge_s1.IN1
flash_ssram_pipeline_bridge_m1_chipselect => flash_ssram_pipeline_bridge_m1_requests_pipeline_bridge_before_tristate_bridge_s1.DATAIN
flash_ssram_pipeline_bridge_m1_chipselect => pipeline_bridge_before_tristate_bridge_s1_arb_counter_enable.IN1
flash_ssram_pipeline_bridge_m1_debugaccess => pipeline_bridge_before_tristate_bridge_s1_debugaccess.DATAB
flash_ssram_pipeline_bridge_m1_latency_counter => LessThan0.IN2
flash_ssram_pipeline_bridge_m1_latency_counter => flash_ssram_pipeline_bridge_m1_qualified_request_pipeline_bridge_before_tristate_bridge_s1.IN1
flash_ssram_pipeline_bridge_m1_read => flash_ssram_pipeline_bridge_m1_qualified_request_pipeline_bridge_before_tristate_bridge_s1.IN1
flash_ssram_pipeline_bridge_m1_write => pipeline_bridge_before_tristate_bridge_s1_in_a_write_cycle.IN1
flash_ssram_pipeline_bridge_m1_writedata[0] => pipeline_bridge_before_tristate_bridge_s1_writedata[0].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[1] => pipeline_bridge_before_tristate_bridge_s1_writedata[1].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[2] => pipeline_bridge_before_tristate_bridge_s1_writedata[2].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[3] => pipeline_bridge_before_tristate_bridge_s1_writedata[3].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[4] => pipeline_bridge_before_tristate_bridge_s1_writedata[4].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[5] => pipeline_bridge_before_tristate_bridge_s1_writedata[5].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[6] => pipeline_bridge_before_tristate_bridge_s1_writedata[6].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[7] => pipeline_bridge_before_tristate_bridge_s1_writedata[7].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[8] => pipeline_bridge_before_tristate_bridge_s1_writedata[8].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[9] => pipeline_bridge_before_tristate_bridge_s1_writedata[9].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[10] => pipeline_bridge_before_tristate_bridge_s1_writedata[10].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[11] => pipeline_bridge_before_tristate_bridge_s1_writedata[11].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[12] => pipeline_bridge_before_tristate_bridge_s1_writedata[12].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[13] => pipeline_bridge_before_tristate_bridge_s1_writedata[13].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[14] => pipeline_bridge_before_tristate_bridge_s1_writedata[14].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[15] => pipeline_bridge_before_tristate_bridge_s1_writedata[15].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[16] => pipeline_bridge_before_tristate_bridge_s1_writedata[16].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[17] => pipeline_bridge_before_tristate_bridge_s1_writedata[17].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[18] => pipeline_bridge_before_tristate_bridge_s1_writedata[18].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[19] => pipeline_bridge_before_tristate_bridge_s1_writedata[19].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[20] => pipeline_bridge_before_tristate_bridge_s1_writedata[20].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[21] => pipeline_bridge_before_tristate_bridge_s1_writedata[21].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[22] => pipeline_bridge_before_tristate_bridge_s1_writedata[22].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[23] => pipeline_bridge_before_tristate_bridge_s1_writedata[23].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[24] => pipeline_bridge_before_tristate_bridge_s1_writedata[24].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[25] => pipeline_bridge_before_tristate_bridge_s1_writedata[25].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[26] => pipeline_bridge_before_tristate_bridge_s1_writedata[26].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[27] => pipeline_bridge_before_tristate_bridge_s1_writedata[27].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[28] => pipeline_bridge_before_tristate_bridge_s1_writedata[28].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[29] => pipeline_bridge_before_tristate_bridge_s1_writedata[29].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[30] => pipeline_bridge_before_tristate_bridge_s1_writedata[30].DATAIN
flash_ssram_pipeline_bridge_m1_writedata[31] => pipeline_bridge_before_tristate_bridge_s1_writedata[31].DATAIN
pipeline_bridge_before_tristate_bridge_s1_endofpacket => pipeline_bridge_before_tristate_bridge_s1_endofpacket_from_sa.DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[0] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[0].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[1] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[1].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[2] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[2].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[3] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[3].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[4] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[4].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[5] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[5].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[6] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[6].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[7] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[7].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[8] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[8].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[9] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[9].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[10] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[10].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[11] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[11].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[12] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[12].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[13] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[13].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[14] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[14].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[15] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[15].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[16] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[16].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[17] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[17].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[18] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[18].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[19] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[19].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[20] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[20].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[21] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[21].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[22] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[22].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[23] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[23].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[24] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[24].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[25] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[25].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[26] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[26].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[27] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[27].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[28] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[28].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[29] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[29].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[30] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[30].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdata[31] => pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[31].DATAIN
pipeline_bridge_before_tristate_bridge_s1_readdatavalid => pipeline_bridge_before_tristate_bridge_s1_move_on_to_next_transaction.IN1
pipeline_bridge_before_tristate_bridge_s1_waitrequest => pipeline_bridge_before_tristate_bridge_s1_waits_for_read.IN1
pipeline_bridge_before_tristate_bridge_s1_waitrequest => pipeline_bridge_before_tristate_bridge_s1_waits_for_write.IN1
pipeline_bridge_before_tristate_bridge_s1_waitrequest => pipeline_bridge_before_tristate_bridge_s1_waitrequest_from_sa.DATAIN
reset_n => reset_n.IN1
d1_pipeline_bridge_before_tristate_bridge_s1_end_xfer <= d1_pipeline_bridge_before_tristate_bridge_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_granted_pipeline_bridge_before_tristate_bridge_s1 <= flash_ssram_pipeline_bridge_m1_granted_pipeline_bridge_before_tristate_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_qualified_request_pipeline_bridge_before_tristate_bridge_s1 <= flash_ssram_pipeline_bridge_m1_granted_pipeline_bridge_before_tristate_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_read_data_valid_pipeline_bridge_before_tristate_bridge_s1 <= pipeline_bridge_before_tristate_bridge_s1_move_on_to_next_transaction.DB_MAX_OUTPUT_PORT_TYPE
flash_ssram_pipeline_bridge_m1_read_data_valid_pipeline_bridge_before_tristate_bridge_s1_shift_register <= rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1.fifo_contains_ones_n
flash_ssram_pipeline_bridge_m1_requests_pipeline_bridge_before_tristate_bridge_s1 <= flash_ssram_pipeline_bridge_m1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[0] <= flash_ssram_pipeline_bridge_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[1] <= flash_ssram_pipeline_bridge_m1_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[2] <= flash_ssram_pipeline_bridge_m1_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[3] <= flash_ssram_pipeline_bridge_m1_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[4] <= flash_ssram_pipeline_bridge_m1_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[5] <= flash_ssram_pipeline_bridge_m1_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[6] <= flash_ssram_pipeline_bridge_m1_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[7] <= flash_ssram_pipeline_bridge_m1_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[8] <= flash_ssram_pipeline_bridge_m1_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[9] <= flash_ssram_pipeline_bridge_m1_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[10] <= flash_ssram_pipeline_bridge_m1_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[11] <= flash_ssram_pipeline_bridge_m1_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[12] <= flash_ssram_pipeline_bridge_m1_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[13] <= flash_ssram_pipeline_bridge_m1_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[14] <= flash_ssram_pipeline_bridge_m1_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[15] <= flash_ssram_pipeline_bridge_m1_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[16] <= flash_ssram_pipeline_bridge_m1_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[17] <= flash_ssram_pipeline_bridge_m1_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[18] <= flash_ssram_pipeline_bridge_m1_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[19] <= flash_ssram_pipeline_bridge_m1_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[20] <= flash_ssram_pipeline_bridge_m1_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[21] <= flash_ssram_pipeline_bridge_m1_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_address[22] <= flash_ssram_pipeline_bridge_m1_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_arbiterlock <= pipeline_bridge_before_tristate_bridge_s1_slavearbiterlockenable.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_arbiterlock2 <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_burstcount <= pipeline_bridge_before_tristate_bridge_s1_burstcount.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_byteenable[0] <= pipeline_bridge_before_tristate_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_byteenable[1] <= pipeline_bridge_before_tristate_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_byteenable[2] <= pipeline_bridge_before_tristate_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_byteenable[3] <= pipeline_bridge_before_tristate_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_chipselect <= flash_ssram_pipeline_bridge_m1_granted_pipeline_bridge_before_tristate_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_debugaccess <= pipeline_bridge_before_tristate_bridge_s1_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_endofpacket_from_sa <= pipeline_bridge_before_tristate_bridge_s1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[0] <= flash_ssram_pipeline_bridge_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[1] <= flash_ssram_pipeline_bridge_m1_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[2] <= flash_ssram_pipeline_bridge_m1_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[3] <= flash_ssram_pipeline_bridge_m1_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[4] <= flash_ssram_pipeline_bridge_m1_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[5] <= flash_ssram_pipeline_bridge_m1_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[6] <= flash_ssram_pipeline_bridge_m1_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[7] <= flash_ssram_pipeline_bridge_m1_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[8] <= flash_ssram_pipeline_bridge_m1_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[9] <= flash_ssram_pipeline_bridge_m1_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[10] <= flash_ssram_pipeline_bridge_m1_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[11] <= flash_ssram_pipeline_bridge_m1_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[12] <= flash_ssram_pipeline_bridge_m1_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[13] <= flash_ssram_pipeline_bridge_m1_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[14] <= flash_ssram_pipeline_bridge_m1_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[15] <= flash_ssram_pipeline_bridge_m1_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[16] <= flash_ssram_pipeline_bridge_m1_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[17] <= flash_ssram_pipeline_bridge_m1_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[18] <= flash_ssram_pipeline_bridge_m1_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[19] <= flash_ssram_pipeline_bridge_m1_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[20] <= flash_ssram_pipeline_bridge_m1_address_to_slave[22].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[21] <= flash_ssram_pipeline_bridge_m1_address_to_slave[23].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_nativeaddress[22] <= flash_ssram_pipeline_bridge_m1_address_to_slave[24].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_read <= pipeline_bridge_before_tristate_bridge_s1_read.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[0] <= pipeline_bridge_before_tristate_bridge_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[1] <= pipeline_bridge_before_tristate_bridge_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[2] <= pipeline_bridge_before_tristate_bridge_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[3] <= pipeline_bridge_before_tristate_bridge_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[4] <= pipeline_bridge_before_tristate_bridge_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[5] <= pipeline_bridge_before_tristate_bridge_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[6] <= pipeline_bridge_before_tristate_bridge_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[7] <= pipeline_bridge_before_tristate_bridge_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[8] <= pipeline_bridge_before_tristate_bridge_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[9] <= pipeline_bridge_before_tristate_bridge_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[10] <= pipeline_bridge_before_tristate_bridge_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[11] <= pipeline_bridge_before_tristate_bridge_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[12] <= pipeline_bridge_before_tristate_bridge_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[13] <= pipeline_bridge_before_tristate_bridge_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[14] <= pipeline_bridge_before_tristate_bridge_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[15] <= pipeline_bridge_before_tristate_bridge_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[16] <= pipeline_bridge_before_tristate_bridge_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[17] <= pipeline_bridge_before_tristate_bridge_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[18] <= pipeline_bridge_before_tristate_bridge_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[19] <= pipeline_bridge_before_tristate_bridge_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[20] <= pipeline_bridge_before_tristate_bridge_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[21] <= pipeline_bridge_before_tristate_bridge_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[22] <= pipeline_bridge_before_tristate_bridge_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[23] <= pipeline_bridge_before_tristate_bridge_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[24] <= pipeline_bridge_before_tristate_bridge_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[25] <= pipeline_bridge_before_tristate_bridge_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[26] <= pipeline_bridge_before_tristate_bridge_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[27] <= pipeline_bridge_before_tristate_bridge_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[28] <= pipeline_bridge_before_tristate_bridge_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[29] <= pipeline_bridge_before_tristate_bridge_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[30] <= pipeline_bridge_before_tristate_bridge_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_readdata_from_sa[31] <= pipeline_bridge_before_tristate_bridge_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_waitrequest_from_sa <= pipeline_bridge_before_tristate_bridge_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_write <= pipeline_bridge_before_tristate_bridge_s1_write.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[0] <= flash_ssram_pipeline_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[1] <= flash_ssram_pipeline_bridge_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[2] <= flash_ssram_pipeline_bridge_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[3] <= flash_ssram_pipeline_bridge_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[4] <= flash_ssram_pipeline_bridge_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[5] <= flash_ssram_pipeline_bridge_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[6] <= flash_ssram_pipeline_bridge_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[7] <= flash_ssram_pipeline_bridge_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[8] <= flash_ssram_pipeline_bridge_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[9] <= flash_ssram_pipeline_bridge_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[10] <= flash_ssram_pipeline_bridge_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[11] <= flash_ssram_pipeline_bridge_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[12] <= flash_ssram_pipeline_bridge_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[13] <= flash_ssram_pipeline_bridge_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[14] <= flash_ssram_pipeline_bridge_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[15] <= flash_ssram_pipeline_bridge_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[16] <= flash_ssram_pipeline_bridge_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[17] <= flash_ssram_pipeline_bridge_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[18] <= flash_ssram_pipeline_bridge_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[19] <= flash_ssram_pipeline_bridge_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[20] <= flash_ssram_pipeline_bridge_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[21] <= flash_ssram_pipeline_bridge_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[22] <= flash_ssram_pipeline_bridge_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[23] <= flash_ssram_pipeline_bridge_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[24] <= flash_ssram_pipeline_bridge_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[25] <= flash_ssram_pipeline_bridge_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[26] <= flash_ssram_pipeline_bridge_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[27] <= flash_ssram_pipeline_bridge_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[28] <= flash_ssram_pipeline_bridge_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[29] <= flash_ssram_pipeline_bridge_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[30] <= flash_ssram_pipeline_bridge_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_s1_writedata[31] <= flash_ssram_pipeline_bridge_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1
clear_fifo => always1.IN1
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always12.IN0
clear_fifo => always13.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_6.DATAA
read => p6_full_6.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always12.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_6.ACLR
reset_n => stage_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always12.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always15.IN1
write => updated_one_count.IN1
write => p6_full_6.IN1
write => always13.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_6.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1
clk => pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[0].CLK
clk => pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[1].CLK
clk => pipeline_bridge_before_tristate_bridge_m1_dbs_address[0]~reg0.CLK
clk => pipeline_bridge_before_tristate_bridge_m1_dbs_address[1]~reg0.CLK
clk => pipeline_bridge_before_tristate_bridge_m1_latency_counter[0]~reg0.CLK
clk => pipeline_bridge_before_tristate_bridge_m1_latency_counter[1]~reg0.CLK
clk => pipeline_bridge_before_tristate_bridge_m1_latency_counter[2]~reg0.CLK
clk => dbs_latent_16_reg_segment_0[0].CLK
clk => dbs_latent_16_reg_segment_0[1].CLK
clk => dbs_latent_16_reg_segment_0[2].CLK
clk => dbs_latent_16_reg_segment_0[3].CLK
clk => dbs_latent_16_reg_segment_0[4].CLK
clk => dbs_latent_16_reg_segment_0[5].CLK
clk => dbs_latent_16_reg_segment_0[6].CLK
clk => dbs_latent_16_reg_segment_0[7].CLK
clk => dbs_latent_16_reg_segment_0[8].CLK
clk => dbs_latent_16_reg_segment_0[9].CLK
clk => dbs_latent_16_reg_segment_0[10].CLK
clk => dbs_latent_16_reg_segment_0[11].CLK
clk => dbs_latent_16_reg_segment_0[12].CLK
clk => dbs_latent_16_reg_segment_0[13].CLK
clk => dbs_latent_16_reg_segment_0[14].CLK
clk => dbs_latent_16_reg_segment_0[15].CLK
clk => pipeline_bridge_before_tristate_bridge_m1_read_but_no_slave_selected.CLK
d1_flash_ssram_tristate_bridge_avalon_slave_end_xfer => pre_dbs_count_enable.IN0
ext_flash_s1_wait_counter_eq_0 => pre_dbs_count_enable.IN1
incoming_flash_ssram_tristate_bridge_data[0] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[1] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[2] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[3] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[4] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[5] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[6] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[7] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[8] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[9] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[10] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[11] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[12] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[13] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[14] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[15] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[16] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[17] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[18] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[19] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[20] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[21] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[22] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[23] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[24] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[25] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[26] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[27] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[28] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[29] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[30] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data[31] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[0] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[0] => dbs_latent_16_reg_segment_0[0].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[1] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[1] => dbs_latent_16_reg_segment_0[1].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[2] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[2] => dbs_latent_16_reg_segment_0[2].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[3] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[3] => dbs_latent_16_reg_segment_0[3].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[4] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[4] => dbs_latent_16_reg_segment_0[4].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[5] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[5] => dbs_latent_16_reg_segment_0[5].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[6] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[6] => dbs_latent_16_reg_segment_0[6].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[7] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[7] => dbs_latent_16_reg_segment_0[7].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[8] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[8] => dbs_latent_16_reg_segment_0[8].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[9] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[9] => dbs_latent_16_reg_segment_0[9].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[10] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[10] => dbs_latent_16_reg_segment_0[10].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[11] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[11] => dbs_latent_16_reg_segment_0[11].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[12] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[12] => dbs_latent_16_reg_segment_0[12].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[13] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[13] => dbs_latent_16_reg_segment_0[13].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[14] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[14] => dbs_latent_16_reg_segment_0[14].DATAIN
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[15] => pipeline_bridge_before_tristate_bridge_m1_readdata.IN0
incoming_flash_ssram_tristate_bridge_data_with_Xs_converted_to_0[15] => dbs_latent_16_reg_segment_0[15].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[0] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[0].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[1] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[1].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[2] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[2].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[3] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[3].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[4] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[4].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[5] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[5].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[6] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[6].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[7] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[7].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[8] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[8].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[9] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[9].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[10] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[10].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[11] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[11].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[12] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[12].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[13] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[13].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[14] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[14].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[15] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[15].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[16] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[16].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[17] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[17].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[18] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[18].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[19] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[19].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[20] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[20].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[21] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[21].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[22] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[22].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[23] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[23].DATAIN
pipeline_bridge_before_tristate_bridge_m1_address[24] => pipeline_bridge_before_tristate_bridge_m1_address_to_slave[24].DATAIN
pipeline_bridge_before_tristate_bridge_m1_burstcount => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_m1_byteenable[0] => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_m1_byteenable[1] => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_m1_byteenable[2] => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_m1_byteenable[3] => ~NO_FANOUT~
pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1[0] => WideNor0.IN0
pipeline_bridge_before_tristate_bridge_m1_byteenable_ext_flash_s1[1] => WideNor0.IN1
pipeline_bridge_before_tristate_bridge_m1_chipselect => r_1.IN1
pipeline_bridge_before_tristate_bridge_m1_chipselect => pre_dbs_count_enable.IN0
pipeline_bridge_before_tristate_bridge_m1_chipselect => pre_dbs_count_enable.IN0
pipeline_bridge_before_tristate_bridge_m1_chipselect => r_1.IN0
pipeline_bridge_before_tristate_bridge_m1_granted_ext_flash_s1 => pre_dbs_count_enable.IN1
pipeline_bridge_before_tristate_bridge_m1_granted_ext_flash_s1 => pre_dbs_count_enable.IN1
pipeline_bridge_before_tristate_bridge_m1_granted_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_is_granted_some_slave.IN0
pipeline_bridge_before_tristate_bridge_m1_granted_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_is_granted_some_slave.IN1
pipeline_bridge_before_tristate_bridge_m1_qualified_request_ext_flash_s1 => r_1.IN1
pipeline_bridge_before_tristate_bridge_m1_qualified_request_ext_flash_s1 => r_1.IN1
pipeline_bridge_before_tristate_bridge_m1_qualified_request_ext_flash_s1 => r_1.IN1
pipeline_bridge_before_tristate_bridge_m1_qualified_request_ssram_s1 => r_1.IN0
pipeline_bridge_before_tristate_bridge_m1_qualified_request_ssram_s1 => r_1.IN1
pipeline_bridge_before_tristate_bridge_m1_read => pre_dbs_count_enable.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => always1.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pre_flush_pipeline_bridge_before_tristate_bridge_m1_readdatavalid.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[0].ENA
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ext_flash_s1 => pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[1].ENA
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pre_flush_pipeline_bridge_before_tristate_bridge_m1_readdatavalid.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_read_data_valid_ssram_s1 => pipeline_bridge_before_tristate_bridge_m1_readdata.IN1
pipeline_bridge_before_tristate_bridge_m1_requests_ext_flash_s1 => pre_dbs_count_enable.IN1
pipeline_bridge_before_tristate_bridge_m1_requests_ext_flash_s1 => p1_pipeline_bridge_before_tristate_bridge_m1_latency_counter[1].DATAB
pipeline_bridge_before_tristate_bridge_m1_requests_ext_flash_s1 => r_1.IN1
pipeline_bridge_before_tristate_bridge_m1_requests_ext_flash_s1 => Add1.IN4
pipeline_bridge_before_tristate_bridge_m1_requests_ssram_s1 => p1_pipeline_bridge_before_tristate_bridge_m1_latency_counter[2].DATAB
pipeline_bridge_before_tristate_bridge_m1_requests_ssram_s1 => r_1.IN1
pipeline_bridge_before_tristate_bridge_m1_write => pre_dbs_count_enable.IN1
pipeline_bridge_before_tristate_bridge_m1_writedata[0] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[1] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[2] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[3] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[4] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[5] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[6] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[7] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[8] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[9] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[10] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[11] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[12] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[13] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[14] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[15] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAA
pipeline_bridge_before_tristate_bridge_m1_writedata[16] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[17] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[18] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[19] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[20] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[21] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[22] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[23] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[24] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[25] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[26] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[27] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[28] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[29] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[30] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
pipeline_bridge_before_tristate_bridge_m1_writedata[31] => pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DATAB
reset_n => dbs_latent_16_reg_segment_0[0].ACLR
reset_n => dbs_latent_16_reg_segment_0[1].ACLR
reset_n => dbs_latent_16_reg_segment_0[2].ACLR
reset_n => dbs_latent_16_reg_segment_0[3].ACLR
reset_n => dbs_latent_16_reg_segment_0[4].ACLR
reset_n => dbs_latent_16_reg_segment_0[5].ACLR
reset_n => dbs_latent_16_reg_segment_0[6].ACLR
reset_n => dbs_latent_16_reg_segment_0[7].ACLR
reset_n => dbs_latent_16_reg_segment_0[8].ACLR
reset_n => dbs_latent_16_reg_segment_0[9].ACLR
reset_n => dbs_latent_16_reg_segment_0[10].ACLR
reset_n => dbs_latent_16_reg_segment_0[11].ACLR
reset_n => dbs_latent_16_reg_segment_0[12].ACLR
reset_n => dbs_latent_16_reg_segment_0[13].ACLR
reset_n => dbs_latent_16_reg_segment_0[14].ACLR
reset_n => dbs_latent_16_reg_segment_0[15].ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_dbs_address[0]~reg0.ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_dbs_address[1]~reg0.ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_latency_counter[0]~reg0.ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_latency_counter[1]~reg0.ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_latency_counter[2]~reg0.ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_read_but_no_slave_selected.ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[0].ACLR
reset_n => pipeline_bridge_before_tristate_bridge_m1_dbs_rdv_counter[1].ACLR
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[0] <= pipeline_bridge_before_tristate_bridge_m1_address[0].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[1] <= pipeline_bridge_before_tristate_bridge_m1_address[1].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[2] <= pipeline_bridge_before_tristate_bridge_m1_address[2].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[3] <= pipeline_bridge_before_tristate_bridge_m1_address[3].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[4] <= pipeline_bridge_before_tristate_bridge_m1_address[4].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[5] <= pipeline_bridge_before_tristate_bridge_m1_address[5].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[6] <= pipeline_bridge_before_tristate_bridge_m1_address[6].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[7] <= pipeline_bridge_before_tristate_bridge_m1_address[7].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[8] <= pipeline_bridge_before_tristate_bridge_m1_address[8].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[9] <= pipeline_bridge_before_tristate_bridge_m1_address[9].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[10] <= pipeline_bridge_before_tristate_bridge_m1_address[10].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[11] <= pipeline_bridge_before_tristate_bridge_m1_address[11].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[12] <= pipeline_bridge_before_tristate_bridge_m1_address[12].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[13] <= pipeline_bridge_before_tristate_bridge_m1_address[13].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[14] <= pipeline_bridge_before_tristate_bridge_m1_address[14].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[15] <= pipeline_bridge_before_tristate_bridge_m1_address[15].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[16] <= pipeline_bridge_before_tristate_bridge_m1_address[16].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[17] <= pipeline_bridge_before_tristate_bridge_m1_address[17].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[18] <= pipeline_bridge_before_tristate_bridge_m1_address[18].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[19] <= pipeline_bridge_before_tristate_bridge_m1_address[19].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[20] <= pipeline_bridge_before_tristate_bridge_m1_address[20].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[21] <= pipeline_bridge_before_tristate_bridge_m1_address[21].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[22] <= pipeline_bridge_before_tristate_bridge_m1_address[22].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[23] <= pipeline_bridge_before_tristate_bridge_m1_address[23].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_address_to_slave[24] <= pipeline_bridge_before_tristate_bridge_m1_address[24].DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_address[0] <= pipeline_bridge_before_tristate_bridge_m1_dbs_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_address[1] <= pipeline_bridge_before_tristate_bridge_m1_dbs_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[0] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[1] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[2] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[3] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[4] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[5] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[6] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[7] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[8] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[9] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[10] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[11] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[12] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[13] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[14] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_dbs_write_16[15] <= pipeline_bridge_before_tristate_bridge_m1_dbs_write_16.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_latency_counter[0] <= pipeline_bridge_before_tristate_bridge_m1_latency_counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_latency_counter[1] <= pipeline_bridge_before_tristate_bridge_m1_latency_counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_latency_counter[2] <= pipeline_bridge_before_tristate_bridge_m1_latency_counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[0] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[1] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[2] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[3] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[4] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[5] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[6] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[7] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[8] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[9] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[10] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[11] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[12] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[13] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[14] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[15] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[16] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[17] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[18] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[19] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[20] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[21] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[22] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[23] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[24] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[25] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[26] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[27] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[28] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[29] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[30] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdata[31] <= pipeline_bridge_before_tristate_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_readdatavalid <= pipeline_bridge_before_tristate_bridge_m1_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
pipeline_bridge_before_tristate_bridge_m1_waitrequest <= r_1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge
clk => clk.IN4
m1_endofpacket => downstream_m1_endofpacket.IN1
m1_readdata[0] => downstream_m1_readdata[0].IN1
m1_readdata[1] => downstream_m1_readdata[1].IN1
m1_readdata[2] => downstream_m1_readdata[2].IN1
m1_readdata[3] => downstream_m1_readdata[3].IN1
m1_readdata[4] => downstream_m1_readdata[4].IN1
m1_readdata[5] => downstream_m1_readdata[5].IN1
m1_readdata[6] => downstream_m1_readdata[6].IN1
m1_readdata[7] => downstream_m1_readdata[7].IN1
m1_readdata[8] => downstream_m1_readdata[8].IN1
m1_readdata[9] => downstream_m1_readdata[9].IN1
m1_readdata[10] => downstream_m1_readdata[10].IN1
m1_readdata[11] => downstream_m1_readdata[11].IN1
m1_readdata[12] => downstream_m1_readdata[12].IN1
m1_readdata[13] => downstream_m1_readdata[13].IN1
m1_readdata[14] => downstream_m1_readdata[14].IN1
m1_readdata[15] => downstream_m1_readdata[15].IN1
m1_readdata[16] => downstream_m1_readdata[16].IN1
m1_readdata[17] => downstream_m1_readdata[17].IN1
m1_readdata[18] => downstream_m1_readdata[18].IN1
m1_readdata[19] => downstream_m1_readdata[19].IN1
m1_readdata[20] => downstream_m1_readdata[20].IN1
m1_readdata[21] => downstream_m1_readdata[21].IN1
m1_readdata[22] => downstream_m1_readdata[22].IN1
m1_readdata[23] => downstream_m1_readdata[23].IN1
m1_readdata[24] => downstream_m1_readdata[24].IN1
m1_readdata[25] => downstream_m1_readdata[25].IN1
m1_readdata[26] => downstream_m1_readdata[26].IN1
m1_readdata[27] => downstream_m1_readdata[27].IN1
m1_readdata[28] => downstream_m1_readdata[28].IN1
m1_readdata[29] => downstream_m1_readdata[29].IN1
m1_readdata[30] => downstream_m1_readdata[30].IN1
m1_readdata[31] => downstream_m1_readdata[31].IN1
m1_readdatavalid => downstream_m1_readdatavalid.IN1
m1_waitrequest => downstream_m1_waitrequest.IN1
reset_n => reset_n.IN5
s1_address[0] => waitrequest_s1_address[2].IN1
s1_address[1] => waitrequest_s1_address[3].IN1
s1_address[2] => waitrequest_s1_address[4].IN1
s1_address[3] => waitrequest_s1_address[5].IN1
s1_address[4] => waitrequest_s1_address[6].IN1
s1_address[5] => waitrequest_s1_address[7].IN1
s1_address[6] => waitrequest_s1_address[8].IN1
s1_address[7] => waitrequest_s1_address[9].IN1
s1_address[8] => waitrequest_s1_address[10].IN1
s1_address[9] => waitrequest_s1_address[11].IN1
s1_address[10] => waitrequest_s1_address[12].IN1
s1_address[11] => waitrequest_s1_address[13].IN1
s1_address[12] => waitrequest_s1_address[14].IN1
s1_address[13] => waitrequest_s1_address[15].IN1
s1_address[14] => waitrequest_s1_address[16].IN1
s1_address[15] => waitrequest_s1_address[17].IN1
s1_address[16] => waitrequest_s1_address[18].IN1
s1_address[17] => waitrequest_s1_address[19].IN1
s1_address[18] => waitrequest_s1_address[20].IN1
s1_address[19] => waitrequest_s1_address[21].IN1
s1_address[20] => waitrequest_s1_address[22].IN1
s1_address[21] => waitrequest_s1_address[23].IN1
s1_address[22] => waitrequest_s1_address[24].IN1
s1_arbiterlock => waitrequest_s1_arbiterlock.IN1
s1_arbiterlock2 => waitrequest_s1_arbiterlock2.IN1
s1_burstcount => waitrequest_s1_burstcount.IN1
s1_byteenable[0] => waitrequest_s1_byteenable[0].IN1
s1_byteenable[1] => waitrequest_s1_byteenable[1].IN1
s1_byteenable[2] => waitrequest_s1_byteenable[2].IN1
s1_byteenable[3] => waitrequest_s1_byteenable[3].IN1
s1_chipselect => waitrequest_s1_chipselect.IN1
s1_debugaccess => waitrequest_s1_debugaccess.IN1
s1_nativeaddress[0] => waitrequest_s1_nativeaddress[0].IN1
s1_nativeaddress[1] => waitrequest_s1_nativeaddress[1].IN1
s1_nativeaddress[2] => waitrequest_s1_nativeaddress[2].IN1
s1_nativeaddress[3] => waitrequest_s1_nativeaddress[3].IN1
s1_nativeaddress[4] => waitrequest_s1_nativeaddress[4].IN1
s1_nativeaddress[5] => waitrequest_s1_nativeaddress[5].IN1
s1_nativeaddress[6] => waitrequest_s1_nativeaddress[6].IN1
s1_nativeaddress[7] => waitrequest_s1_nativeaddress[7].IN1
s1_nativeaddress[8] => waitrequest_s1_nativeaddress[8].IN1
s1_nativeaddress[9] => waitrequest_s1_nativeaddress[9].IN1
s1_nativeaddress[10] => waitrequest_s1_nativeaddress[10].IN1
s1_nativeaddress[11] => waitrequest_s1_nativeaddress[11].IN1
s1_nativeaddress[12] => waitrequest_s1_nativeaddress[12].IN1
s1_nativeaddress[13] => waitrequest_s1_nativeaddress[13].IN1
s1_nativeaddress[14] => waitrequest_s1_nativeaddress[14].IN1
s1_nativeaddress[15] => waitrequest_s1_nativeaddress[15].IN1
s1_nativeaddress[16] => waitrequest_s1_nativeaddress[16].IN1
s1_nativeaddress[17] => waitrequest_s1_nativeaddress[17].IN1
s1_nativeaddress[18] => waitrequest_s1_nativeaddress[18].IN1
s1_nativeaddress[19] => waitrequest_s1_nativeaddress[19].IN1
s1_nativeaddress[20] => waitrequest_s1_nativeaddress[20].IN1
s1_nativeaddress[21] => waitrequest_s1_nativeaddress[21].IN1
s1_nativeaddress[22] => waitrequest_s1_nativeaddress[22].IN1
s1_read => waitrequest_s1_read.IN1
s1_write => waitrequest_s1_write.IN1
s1_writedata[0] => waitrequest_s1_writedata[0].IN1
s1_writedata[1] => waitrequest_s1_writedata[1].IN1
s1_writedata[2] => waitrequest_s1_writedata[2].IN1
s1_writedata[3] => waitrequest_s1_writedata[3].IN1
s1_writedata[4] => waitrequest_s1_writedata[4].IN1
s1_writedata[5] => waitrequest_s1_writedata[5].IN1
s1_writedata[6] => waitrequest_s1_writedata[6].IN1
s1_writedata[7] => waitrequest_s1_writedata[7].IN1
s1_writedata[8] => waitrequest_s1_writedata[8].IN1
s1_writedata[9] => waitrequest_s1_writedata[9].IN1
s1_writedata[10] => waitrequest_s1_writedata[10].IN1
s1_writedata[11] => waitrequest_s1_writedata[11].IN1
s1_writedata[12] => waitrequest_s1_writedata[12].IN1
s1_writedata[13] => waitrequest_s1_writedata[13].IN1
s1_writedata[14] => waitrequest_s1_writedata[14].IN1
s1_writedata[15] => waitrequest_s1_writedata[15].IN1
s1_writedata[16] => waitrequest_s1_writedata[16].IN1
s1_writedata[17] => waitrequest_s1_writedata[17].IN1
s1_writedata[18] => waitrequest_s1_writedata[18].IN1
s1_writedata[19] => waitrequest_s1_writedata[19].IN1
s1_writedata[20] => waitrequest_s1_writedata[20].IN1
s1_writedata[21] => waitrequest_s1_writedata[21].IN1
s1_writedata[22] => waitrequest_s1_writedata[22].IN1
s1_writedata[23] => waitrequest_s1_writedata[23].IN1
s1_writedata[24] => waitrequest_s1_writedata[24].IN1
s1_writedata[25] => waitrequest_s1_writedata[25].IN1
s1_writedata[26] => waitrequest_s1_writedata[26].IN1
s1_writedata[27] => waitrequest_s1_writedata[27].IN1
s1_writedata[28] => waitrequest_s1_writedata[28].IN1
s1_writedata[29] => waitrequest_s1_writedata[29].IN1
s1_writedata[30] => waitrequest_s1_writedata[30].IN1
s1_writedata[31] => waitrequest_s1_writedata[31].IN1
m1_address[0] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[1] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[2] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[3] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[4] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[5] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[6] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[7] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[8] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[9] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[10] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[11] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[12] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[13] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[14] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[15] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[16] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[17] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[18] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[19] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[20] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[21] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[22] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[23] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_address[24] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_address
m1_burstcount <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_burstcount
m1_byteenable[0] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_byteenable
m1_byteenable[1] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_byteenable
m1_byteenable[2] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_byteenable
m1_byteenable[3] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_byteenable
m1_chipselect <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_chipselect
m1_debugaccess <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_debugaccess
m1_read <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_read
m1_write <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_write
m1_writedata[0] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[1] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[2] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[3] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[4] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[5] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[6] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[7] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[8] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[9] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[10] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[11] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[12] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[13] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[14] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[15] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[16] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[17] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[18] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[19] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[20] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[21] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[22] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[23] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[24] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[25] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[26] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[27] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[28] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[29] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[30] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
m1_writedata[31] <= pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter.m1_writedata
s1_endofpacket <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_endofpacket
s1_readdata[0] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[1] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[2] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[3] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[4] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[5] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[6] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[7] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[8] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[9] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[10] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[11] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[12] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[13] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[14] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[15] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[16] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[17] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[18] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[19] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[20] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[21] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[22] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[23] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[24] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[25] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[26] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[27] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[28] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[29] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[30] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdata[31] <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdata
s1_readdatavalid <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_readdatavalid
s1_waitrequest <= pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter.s1_waitrequest


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter
m1_clk => m1_writedata[0]~reg0.CLK
m1_clk => m1_writedata[1]~reg0.CLK
m1_clk => m1_writedata[2]~reg0.CLK
m1_clk => m1_writedata[3]~reg0.CLK
m1_clk => m1_writedata[4]~reg0.CLK
m1_clk => m1_writedata[5]~reg0.CLK
m1_clk => m1_writedata[6]~reg0.CLK
m1_clk => m1_writedata[7]~reg0.CLK
m1_clk => m1_writedata[8]~reg0.CLK
m1_clk => m1_writedata[9]~reg0.CLK
m1_clk => m1_writedata[10]~reg0.CLK
m1_clk => m1_writedata[11]~reg0.CLK
m1_clk => m1_writedata[12]~reg0.CLK
m1_clk => m1_writedata[13]~reg0.CLK
m1_clk => m1_writedata[14]~reg0.CLK
m1_clk => m1_writedata[15]~reg0.CLK
m1_clk => m1_writedata[16]~reg0.CLK
m1_clk => m1_writedata[17]~reg0.CLK
m1_clk => m1_writedata[18]~reg0.CLK
m1_clk => m1_writedata[19]~reg0.CLK
m1_clk => m1_writedata[20]~reg0.CLK
m1_clk => m1_writedata[21]~reg0.CLK
m1_clk => m1_writedata[22]~reg0.CLK
m1_clk => m1_writedata[23]~reg0.CLK
m1_clk => m1_writedata[24]~reg0.CLK
m1_clk => m1_writedata[25]~reg0.CLK
m1_clk => m1_writedata[26]~reg0.CLK
m1_clk => m1_writedata[27]~reg0.CLK
m1_clk => m1_writedata[28]~reg0.CLK
m1_clk => m1_writedata[29]~reg0.CLK
m1_clk => m1_writedata[30]~reg0.CLK
m1_clk => m1_writedata[31]~reg0.CLK
m1_clk => m1_write~reg0.CLK
m1_clk => m1_read~reg0.CLK
m1_clk => m1_nativeaddress[0]~reg0.CLK
m1_clk => m1_nativeaddress[1]~reg0.CLK
m1_clk => m1_nativeaddress[2]~reg0.CLK
m1_clk => m1_nativeaddress[3]~reg0.CLK
m1_clk => m1_nativeaddress[4]~reg0.CLK
m1_clk => m1_nativeaddress[5]~reg0.CLK
m1_clk => m1_nativeaddress[6]~reg0.CLK
m1_clk => m1_nativeaddress[7]~reg0.CLK
m1_clk => m1_nativeaddress[8]~reg0.CLK
m1_clk => m1_nativeaddress[9]~reg0.CLK
m1_clk => m1_nativeaddress[10]~reg0.CLK
m1_clk => m1_nativeaddress[11]~reg0.CLK
m1_clk => m1_nativeaddress[12]~reg0.CLK
m1_clk => m1_nativeaddress[13]~reg0.CLK
m1_clk => m1_nativeaddress[14]~reg0.CLK
m1_clk => m1_nativeaddress[15]~reg0.CLK
m1_clk => m1_nativeaddress[16]~reg0.CLK
m1_clk => m1_nativeaddress[17]~reg0.CLK
m1_clk => m1_nativeaddress[18]~reg0.CLK
m1_clk => m1_nativeaddress[19]~reg0.CLK
m1_clk => m1_nativeaddress[20]~reg0.CLK
m1_clk => m1_nativeaddress[21]~reg0.CLK
m1_clk => m1_nativeaddress[22]~reg0.CLK
m1_clk => m1_debugaccess~reg0.CLK
m1_clk => m1_chipselect~reg0.CLK
m1_clk => m1_byteenable[0]~reg0.CLK
m1_clk => m1_byteenable[1]~reg0.CLK
m1_clk => m1_byteenable[2]~reg0.CLK
m1_clk => m1_byteenable[3]~reg0.CLK
m1_clk => m1_burstcount~reg0.CLK
m1_clk => m1_arbiterlock2~reg0.CLK
m1_clk => m1_arbiterlock~reg0.CLK
m1_clk => m1_address[0]~reg0.CLK
m1_clk => m1_address[1]~reg0.CLK
m1_clk => m1_address[2]~reg0.CLK
m1_clk => m1_address[3]~reg0.CLK
m1_clk => m1_address[4]~reg0.CLK
m1_clk => m1_address[5]~reg0.CLK
m1_clk => m1_address[6]~reg0.CLK
m1_clk => m1_address[7]~reg0.CLK
m1_clk => m1_address[8]~reg0.CLK
m1_clk => m1_address[9]~reg0.CLK
m1_clk => m1_address[10]~reg0.CLK
m1_clk => m1_address[11]~reg0.CLK
m1_clk => m1_address[12]~reg0.CLK
m1_clk => m1_address[13]~reg0.CLK
m1_clk => m1_address[14]~reg0.CLK
m1_clk => m1_address[15]~reg0.CLK
m1_clk => m1_address[16]~reg0.CLK
m1_clk => m1_address[17]~reg0.CLK
m1_clk => m1_address[18]~reg0.CLK
m1_clk => m1_address[19]~reg0.CLK
m1_clk => m1_address[20]~reg0.CLK
m1_clk => m1_address[21]~reg0.CLK
m1_clk => m1_address[22]~reg0.CLK
m1_clk => m1_address[23]~reg0.CLK
m1_clk => m1_address[24]~reg0.CLK
m1_endofpacket => s1_endofpacket.DATAIN
m1_readdata[0] => s1_readdata[0].DATAIN
m1_readdata[1] => s1_readdata[1].DATAIN
m1_readdata[2] => s1_readdata[2].DATAIN
m1_readdata[3] => s1_readdata[3].DATAIN
m1_readdata[4] => s1_readdata[4].DATAIN
m1_readdata[5] => s1_readdata[5].DATAIN
m1_readdata[6] => s1_readdata[6].DATAIN
m1_readdata[7] => s1_readdata[7].DATAIN
m1_readdata[8] => s1_readdata[8].DATAIN
m1_readdata[9] => s1_readdata[9].DATAIN
m1_readdata[10] => s1_readdata[10].DATAIN
m1_readdata[11] => s1_readdata[11].DATAIN
m1_readdata[12] => s1_readdata[12].DATAIN
m1_readdata[13] => s1_readdata[13].DATAIN
m1_readdata[14] => s1_readdata[14].DATAIN
m1_readdata[15] => s1_readdata[15].DATAIN
m1_readdata[16] => s1_readdata[16].DATAIN
m1_readdata[17] => s1_readdata[17].DATAIN
m1_readdata[18] => s1_readdata[18].DATAIN
m1_readdata[19] => s1_readdata[19].DATAIN
m1_readdata[20] => s1_readdata[20].DATAIN
m1_readdata[21] => s1_readdata[21].DATAIN
m1_readdata[22] => s1_readdata[22].DATAIN
m1_readdata[23] => s1_readdata[23].DATAIN
m1_readdata[24] => s1_readdata[24].DATAIN
m1_readdata[25] => s1_readdata[25].DATAIN
m1_readdata[26] => s1_readdata[26].DATAIN
m1_readdata[27] => s1_readdata[27].DATAIN
m1_readdata[28] => s1_readdata[28].DATAIN
m1_readdata[29] => s1_readdata[29].DATAIN
m1_readdata[30] => s1_readdata[30].DATAIN
m1_readdata[31] => s1_readdata[31].DATAIN
m1_readdatavalid => s1_readdatavalid.DATAIN
m1_reset_n => m1_address[0]~reg0.ACLR
m1_reset_n => m1_address[1]~reg0.ACLR
m1_reset_n => m1_address[2]~reg0.ACLR
m1_reset_n => m1_address[3]~reg0.ACLR
m1_reset_n => m1_address[4]~reg0.ACLR
m1_reset_n => m1_address[5]~reg0.ACLR
m1_reset_n => m1_address[6]~reg0.ACLR
m1_reset_n => m1_address[7]~reg0.ACLR
m1_reset_n => m1_address[8]~reg0.ACLR
m1_reset_n => m1_address[9]~reg0.ACLR
m1_reset_n => m1_address[10]~reg0.ACLR
m1_reset_n => m1_address[11]~reg0.ACLR
m1_reset_n => m1_address[12]~reg0.ACLR
m1_reset_n => m1_address[13]~reg0.ACLR
m1_reset_n => m1_address[14]~reg0.ACLR
m1_reset_n => m1_address[15]~reg0.ACLR
m1_reset_n => m1_address[16]~reg0.ACLR
m1_reset_n => m1_address[17]~reg0.ACLR
m1_reset_n => m1_address[18]~reg0.ACLR
m1_reset_n => m1_address[19]~reg0.ACLR
m1_reset_n => m1_address[20]~reg0.ACLR
m1_reset_n => m1_address[21]~reg0.ACLR
m1_reset_n => m1_address[22]~reg0.ACLR
m1_reset_n => m1_address[23]~reg0.ACLR
m1_reset_n => m1_address[24]~reg0.ACLR
m1_reset_n => m1_arbiterlock~reg0.ACLR
m1_reset_n => m1_arbiterlock2~reg0.ACLR
m1_reset_n => m1_burstcount~reg0.ACLR
m1_reset_n => m1_byteenable[0]~reg0.ACLR
m1_reset_n => m1_byteenable[1]~reg0.ACLR
m1_reset_n => m1_byteenable[2]~reg0.ACLR
m1_reset_n => m1_byteenable[3]~reg0.ACLR
m1_reset_n => m1_chipselect~reg0.ACLR
m1_reset_n => m1_debugaccess~reg0.ACLR
m1_reset_n => m1_nativeaddress[0]~reg0.ACLR
m1_reset_n => m1_nativeaddress[1]~reg0.ACLR
m1_reset_n => m1_nativeaddress[2]~reg0.ACLR
m1_reset_n => m1_nativeaddress[3]~reg0.ACLR
m1_reset_n => m1_nativeaddress[4]~reg0.ACLR
m1_reset_n => m1_nativeaddress[5]~reg0.ACLR
m1_reset_n => m1_nativeaddress[6]~reg0.ACLR
m1_reset_n => m1_nativeaddress[7]~reg0.ACLR
m1_reset_n => m1_nativeaddress[8]~reg0.ACLR
m1_reset_n => m1_nativeaddress[9]~reg0.ACLR
m1_reset_n => m1_nativeaddress[10]~reg0.ACLR
m1_reset_n => m1_nativeaddress[11]~reg0.ACLR
m1_reset_n => m1_nativeaddress[12]~reg0.ACLR
m1_reset_n => m1_nativeaddress[13]~reg0.ACLR
m1_reset_n => m1_nativeaddress[14]~reg0.ACLR
m1_reset_n => m1_nativeaddress[15]~reg0.ACLR
m1_reset_n => m1_nativeaddress[16]~reg0.ACLR
m1_reset_n => m1_nativeaddress[17]~reg0.ACLR
m1_reset_n => m1_nativeaddress[18]~reg0.ACLR
m1_reset_n => m1_nativeaddress[19]~reg0.ACLR
m1_reset_n => m1_nativeaddress[20]~reg0.ACLR
m1_reset_n => m1_nativeaddress[21]~reg0.ACLR
m1_reset_n => m1_nativeaddress[22]~reg0.ACLR
m1_reset_n => m1_read~reg0.ACLR
m1_reset_n => m1_write~reg0.ACLR
m1_reset_n => m1_writedata[0]~reg0.ACLR
m1_reset_n => m1_writedata[1]~reg0.ACLR
m1_reset_n => m1_writedata[2]~reg0.ACLR
m1_reset_n => m1_writedata[3]~reg0.ACLR
m1_reset_n => m1_writedata[4]~reg0.ACLR
m1_reset_n => m1_writedata[5]~reg0.ACLR
m1_reset_n => m1_writedata[6]~reg0.ACLR
m1_reset_n => m1_writedata[7]~reg0.ACLR
m1_reset_n => m1_writedata[8]~reg0.ACLR
m1_reset_n => m1_writedata[9]~reg0.ACLR
m1_reset_n => m1_writedata[10]~reg0.ACLR
m1_reset_n => m1_writedata[11]~reg0.ACLR
m1_reset_n => m1_writedata[12]~reg0.ACLR
m1_reset_n => m1_writedata[13]~reg0.ACLR
m1_reset_n => m1_writedata[14]~reg0.ACLR
m1_reset_n => m1_writedata[15]~reg0.ACLR
m1_reset_n => m1_writedata[16]~reg0.ACLR
m1_reset_n => m1_writedata[17]~reg0.ACLR
m1_reset_n => m1_writedata[18]~reg0.ACLR
m1_reset_n => m1_writedata[19]~reg0.ACLR
m1_reset_n => m1_writedata[20]~reg0.ACLR
m1_reset_n => m1_writedata[21]~reg0.ACLR
m1_reset_n => m1_writedata[22]~reg0.ACLR
m1_reset_n => m1_writedata[23]~reg0.ACLR
m1_reset_n => m1_writedata[24]~reg0.ACLR
m1_reset_n => m1_writedata[25]~reg0.ACLR
m1_reset_n => m1_writedata[26]~reg0.ACLR
m1_reset_n => m1_writedata[27]~reg0.ACLR
m1_reset_n => m1_writedata[28]~reg0.ACLR
m1_reset_n => m1_writedata[29]~reg0.ACLR
m1_reset_n => m1_writedata[30]~reg0.ACLR
m1_reset_n => m1_writedata[31]~reg0.ACLR
m1_waitrequest => s1_waitrequest.DATAIN
m1_waitrequest => m1_address[24]~reg0.ENA
m1_waitrequest => m1_address[23]~reg0.ENA
m1_waitrequest => m1_address[22]~reg0.ENA
m1_waitrequest => m1_address[21]~reg0.ENA
m1_waitrequest => m1_address[20]~reg0.ENA
m1_waitrequest => m1_address[19]~reg0.ENA
m1_waitrequest => m1_address[18]~reg0.ENA
m1_waitrequest => m1_address[17]~reg0.ENA
m1_waitrequest => m1_address[16]~reg0.ENA
m1_waitrequest => m1_address[15]~reg0.ENA
m1_waitrequest => m1_address[14]~reg0.ENA
m1_waitrequest => m1_address[13]~reg0.ENA
m1_waitrequest => m1_address[12]~reg0.ENA
m1_waitrequest => m1_address[11]~reg0.ENA
m1_waitrequest => m1_address[10]~reg0.ENA
m1_waitrequest => m1_address[9]~reg0.ENA
m1_waitrequest => m1_address[8]~reg0.ENA
m1_waitrequest => m1_address[7]~reg0.ENA
m1_waitrequest => m1_address[6]~reg0.ENA
m1_waitrequest => m1_address[5]~reg0.ENA
m1_waitrequest => m1_address[4]~reg0.ENA
m1_waitrequest => m1_address[3]~reg0.ENA
m1_waitrequest => m1_address[2]~reg0.ENA
m1_waitrequest => m1_address[1]~reg0.ENA
m1_waitrequest => m1_address[0]~reg0.ENA
m1_waitrequest => m1_arbiterlock~reg0.ENA
m1_waitrequest => m1_arbiterlock2~reg0.ENA
m1_waitrequest => m1_burstcount~reg0.ENA
m1_waitrequest => m1_byteenable[3]~reg0.ENA
m1_waitrequest => m1_byteenable[2]~reg0.ENA
m1_waitrequest => m1_byteenable[1]~reg0.ENA
m1_waitrequest => m1_byteenable[0]~reg0.ENA
m1_waitrequest => m1_chipselect~reg0.ENA
m1_waitrequest => m1_debugaccess~reg0.ENA
m1_waitrequest => m1_nativeaddress[22]~reg0.ENA
m1_waitrequest => m1_nativeaddress[21]~reg0.ENA
m1_waitrequest => m1_nativeaddress[20]~reg0.ENA
m1_waitrequest => m1_nativeaddress[19]~reg0.ENA
m1_waitrequest => m1_nativeaddress[18]~reg0.ENA
m1_waitrequest => m1_nativeaddress[17]~reg0.ENA
m1_waitrequest => m1_nativeaddress[16]~reg0.ENA
m1_waitrequest => m1_nativeaddress[15]~reg0.ENA
m1_waitrequest => m1_nativeaddress[14]~reg0.ENA
m1_waitrequest => m1_nativeaddress[13]~reg0.ENA
m1_waitrequest => m1_nativeaddress[12]~reg0.ENA
m1_waitrequest => m1_nativeaddress[11]~reg0.ENA
m1_waitrequest => m1_nativeaddress[10]~reg0.ENA
m1_waitrequest => m1_nativeaddress[9]~reg0.ENA
m1_waitrequest => m1_nativeaddress[8]~reg0.ENA
m1_waitrequest => m1_nativeaddress[7]~reg0.ENA
m1_waitrequest => m1_nativeaddress[6]~reg0.ENA
m1_waitrequest => m1_nativeaddress[5]~reg0.ENA
m1_waitrequest => m1_nativeaddress[4]~reg0.ENA
m1_waitrequest => m1_nativeaddress[3]~reg0.ENA
m1_waitrequest => m1_nativeaddress[2]~reg0.ENA
m1_waitrequest => m1_nativeaddress[1]~reg0.ENA
m1_waitrequest => m1_writedata[0]~reg0.ENA
m1_waitrequest => m1_nativeaddress[0]~reg0.ENA
m1_waitrequest => m1_read~reg0.ENA
m1_waitrequest => m1_write~reg0.ENA
m1_waitrequest => m1_writedata[31]~reg0.ENA
m1_waitrequest => m1_writedata[30]~reg0.ENA
m1_waitrequest => m1_writedata[29]~reg0.ENA
m1_waitrequest => m1_writedata[28]~reg0.ENA
m1_waitrequest => m1_writedata[27]~reg0.ENA
m1_waitrequest => m1_writedata[26]~reg0.ENA
m1_waitrequest => m1_writedata[25]~reg0.ENA
m1_waitrequest => m1_writedata[24]~reg0.ENA
m1_waitrequest => m1_writedata[23]~reg0.ENA
m1_waitrequest => m1_writedata[22]~reg0.ENA
m1_waitrequest => m1_writedata[21]~reg0.ENA
m1_waitrequest => m1_writedata[20]~reg0.ENA
m1_waitrequest => m1_writedata[19]~reg0.ENA
m1_waitrequest => m1_writedata[18]~reg0.ENA
m1_waitrequest => m1_writedata[17]~reg0.ENA
m1_waitrequest => m1_writedata[16]~reg0.ENA
m1_waitrequest => m1_writedata[15]~reg0.ENA
m1_waitrequest => m1_writedata[14]~reg0.ENA
m1_waitrequest => m1_writedata[13]~reg0.ENA
m1_waitrequest => m1_writedata[12]~reg0.ENA
m1_waitrequest => m1_writedata[11]~reg0.ENA
m1_waitrequest => m1_writedata[10]~reg0.ENA
m1_waitrequest => m1_writedata[9]~reg0.ENA
m1_waitrequest => m1_writedata[8]~reg0.ENA
m1_waitrequest => m1_writedata[7]~reg0.ENA
m1_waitrequest => m1_writedata[6]~reg0.ENA
m1_waitrequest => m1_writedata[5]~reg0.ENA
m1_waitrequest => m1_writedata[4]~reg0.ENA
m1_waitrequest => m1_writedata[3]~reg0.ENA
m1_waitrequest => m1_writedata[2]~reg0.ENA
m1_waitrequest => m1_writedata[1]~reg0.ENA
s1_address[0] => m1_address[0]~reg0.DATAIN
s1_address[1] => m1_address[1]~reg0.DATAIN
s1_address[2] => m1_address[2]~reg0.DATAIN
s1_address[3] => m1_address[3]~reg0.DATAIN
s1_address[4] => m1_address[4]~reg0.DATAIN
s1_address[5] => m1_address[5]~reg0.DATAIN
s1_address[6] => m1_address[6]~reg0.DATAIN
s1_address[7] => m1_address[7]~reg0.DATAIN
s1_address[8] => m1_address[8]~reg0.DATAIN
s1_address[9] => m1_address[9]~reg0.DATAIN
s1_address[10] => m1_address[10]~reg0.DATAIN
s1_address[11] => m1_address[11]~reg0.DATAIN
s1_address[12] => m1_address[12]~reg0.DATAIN
s1_address[13] => m1_address[13]~reg0.DATAIN
s1_address[14] => m1_address[14]~reg0.DATAIN
s1_address[15] => m1_address[15]~reg0.DATAIN
s1_address[16] => m1_address[16]~reg0.DATAIN
s1_address[17] => m1_address[17]~reg0.DATAIN
s1_address[18] => m1_address[18]~reg0.DATAIN
s1_address[19] => m1_address[19]~reg0.DATAIN
s1_address[20] => m1_address[20]~reg0.DATAIN
s1_address[21] => m1_address[21]~reg0.DATAIN
s1_address[22] => m1_address[22]~reg0.DATAIN
s1_address[23] => m1_address[23]~reg0.DATAIN
s1_address[24] => m1_address[24]~reg0.DATAIN
s1_arbiterlock => m1_arbiterlock~reg0.DATAIN
s1_arbiterlock2 => m1_arbiterlock2~reg0.DATAIN
s1_burstcount => m1_burstcount~reg0.DATAIN
s1_byteenable[0] => m1_byteenable[0]~reg0.DATAIN
s1_byteenable[1] => m1_byteenable[1]~reg0.DATAIN
s1_byteenable[2] => m1_byteenable[2]~reg0.DATAIN
s1_byteenable[3] => m1_byteenable[3]~reg0.DATAIN
s1_chipselect => m1_chipselect~reg0.DATAIN
s1_debugaccess => m1_debugaccess~reg0.DATAIN
s1_nativeaddress[0] => m1_nativeaddress[0]~reg0.DATAIN
s1_nativeaddress[1] => m1_nativeaddress[1]~reg0.DATAIN
s1_nativeaddress[2] => m1_nativeaddress[2]~reg0.DATAIN
s1_nativeaddress[3] => m1_nativeaddress[3]~reg0.DATAIN
s1_nativeaddress[4] => m1_nativeaddress[4]~reg0.DATAIN
s1_nativeaddress[5] => m1_nativeaddress[5]~reg0.DATAIN
s1_nativeaddress[6] => m1_nativeaddress[6]~reg0.DATAIN
s1_nativeaddress[7] => m1_nativeaddress[7]~reg0.DATAIN
s1_nativeaddress[8] => m1_nativeaddress[8]~reg0.DATAIN
s1_nativeaddress[9] => m1_nativeaddress[9]~reg0.DATAIN
s1_nativeaddress[10] => m1_nativeaddress[10]~reg0.DATAIN
s1_nativeaddress[11] => m1_nativeaddress[11]~reg0.DATAIN
s1_nativeaddress[12] => m1_nativeaddress[12]~reg0.DATAIN
s1_nativeaddress[13] => m1_nativeaddress[13]~reg0.DATAIN
s1_nativeaddress[14] => m1_nativeaddress[14]~reg0.DATAIN
s1_nativeaddress[15] => m1_nativeaddress[15]~reg0.DATAIN
s1_nativeaddress[16] => m1_nativeaddress[16]~reg0.DATAIN
s1_nativeaddress[17] => m1_nativeaddress[17]~reg0.DATAIN
s1_nativeaddress[18] => m1_nativeaddress[18]~reg0.DATAIN
s1_nativeaddress[19] => m1_nativeaddress[19]~reg0.DATAIN
s1_nativeaddress[20] => m1_nativeaddress[20]~reg0.DATAIN
s1_nativeaddress[21] => m1_nativeaddress[21]~reg0.DATAIN
s1_nativeaddress[22] => m1_nativeaddress[22]~reg0.DATAIN
s1_read => m1_read~reg0.DATAIN
s1_write => m1_write~reg0.DATAIN
s1_writedata[0] => m1_writedata[0]~reg0.DATAIN
s1_writedata[1] => m1_writedata[1]~reg0.DATAIN
s1_writedata[2] => m1_writedata[2]~reg0.DATAIN
s1_writedata[3] => m1_writedata[3]~reg0.DATAIN
s1_writedata[4] => m1_writedata[4]~reg0.DATAIN
s1_writedata[5] => m1_writedata[5]~reg0.DATAIN
s1_writedata[6] => m1_writedata[6]~reg0.DATAIN
s1_writedata[7] => m1_writedata[7]~reg0.DATAIN
s1_writedata[8] => m1_writedata[8]~reg0.DATAIN
s1_writedata[9] => m1_writedata[9]~reg0.DATAIN
s1_writedata[10] => m1_writedata[10]~reg0.DATAIN
s1_writedata[11] => m1_writedata[11]~reg0.DATAIN
s1_writedata[12] => m1_writedata[12]~reg0.DATAIN
s1_writedata[13] => m1_writedata[13]~reg0.DATAIN
s1_writedata[14] => m1_writedata[14]~reg0.DATAIN
s1_writedata[15] => m1_writedata[15]~reg0.DATAIN
s1_writedata[16] => m1_writedata[16]~reg0.DATAIN
s1_writedata[17] => m1_writedata[17]~reg0.DATAIN
s1_writedata[18] => m1_writedata[18]~reg0.DATAIN
s1_writedata[19] => m1_writedata[19]~reg0.DATAIN
s1_writedata[20] => m1_writedata[20]~reg0.DATAIN
s1_writedata[21] => m1_writedata[21]~reg0.DATAIN
s1_writedata[22] => m1_writedata[22]~reg0.DATAIN
s1_writedata[23] => m1_writedata[23]~reg0.DATAIN
s1_writedata[24] => m1_writedata[24]~reg0.DATAIN
s1_writedata[25] => m1_writedata[25]~reg0.DATAIN
s1_writedata[26] => m1_writedata[26]~reg0.DATAIN
s1_writedata[27] => m1_writedata[27]~reg0.DATAIN
s1_writedata[28] => m1_writedata[28]~reg0.DATAIN
s1_writedata[29] => m1_writedata[29]~reg0.DATAIN
s1_writedata[30] => m1_writedata[30]~reg0.DATAIN
s1_writedata[31] => m1_writedata[31]~reg0.DATAIN
m1_address[0] <= m1_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[1] <= m1_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[2] <= m1_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[3] <= m1_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[4] <= m1_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[5] <= m1_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[6] <= m1_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[7] <= m1_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[8] <= m1_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[9] <= m1_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[10] <= m1_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[11] <= m1_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[12] <= m1_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[13] <= m1_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[14] <= m1_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[15] <= m1_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[16] <= m1_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[17] <= m1_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[18] <= m1_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[19] <= m1_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[20] <= m1_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[21] <= m1_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[22] <= m1_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[23] <= m1_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_address[24] <= m1_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_arbiterlock <= m1_arbiterlock~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_arbiterlock2 <= m1_arbiterlock2~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_burstcount <= m1_burstcount~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[0] <= m1_byteenable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[1] <= m1_byteenable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[2] <= m1_byteenable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[3] <= m1_byteenable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_chipselect <= m1_chipselect~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_debugaccess <= m1_debugaccess~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[0] <= m1_nativeaddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[1] <= m1_nativeaddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[2] <= m1_nativeaddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[3] <= m1_nativeaddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[4] <= m1_nativeaddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[5] <= m1_nativeaddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[6] <= m1_nativeaddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[7] <= m1_nativeaddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[8] <= m1_nativeaddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[9] <= m1_nativeaddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[10] <= m1_nativeaddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[11] <= m1_nativeaddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[12] <= m1_nativeaddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[13] <= m1_nativeaddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[14] <= m1_nativeaddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[15] <= m1_nativeaddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[16] <= m1_nativeaddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[17] <= m1_nativeaddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[18] <= m1_nativeaddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[19] <= m1_nativeaddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[20] <= m1_nativeaddress[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[21] <= m1_nativeaddress[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[22] <= m1_nativeaddress[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_read <= m1_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_write <= m1_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[0] <= m1_writedata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[1] <= m1_writedata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[2] <= m1_writedata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[3] <= m1_writedata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[4] <= m1_writedata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[5] <= m1_writedata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[6] <= m1_writedata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[7] <= m1_writedata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[8] <= m1_writedata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[9] <= m1_writedata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[10] <= m1_writedata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[11] <= m1_writedata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[12] <= m1_writedata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[13] <= m1_writedata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[14] <= m1_writedata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[15] <= m1_writedata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[16] <= m1_writedata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[17] <= m1_writedata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[18] <= m1_writedata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[19] <= m1_writedata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[20] <= m1_writedata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[21] <= m1_writedata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[22] <= m1_writedata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[23] <= m1_writedata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[24] <= m1_writedata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[25] <= m1_writedata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[26] <= m1_writedata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[27] <= m1_writedata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[28] <= m1_writedata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[29] <= m1_writedata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[30] <= m1_writedata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[31] <= m1_writedata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_endofpacket <= m1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[0] <= m1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[1] <= m1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[2] <= m1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[3] <= m1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[4] <= m1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[5] <= m1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[6] <= m1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[7] <= m1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[8] <= m1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[9] <= m1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[10] <= m1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[11] <= m1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[12] <= m1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[13] <= m1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[14] <= m1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[15] <= m1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[16] <= m1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[17] <= m1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[18] <= m1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[19] <= m1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[20] <= m1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[21] <= m1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[22] <= m1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[23] <= m1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[24] <= m1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[25] <= m1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[26] <= m1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[27] <= m1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[28] <= m1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[29] <= m1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[30] <= m1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[31] <= m1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
s1_readdatavalid <= m1_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
s1_waitrequest <= m1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter
m1_clk => s1_readdata[0]~reg0.CLK
m1_clk => s1_readdata[1]~reg0.CLK
m1_clk => s1_readdata[2]~reg0.CLK
m1_clk => s1_readdata[3]~reg0.CLK
m1_clk => s1_readdata[4]~reg0.CLK
m1_clk => s1_readdata[5]~reg0.CLK
m1_clk => s1_readdata[6]~reg0.CLK
m1_clk => s1_readdata[7]~reg0.CLK
m1_clk => s1_readdata[8]~reg0.CLK
m1_clk => s1_readdata[9]~reg0.CLK
m1_clk => s1_readdata[10]~reg0.CLK
m1_clk => s1_readdata[11]~reg0.CLK
m1_clk => s1_readdata[12]~reg0.CLK
m1_clk => s1_readdata[13]~reg0.CLK
m1_clk => s1_readdata[14]~reg0.CLK
m1_clk => s1_readdata[15]~reg0.CLK
m1_clk => s1_readdata[16]~reg0.CLK
m1_clk => s1_readdata[17]~reg0.CLK
m1_clk => s1_readdata[18]~reg0.CLK
m1_clk => s1_readdata[19]~reg0.CLK
m1_clk => s1_readdata[20]~reg0.CLK
m1_clk => s1_readdata[21]~reg0.CLK
m1_clk => s1_readdata[22]~reg0.CLK
m1_clk => s1_readdata[23]~reg0.CLK
m1_clk => s1_readdata[24]~reg0.CLK
m1_clk => s1_readdata[25]~reg0.CLK
m1_clk => s1_readdata[26]~reg0.CLK
m1_clk => s1_readdata[27]~reg0.CLK
m1_clk => s1_readdata[28]~reg0.CLK
m1_clk => s1_readdata[29]~reg0.CLK
m1_clk => s1_readdata[30]~reg0.CLK
m1_clk => s1_readdata[31]~reg0.CLK
m1_clk => s1_endofpacket~reg0.CLK
m1_endofpacket => s1_endofpacket~reg0.DATAIN
m1_readdata[0] => s1_readdata[0]~reg0.DATAIN
m1_readdata[1] => s1_readdata[1]~reg0.DATAIN
m1_readdata[2] => s1_readdata[2]~reg0.DATAIN
m1_readdata[3] => s1_readdata[3]~reg0.DATAIN
m1_readdata[4] => s1_readdata[4]~reg0.DATAIN
m1_readdata[5] => s1_readdata[5]~reg0.DATAIN
m1_readdata[6] => s1_readdata[6]~reg0.DATAIN
m1_readdata[7] => s1_readdata[7]~reg0.DATAIN
m1_readdata[8] => s1_readdata[8]~reg0.DATAIN
m1_readdata[9] => s1_readdata[9]~reg0.DATAIN
m1_readdata[10] => s1_readdata[10]~reg0.DATAIN
m1_readdata[11] => s1_readdata[11]~reg0.DATAIN
m1_readdata[12] => s1_readdata[12]~reg0.DATAIN
m1_readdata[13] => s1_readdata[13]~reg0.DATAIN
m1_readdata[14] => s1_readdata[14]~reg0.DATAIN
m1_readdata[15] => s1_readdata[15]~reg0.DATAIN
m1_readdata[16] => s1_readdata[16]~reg0.DATAIN
m1_readdata[17] => s1_readdata[17]~reg0.DATAIN
m1_readdata[18] => s1_readdata[18]~reg0.DATAIN
m1_readdata[19] => s1_readdata[19]~reg0.DATAIN
m1_readdata[20] => s1_readdata[20]~reg0.DATAIN
m1_readdata[21] => s1_readdata[21]~reg0.DATAIN
m1_readdata[22] => s1_readdata[22]~reg0.DATAIN
m1_readdata[23] => s1_readdata[23]~reg0.DATAIN
m1_readdata[24] => s1_readdata[24]~reg0.DATAIN
m1_readdata[25] => s1_readdata[25]~reg0.DATAIN
m1_readdata[26] => s1_readdata[26]~reg0.DATAIN
m1_readdata[27] => s1_readdata[27]~reg0.DATAIN
m1_readdata[28] => s1_readdata[28]~reg0.DATAIN
m1_readdata[29] => s1_readdata[29]~reg0.DATAIN
m1_readdata[30] => s1_readdata[30]~reg0.DATAIN
m1_readdata[31] => s1_readdata[31]~reg0.DATAIN
m1_readdatavalid => s1_readdatavalid.DATAA
m1_readdatavalid => s1_readdata[0]~reg0.ENA
m1_readdatavalid => s1_endofpacket~reg0.ENA
m1_readdatavalid => s1_readdata[31]~reg0.ENA
m1_readdatavalid => s1_readdata[30]~reg0.ENA
m1_readdatavalid => s1_readdata[29]~reg0.ENA
m1_readdatavalid => s1_readdata[28]~reg0.ENA
m1_readdatavalid => s1_readdata[27]~reg0.ENA
m1_readdatavalid => s1_readdata[26]~reg0.ENA
m1_readdatavalid => s1_readdata[25]~reg0.ENA
m1_readdatavalid => s1_readdata[24]~reg0.ENA
m1_readdatavalid => s1_readdata[23]~reg0.ENA
m1_readdatavalid => s1_readdata[22]~reg0.ENA
m1_readdatavalid => s1_readdata[21]~reg0.ENA
m1_readdatavalid => s1_readdata[20]~reg0.ENA
m1_readdatavalid => s1_readdata[19]~reg0.ENA
m1_readdatavalid => s1_readdata[18]~reg0.ENA
m1_readdatavalid => s1_readdata[17]~reg0.ENA
m1_readdatavalid => s1_readdata[16]~reg0.ENA
m1_readdatavalid => s1_readdata[15]~reg0.ENA
m1_readdatavalid => s1_readdata[14]~reg0.ENA
m1_readdatavalid => s1_readdata[13]~reg0.ENA
m1_readdatavalid => s1_readdata[12]~reg0.ENA
m1_readdatavalid => s1_readdata[11]~reg0.ENA
m1_readdatavalid => s1_readdata[10]~reg0.ENA
m1_readdatavalid => s1_readdata[9]~reg0.ENA
m1_readdatavalid => s1_readdata[8]~reg0.ENA
m1_readdatavalid => s1_readdata[7]~reg0.ENA
m1_readdatavalid => s1_readdata[6]~reg0.ENA
m1_readdatavalid => s1_readdata[5]~reg0.ENA
m1_readdatavalid => s1_readdata[4]~reg0.ENA
m1_readdatavalid => s1_readdata[3]~reg0.ENA
m1_readdatavalid => s1_readdata[2]~reg0.ENA
m1_readdatavalid => s1_readdata[1]~reg0.ENA
m1_reset_n => s1_readdata[0]~reg0.ACLR
m1_reset_n => s1_readdata[1]~reg0.ACLR
m1_reset_n => s1_readdata[2]~reg0.ACLR
m1_reset_n => s1_readdata[3]~reg0.ACLR
m1_reset_n => s1_readdata[4]~reg0.ACLR
m1_reset_n => s1_readdata[5]~reg0.ACLR
m1_reset_n => s1_readdata[6]~reg0.ACLR
m1_reset_n => s1_readdata[7]~reg0.ACLR
m1_reset_n => s1_readdata[8]~reg0.ACLR
m1_reset_n => s1_readdata[9]~reg0.ACLR
m1_reset_n => s1_readdata[10]~reg0.ACLR
m1_reset_n => s1_readdata[11]~reg0.ACLR
m1_reset_n => s1_readdata[12]~reg0.ACLR
m1_reset_n => s1_readdata[13]~reg0.ACLR
m1_reset_n => s1_readdata[14]~reg0.ACLR
m1_reset_n => s1_readdata[15]~reg0.ACLR
m1_reset_n => s1_readdata[16]~reg0.ACLR
m1_reset_n => s1_readdata[17]~reg0.ACLR
m1_reset_n => s1_readdata[18]~reg0.ACLR
m1_reset_n => s1_readdata[19]~reg0.ACLR
m1_reset_n => s1_readdata[20]~reg0.ACLR
m1_reset_n => s1_readdata[21]~reg0.ACLR
m1_reset_n => s1_readdata[22]~reg0.ACLR
m1_reset_n => s1_readdata[23]~reg0.ACLR
m1_reset_n => s1_readdata[24]~reg0.ACLR
m1_reset_n => s1_readdata[25]~reg0.ACLR
m1_reset_n => s1_readdata[26]~reg0.ACLR
m1_reset_n => s1_readdata[27]~reg0.ACLR
m1_reset_n => s1_readdata[28]~reg0.ACLR
m1_reset_n => s1_readdata[29]~reg0.ACLR
m1_reset_n => s1_readdata[30]~reg0.ACLR
m1_reset_n => s1_readdata[31]~reg0.ACLR
m1_reset_n => s1_endofpacket~reg0.ACLR
m1_waitrequest => s1_waitrequest.DATAIN
s1_address[0] => m1_address[0].DATAIN
s1_address[1] => m1_address[1].DATAIN
s1_address[2] => m1_address[2].DATAIN
s1_address[3] => m1_address[3].DATAIN
s1_address[4] => m1_address[4].DATAIN
s1_address[5] => m1_address[5].DATAIN
s1_address[6] => m1_address[6].DATAIN
s1_address[7] => m1_address[7].DATAIN
s1_address[8] => m1_address[8].DATAIN
s1_address[9] => m1_address[9].DATAIN
s1_address[10] => m1_address[10].DATAIN
s1_address[11] => m1_address[11].DATAIN
s1_address[12] => m1_address[12].DATAIN
s1_address[13] => m1_address[13].DATAIN
s1_address[14] => m1_address[14].DATAIN
s1_address[15] => m1_address[15].DATAIN
s1_address[16] => m1_address[16].DATAIN
s1_address[17] => m1_address[17].DATAIN
s1_address[18] => m1_address[18].DATAIN
s1_address[19] => m1_address[19].DATAIN
s1_address[20] => m1_address[20].DATAIN
s1_address[21] => m1_address[21].DATAIN
s1_address[22] => m1_address[22].DATAIN
s1_address[23] => m1_address[23].DATAIN
s1_address[24] => m1_address[24].DATAIN
s1_arbiterlock => m1_arbiterlock.DATAIN
s1_arbiterlock2 => m1_arbiterlock2.DATAIN
s1_burstcount => m1_burstcount.DATAIN
s1_byteenable[0] => m1_byteenable[0].DATAIN
s1_byteenable[1] => m1_byteenable[1].DATAIN
s1_byteenable[2] => m1_byteenable[2].DATAIN
s1_byteenable[3] => m1_byteenable[3].DATAIN
s1_chipselect => m1_chipselect.DATAIN
s1_clk => s1_readdatavalid~reg0.CLK
s1_debugaccess => m1_debugaccess.DATAIN
s1_flush => s1_readdatavalid.OUTPUTSELECT
s1_nativeaddress[0] => m1_nativeaddress[0].DATAIN
s1_nativeaddress[1] => m1_nativeaddress[1].DATAIN
s1_nativeaddress[2] => m1_nativeaddress[2].DATAIN
s1_nativeaddress[3] => m1_nativeaddress[3].DATAIN
s1_nativeaddress[4] => m1_nativeaddress[4].DATAIN
s1_nativeaddress[5] => m1_nativeaddress[5].DATAIN
s1_nativeaddress[6] => m1_nativeaddress[6].DATAIN
s1_nativeaddress[7] => m1_nativeaddress[7].DATAIN
s1_nativeaddress[8] => m1_nativeaddress[8].DATAIN
s1_nativeaddress[9] => m1_nativeaddress[9].DATAIN
s1_nativeaddress[10] => m1_nativeaddress[10].DATAIN
s1_nativeaddress[11] => m1_nativeaddress[11].DATAIN
s1_nativeaddress[12] => m1_nativeaddress[12].DATAIN
s1_nativeaddress[13] => m1_nativeaddress[13].DATAIN
s1_nativeaddress[14] => m1_nativeaddress[14].DATAIN
s1_nativeaddress[15] => m1_nativeaddress[15].DATAIN
s1_nativeaddress[16] => m1_nativeaddress[16].DATAIN
s1_nativeaddress[17] => m1_nativeaddress[17].DATAIN
s1_nativeaddress[18] => m1_nativeaddress[18].DATAIN
s1_nativeaddress[19] => m1_nativeaddress[19].DATAIN
s1_nativeaddress[20] => m1_nativeaddress[20].DATAIN
s1_nativeaddress[21] => m1_nativeaddress[21].DATAIN
s1_nativeaddress[22] => m1_nativeaddress[22].DATAIN
s1_read => m1_read.DATAIN
s1_reset_n => s1_readdatavalid~reg0.ACLR
s1_write => m1_write.DATAIN
s1_writedata[0] => m1_writedata[0].DATAIN
s1_writedata[1] => m1_writedata[1].DATAIN
s1_writedata[2] => m1_writedata[2].DATAIN
s1_writedata[3] => m1_writedata[3].DATAIN
s1_writedata[4] => m1_writedata[4].DATAIN
s1_writedata[5] => m1_writedata[5].DATAIN
s1_writedata[6] => m1_writedata[6].DATAIN
s1_writedata[7] => m1_writedata[7].DATAIN
s1_writedata[8] => m1_writedata[8].DATAIN
s1_writedata[9] => m1_writedata[9].DATAIN
s1_writedata[10] => m1_writedata[10].DATAIN
s1_writedata[11] => m1_writedata[11].DATAIN
s1_writedata[12] => m1_writedata[12].DATAIN
s1_writedata[13] => m1_writedata[13].DATAIN
s1_writedata[14] => m1_writedata[14].DATAIN
s1_writedata[15] => m1_writedata[15].DATAIN
s1_writedata[16] => m1_writedata[16].DATAIN
s1_writedata[17] => m1_writedata[17].DATAIN
s1_writedata[18] => m1_writedata[18].DATAIN
s1_writedata[19] => m1_writedata[19].DATAIN
s1_writedata[20] => m1_writedata[20].DATAIN
s1_writedata[21] => m1_writedata[21].DATAIN
s1_writedata[22] => m1_writedata[22].DATAIN
s1_writedata[23] => m1_writedata[23].DATAIN
s1_writedata[24] => m1_writedata[24].DATAIN
s1_writedata[25] => m1_writedata[25].DATAIN
s1_writedata[26] => m1_writedata[26].DATAIN
s1_writedata[27] => m1_writedata[27].DATAIN
s1_writedata[28] => m1_writedata[28].DATAIN
s1_writedata[29] => m1_writedata[29].DATAIN
s1_writedata[30] => m1_writedata[30].DATAIN
s1_writedata[31] => m1_writedata[31].DATAIN
m1_address[0] <= s1_address[0].DB_MAX_OUTPUT_PORT_TYPE
m1_address[1] <= s1_address[1].DB_MAX_OUTPUT_PORT_TYPE
m1_address[2] <= s1_address[2].DB_MAX_OUTPUT_PORT_TYPE
m1_address[3] <= s1_address[3].DB_MAX_OUTPUT_PORT_TYPE
m1_address[4] <= s1_address[4].DB_MAX_OUTPUT_PORT_TYPE
m1_address[5] <= s1_address[5].DB_MAX_OUTPUT_PORT_TYPE
m1_address[6] <= s1_address[6].DB_MAX_OUTPUT_PORT_TYPE
m1_address[7] <= s1_address[7].DB_MAX_OUTPUT_PORT_TYPE
m1_address[8] <= s1_address[8].DB_MAX_OUTPUT_PORT_TYPE
m1_address[9] <= s1_address[9].DB_MAX_OUTPUT_PORT_TYPE
m1_address[10] <= s1_address[10].DB_MAX_OUTPUT_PORT_TYPE
m1_address[11] <= s1_address[11].DB_MAX_OUTPUT_PORT_TYPE
m1_address[12] <= s1_address[12].DB_MAX_OUTPUT_PORT_TYPE
m1_address[13] <= s1_address[13].DB_MAX_OUTPUT_PORT_TYPE
m1_address[14] <= s1_address[14].DB_MAX_OUTPUT_PORT_TYPE
m1_address[15] <= s1_address[15].DB_MAX_OUTPUT_PORT_TYPE
m1_address[16] <= s1_address[16].DB_MAX_OUTPUT_PORT_TYPE
m1_address[17] <= s1_address[17].DB_MAX_OUTPUT_PORT_TYPE
m1_address[18] <= s1_address[18].DB_MAX_OUTPUT_PORT_TYPE
m1_address[19] <= s1_address[19].DB_MAX_OUTPUT_PORT_TYPE
m1_address[20] <= s1_address[20].DB_MAX_OUTPUT_PORT_TYPE
m1_address[21] <= s1_address[21].DB_MAX_OUTPUT_PORT_TYPE
m1_address[22] <= s1_address[22].DB_MAX_OUTPUT_PORT_TYPE
m1_address[23] <= s1_address[23].DB_MAX_OUTPUT_PORT_TYPE
m1_address[24] <= s1_address[24].DB_MAX_OUTPUT_PORT_TYPE
m1_arbiterlock <= s1_arbiterlock.DB_MAX_OUTPUT_PORT_TYPE
m1_arbiterlock2 <= s1_arbiterlock2.DB_MAX_OUTPUT_PORT_TYPE
m1_burstcount <= s1_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[0] <= s1_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[1] <= s1_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[2] <= s1_byteenable[2].DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[3] <= s1_byteenable[3].DB_MAX_OUTPUT_PORT_TYPE
m1_chipselect <= s1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
m1_debugaccess <= s1_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[0] <= s1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[1] <= s1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[2] <= s1_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[3] <= s1_nativeaddress[3].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[4] <= s1_nativeaddress[4].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[5] <= s1_nativeaddress[5].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[6] <= s1_nativeaddress[6].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[7] <= s1_nativeaddress[7].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[8] <= s1_nativeaddress[8].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[9] <= s1_nativeaddress[9].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[10] <= s1_nativeaddress[10].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[11] <= s1_nativeaddress[11].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[12] <= s1_nativeaddress[12].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[13] <= s1_nativeaddress[13].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[14] <= s1_nativeaddress[14].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[15] <= s1_nativeaddress[15].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[16] <= s1_nativeaddress[16].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[17] <= s1_nativeaddress[17].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[18] <= s1_nativeaddress[18].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[19] <= s1_nativeaddress[19].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[20] <= s1_nativeaddress[20].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[21] <= s1_nativeaddress[21].DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[22] <= s1_nativeaddress[22].DB_MAX_OUTPUT_PORT_TYPE
m1_read <= s1_read.DB_MAX_OUTPUT_PORT_TYPE
m1_write <= s1_write.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[0] <= s1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[1] <= s1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[2] <= s1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[3] <= s1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[4] <= s1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[5] <= s1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[6] <= s1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[7] <= s1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[8] <= s1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[9] <= s1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[10] <= s1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[11] <= s1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[12] <= s1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[13] <= s1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[14] <= s1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[15] <= s1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[16] <= s1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[17] <= s1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[18] <= s1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[19] <= s1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[20] <= s1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[21] <= s1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[22] <= s1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[23] <= s1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[24] <= s1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[25] <= s1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[26] <= s1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[27] <= s1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[28] <= s1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[29] <= s1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[30] <= s1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[31] <= s1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
s1_endofpacket <= s1_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[0] <= s1_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[1] <= s1_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[2] <= s1_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[3] <= s1_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[4] <= s1_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[5] <= s1_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[6] <= s1_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[7] <= s1_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[8] <= s1_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[9] <= s1_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[10] <= s1_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[11] <= s1_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[12] <= s1_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[13] <= s1_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[14] <= s1_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[15] <= s1_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[16] <= s1_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[17] <= s1_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[18] <= s1_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[19] <= s1_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[20] <= s1_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[21] <= s1_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[22] <= s1_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[23] <= s1_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[24] <= s1_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[25] <= s1_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[26] <= s1_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[27] <= s1_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[28] <= s1_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[29] <= s1_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[30] <= s1_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[31] <= s1_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_readdatavalid <= s1_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1_waitrequest <= m1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter
m1_clk => d1_s1_writedata[0].CLK
m1_clk => d1_s1_writedata[1].CLK
m1_clk => d1_s1_writedata[2].CLK
m1_clk => d1_s1_writedata[3].CLK
m1_clk => d1_s1_writedata[4].CLK
m1_clk => d1_s1_writedata[5].CLK
m1_clk => d1_s1_writedata[6].CLK
m1_clk => d1_s1_writedata[7].CLK
m1_clk => d1_s1_writedata[8].CLK
m1_clk => d1_s1_writedata[9].CLK
m1_clk => d1_s1_writedata[10].CLK
m1_clk => d1_s1_writedata[11].CLK
m1_clk => d1_s1_writedata[12].CLK
m1_clk => d1_s1_writedata[13].CLK
m1_clk => d1_s1_writedata[14].CLK
m1_clk => d1_s1_writedata[15].CLK
m1_clk => d1_s1_writedata[16].CLK
m1_clk => d1_s1_writedata[17].CLK
m1_clk => d1_s1_writedata[18].CLK
m1_clk => d1_s1_writedata[19].CLK
m1_clk => d1_s1_writedata[20].CLK
m1_clk => d1_s1_writedata[21].CLK
m1_clk => d1_s1_writedata[22].CLK
m1_clk => d1_s1_writedata[23].CLK
m1_clk => d1_s1_writedata[24].CLK
m1_clk => d1_s1_writedata[25].CLK
m1_clk => d1_s1_writedata[26].CLK
m1_clk => d1_s1_writedata[27].CLK
m1_clk => d1_s1_writedata[28].CLK
m1_clk => d1_s1_writedata[29].CLK
m1_clk => d1_s1_writedata[30].CLK
m1_clk => d1_s1_writedata[31].CLK
m1_clk => d1_s1_write.CLK
m1_clk => d1_s1_read.CLK
m1_clk => d1_s1_nativeaddress[0].CLK
m1_clk => d1_s1_nativeaddress[1].CLK
m1_clk => d1_s1_nativeaddress[2].CLK
m1_clk => d1_s1_nativeaddress[3].CLK
m1_clk => d1_s1_nativeaddress[4].CLK
m1_clk => d1_s1_nativeaddress[5].CLK
m1_clk => d1_s1_nativeaddress[6].CLK
m1_clk => d1_s1_nativeaddress[7].CLK
m1_clk => d1_s1_nativeaddress[8].CLK
m1_clk => d1_s1_nativeaddress[9].CLK
m1_clk => d1_s1_nativeaddress[10].CLK
m1_clk => d1_s1_nativeaddress[11].CLK
m1_clk => d1_s1_nativeaddress[12].CLK
m1_clk => d1_s1_nativeaddress[13].CLK
m1_clk => d1_s1_nativeaddress[14].CLK
m1_clk => d1_s1_nativeaddress[15].CLK
m1_clk => d1_s1_nativeaddress[16].CLK
m1_clk => d1_s1_nativeaddress[17].CLK
m1_clk => d1_s1_nativeaddress[18].CLK
m1_clk => d1_s1_nativeaddress[19].CLK
m1_clk => d1_s1_nativeaddress[20].CLK
m1_clk => d1_s1_nativeaddress[21].CLK
m1_clk => d1_s1_nativeaddress[22].CLK
m1_clk => d1_s1_debugaccess.CLK
m1_clk => d1_s1_chipselect.CLK
m1_clk => d1_s1_byteenable[0].CLK
m1_clk => d1_s1_byteenable[1].CLK
m1_clk => d1_s1_byteenable[2].CLK
m1_clk => d1_s1_byteenable[3].CLK
m1_clk => d1_s1_burstcount.CLK
m1_clk => d1_s1_arbiterlock2.CLK
m1_clk => d1_s1_arbiterlock.CLK
m1_clk => d1_s1_address[0].CLK
m1_clk => d1_s1_address[1].CLK
m1_clk => d1_s1_address[2].CLK
m1_clk => d1_s1_address[3].CLK
m1_clk => d1_s1_address[4].CLK
m1_clk => d1_s1_address[5].CLK
m1_clk => d1_s1_address[6].CLK
m1_clk => d1_s1_address[7].CLK
m1_clk => d1_s1_address[8].CLK
m1_clk => d1_s1_address[9].CLK
m1_clk => d1_s1_address[10].CLK
m1_clk => d1_s1_address[11].CLK
m1_clk => d1_s1_address[12].CLK
m1_clk => d1_s1_address[13].CLK
m1_clk => d1_s1_address[14].CLK
m1_clk => d1_s1_address[15].CLK
m1_clk => d1_s1_address[16].CLK
m1_clk => d1_s1_address[17].CLK
m1_clk => d1_s1_address[18].CLK
m1_clk => d1_s1_address[19].CLK
m1_clk => d1_s1_address[20].CLK
m1_clk => d1_s1_address[21].CLK
m1_clk => d1_s1_address[22].CLK
m1_clk => d1_s1_address[23].CLK
m1_clk => d1_s1_address[24].CLK
m1_clk => use_registered.CLK
m1_clk => s1_waitrequest~reg0.CLK
m1_endofpacket => s1_endofpacket.DATAIN
m1_readdata[0] => s1_readdata[0].DATAIN
m1_readdata[1] => s1_readdata[1].DATAIN
m1_readdata[2] => s1_readdata[2].DATAIN
m1_readdata[3] => s1_readdata[3].DATAIN
m1_readdata[4] => s1_readdata[4].DATAIN
m1_readdata[5] => s1_readdata[5].DATAIN
m1_readdata[6] => s1_readdata[6].DATAIN
m1_readdata[7] => s1_readdata[7].DATAIN
m1_readdata[8] => s1_readdata[8].DATAIN
m1_readdata[9] => s1_readdata[9].DATAIN
m1_readdata[10] => s1_readdata[10].DATAIN
m1_readdata[11] => s1_readdata[11].DATAIN
m1_readdata[12] => s1_readdata[12].DATAIN
m1_readdata[13] => s1_readdata[13].DATAIN
m1_readdata[14] => s1_readdata[14].DATAIN
m1_readdata[15] => s1_readdata[15].DATAIN
m1_readdata[16] => s1_readdata[16].DATAIN
m1_readdata[17] => s1_readdata[17].DATAIN
m1_readdata[18] => s1_readdata[18].DATAIN
m1_readdata[19] => s1_readdata[19].DATAIN
m1_readdata[20] => s1_readdata[20].DATAIN
m1_readdata[21] => s1_readdata[21].DATAIN
m1_readdata[22] => s1_readdata[22].DATAIN
m1_readdata[23] => s1_readdata[23].DATAIN
m1_readdata[24] => s1_readdata[24].DATAIN
m1_readdata[25] => s1_readdata[25].DATAIN
m1_readdata[26] => s1_readdata[26].DATAIN
m1_readdata[27] => s1_readdata[27].DATAIN
m1_readdata[28] => s1_readdata[28].DATAIN
m1_readdata[29] => s1_readdata[29].DATAIN
m1_readdata[30] => s1_readdata[30].DATAIN
m1_readdata[31] => s1_readdata[31].DATAIN
m1_readdatavalid => s1_readdatavalid.DATAIN
m1_reset_n => d1_s1_address[0].ACLR
m1_reset_n => d1_s1_address[1].ACLR
m1_reset_n => d1_s1_address[2].ACLR
m1_reset_n => d1_s1_address[3].ACLR
m1_reset_n => d1_s1_address[4].ACLR
m1_reset_n => d1_s1_address[5].ACLR
m1_reset_n => d1_s1_address[6].ACLR
m1_reset_n => d1_s1_address[7].ACLR
m1_reset_n => d1_s1_address[8].ACLR
m1_reset_n => d1_s1_address[9].ACLR
m1_reset_n => d1_s1_address[10].ACLR
m1_reset_n => d1_s1_address[11].ACLR
m1_reset_n => d1_s1_address[12].ACLR
m1_reset_n => d1_s1_address[13].ACLR
m1_reset_n => d1_s1_address[14].ACLR
m1_reset_n => d1_s1_address[15].ACLR
m1_reset_n => d1_s1_address[16].ACLR
m1_reset_n => d1_s1_address[17].ACLR
m1_reset_n => d1_s1_address[18].ACLR
m1_reset_n => d1_s1_address[19].ACLR
m1_reset_n => d1_s1_address[20].ACLR
m1_reset_n => d1_s1_address[21].ACLR
m1_reset_n => d1_s1_address[22].ACLR
m1_reset_n => d1_s1_address[23].ACLR
m1_reset_n => d1_s1_address[24].ACLR
m1_reset_n => s1_waitrequest~reg0.ACLR
m1_reset_n => d1_s1_arbiterlock.ACLR
m1_reset_n => d1_s1_arbiterlock2.ACLR
m1_reset_n => d1_s1_burstcount.ACLR
m1_reset_n => d1_s1_byteenable[0].ACLR
m1_reset_n => d1_s1_byteenable[1].ACLR
m1_reset_n => d1_s1_byteenable[2].ACLR
m1_reset_n => d1_s1_byteenable[3].ACLR
m1_reset_n => d1_s1_chipselect.ACLR
m1_reset_n => d1_s1_debugaccess.ACLR
m1_reset_n => d1_s1_nativeaddress[0].ACLR
m1_reset_n => d1_s1_nativeaddress[1].ACLR
m1_reset_n => d1_s1_nativeaddress[2].ACLR
m1_reset_n => d1_s1_nativeaddress[3].ACLR
m1_reset_n => d1_s1_nativeaddress[4].ACLR
m1_reset_n => d1_s1_nativeaddress[5].ACLR
m1_reset_n => d1_s1_nativeaddress[6].ACLR
m1_reset_n => d1_s1_nativeaddress[7].ACLR
m1_reset_n => d1_s1_nativeaddress[8].ACLR
m1_reset_n => d1_s1_nativeaddress[9].ACLR
m1_reset_n => d1_s1_nativeaddress[10].ACLR
m1_reset_n => d1_s1_nativeaddress[11].ACLR
m1_reset_n => d1_s1_nativeaddress[12].ACLR
m1_reset_n => d1_s1_nativeaddress[13].ACLR
m1_reset_n => d1_s1_nativeaddress[14].ACLR
m1_reset_n => d1_s1_nativeaddress[15].ACLR
m1_reset_n => d1_s1_nativeaddress[16].ACLR
m1_reset_n => d1_s1_nativeaddress[17].ACLR
m1_reset_n => d1_s1_nativeaddress[18].ACLR
m1_reset_n => d1_s1_nativeaddress[19].ACLR
m1_reset_n => d1_s1_nativeaddress[20].ACLR
m1_reset_n => d1_s1_nativeaddress[21].ACLR
m1_reset_n => d1_s1_nativeaddress[22].ACLR
m1_reset_n => d1_s1_writedata[0].ACLR
m1_reset_n => d1_s1_writedata[1].ACLR
m1_reset_n => d1_s1_writedata[2].ACLR
m1_reset_n => d1_s1_writedata[3].ACLR
m1_reset_n => d1_s1_writedata[4].ACLR
m1_reset_n => d1_s1_writedata[5].ACLR
m1_reset_n => d1_s1_writedata[6].ACLR
m1_reset_n => d1_s1_writedata[7].ACLR
m1_reset_n => d1_s1_writedata[8].ACLR
m1_reset_n => d1_s1_writedata[9].ACLR
m1_reset_n => d1_s1_writedata[10].ACLR
m1_reset_n => d1_s1_writedata[11].ACLR
m1_reset_n => d1_s1_writedata[12].ACLR
m1_reset_n => d1_s1_writedata[13].ACLR
m1_reset_n => d1_s1_writedata[14].ACLR
m1_reset_n => d1_s1_writedata[15].ACLR
m1_reset_n => d1_s1_writedata[16].ACLR
m1_reset_n => d1_s1_writedata[17].ACLR
m1_reset_n => d1_s1_writedata[18].ACLR
m1_reset_n => d1_s1_writedata[19].ACLR
m1_reset_n => d1_s1_writedata[20].ACLR
m1_reset_n => d1_s1_writedata[21].ACLR
m1_reset_n => d1_s1_writedata[22].ACLR
m1_reset_n => d1_s1_writedata[23].ACLR
m1_reset_n => d1_s1_writedata[24].ACLR
m1_reset_n => d1_s1_writedata[25].ACLR
m1_reset_n => d1_s1_writedata[26].ACLR
m1_reset_n => d1_s1_writedata[27].ACLR
m1_reset_n => d1_s1_writedata[28].ACLR
m1_reset_n => d1_s1_writedata[29].ACLR
m1_reset_n => d1_s1_writedata[30].ACLR
m1_reset_n => d1_s1_writedata[31].ACLR
m1_reset_n => d1_s1_read.ACLR
m1_reset_n => d1_s1_write.ACLR
m1_waitrequest => set_use_registered.IN1
m1_waitrequest => s1_waitrequest~reg0.DATAIN
m1_waitrequest => always1.IN1
reset_n => use_registered.ACLR
s1_address[0] => m1_address.DATAA
s1_address[0] => d1_s1_address[0].DATAIN
s1_address[1] => m1_address.DATAA
s1_address[1] => d1_s1_address[1].DATAIN
s1_address[2] => m1_address.DATAA
s1_address[2] => d1_s1_address[2].DATAIN
s1_address[3] => m1_address.DATAA
s1_address[3] => d1_s1_address[3].DATAIN
s1_address[4] => m1_address.DATAA
s1_address[4] => d1_s1_address[4].DATAIN
s1_address[5] => m1_address.DATAA
s1_address[5] => d1_s1_address[5].DATAIN
s1_address[6] => m1_address.DATAA
s1_address[6] => d1_s1_address[6].DATAIN
s1_address[7] => m1_address.DATAA
s1_address[7] => d1_s1_address[7].DATAIN
s1_address[8] => m1_address.DATAA
s1_address[8] => d1_s1_address[8].DATAIN
s1_address[9] => m1_address.DATAA
s1_address[9] => d1_s1_address[9].DATAIN
s1_address[10] => m1_address.DATAA
s1_address[10] => d1_s1_address[10].DATAIN
s1_address[11] => m1_address.DATAA
s1_address[11] => d1_s1_address[11].DATAIN
s1_address[12] => m1_address.DATAA
s1_address[12] => d1_s1_address[12].DATAIN
s1_address[13] => m1_address.DATAA
s1_address[13] => d1_s1_address[13].DATAIN
s1_address[14] => m1_address.DATAA
s1_address[14] => d1_s1_address[14].DATAIN
s1_address[15] => m1_address.DATAA
s1_address[15] => d1_s1_address[15].DATAIN
s1_address[16] => m1_address.DATAA
s1_address[16] => d1_s1_address[16].DATAIN
s1_address[17] => m1_address.DATAA
s1_address[17] => d1_s1_address[17].DATAIN
s1_address[18] => m1_address.DATAA
s1_address[18] => d1_s1_address[18].DATAIN
s1_address[19] => m1_address.DATAA
s1_address[19] => d1_s1_address[19].DATAIN
s1_address[20] => m1_address.DATAA
s1_address[20] => d1_s1_address[20].DATAIN
s1_address[21] => m1_address.DATAA
s1_address[21] => d1_s1_address[21].DATAIN
s1_address[22] => m1_address.DATAA
s1_address[22] => d1_s1_address[22].DATAIN
s1_address[23] => m1_address.DATAA
s1_address[23] => d1_s1_address[23].DATAIN
s1_address[24] => m1_address.DATAA
s1_address[24] => d1_s1_address[24].DATAIN
s1_arbiterlock => m1_arbiterlock.DATAA
s1_arbiterlock => d1_s1_arbiterlock.DATAIN
s1_arbiterlock2 => m1_arbiterlock2.DATAA
s1_arbiterlock2 => d1_s1_arbiterlock2.DATAIN
s1_burstcount => m1_burstcount.DATAA
s1_burstcount => d1_s1_burstcount.DATAIN
s1_byteenable[0] => m1_byteenable.DATAA
s1_byteenable[0] => d1_s1_byteenable[0].DATAIN
s1_byteenable[1] => m1_byteenable.DATAA
s1_byteenable[1] => d1_s1_byteenable[1].DATAIN
s1_byteenable[2] => m1_byteenable.DATAA
s1_byteenable[2] => d1_s1_byteenable[2].DATAIN
s1_byteenable[3] => m1_byteenable.DATAA
s1_byteenable[3] => d1_s1_byteenable[3].DATAIN
s1_chipselect => m1_chipselect.DATAA
s1_chipselect => d1_s1_chipselect.DATAIN
s1_debugaccess => m1_debugaccess.DATAA
s1_debugaccess => d1_s1_debugaccess.DATAIN
s1_nativeaddress[0] => m1_nativeaddress.DATAA
s1_nativeaddress[0] => d1_s1_nativeaddress[0].DATAIN
s1_nativeaddress[1] => m1_nativeaddress.DATAA
s1_nativeaddress[1] => d1_s1_nativeaddress[1].DATAIN
s1_nativeaddress[2] => m1_nativeaddress.DATAA
s1_nativeaddress[2] => d1_s1_nativeaddress[2].DATAIN
s1_nativeaddress[3] => m1_nativeaddress.DATAA
s1_nativeaddress[3] => d1_s1_nativeaddress[3].DATAIN
s1_nativeaddress[4] => m1_nativeaddress.DATAA
s1_nativeaddress[4] => d1_s1_nativeaddress[4].DATAIN
s1_nativeaddress[5] => m1_nativeaddress.DATAA
s1_nativeaddress[5] => d1_s1_nativeaddress[5].DATAIN
s1_nativeaddress[6] => m1_nativeaddress.DATAA
s1_nativeaddress[6] => d1_s1_nativeaddress[6].DATAIN
s1_nativeaddress[7] => m1_nativeaddress.DATAA
s1_nativeaddress[7] => d1_s1_nativeaddress[7].DATAIN
s1_nativeaddress[8] => m1_nativeaddress.DATAA
s1_nativeaddress[8] => d1_s1_nativeaddress[8].DATAIN
s1_nativeaddress[9] => m1_nativeaddress.DATAA
s1_nativeaddress[9] => d1_s1_nativeaddress[9].DATAIN
s1_nativeaddress[10] => m1_nativeaddress.DATAA
s1_nativeaddress[10] => d1_s1_nativeaddress[10].DATAIN
s1_nativeaddress[11] => m1_nativeaddress.DATAA
s1_nativeaddress[11] => d1_s1_nativeaddress[11].DATAIN
s1_nativeaddress[12] => m1_nativeaddress.DATAA
s1_nativeaddress[12] => d1_s1_nativeaddress[12].DATAIN
s1_nativeaddress[13] => m1_nativeaddress.DATAA
s1_nativeaddress[13] => d1_s1_nativeaddress[13].DATAIN
s1_nativeaddress[14] => m1_nativeaddress.DATAA
s1_nativeaddress[14] => d1_s1_nativeaddress[14].DATAIN
s1_nativeaddress[15] => m1_nativeaddress.DATAA
s1_nativeaddress[15] => d1_s1_nativeaddress[15].DATAIN
s1_nativeaddress[16] => m1_nativeaddress.DATAA
s1_nativeaddress[16] => d1_s1_nativeaddress[16].DATAIN
s1_nativeaddress[17] => m1_nativeaddress.DATAA
s1_nativeaddress[17] => d1_s1_nativeaddress[17].DATAIN
s1_nativeaddress[18] => m1_nativeaddress.DATAA
s1_nativeaddress[18] => d1_s1_nativeaddress[18].DATAIN
s1_nativeaddress[19] => m1_nativeaddress.DATAA
s1_nativeaddress[19] => d1_s1_nativeaddress[19].DATAIN
s1_nativeaddress[20] => m1_nativeaddress.DATAA
s1_nativeaddress[20] => d1_s1_nativeaddress[20].DATAIN
s1_nativeaddress[21] => m1_nativeaddress.DATAA
s1_nativeaddress[21] => d1_s1_nativeaddress[21].DATAIN
s1_nativeaddress[22] => m1_nativeaddress.DATAA
s1_nativeaddress[22] => d1_s1_nativeaddress[22].DATAIN
s1_read => m1_read.DATAA
s1_read => d1_s1_read.DATAIN
s1_write => m1_write.DATAA
s1_write => d1_s1_write.DATAIN
s1_writedata[0] => m1_writedata.DATAA
s1_writedata[0] => d1_s1_writedata[0].DATAIN
s1_writedata[1] => m1_writedata.DATAA
s1_writedata[1] => d1_s1_writedata[1].DATAIN
s1_writedata[2] => m1_writedata.DATAA
s1_writedata[2] => d1_s1_writedata[2].DATAIN
s1_writedata[3] => m1_writedata.DATAA
s1_writedata[3] => d1_s1_writedata[3].DATAIN
s1_writedata[4] => m1_writedata.DATAA
s1_writedata[4] => d1_s1_writedata[4].DATAIN
s1_writedata[5] => m1_writedata.DATAA
s1_writedata[5] => d1_s1_writedata[5].DATAIN
s1_writedata[6] => m1_writedata.DATAA
s1_writedata[6] => d1_s1_writedata[6].DATAIN
s1_writedata[7] => m1_writedata.DATAA
s1_writedata[7] => d1_s1_writedata[7].DATAIN
s1_writedata[8] => m1_writedata.DATAA
s1_writedata[8] => d1_s1_writedata[8].DATAIN
s1_writedata[9] => m1_writedata.DATAA
s1_writedata[9] => d1_s1_writedata[9].DATAIN
s1_writedata[10] => m1_writedata.DATAA
s1_writedata[10] => d1_s1_writedata[10].DATAIN
s1_writedata[11] => m1_writedata.DATAA
s1_writedata[11] => d1_s1_writedata[11].DATAIN
s1_writedata[12] => m1_writedata.DATAA
s1_writedata[12] => d1_s1_writedata[12].DATAIN
s1_writedata[13] => m1_writedata.DATAA
s1_writedata[13] => d1_s1_writedata[13].DATAIN
s1_writedata[14] => m1_writedata.DATAA
s1_writedata[14] => d1_s1_writedata[14].DATAIN
s1_writedata[15] => m1_writedata.DATAA
s1_writedata[15] => d1_s1_writedata[15].DATAIN
s1_writedata[16] => m1_writedata.DATAA
s1_writedata[16] => d1_s1_writedata[16].DATAIN
s1_writedata[17] => m1_writedata.DATAA
s1_writedata[17] => d1_s1_writedata[17].DATAIN
s1_writedata[18] => m1_writedata.DATAA
s1_writedata[18] => d1_s1_writedata[18].DATAIN
s1_writedata[19] => m1_writedata.DATAA
s1_writedata[19] => d1_s1_writedata[19].DATAIN
s1_writedata[20] => m1_writedata.DATAA
s1_writedata[20] => d1_s1_writedata[20].DATAIN
s1_writedata[21] => m1_writedata.DATAA
s1_writedata[21] => d1_s1_writedata[21].DATAIN
s1_writedata[22] => m1_writedata.DATAA
s1_writedata[22] => d1_s1_writedata[22].DATAIN
s1_writedata[23] => m1_writedata.DATAA
s1_writedata[23] => d1_s1_writedata[23].DATAIN
s1_writedata[24] => m1_writedata.DATAA
s1_writedata[24] => d1_s1_writedata[24].DATAIN
s1_writedata[25] => m1_writedata.DATAA
s1_writedata[25] => d1_s1_writedata[25].DATAIN
s1_writedata[26] => m1_writedata.DATAA
s1_writedata[26] => d1_s1_writedata[26].DATAIN
s1_writedata[27] => m1_writedata.DATAA
s1_writedata[27] => d1_s1_writedata[27].DATAIN
s1_writedata[28] => m1_writedata.DATAA
s1_writedata[28] => d1_s1_writedata[28].DATAIN
s1_writedata[29] => m1_writedata.DATAA
s1_writedata[29] => d1_s1_writedata[29].DATAIN
s1_writedata[30] => m1_writedata.DATAA
s1_writedata[30] => d1_s1_writedata[30].DATAIN
s1_writedata[31] => m1_writedata.DATAA
s1_writedata[31] => d1_s1_writedata[31].DATAIN
m1_address[0] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[1] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[2] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[3] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[4] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[5] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[6] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[7] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[8] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[9] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[10] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[11] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[12] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[13] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[14] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[15] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[16] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[17] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[18] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[19] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[20] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[21] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[22] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[23] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_address[24] <= m1_address.DB_MAX_OUTPUT_PORT_TYPE
m1_arbiterlock <= m1_arbiterlock.DB_MAX_OUTPUT_PORT_TYPE
m1_arbiterlock2 <= m1_arbiterlock2.DB_MAX_OUTPUT_PORT_TYPE
m1_burstcount <= m1_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[0] <= m1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[1] <= m1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[2] <= m1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
m1_byteenable[3] <= m1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
m1_chipselect <= m1_chipselect.DB_MAX_OUTPUT_PORT_TYPE
m1_debugaccess <= m1_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[0] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[1] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[2] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[3] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[4] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[5] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[6] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[7] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[8] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[9] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[10] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[11] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[12] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[13] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[14] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[15] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[16] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[17] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[18] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[19] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[20] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[21] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_nativeaddress[22] <= m1_nativeaddress.DB_MAX_OUTPUT_PORT_TYPE
m1_read <= m1_read.DB_MAX_OUTPUT_PORT_TYPE
m1_write <= m1_write.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[0] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[1] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[2] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[3] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[4] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[5] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[6] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[7] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[8] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[9] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[10] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[11] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[12] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[13] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[14] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[15] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[16] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[17] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[18] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[19] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[20] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[21] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[22] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[23] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[24] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[25] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[26] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[27] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[28] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[29] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[30] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
m1_writedata[31] <= m1_writedata.DB_MAX_OUTPUT_PORT_TYPE
s1_endofpacket <= m1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[0] <= m1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[1] <= m1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[2] <= m1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[3] <= m1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[4] <= m1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[5] <= m1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[6] <= m1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[7] <= m1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[8] <= m1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[9] <= m1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[10] <= m1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[11] <= m1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[12] <= m1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[13] <= m1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[14] <= m1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[15] <= m1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[16] <= m1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[17] <= m1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[18] <= m1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[19] <= m1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[20] <= m1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[21] <= m1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[22] <= m1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[23] <= m1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[24] <= m1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[25] <= m1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[26] <= m1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[27] <= m1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[28] <= m1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[29] <= m1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[30] <= m1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
s1_readdata[31] <= m1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
s1_readdatavalid <= m1_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
s1_waitrequest <= s1_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll_s1_arbitrator:the_pll_s1
clk => d1_pll_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address_to_slave[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address_to_slave[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address_to_slave[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_address_to_slave[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_nativeaddress[0] => pll_s1_address[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_nativeaddress[1] => pll_s1_address[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_nativeaddress[2] => pll_s1_address[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_read => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_requests_pll_s1.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_read => pll_s1_read.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_read => pll_s1_in_a_read_cycle.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_write => cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_requests_pll_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_write => pll_s1_write.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[0] => pll_s1_writedata[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[1] => pll_s1_writedata[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[2] => pll_s1_writedata[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[3] => pll_s1_writedata[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[4] => pll_s1_writedata[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[5] => pll_s1_writedata[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[6] => pll_s1_writedata[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[7] => pll_s1_writedata[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[8] => pll_s1_writedata[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[9] => pll_s1_writedata[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[10] => pll_s1_writedata[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[11] => pll_s1_writedata[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[12] => pll_s1_writedata[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[13] => pll_s1_writedata[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[14] => pll_s1_writedata[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[15] => pll_s1_writedata[15].DATAIN
pll_s1_readdata[0] => pll_s1_readdata_from_sa[0].DATAIN
pll_s1_readdata[1] => pll_s1_readdata_from_sa[1].DATAIN
pll_s1_readdata[2] => pll_s1_readdata_from_sa[2].DATAIN
pll_s1_readdata[3] => pll_s1_readdata_from_sa[3].DATAIN
pll_s1_readdata[4] => pll_s1_readdata_from_sa[4].DATAIN
pll_s1_readdata[5] => pll_s1_readdata_from_sa[5].DATAIN
pll_s1_readdata[6] => pll_s1_readdata_from_sa[6].DATAIN
pll_s1_readdata[7] => pll_s1_readdata_from_sa[7].DATAIN
pll_s1_readdata[8] => pll_s1_readdata_from_sa[8].DATAIN
pll_s1_readdata[9] => pll_s1_readdata_from_sa[9].DATAIN
pll_s1_readdata[10] => pll_s1_readdata_from_sa[10].DATAIN
pll_s1_readdata[11] => pll_s1_readdata_from_sa[11].DATAIN
pll_s1_readdata[12] => pll_s1_readdata_from_sa[12].DATAIN
pll_s1_readdata[13] => pll_s1_readdata_from_sa[13].DATAIN
pll_s1_readdata[14] => pll_s1_readdata_from_sa[14].DATAIN
pll_s1_readdata[15] => pll_s1_readdata_from_sa[15].DATAIN
pll_s1_resetrequest => pll_s1_resetrequest_from_sa.DATAIN
reset_n => pll_s1_reset_n.DATAIN
reset_n => d1_pll_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_granted_pll_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_requests_pll_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_qualified_request_pll_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_requests_pll_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_read_data_valid_pll_s1 <= <GND>
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_requests_pll_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_requests_pll_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_pll_s1_end_xfer <= d1_pll_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
pll_s1_address[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_address[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_address[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_chipselect <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_requests_pll_s1.DB_MAX_OUTPUT_PORT_TYPE
pll_s1_read <= pll_s1_read.DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[0] <= pll_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[1] <= pll_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[2] <= pll_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[3] <= pll_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[4] <= pll_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[5] <= pll_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[6] <= pll_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[7] <= pll_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[8] <= pll_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[9] <= pll_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[10] <= pll_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[11] <= pll_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[12] <= pll_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[13] <= pll_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[14] <= pll_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_readdata_from_sa[15] <= pll_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_s1_resetrequest_from_sa <= pll_s1_resetrequest.DB_MAX_OUTPUT_PORT_TYPE
pll_s1_write <= pll_s1_write.DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
pll_s1_writedata[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => readdata.OUTPUTSELECT
address[0] => Equal1.IN0
address[1] => Equal1.IN2
address[2] => Equal1.IN1
chipselect => control_reg_en.IN1
clk => inclk0.IN1
read => ~NO_FANOUT~
reset_n => control_reg_out[0].ACLR
reset_n => control_reg_out[1].ACLR
reset_n => control_reg_out[2].ACLR
reset_n => control_reg_out[3].ACLR
reset_n => control_reg_out[4].ACLR
reset_n => control_reg_out[5].ACLR
reset_n => control_reg_out[6].ACLR
reset_n => control_reg_out[7].ACLR
reset_n => control_reg_out[8].ACLR
reset_n => control_reg_out[9].ACLR
reset_n => control_reg_out[10].ACLR
reset_n => control_reg_out[11].ACLR
reset_n => control_reg_out[12].ACLR
reset_n => control_reg_out[13].ACLR
reset_n => control_reg_out[14].ACLR
reset_n => control_reg_out[15].ACLR
reset_n => status_reg_out[0].ACLR
reset_n => status_reg_out[1].ACLR
reset_n => status_reg_out[2].ACLR
reset_n => status_reg_out[3].ACLR
reset_n => status_reg_out[4].ACLR
reset_n => status_reg_out[5].ACLR
reset_n => status_reg_out[6].ACLR
reset_n => status_reg_out[7].ACLR
reset_n => status_reg_out[8].ACLR
reset_n => status_reg_out[9].ACLR
reset_n => status_reg_out[10].ACLR
reset_n => status_reg_out[11].ACLR
reset_n => status_reg_out[12].ACLR
reset_n => status_reg_out[13].ACLR
reset_n => status_reg_out[14].ACLR
reset_n => status_reg_out[15].ACLR
write => control_reg_en.IN1
writedata[0] => control_reg_out[0].DATAIN
writedata[1] => control_reg_out[1].DATAIN
writedata[2] => control_reg_out[2].DATAIN
writedata[3] => control_reg_out[3].DATAIN
writedata[4] => control_reg_out[4].DATAIN
writedata[5] => control_reg_out[5].DATAIN
writedata[6] => control_reg_out[6].DATAIN
writedata[7] => control_reg_out[7].DATAIN
writedata[8] => control_reg_out[8].DATAIN
writedata[9] => control_reg_out[9].DATAIN
writedata[10] => control_reg_out[10].DATAIN
writedata[11] => control_reg_out[11].DATAIN
writedata[12] => control_reg_out[12].DATAIN
writedata[13] => control_reg_out[13].DATAIN
writedata[14] => control_reg_out[14].DATAIN
writedata[15] => control_reg_out[15].DATAIN
c0 <= altpllpll:the_pll.c0
c1 <= altpllpll:the_pll.c1
c2 <= altpllpll:the_pll.c2
c3 <= altpllpll:the_pll.c3
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
resetrequest <= count_done.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll|altpllpll:the_pll
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component
inclk[0] => altpll_1dq2:auto_generated.inclk[0]
inclk[1] => altpll_1dq2:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_1dq2:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller_avalon_slave_arbitrator:the_sd_card_controller_avalon_slave
clk => d1_sd_card_controller_avalon_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
reset_n => sd_card_controller_avalon_slave_reset_n.DATAIN
reset_n => d1_sd_card_controller_avalon_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
sd_card_controller_avalon_slave_readdata[0] => sd_card_controller_avalon_slave_readdata_from_sa[0].DATAIN
sd_card_controller_avalon_slave_readdata[1] => sd_card_controller_avalon_slave_readdata_from_sa[1].DATAIN
sd_card_controller_avalon_slave_readdata[2] => sd_card_controller_avalon_slave_readdata_from_sa[2].DATAIN
sd_card_controller_avalon_slave_readdata[3] => sd_card_controller_avalon_slave_readdata_from_sa[3].DATAIN
sd_card_controller_avalon_slave_readdata[4] => sd_card_controller_avalon_slave_readdata_from_sa[4].DATAIN
sd_card_controller_avalon_slave_readdata[5] => sd_card_controller_avalon_slave_readdata_from_sa[5].DATAIN
sd_card_controller_avalon_slave_readdata[6] => sd_card_controller_avalon_slave_readdata_from_sa[6].DATAIN
sd_card_controller_avalon_slave_readdata[7] => sd_card_controller_avalon_slave_readdata_from_sa[7].DATAIN
sd_card_controller_avalon_slave_readdata[8] => sd_card_controller_avalon_slave_readdata_from_sa[8].DATAIN
sd_card_controller_avalon_slave_readdata[9] => sd_card_controller_avalon_slave_readdata_from_sa[9].DATAIN
sd_card_controller_avalon_slave_readdata[10] => sd_card_controller_avalon_slave_readdata_from_sa[10].DATAIN
sd_card_controller_avalon_slave_readdata[11] => sd_card_controller_avalon_slave_readdata_from_sa[11].DATAIN
sd_card_controller_avalon_slave_readdata[12] => sd_card_controller_avalon_slave_readdata_from_sa[12].DATAIN
sd_card_controller_avalon_slave_readdata[13] => sd_card_controller_avalon_slave_readdata_from_sa[13].DATAIN
sd_card_controller_avalon_slave_readdata[14] => sd_card_controller_avalon_slave_readdata_from_sa[14].DATAIN
sd_card_controller_avalon_slave_readdata[15] => sd_card_controller_avalon_slave_readdata_from_sa[15].DATAIN
sd_card_controller_avalon_slave_readdata[16] => sd_card_controller_avalon_slave_readdata_from_sa[16].DATAIN
sd_card_controller_avalon_slave_readdata[17] => sd_card_controller_avalon_slave_readdata_from_sa[17].DATAIN
sd_card_controller_avalon_slave_readdata[18] => sd_card_controller_avalon_slave_readdata_from_sa[18].DATAIN
sd_card_controller_avalon_slave_readdata[19] => sd_card_controller_avalon_slave_readdata_from_sa[19].DATAIN
sd_card_controller_avalon_slave_readdata[20] => sd_card_controller_avalon_slave_readdata_from_sa[20].DATAIN
sd_card_controller_avalon_slave_readdata[21] => sd_card_controller_avalon_slave_readdata_from_sa[21].DATAIN
sd_card_controller_avalon_slave_readdata[22] => sd_card_controller_avalon_slave_readdata_from_sa[22].DATAIN
sd_card_controller_avalon_slave_readdata[23] => sd_card_controller_avalon_slave_readdata_from_sa[23].DATAIN
sd_card_controller_avalon_slave_readdata[24] => sd_card_controller_avalon_slave_readdata_from_sa[24].DATAIN
sd_card_controller_avalon_slave_readdata[25] => sd_card_controller_avalon_slave_readdata_from_sa[25].DATAIN
sd_card_controller_avalon_slave_readdata[26] => sd_card_controller_avalon_slave_readdata_from_sa[26].DATAIN
sd_card_controller_avalon_slave_readdata[27] => sd_card_controller_avalon_slave_readdata_from_sa[27].DATAIN
sd_card_controller_avalon_slave_readdata[28] => sd_card_controller_avalon_slave_readdata_from_sa[28].DATAIN
sd_card_controller_avalon_slave_readdata[29] => sd_card_controller_avalon_slave_readdata_from_sa[29].DATAIN
sd_card_controller_avalon_slave_readdata[30] => sd_card_controller_avalon_slave_readdata_from_sa[30].DATAIN
sd_card_controller_avalon_slave_readdata[31] => sd_card_controller_avalon_slave_readdata_from_sa[31].DATAIN
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => sd_card_controller_avalon_slave_address[0].DATAIN
slow_peripheral_bridge_m1_address_to_slave[3] => sd_card_controller_avalon_slave_address[1].DATAIN
slow_peripheral_bridge_m1_address_to_slave[4] => sd_card_controller_avalon_slave_address[2].DATAIN
slow_peripheral_bridge_m1_address_to_slave[5] => sd_card_controller_avalon_slave_address[3].DATAIN
slow_peripheral_bridge_m1_address_to_slave[6] => sd_card_controller_avalon_slave_address[4].DATAIN
slow_peripheral_bridge_m1_address_to_slave[7] => sd_card_controller_avalon_slave_address[5].DATAIN
slow_peripheral_bridge_m1_address_to_slave[8] => sd_card_controller_avalon_slave_address[6].DATAIN
slow_peripheral_bridge_m1_address_to_slave[9] => sd_card_controller_avalon_slave_address[7].DATAIN
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN2
slow_peripheral_bridge_m1_byteenable[0] => sd_card_controller_avalon_slave_byteenable.DATAB
slow_peripheral_bridge_m1_byteenable[1] => sd_card_controller_avalon_slave_byteenable.DATAB
slow_peripheral_bridge_m1_byteenable[2] => sd_card_controller_avalon_slave_byteenable.DATAB
slow_peripheral_bridge_m1_byteenable[3] => sd_card_controller_avalon_slave_byteenable.DATAB
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_sd_card_controller_avalon_slave.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_sd_card_controller_avalon_slave.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_sd_card_controller_avalon_slave.IN1
slow_peripheral_bridge_m1_read => sd_card_controller_avalon_slave_read.IN1
slow_peripheral_bridge_m1_read => sd_card_controller_avalon_slave_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_sd_card_controller_avalon_slave.IN1
slow_peripheral_bridge_m1_write => sd_card_controller_avalon_slave_write.IN1
slow_peripheral_bridge_m1_write => sd_card_controller_avalon_slave_in_a_write_cycle.IN1
slow_peripheral_bridge_m1_writedata[0] => sd_card_controller_avalon_slave_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => sd_card_controller_avalon_slave_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => sd_card_controller_avalon_slave_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => sd_card_controller_avalon_slave_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => sd_card_controller_avalon_slave_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => sd_card_controller_avalon_slave_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => sd_card_controller_avalon_slave_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => sd_card_controller_avalon_slave_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => sd_card_controller_avalon_slave_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => sd_card_controller_avalon_slave_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => sd_card_controller_avalon_slave_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => sd_card_controller_avalon_slave_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => sd_card_controller_avalon_slave_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => sd_card_controller_avalon_slave_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => sd_card_controller_avalon_slave_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => sd_card_controller_avalon_slave_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => sd_card_controller_avalon_slave_writedata[16].DATAIN
slow_peripheral_bridge_m1_writedata[17] => sd_card_controller_avalon_slave_writedata[17].DATAIN
slow_peripheral_bridge_m1_writedata[18] => sd_card_controller_avalon_slave_writedata[18].DATAIN
slow_peripheral_bridge_m1_writedata[19] => sd_card_controller_avalon_slave_writedata[19].DATAIN
slow_peripheral_bridge_m1_writedata[20] => sd_card_controller_avalon_slave_writedata[20].DATAIN
slow_peripheral_bridge_m1_writedata[21] => sd_card_controller_avalon_slave_writedata[21].DATAIN
slow_peripheral_bridge_m1_writedata[22] => sd_card_controller_avalon_slave_writedata[22].DATAIN
slow_peripheral_bridge_m1_writedata[23] => sd_card_controller_avalon_slave_writedata[23].DATAIN
slow_peripheral_bridge_m1_writedata[24] => sd_card_controller_avalon_slave_writedata[24].DATAIN
slow_peripheral_bridge_m1_writedata[25] => sd_card_controller_avalon_slave_writedata[25].DATAIN
slow_peripheral_bridge_m1_writedata[26] => sd_card_controller_avalon_slave_writedata[26].DATAIN
slow_peripheral_bridge_m1_writedata[27] => sd_card_controller_avalon_slave_writedata[27].DATAIN
slow_peripheral_bridge_m1_writedata[28] => sd_card_controller_avalon_slave_writedata[28].DATAIN
slow_peripheral_bridge_m1_writedata[29] => sd_card_controller_avalon_slave_writedata[29].DATAIN
slow_peripheral_bridge_m1_writedata[30] => sd_card_controller_avalon_slave_writedata[30].DATAIN
slow_peripheral_bridge_m1_writedata[31] => sd_card_controller_avalon_slave_writedata[31].DATAIN
d1_sd_card_controller_avalon_slave_end_xfer <= d1_sd_card_controller_avalon_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_address[0] <= slow_peripheral_bridge_m1_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_address[1] <= slow_peripheral_bridge_m1_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_address[2] <= slow_peripheral_bridge_m1_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_address[3] <= slow_peripheral_bridge_m1_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_address[4] <= slow_peripheral_bridge_m1_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_address[5] <= slow_peripheral_bridge_m1_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_address[6] <= slow_peripheral_bridge_m1_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_address[7] <= slow_peripheral_bridge_m1_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_byteenable[0] <= sd_card_controller_avalon_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_byteenable[1] <= sd_card_controller_avalon_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_byteenable[2] <= sd_card_controller_avalon_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_byteenable[3] <= sd_card_controller_avalon_slave_byteenable.DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_chipselect <= slow_peripheral_bridge_m1_qualified_request_sd_card_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_read <= sd_card_controller_avalon_slave_read.DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[0] <= sd_card_controller_avalon_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[1] <= sd_card_controller_avalon_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[2] <= sd_card_controller_avalon_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[3] <= sd_card_controller_avalon_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[4] <= sd_card_controller_avalon_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[5] <= sd_card_controller_avalon_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[6] <= sd_card_controller_avalon_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[7] <= sd_card_controller_avalon_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[8] <= sd_card_controller_avalon_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[9] <= sd_card_controller_avalon_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[10] <= sd_card_controller_avalon_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[11] <= sd_card_controller_avalon_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[12] <= sd_card_controller_avalon_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[13] <= sd_card_controller_avalon_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[14] <= sd_card_controller_avalon_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[15] <= sd_card_controller_avalon_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[16] <= sd_card_controller_avalon_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[17] <= sd_card_controller_avalon_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[18] <= sd_card_controller_avalon_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[19] <= sd_card_controller_avalon_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[20] <= sd_card_controller_avalon_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[21] <= sd_card_controller_avalon_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[22] <= sd_card_controller_avalon_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[23] <= sd_card_controller_avalon_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[24] <= sd_card_controller_avalon_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[25] <= sd_card_controller_avalon_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[26] <= sd_card_controller_avalon_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[27] <= sd_card_controller_avalon_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[28] <= sd_card_controller_avalon_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[29] <= sd_card_controller_avalon_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[30] <= sd_card_controller_avalon_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_readdata_from_sa[31] <= sd_card_controller_avalon_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_write <= sd_card_controller_avalon_slave_write.DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[0] <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[1] <= slow_peripheral_bridge_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[2] <= slow_peripheral_bridge_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[3] <= slow_peripheral_bridge_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[4] <= slow_peripheral_bridge_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[5] <= slow_peripheral_bridge_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[6] <= slow_peripheral_bridge_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[7] <= slow_peripheral_bridge_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[8] <= slow_peripheral_bridge_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[9] <= slow_peripheral_bridge_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[10] <= slow_peripheral_bridge_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[11] <= slow_peripheral_bridge_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[12] <= slow_peripheral_bridge_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[13] <= slow_peripheral_bridge_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[14] <= slow_peripheral_bridge_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[15] <= slow_peripheral_bridge_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[16] <= slow_peripheral_bridge_m1_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[17] <= slow_peripheral_bridge_m1_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[18] <= slow_peripheral_bridge_m1_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[19] <= slow_peripheral_bridge_m1_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[20] <= slow_peripheral_bridge_m1_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[21] <= slow_peripheral_bridge_m1_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[22] <= slow_peripheral_bridge_m1_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[23] <= slow_peripheral_bridge_m1_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[24] <= slow_peripheral_bridge_m1_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[25] <= slow_peripheral_bridge_m1_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[26] <= slow_peripheral_bridge_m1_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[27] <= slow_peripheral_bridge_m1_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[28] <= slow_peripheral_bridge_m1_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[29] <= slow_peripheral_bridge_m1_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[30] <= slow_peripheral_bridge_m1_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
sd_card_controller_avalon_slave_writedata[31] <= slow_peripheral_bridge_m1_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_sd_card_controller_avalon_slave <= slow_peripheral_bridge_m1_qualified_request_sd_card_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_sd_card_controller_avalon_slave <= slow_peripheral_bridge_m1_qualified_request_sd_card_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_sd_card_controller_avalon_slave <= slow_peripheral_bridge_m1_read_data_valid_sd_card_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_sd_card_controller_avalon_slave <= slow_peripheral_bridge_m1_requests_sd_card_controller_avalon_slave.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller
avalon_slave_address[0] => avalon_slave_address[0].IN1
avalon_slave_address[1] => avalon_slave_address[1].IN1
avalon_slave_address[2] => avalon_slave_address[2].IN1
avalon_slave_address[3] => avalon_slave_address[3].IN1
avalon_slave_address[4] => avalon_slave_address[4].IN1
avalon_slave_address[5] => avalon_slave_address[5].IN1
avalon_slave_address[6] => avalon_slave_address[6].IN1
avalon_slave_address[7] => avalon_slave_address[7].IN1
avalon_slave_byteenable[0] => avalon_slave_byteenable[0].IN1
avalon_slave_byteenable[1] => avalon_slave_byteenable[1].IN1
avalon_slave_byteenable[2] => avalon_slave_byteenable[2].IN1
avalon_slave_byteenable[3] => avalon_slave_byteenable[3].IN1
avalon_slave_chipselect => avalon_slave_chipselect.IN1
avalon_slave_read => avalon_slave_read.IN1
avalon_slave_readdata[0] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[1] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[2] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[3] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[4] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[5] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[6] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[7] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[8] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[9] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[10] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[11] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[12] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[13] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[14] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[15] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[16] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[17] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[18] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[19] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[20] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[21] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[22] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[23] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[24] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[25] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[26] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[27] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[28] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[29] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[30] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_readdata[31] <= sd_controller:sd_card_controller.avalon_slave_readdata
avalon_slave_write => avalon_slave_write.IN1
avalon_slave_writedata[0] => avalon_slave_writedata[0].IN1
avalon_slave_writedata[1] => avalon_slave_writedata[1].IN1
avalon_slave_writedata[2] => avalon_slave_writedata[2].IN1
avalon_slave_writedata[3] => avalon_slave_writedata[3].IN1
avalon_slave_writedata[4] => avalon_slave_writedata[4].IN1
avalon_slave_writedata[5] => avalon_slave_writedata[5].IN1
avalon_slave_writedata[6] => avalon_slave_writedata[6].IN1
avalon_slave_writedata[7] => avalon_slave_writedata[7].IN1
avalon_slave_writedata[8] => avalon_slave_writedata[8].IN1
avalon_slave_writedata[9] => avalon_slave_writedata[9].IN1
avalon_slave_writedata[10] => avalon_slave_writedata[10].IN1
avalon_slave_writedata[11] => avalon_slave_writedata[11].IN1
avalon_slave_writedata[12] => avalon_slave_writedata[12].IN1
avalon_slave_writedata[13] => avalon_slave_writedata[13].IN1
avalon_slave_writedata[14] => avalon_slave_writedata[14].IN1
avalon_slave_writedata[15] => avalon_slave_writedata[15].IN1
avalon_slave_writedata[16] => avalon_slave_writedata[16].IN1
avalon_slave_writedata[17] => avalon_slave_writedata[17].IN1
avalon_slave_writedata[18] => avalon_slave_writedata[18].IN1
avalon_slave_writedata[19] => avalon_slave_writedata[19].IN1
avalon_slave_writedata[20] => avalon_slave_writedata[20].IN1
avalon_slave_writedata[21] => avalon_slave_writedata[21].IN1
avalon_slave_writedata[22] => avalon_slave_writedata[22].IN1
avalon_slave_writedata[23] => avalon_slave_writedata[23].IN1
avalon_slave_writedata[24] => avalon_slave_writedata[24].IN1
avalon_slave_writedata[25] => avalon_slave_writedata[25].IN1
avalon_slave_writedata[26] => avalon_slave_writedata[26].IN1
avalon_slave_writedata[27] => avalon_slave_writedata[27].IN1
avalon_slave_writedata[28] => avalon_slave_writedata[28].IN1
avalon_slave_writedata[29] => avalon_slave_writedata[29].IN1
avalon_slave_writedata[30] => avalon_slave_writedata[30].IN1
avalon_slave_writedata[31] => avalon_slave_writedata[31].IN1
clk => clk.IN1
reset_n => reset_n.IN1
spi_clk <= sd_controller:sd_card_controller.spi_clk
spi_cs_n <= sd_controller:sd_card_controller.spi_cs_n
spi_data_in => spi_data_in.IN1
spi_data_out <= sd_controller:sd_card_controller.spi_data_out


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller
clk => clk.IN1
reset_n => control_status_reg[0].ACLR
reset_n => control_status_reg[1].ACLR
reset_n => control_status_reg[2].ACLR
reset_n => control_status_reg[3].ACLR
reset_n => control_status_reg[4].ACLR
reset_n => control_status_reg[5].ACLR
reset_n => control_status_reg[6].ACLR
reset_n => control_status_reg[7].ACLR
reset_n => spi_data_out~reg0.PRESET
reset_n => spi_cs_n~reg0.PRESET
reset_n => spi_clk~reg0.ACLR
reset_n => control_status_reg[8].ACLR
reset_n => control_status_reg[9].ACLR
reset_n => control_status_reg[10].ACLR
reset_n => control_status_reg[11].ACLR
reset_n => control_status_reg[12].ACLR
reset_n => control_status_reg[13].ACLR
reset_n => control_status_reg[14].ACLR
reset_n => control_status_reg[15].ACLR
reset_n => control_status_reg[16].ACLR
reset_n => control_status_reg[17].ACLR
reset_n => control_status_reg[18].ACLR
reset_n => control_status_reg[19].ACLR
reset_n => control_status_reg[20].ACLR
reset_n => control_status_reg[21].ACLR
reset_n => control_status_reg[22].ACLR
reset_n => control_status_reg[23].ACLR
reset_n => control_status_reg[24].ACLR
reset_n => control_status_reg[25].ACLR
reset_n => control_status_reg[26].ACLR
reset_n => control_status_reg[27].ACLR
reset_n => control_status_reg[28].ACLR
reset_n => control_status_reg[29].ACLR
reset_n => control_status_reg[30].ACLR
reset_n => control_status_reg[31].ACLR
reset_n => command_reg[40].ACLR
reset_n => command_reg[41].ACLR
reset_n => command_reg[42].ACLR
reset_n => command_reg[43].ACLR
reset_n => command_reg[44].ACLR
reset_n => command_reg[45].ACLR
reset_n => command_reg[46].ACLR
reset_n => command_reg[47].ACLR
reset_n => command_reg[0].ACLR
reset_n => command_reg[1].ACLR
reset_n => command_reg[2].ACLR
reset_n => command_reg[3].ACLR
reset_n => command_reg[4].ACLR
reset_n => command_reg[5].ACLR
reset_n => command_reg[6].ACLR
reset_n => command_reg[7].ACLR
reset_n => command_reg[8].ACLR
reset_n => command_reg[9].ACLR
reset_n => command_reg[10].ACLR
reset_n => command_reg[11].ACLR
reset_n => command_reg[12].ACLR
reset_n => command_reg[13].ACLR
reset_n => command_reg[14].ACLR
reset_n => command_reg[15].ACLR
reset_n => command_reg[16].ACLR
reset_n => command_reg[17].ACLR
reset_n => command_reg[18].ACLR
reset_n => command_reg[19].ACLR
reset_n => command_reg[20].ACLR
reset_n => command_reg[21].ACLR
reset_n => command_reg[22].ACLR
reset_n => command_reg[23].ACLR
reset_n => command_reg[24].ACLR
reset_n => command_reg[25].ACLR
reset_n => command_reg[26].ACLR
reset_n => command_reg[27].ACLR
reset_n => command_reg[28].ACLR
reset_n => command_reg[29].ACLR
reset_n => command_reg[30].ACLR
reset_n => command_reg[31].ACLR
reset_n => command_reg[32].ACLR
reset_n => command_reg[33].ACLR
reset_n => command_reg[34].ACLR
reset_n => command_reg[35].ACLR
reset_n => command_reg[36].ACLR
reset_n => command_reg[37].ACLR
reset_n => command_reg[38].ACLR
reset_n => command_reg[39].ACLR
reset_n => this_is_a_write_command.ACLR
reset_n => avalon_slave_readdata_reg[0].ACLR
reset_n => avalon_slave_readdata_reg[1].ACLR
reset_n => avalon_slave_readdata_reg[2].ACLR
reset_n => avalon_slave_readdata_reg[3].ACLR
reset_n => avalon_slave_readdata_reg[4].ACLR
reset_n => avalon_slave_readdata_reg[5].ACLR
reset_n => avalon_slave_readdata_reg[6].ACLR
reset_n => avalon_slave_readdata_reg[7].ACLR
reset_n => avalon_slave_readdata_reg[8].ACLR
reset_n => avalon_slave_readdata_reg[9].ACLR
reset_n => avalon_slave_readdata_reg[10].ACLR
reset_n => avalon_slave_readdata_reg[11].ACLR
reset_n => avalon_slave_readdata_reg[12].ACLR
reset_n => avalon_slave_readdata_reg[13].ACLR
reset_n => avalon_slave_readdata_reg[14].ACLR
reset_n => avalon_slave_readdata_reg[15].ACLR
reset_n => avalon_slave_readdata_reg[16].ACLR
reset_n => avalon_slave_readdata_reg[17].ACLR
reset_n => avalon_slave_readdata_reg[18].ACLR
reset_n => avalon_slave_readdata_reg[19].ACLR
reset_n => avalon_slave_readdata_reg[20].ACLR
reset_n => avalon_slave_readdata_reg[21].ACLR
reset_n => avalon_slave_readdata_reg[22].ACLR
reset_n => avalon_slave_readdata_reg[23].ACLR
reset_n => avalon_slave_readdata_reg[24].ACLR
reset_n => avalon_slave_readdata_reg[25].ACLR
reset_n => avalon_slave_readdata_reg[26].ACLR
reset_n => avalon_slave_readdata_reg[27].ACLR
reset_n => avalon_slave_readdata_reg[28].ACLR
reset_n => avalon_slave_readdata_reg[29].ACLR
reset_n => avalon_slave_readdata_reg[30].ACLR
reset_n => avalon_slave_readdata_reg[31].ACLR
reset_n => crc16_shift_reg[0].ACLR
reset_n => crc16_shift_reg[1].ACLR
reset_n => crc16_shift_reg[2].ACLR
reset_n => crc16_shift_reg[3].ACLR
reset_n => crc16_shift_reg[4].ACLR
reset_n => crc16_shift_reg[5].ACLR
reset_n => crc16_shift_reg[6].ACLR
reset_n => crc16_shift_reg[7].ACLR
reset_n => crc16_shift_reg[8].ACLR
reset_n => crc16_shift_reg[9].ACLR
reset_n => crc16_shift_reg[10].ACLR
reset_n => crc16_shift_reg[11].ACLR
reset_n => crc16_shift_reg[12].ACLR
reset_n => crc16_shift_reg[13].ACLR
reset_n => crc16_shift_reg[14].ACLR
reset_n => crc16_shift_reg[15].ACLR
reset_n => bit_counter[0].ACLR
reset_n => bit_counter[1].ACLR
reset_n => bit_counter[2].ACLR
reset_n => bit_counter[3].ACLR
reset_n => bit_counter[4].ACLR
reset_n => bit_counter[5].ACLR
reset_n => bit_counter[6].ACLR
reset_n => bit_counter[7].ACLR
reset_n => bit_counter[8].ACLR
reset_n => bit_counter[9].ACLR
reset_n => bit_counter[10].ACLR
reset_n => bit_counter[11].ACLR
reset_n => bit_counter[12].ACLR
reset_n => bit_counter[13].ACLR
reset_n => bit_counter[14].ACLR
reset_n => bit_counter[15].ACLR
reset_n => clock_divider_counter[0].ACLR
reset_n => clock_divider_counter[1].ACLR
reset_n => clock_divider_counter[2].ACLR
reset_n => clock_divider_counter[3].ACLR
reset_n => clock_divider_counter[4].ACLR
reset_n => clock_divider_counter[5].ACLR
reset_n => clock_divider_counter[6].ACLR
reset_n => clock_divider_counter[7].ACLR
reset_n => cmd_response_register[0].ACLR
reset_n => cmd_response_register[1].ACLR
reset_n => cmd_response_register[2].ACLR
reset_n => cmd_response_register[3].ACLR
reset_n => cmd_response_register[4].ACLR
reset_n => cmd_response_register[5].ACLR
reset_n => cmd_response_register[6].ACLR
reset_n => cmd_response_register[7].ACLR
reset_n => cmd_response_register[8].ACLR
reset_n => cmd_response_register[9].ACLR
reset_n => cmd_response_register[10].ACLR
reset_n => cmd_response_register[11].ACLR
reset_n => cmd_response_register[12].ACLR
reset_n => cmd_response_register[13].ACLR
reset_n => cmd_response_register[14].ACLR
reset_n => cmd_response_register[15].ACLR
reset_n => cmd_response_register[16].ACLR
reset_n => cmd_response_register[17].ACLR
reset_n => cmd_response_register[18].ACLR
reset_n => cmd_response_register[19].ACLR
reset_n => cmd_response_register[20].ACLR
reset_n => cmd_response_register[21].ACLR
reset_n => cmd_response_register[22].ACLR
reset_n => cmd_response_register[23].ACLR
reset_n => cmd_response_register[24].ACLR
reset_n => cmd_response_register[25].ACLR
reset_n => cmd_response_register[26].ACLR
reset_n => cmd_response_register[27].ACLR
reset_n => cmd_response_register[28].ACLR
reset_n => cmd_response_register[29].ACLR
reset_n => cmd_response_register[30].ACLR
reset_n => cmd_response_register[31].ACLR
reset_n => cmd_response_register[32].ACLR
reset_n => cmd_response_register[33].ACLR
reset_n => cmd_response_register[34].ACLR
reset_n => cmd_response_register[35].ACLR
reset_n => cmd_response_register[36].ACLR
reset_n => cmd_response_register[37].ACLR
reset_n => cmd_response_register[38].ACLR
reset_n => cmd_response_register[39].ACLR
reset_n => data_response_register[0].ACLR
reset_n => data_response_register[1].ACLR
reset_n => data_response_register[2].ACLR
reset_n => data_response_register[3].ACLR
reset_n => data_response_register[4].ACLR
reset_n => data_response_register[5].ACLR
reset_n => data_response_register[6].ACLR
reset_n => data_response_register[7].ACLR
reset_n => data_shift_reg[0].ACLR
reset_n => data_shift_reg[1].ACLR
reset_n => data_shift_reg[2].ACLR
reset_n => data_shift_reg[3].ACLR
reset_n => data_shift_reg[4].ACLR
reset_n => data_shift_reg[5].ACLR
reset_n => data_shift_reg[6].ACLR
reset_n => data_shift_reg[7].ACLR
reset_n => data_shift_reg[8].ACLR
reset_n => data_shift_reg[9].ACLR
reset_n => data_shift_reg[10].ACLR
reset_n => data_shift_reg[11].ACLR
reset_n => data_shift_reg[12].ACLR
reset_n => data_shift_reg[13].ACLR
reset_n => data_shift_reg[14].ACLR
reset_n => data_shift_reg[15].ACLR
reset_n => data_shift_reg[16].ACLR
reset_n => data_shift_reg[17].ACLR
reset_n => data_shift_reg[18].ACLR
reset_n => data_shift_reg[19].ACLR
reset_n => data_shift_reg[20].ACLR
reset_n => data_shift_reg[21].ACLR
reset_n => data_shift_reg[22].ACLR
reset_n => data_shift_reg[23].ACLR
reset_n => data_shift_reg[24].ACLR
reset_n => data_shift_reg[25].ACLR
reset_n => data_shift_reg[26].ACLR
reset_n => data_shift_reg[27].ACLR
reset_n => data_shift_reg[28].ACLR
reset_n => data_shift_reg[29].ACLR
reset_n => data_shift_reg[30].ACLR
reset_n => data_shift_reg[31].ACLR
reset_n => data_ram_addr_counter[0].ACLR
reset_n => data_ram_addr_counter[1].ACLR
reset_n => data_ram_addr_counter[2].ACLR
reset_n => data_ram_addr_counter[3].ACLR
reset_n => data_ram_addr_counter[4].ACLR
reset_n => data_ram_addr_counter[5].ACLR
reset_n => data_ram_addr_counter[6].ACLR
reset_n => data_ram_addr_counter[7].ACLR
reset_n => data_ram_addr_counter[8].ACLR
reset_n => current_state~3.DATAIN
avalon_slave_address[0] => Decoder0.IN7
avalon_slave_address[0] => LessThan0.IN16
avalon_slave_address[0] => data_ram_addr.DATAB
avalon_slave_address[0] => Equal0.IN31
avalon_slave_address[0] => Equal1.IN0
avalon_slave_address[0] => Equal2.IN31
avalon_slave_address[0] => Equal12.IN1
avalon_slave_address[1] => Decoder0.IN6
avalon_slave_address[1] => LessThan0.IN15
avalon_slave_address[1] => data_ram_addr.DATAB
avalon_slave_address[1] => Equal0.IN30
avalon_slave_address[1] => Equal1.IN31
avalon_slave_address[1] => Equal2.IN0
avalon_slave_address[1] => Equal12.IN0
avalon_slave_address[2] => Decoder0.IN5
avalon_slave_address[2] => LessThan0.IN14
avalon_slave_address[2] => data_ram_addr.DATAB
avalon_slave_address[2] => Equal0.IN29
avalon_slave_address[2] => Equal1.IN30
avalon_slave_address[2] => Equal2.IN30
avalon_slave_address[2] => Equal12.IN31
avalon_slave_address[3] => Decoder0.IN4
avalon_slave_address[3] => LessThan0.IN13
avalon_slave_address[3] => data_ram_addr.DATAB
avalon_slave_address[3] => Equal0.IN28
avalon_slave_address[3] => Equal1.IN29
avalon_slave_address[3] => Equal2.IN29
avalon_slave_address[3] => Equal12.IN30
avalon_slave_address[4] => Decoder0.IN3
avalon_slave_address[4] => LessThan0.IN12
avalon_slave_address[4] => data_ram_addr.DATAB
avalon_slave_address[4] => Equal0.IN27
avalon_slave_address[4] => Equal1.IN28
avalon_slave_address[4] => Equal2.IN28
avalon_slave_address[4] => Equal12.IN29
avalon_slave_address[5] => Decoder0.IN2
avalon_slave_address[5] => LessThan0.IN11
avalon_slave_address[5] => data_ram_addr.DATAB
avalon_slave_address[5] => Equal0.IN26
avalon_slave_address[5] => Equal1.IN27
avalon_slave_address[5] => Equal2.IN27
avalon_slave_address[5] => Equal12.IN28
avalon_slave_address[6] => Decoder0.IN1
avalon_slave_address[6] => LessThan0.IN10
avalon_slave_address[6] => data_ram_addr.DATAB
avalon_slave_address[6] => Equal0.IN25
avalon_slave_address[6] => Equal1.IN26
avalon_slave_address[6] => Equal2.IN26
avalon_slave_address[6] => Equal12.IN27
avalon_slave_address[7] => Decoder0.IN0
avalon_slave_address[7] => LessThan0.IN9
avalon_slave_address[7] => Equal0.IN24
avalon_slave_address[7] => Equal1.IN25
avalon_slave_address[7] => Equal2.IN25
avalon_slave_address[7] => Equal12.IN26
avalon_slave_readdata[0] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[1] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[2] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[3] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[4] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[5] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[6] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[7] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[8] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[9] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[10] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[11] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[12] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[13] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[14] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[15] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[16] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[17] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[18] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[19] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[20] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[21] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[22] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[23] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[24] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[25] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[26] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[27] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[28] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[29] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[30] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_readdata[31] <= avalon_slave_readdata.DB_MAX_OUTPUT_PORT_TYPE
avalon_slave_writedata[0] => control_status_reg.DATAB
avalon_slave_writedata[0] => command_reg.DATAB
avalon_slave_writedata[0] => command_reg.DATAB
avalon_slave_writedata[0] => data_ram_data_in.DATAA
avalon_slave_writedata[1] => control_status_reg.DATAB
avalon_slave_writedata[1] => command_reg.DATAB
avalon_slave_writedata[1] => command_reg.DATAB
avalon_slave_writedata[1] => data_ram_data_in.DATAA
avalon_slave_writedata[2] => control_status_reg.DATAB
avalon_slave_writedata[2] => command_reg.DATAB
avalon_slave_writedata[2] => command_reg.DATAB
avalon_slave_writedata[2] => data_ram_data_in.DATAA
avalon_slave_writedata[3] => control_status_reg.DATAB
avalon_slave_writedata[3] => command_reg.DATAB
avalon_slave_writedata[3] => command_reg.DATAB
avalon_slave_writedata[3] => data_ram_data_in.DATAA
avalon_slave_writedata[4] => control_status_reg.DATAB
avalon_slave_writedata[4] => command_reg.DATAB
avalon_slave_writedata[4] => command_reg.DATAB
avalon_slave_writedata[4] => data_ram_data_in.DATAA
avalon_slave_writedata[5] => control_status_reg.DATAB
avalon_slave_writedata[5] => command_reg.DATAB
avalon_slave_writedata[5] => command_reg.DATAB
avalon_slave_writedata[5] => data_ram_data_in.DATAA
avalon_slave_writedata[6] => control_status_reg.DATAB
avalon_slave_writedata[6] => command_reg.DATAB
avalon_slave_writedata[6] => command_reg.DATAB
avalon_slave_writedata[6] => data_ram_data_in.DATAA
avalon_slave_writedata[7] => control_status_reg.DATAB
avalon_slave_writedata[7] => command_reg.DATAB
avalon_slave_writedata[7] => command_reg.DATAB
avalon_slave_writedata[7] => data_ram_data_in.DATAA
avalon_slave_writedata[8] => control_status_reg.DATAB
avalon_slave_writedata[8] => command_reg.DATAB
avalon_slave_writedata[8] => command_reg.DATAB
avalon_slave_writedata[8] => data_ram_data_in.DATAA
avalon_slave_writedata[8] => crc16_shift_reg.DATAB
avalon_slave_writedata[9] => control_status_reg.DATAB
avalon_slave_writedata[9] => command_reg.DATAB
avalon_slave_writedata[9] => command_reg.DATAB
avalon_slave_writedata[9] => data_ram_data_in.DATAA
avalon_slave_writedata[9] => crc16_shift_reg.DATAB
avalon_slave_writedata[10] => control_status_reg.DATAB
avalon_slave_writedata[10] => command_reg.DATAB
avalon_slave_writedata[10] => command_reg.DATAB
avalon_slave_writedata[10] => data_ram_data_in.DATAA
avalon_slave_writedata[10] => crc16_shift_reg.DATAB
avalon_slave_writedata[11] => control_status_reg.DATAB
avalon_slave_writedata[11] => command_reg.DATAB
avalon_slave_writedata[11] => command_reg.DATAB
avalon_slave_writedata[11] => data_ram_data_in.DATAA
avalon_slave_writedata[11] => crc16_shift_reg.DATAB
avalon_slave_writedata[12] => control_status_reg.DATAB
avalon_slave_writedata[12] => command_reg.DATAB
avalon_slave_writedata[12] => command_reg.DATAB
avalon_slave_writedata[12] => data_ram_data_in.DATAA
avalon_slave_writedata[12] => crc16_shift_reg.DATAB
avalon_slave_writedata[13] => control_status_reg.DATAB
avalon_slave_writedata[13] => command_reg.DATAB
avalon_slave_writedata[13] => command_reg.DATAB
avalon_slave_writedata[13] => data_ram_data_in.DATAA
avalon_slave_writedata[13] => crc16_shift_reg.DATAB
avalon_slave_writedata[14] => control_status_reg.DATAB
avalon_slave_writedata[14] => command_reg.DATAB
avalon_slave_writedata[14] => command_reg.DATAB
avalon_slave_writedata[14] => data_ram_data_in.DATAA
avalon_slave_writedata[14] => crc16_shift_reg.DATAB
avalon_slave_writedata[15] => control_status_reg.DATAB
avalon_slave_writedata[15] => command_reg.DATAB
avalon_slave_writedata[15] => command_reg.DATAB
avalon_slave_writedata[15] => data_ram_data_in.DATAA
avalon_slave_writedata[15] => crc16_shift_reg.DATAB
avalon_slave_writedata[16] => control_status_reg.DATAB
avalon_slave_writedata[16] => command_reg.DATAB
avalon_slave_writedata[16] => data_ram_data_in.DATAA
avalon_slave_writedata[17] => control_status_reg.DATAB
avalon_slave_writedata[17] => command_reg.DATAB
avalon_slave_writedata[17] => data_ram_data_in.DATAA
avalon_slave_writedata[18] => control_status_reg.DATAB
avalon_slave_writedata[18] => command_reg.DATAB
avalon_slave_writedata[18] => data_ram_data_in.DATAA
avalon_slave_writedata[19] => control_status_reg.DATAB
avalon_slave_writedata[19] => command_reg.DATAB
avalon_slave_writedata[19] => data_ram_data_in.DATAA
avalon_slave_writedata[20] => control_status_reg.DATAB
avalon_slave_writedata[20] => command_reg.DATAB
avalon_slave_writedata[20] => data_ram_data_in.DATAA
avalon_slave_writedata[21] => control_status_reg.DATAB
avalon_slave_writedata[21] => command_reg.DATAB
avalon_slave_writedata[21] => data_ram_data_in.DATAA
avalon_slave_writedata[22] => control_status_reg.DATAB
avalon_slave_writedata[22] => command_reg.DATAB
avalon_slave_writedata[22] => data_ram_data_in.DATAA
avalon_slave_writedata[23] => control_status_reg.DATAB
avalon_slave_writedata[23] => command_reg.DATAB
avalon_slave_writedata[23] => data_ram_data_in.DATAA
avalon_slave_writedata[24] => control_status_reg.DATAB
avalon_slave_writedata[24] => command_reg.DATAB
avalon_slave_writedata[24] => data_ram_data_in.DATAA
avalon_slave_writedata[25] => control_status_reg.DATAB
avalon_slave_writedata[25] => command_reg.DATAB
avalon_slave_writedata[25] => data_ram_data_in.DATAA
avalon_slave_writedata[26] => control_status_reg.DATAB
avalon_slave_writedata[26] => command_reg.DATAB
avalon_slave_writedata[26] => data_ram_data_in.DATAA
avalon_slave_writedata[27] => control_status_reg.DATAB
avalon_slave_writedata[27] => command_reg.DATAB
avalon_slave_writedata[27] => data_ram_data_in.DATAA
avalon_slave_writedata[28] => control_status_reg.DATAB
avalon_slave_writedata[28] => command_reg.DATAB
avalon_slave_writedata[28] => data_ram_data_in.DATAA
avalon_slave_writedata[29] => control_status_reg.DATAB
avalon_slave_writedata[29] => command_reg.DATAB
avalon_slave_writedata[29] => data_ram_data_in.DATAA
avalon_slave_writedata[30] => control_status_reg.DATAB
avalon_slave_writedata[30] => command_reg.DATAB
avalon_slave_writedata[30] => data_ram_data_in.DATAA
avalon_slave_writedata[31] => control_status_reg.DATAB
avalon_slave_writedata[31] => command_reg.DATAB
avalon_slave_writedata[31] => data_ram_data_in.DATAA
avalon_slave_write => always0.IN0
avalon_slave_write => data_ram_wren.IN1
avalon_slave_read => ram_read.IN0
avalon_slave_chipselect => always0.IN1
avalon_slave_chipselect => ram_read.IN1
avalon_slave_chipselect => ram_selected_by_avalon.IN1
avalon_slave_byteenable[0] => always0.IN1
avalon_slave_byteenable[0] => always4.IN1
avalon_slave_byteenable[0] => always6.IN1
avalon_slave_byteenable[0] => data_ram_byte_en.DATAB
avalon_slave_byteenable[1] => always1.IN1
avalon_slave_byteenable[1] => always5.IN1
avalon_slave_byteenable[1] => always7.IN1
avalon_slave_byteenable[1] => data_ram_byte_en.DATAB
avalon_slave_byteenable[1] => always24.IN1
avalon_slave_byteenable[2] => always2.IN1
avalon_slave_byteenable[2] => always8.IN1
avalon_slave_byteenable[2] => data_ram_byte_en.DATAB
avalon_slave_byteenable[3] => always3.IN1
avalon_slave_byteenable[3] => always9.IN1
avalon_slave_byteenable[3] => data_ram_byte_en.DATAB
spi_data_out <= spi_data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_data_in => cmd_response_register.DATAB
spi_data_in => data_response_register.DATAB
spi_data_in => data_shift_reg.DATAB
spi_data_in => data_shift_reg.DATAB
spi_data_in => crc16_shift_reg.DATAB
spi_data_in => Selector45.IN4
spi_data_in => current_state.OUTPUTSELECT
spi_data_in => current_state.OUTPUTSELECT
spi_data_in => Selector35.IN1
spi_data_in => Selector37.IN1
spi_data_in => Selector43.IN1
spi_data_in => always20.IN0
spi_cs_n <= spi_cs_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
spi_clk <= spi_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller|sd_data_ram:the_sd_data_ram
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller|sd_data_ram:the_sd_data_ram|altsyncram:altsyncram_component
wren_a => altsyncram_m6i1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m6i1:auto_generated.data_a[0]
data_a[1] => altsyncram_m6i1:auto_generated.data_a[1]
data_a[2] => altsyncram_m6i1:auto_generated.data_a[2]
data_a[3] => altsyncram_m6i1:auto_generated.data_a[3]
data_a[4] => altsyncram_m6i1:auto_generated.data_a[4]
data_a[5] => altsyncram_m6i1:auto_generated.data_a[5]
data_a[6] => altsyncram_m6i1:auto_generated.data_a[6]
data_a[7] => altsyncram_m6i1:auto_generated.data_a[7]
data_a[8] => altsyncram_m6i1:auto_generated.data_a[8]
data_a[9] => altsyncram_m6i1:auto_generated.data_a[9]
data_a[10] => altsyncram_m6i1:auto_generated.data_a[10]
data_a[11] => altsyncram_m6i1:auto_generated.data_a[11]
data_a[12] => altsyncram_m6i1:auto_generated.data_a[12]
data_a[13] => altsyncram_m6i1:auto_generated.data_a[13]
data_a[14] => altsyncram_m6i1:auto_generated.data_a[14]
data_a[15] => altsyncram_m6i1:auto_generated.data_a[15]
data_a[16] => altsyncram_m6i1:auto_generated.data_a[16]
data_a[17] => altsyncram_m6i1:auto_generated.data_a[17]
data_a[18] => altsyncram_m6i1:auto_generated.data_a[18]
data_a[19] => altsyncram_m6i1:auto_generated.data_a[19]
data_a[20] => altsyncram_m6i1:auto_generated.data_a[20]
data_a[21] => altsyncram_m6i1:auto_generated.data_a[21]
data_a[22] => altsyncram_m6i1:auto_generated.data_a[22]
data_a[23] => altsyncram_m6i1:auto_generated.data_a[23]
data_a[24] => altsyncram_m6i1:auto_generated.data_a[24]
data_a[25] => altsyncram_m6i1:auto_generated.data_a[25]
data_a[26] => altsyncram_m6i1:auto_generated.data_a[26]
data_a[27] => altsyncram_m6i1:auto_generated.data_a[27]
data_a[28] => altsyncram_m6i1:auto_generated.data_a[28]
data_a[29] => altsyncram_m6i1:auto_generated.data_a[29]
data_a[30] => altsyncram_m6i1:auto_generated.data_a[30]
data_a[31] => altsyncram_m6i1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m6i1:auto_generated.address_a[0]
address_a[1] => altsyncram_m6i1:auto_generated.address_a[1]
address_a[2] => altsyncram_m6i1:auto_generated.address_a[2]
address_a[3] => altsyncram_m6i1:auto_generated.address_a[3]
address_a[4] => altsyncram_m6i1:auto_generated.address_a[4]
address_a[5] => altsyncram_m6i1:auto_generated.address_a[5]
address_a[6] => altsyncram_m6i1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m6i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_m6i1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_m6i1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_m6i1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_m6i1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m6i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_m6i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_m6i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_m6i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_m6i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_m6i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_m6i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_m6i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_m6i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_m6i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_m6i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_m6i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_m6i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_m6i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_m6i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_m6i1:auto_generated.q_a[15]
q_a[16] <= altsyncram_m6i1:auto_generated.q_a[16]
q_a[17] <= altsyncram_m6i1:auto_generated.q_a[17]
q_a[18] <= altsyncram_m6i1:auto_generated.q_a[18]
q_a[19] <= altsyncram_m6i1:auto_generated.q_a[19]
q_a[20] <= altsyncram_m6i1:auto_generated.q_a[20]
q_a[21] <= altsyncram_m6i1:auto_generated.q_a[21]
q_a[22] <= altsyncram_m6i1:auto_generated.q_a[22]
q_a[23] <= altsyncram_m6i1:auto_generated.q_a[23]
q_a[24] <= altsyncram_m6i1:auto_generated.q_a[24]
q_a[25] <= altsyncram_m6i1:auto_generated.q_a[25]
q_a[26] <= altsyncram_m6i1:auto_generated.q_a[26]
q_a[27] <= altsyncram_m6i1:auto_generated.q_a[27]
q_a[28] <= altsyncram_m6i1:auto_generated.q_a[28]
q_a[29] <= altsyncram_m6i1:auto_generated.q_a[29]
q_a[30] <= altsyncram_m6i1:auto_generated.q_a[30]
q_a[31] <= altsyncram_m6i1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller|sd_data_ram:the_sd_data_ram|altsyncram:altsyncram_component|altsyncram_m6i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1
clk => clk.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[2] => slow_peripheral_bridge_s1_address[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[3] => slow_peripheral_bridge_s1_address[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[4] => slow_peripheral_bridge_s1_address[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[5] => slow_peripheral_bridge_s1_address[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[6] => slow_peripheral_bridge_s1_address[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[7] => slow_peripheral_bridge_s1_address[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[8] => slow_peripheral_bridge_s1_address[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[9] => slow_peripheral_bridge_s1_address[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[10] => slow_peripheral_bridge_s1_address[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[11] => slow_peripheral_bridge_s1_address[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[12] => slow_peripheral_bridge_s1_address[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[13] => slow_peripheral_bridge_s1_address[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[14] => slow_peripheral_bridge_s1_address[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[15] => slow_peripheral_bridge_s1_address[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[16] => slow_peripheral_bridge_s1_address[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[17] => slow_peripheral_bridge_s1_address[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[18] => slow_peripheral_bridge_s1_address[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[19] => slow_peripheral_bridge_s1_address[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[20] => slow_peripheral_bridge_s1_address[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[21] => slow_peripheral_bridge_s1_address[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_arbitrationshare[0] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_arbitrationshare[1] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_arbitrationshare[2] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_arbitrationshare[3] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_burstcount => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_byteenable[0] => slow_peripheral_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_byteenable[1] => slow_peripheral_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_byteenable[2] => slow_peripheral_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_byteenable[3] => slow_peripheral_bridge_s1_byteenable.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_latency_counter => LessThan0.IN2
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_latency_counter => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_qualified_request_slow_peripheral_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[0] => slow_peripheral_bridge_s1_nativeaddress[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[1] => slow_peripheral_bridge_s1_nativeaddress[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[2] => slow_peripheral_bridge_s1_nativeaddress[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[3] => slow_peripheral_bridge_s1_nativeaddress[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[4] => slow_peripheral_bridge_s1_nativeaddress[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[5] => slow_peripheral_bridge_s1_nativeaddress[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[6] => slow_peripheral_bridge_s1_nativeaddress[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[7] => slow_peripheral_bridge_s1_nativeaddress[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[8] => slow_peripheral_bridge_s1_nativeaddress[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[9] => slow_peripheral_bridge_s1_nativeaddress[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[10] => slow_peripheral_bridge_s1_nativeaddress[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[11] => slow_peripheral_bridge_s1_nativeaddress[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[12] => slow_peripheral_bridge_s1_nativeaddress[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[13] => slow_peripheral_bridge_s1_nativeaddress[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[14] => slow_peripheral_bridge_s1_nativeaddress[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[15] => slow_peripheral_bridge_s1_nativeaddress[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[16] => slow_peripheral_bridge_s1_nativeaddress[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[17] => slow_peripheral_bridge_s1_nativeaddress[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[18] => slow_peripheral_bridge_s1_nativeaddress[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[19] => slow_peripheral_bridge_s1_nativeaddress[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[20] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[21] => ~NO_FANOUT~
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_requests_slow_peripheral_bridge_s1.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_read => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_qualified_request_slow_peripheral_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_read => slow_peripheral_bridge_s1_read.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_read => in_a_read_cycle.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_write => cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_requests_slow_peripheral_bridge_s1.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_write => slow_peripheral_bridge_s1_write.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_write => slow_peripheral_bridge_s1_in_a_write_cycle.IN0
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[0] => slow_peripheral_bridge_s1_writedata[0].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[1] => slow_peripheral_bridge_s1_writedata[1].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[2] => slow_peripheral_bridge_s1_writedata[2].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[3] => slow_peripheral_bridge_s1_writedata[3].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[4] => slow_peripheral_bridge_s1_writedata[4].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[5] => slow_peripheral_bridge_s1_writedata[5].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[6] => slow_peripheral_bridge_s1_writedata[6].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[7] => slow_peripheral_bridge_s1_writedata[7].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[8] => slow_peripheral_bridge_s1_writedata[8].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[9] => slow_peripheral_bridge_s1_writedata[9].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[10] => slow_peripheral_bridge_s1_writedata[10].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[11] => slow_peripheral_bridge_s1_writedata[11].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[12] => slow_peripheral_bridge_s1_writedata[12].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[13] => slow_peripheral_bridge_s1_writedata[13].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[14] => slow_peripheral_bridge_s1_writedata[14].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[15] => slow_peripheral_bridge_s1_writedata[15].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[16] => slow_peripheral_bridge_s1_writedata[16].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[17] => slow_peripheral_bridge_s1_writedata[17].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[18] => slow_peripheral_bridge_s1_writedata[18].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[19] => slow_peripheral_bridge_s1_writedata[19].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[20] => slow_peripheral_bridge_s1_writedata[20].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[21] => slow_peripheral_bridge_s1_writedata[21].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[22] => slow_peripheral_bridge_s1_writedata[22].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[23] => slow_peripheral_bridge_s1_writedata[23].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[24] => slow_peripheral_bridge_s1_writedata[24].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[25] => slow_peripheral_bridge_s1_writedata[25].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[26] => slow_peripheral_bridge_s1_writedata[26].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[27] => slow_peripheral_bridge_s1_writedata[27].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[28] => slow_peripheral_bridge_s1_writedata[28].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[29] => slow_peripheral_bridge_s1_writedata[29].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[30] => slow_peripheral_bridge_s1_writedata[30].DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[31] => slow_peripheral_bridge_s1_writedata[31].DATAIN
reset_n => reset_n.IN1
slow_peripheral_bridge_s1_endofpacket => slow_peripheral_bridge_s1_endofpacket_from_sa.DATAIN
slow_peripheral_bridge_s1_readdata[0] => slow_peripheral_bridge_s1_readdata_from_sa[0].DATAIN
slow_peripheral_bridge_s1_readdata[1] => slow_peripheral_bridge_s1_readdata_from_sa[1].DATAIN
slow_peripheral_bridge_s1_readdata[2] => slow_peripheral_bridge_s1_readdata_from_sa[2].DATAIN
slow_peripheral_bridge_s1_readdata[3] => slow_peripheral_bridge_s1_readdata_from_sa[3].DATAIN
slow_peripheral_bridge_s1_readdata[4] => slow_peripheral_bridge_s1_readdata_from_sa[4].DATAIN
slow_peripheral_bridge_s1_readdata[5] => slow_peripheral_bridge_s1_readdata_from_sa[5].DATAIN
slow_peripheral_bridge_s1_readdata[6] => slow_peripheral_bridge_s1_readdata_from_sa[6].DATAIN
slow_peripheral_bridge_s1_readdata[7] => slow_peripheral_bridge_s1_readdata_from_sa[7].DATAIN
slow_peripheral_bridge_s1_readdata[8] => slow_peripheral_bridge_s1_readdata_from_sa[8].DATAIN
slow_peripheral_bridge_s1_readdata[9] => slow_peripheral_bridge_s1_readdata_from_sa[9].DATAIN
slow_peripheral_bridge_s1_readdata[10] => slow_peripheral_bridge_s1_readdata_from_sa[10].DATAIN
slow_peripheral_bridge_s1_readdata[11] => slow_peripheral_bridge_s1_readdata_from_sa[11].DATAIN
slow_peripheral_bridge_s1_readdata[12] => slow_peripheral_bridge_s1_readdata_from_sa[12].DATAIN
slow_peripheral_bridge_s1_readdata[13] => slow_peripheral_bridge_s1_readdata_from_sa[13].DATAIN
slow_peripheral_bridge_s1_readdata[14] => slow_peripheral_bridge_s1_readdata_from_sa[14].DATAIN
slow_peripheral_bridge_s1_readdata[15] => slow_peripheral_bridge_s1_readdata_from_sa[15].DATAIN
slow_peripheral_bridge_s1_readdata[16] => slow_peripheral_bridge_s1_readdata_from_sa[16].DATAIN
slow_peripheral_bridge_s1_readdata[17] => slow_peripheral_bridge_s1_readdata_from_sa[17].DATAIN
slow_peripheral_bridge_s1_readdata[18] => slow_peripheral_bridge_s1_readdata_from_sa[18].DATAIN
slow_peripheral_bridge_s1_readdata[19] => slow_peripheral_bridge_s1_readdata_from_sa[19].DATAIN
slow_peripheral_bridge_s1_readdata[20] => slow_peripheral_bridge_s1_readdata_from_sa[20].DATAIN
slow_peripheral_bridge_s1_readdata[21] => slow_peripheral_bridge_s1_readdata_from_sa[21].DATAIN
slow_peripheral_bridge_s1_readdata[22] => slow_peripheral_bridge_s1_readdata_from_sa[22].DATAIN
slow_peripheral_bridge_s1_readdata[23] => slow_peripheral_bridge_s1_readdata_from_sa[23].DATAIN
slow_peripheral_bridge_s1_readdata[24] => slow_peripheral_bridge_s1_readdata_from_sa[24].DATAIN
slow_peripheral_bridge_s1_readdata[25] => slow_peripheral_bridge_s1_readdata_from_sa[25].DATAIN
slow_peripheral_bridge_s1_readdata[26] => slow_peripheral_bridge_s1_readdata_from_sa[26].DATAIN
slow_peripheral_bridge_s1_readdata[27] => slow_peripheral_bridge_s1_readdata_from_sa[27].DATAIN
slow_peripheral_bridge_s1_readdata[28] => slow_peripheral_bridge_s1_readdata_from_sa[28].DATAIN
slow_peripheral_bridge_s1_readdata[29] => slow_peripheral_bridge_s1_readdata_from_sa[29].DATAIN
slow_peripheral_bridge_s1_readdata[30] => slow_peripheral_bridge_s1_readdata_from_sa[30].DATAIN
slow_peripheral_bridge_s1_readdata[31] => slow_peripheral_bridge_s1_readdata_from_sa[31].DATAIN
slow_peripheral_bridge_s1_readdatavalid => slow_peripheral_bridge_s1_move_on_to_next_transaction.IN1
slow_peripheral_bridge_s1_waitrequest => slow_peripheral_bridge_s1_waits_for_read.IN1
slow_peripheral_bridge_s1_waitrequest => slow_peripheral_bridge_s1_waits_for_write.IN1
slow_peripheral_bridge_s1_waitrequest => slow_peripheral_bridge_s1_waitrequest_from_sa.DATAIN
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_granted_slow_peripheral_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_granted_slow_peripheral_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_qualified_request_slow_peripheral_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_granted_slow_peripheral_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_read_data_valid_slow_peripheral_bridge_s1 <= slow_peripheral_bridge_s1_move_on_to_next_transaction.DB_MAX_OUTPUT_PORT_TYPE
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_read_data_valid_slow_peripheral_bridge_s1_shift_register <= rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_to_slow_peripheral_bridge_s1.fifo_contains_ones_n
cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_requests_slow_peripheral_bridge_s1 <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_requests_slow_peripheral_bridge_s1.DB_MAX_OUTPUT_PORT_TYPE
d1_slow_peripheral_bridge_s1_end_xfer <= d1_slow_peripheral_bridge_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[2].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[3].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[4].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[5].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[6].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[7].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[8].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[9].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[10].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[11].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[12].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[13].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[14].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[15].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[16].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[17].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[18].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[19].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[20].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_address[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_address_to_slave[21].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_byteenable[0] <= slow_peripheral_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_byteenable[1] <= slow_peripheral_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_byteenable[2] <= slow_peripheral_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_byteenable[3] <= slow_peripheral_bridge_s1_byteenable.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_endofpacket_from_sa <= slow_peripheral_bridge_s1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[3].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[4].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[5].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[6].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[7].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[8].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[9].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[10].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[11].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[12].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[13].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[14].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[15].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[16].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[17].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[18].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_nativeaddress[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_nativeaddress[19].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_read <= slow_peripheral_bridge_s1_read.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[0] <= slow_peripheral_bridge_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[1] <= slow_peripheral_bridge_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[2] <= slow_peripheral_bridge_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[3] <= slow_peripheral_bridge_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[4] <= slow_peripheral_bridge_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[5] <= slow_peripheral_bridge_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[6] <= slow_peripheral_bridge_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[7] <= slow_peripheral_bridge_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[8] <= slow_peripheral_bridge_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[9] <= slow_peripheral_bridge_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[10] <= slow_peripheral_bridge_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[11] <= slow_peripheral_bridge_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[12] <= slow_peripheral_bridge_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[13] <= slow_peripheral_bridge_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[14] <= slow_peripheral_bridge_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[15] <= slow_peripheral_bridge_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[16] <= slow_peripheral_bridge_s1_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[17] <= slow_peripheral_bridge_s1_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[18] <= slow_peripheral_bridge_s1_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[19] <= slow_peripheral_bridge_s1_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[20] <= slow_peripheral_bridge_s1_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[21] <= slow_peripheral_bridge_s1_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[22] <= slow_peripheral_bridge_s1_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[23] <= slow_peripheral_bridge_s1_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[24] <= slow_peripheral_bridge_s1_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[25] <= slow_peripheral_bridge_s1_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[26] <= slow_peripheral_bridge_s1_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[27] <= slow_peripheral_bridge_s1_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[28] <= slow_peripheral_bridge_s1_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[29] <= slow_peripheral_bridge_s1_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[30] <= slow_peripheral_bridge_s1_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_readdata_from_sa[31] <= slow_peripheral_bridge_s1_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_waitrequest_from_sa <= slow_peripheral_bridge_s1_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_write <= slow_peripheral_bridge_s1_write.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[0] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[1] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[2] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[3] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[4] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[5] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[6] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[7] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[8] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[9] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[10] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[11] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[12] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[13] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[14] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[15] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[16] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[17] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[18] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[19] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[20] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[21] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[22] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[23] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[24] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[25] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[26] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[27] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[28] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[29] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[30] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_s1_writedata[31] <= cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_writedata[31].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_to_slow_peripheral_bridge_s1
clear_fifo => always1.IN1
clear_fifo => full_32.OUTPUTSELECT
clear_fifo => full_31.OUTPUTSELECT
clear_fifo => full_30.OUTPUTSELECT
clear_fifo => full_29.OUTPUTSELECT
clear_fifo => full_28.OUTPUTSELECT
clear_fifo => full_27.OUTPUTSELECT
clear_fifo => full_26.OUTPUTSELECT
clear_fifo => full_25.OUTPUTSELECT
clear_fifo => full_24.OUTPUTSELECT
clear_fifo => full_23.OUTPUTSELECT
clear_fifo => full_22.OUTPUTSELECT
clear_fifo => full_21.OUTPUTSELECT
clear_fifo => full_20.OUTPUTSELECT
clear_fifo => full_19.OUTPUTSELECT
clear_fifo => full_18.OUTPUTSELECT
clear_fifo => full_17.OUTPUTSELECT
clear_fifo => full_16.OUTPUTSELECT
clear_fifo => full_15.OUTPUTSELECT
clear_fifo => full_14.OUTPUTSELECT
clear_fifo => full_13.OUTPUTSELECT
clear_fifo => full_12.OUTPUTSELECT
clear_fifo => full_11.OUTPUTSELECT
clear_fifo => full_10.OUTPUTSELECT
clear_fifo => full_9.OUTPUTSELECT
clear_fifo => full_8.OUTPUTSELECT
clear_fifo => full_7.OUTPUTSELECT
clear_fifo => full_6.OUTPUTSELECT
clear_fifo => full_5.OUTPUTSELECT
clear_fifo => full_4.OUTPUTSELECT
clear_fifo => full_3.OUTPUTSELECT
clear_fifo => full_2.OUTPUTSELECT
clear_fifo => full_1.OUTPUTSELECT
clear_fifo => always64.IN0
clear_fifo => always65.IN0
clear_fifo => p0_stage_0.IN1
clear_fifo => p31_stage_31.IN1
clear_fifo => p30_stage_30.IN1
clear_fifo => p29_stage_29.IN1
clear_fifo => p28_stage_28.IN1
clear_fifo => p27_stage_27.IN1
clear_fifo => p26_stage_26.IN1
clear_fifo => p25_stage_25.IN1
clear_fifo => p24_stage_24.IN1
clear_fifo => p23_stage_23.IN1
clear_fifo => p22_stage_22.IN1
clear_fifo => p21_stage_21.IN1
clear_fifo => p20_stage_20.IN1
clear_fifo => p19_stage_19.IN1
clear_fifo => p18_stage_18.IN1
clear_fifo => p17_stage_17.IN1
clear_fifo => p16_stage_16.IN1
clear_fifo => p15_stage_15.IN1
clear_fifo => p14_stage_14.IN1
clear_fifo => p13_stage_13.IN1
clear_fifo => p12_stage_12.IN1
clear_fifo => p11_stage_11.IN1
clear_fifo => p10_stage_10.IN1
clear_fifo => p9_stage_9.IN1
clear_fifo => p8_stage_8.IN1
clear_fifo => p7_stage_7.IN1
clear_fifo => p6_stage_6.IN1
clear_fifo => p5_stage_5.IN1
clear_fifo => p4_stage_4.IN1
clear_fifo => p3_stage_3.IN1
clear_fifo => p2_stage_2.IN1
clear_fifo => p1_stage_1.IN1
clk => fifo_contains_ones_n~reg0.CLK
clk => how_many_ones[0].CLK
clk => how_many_ones[1].CLK
clk => how_many_ones[2].CLK
clk => how_many_ones[3].CLK
clk => how_many_ones[4].CLK
clk => how_many_ones[5].CLK
clk => how_many_ones[6].CLK
clk => full_0.CLK
clk => stage_0.CLK
clk => full_1.CLK
clk => stage_1.CLK
clk => full_2.CLK
clk => stage_2.CLK
clk => full_3.CLK
clk => stage_3.CLK
clk => full_4.CLK
clk => stage_4.CLK
clk => full_5.CLK
clk => stage_5.CLK
clk => full_6.CLK
clk => stage_6.CLK
clk => full_7.CLK
clk => stage_7.CLK
clk => full_8.CLK
clk => stage_8.CLK
clk => full_9.CLK
clk => stage_9.CLK
clk => full_10.CLK
clk => stage_10.CLK
clk => full_11.CLK
clk => stage_11.CLK
clk => full_12.CLK
clk => stage_12.CLK
clk => full_13.CLK
clk => stage_13.CLK
clk => full_14.CLK
clk => stage_14.CLK
clk => full_15.CLK
clk => stage_15.CLK
clk => full_16.CLK
clk => stage_16.CLK
clk => full_17.CLK
clk => stage_17.CLK
clk => full_18.CLK
clk => stage_18.CLK
clk => full_19.CLK
clk => stage_19.CLK
clk => full_20.CLK
clk => stage_20.CLK
clk => full_21.CLK
clk => stage_21.CLK
clk => full_22.CLK
clk => stage_22.CLK
clk => full_23.CLK
clk => stage_23.CLK
clk => full_24.CLK
clk => stage_24.CLK
clk => full_25.CLK
clk => stage_25.CLK
clk => full_26.CLK
clk => stage_26.CLK
clk => full_27.CLK
clk => stage_27.CLK
clk => full_28.CLK
clk => stage_28.CLK
clk => full_29.CLK
clk => stage_29.CLK
clk => full_30.CLK
clk => stage_30.CLK
clk => full_31.CLK
clk => stage_31.CLK
clk => full_32.CLK
clk => stage_32.CLK
data_in => p31_stage_31.DATAB
data_in => p30_stage_30.DATAB
data_in => p29_stage_29.DATAB
data_in => p28_stage_28.DATAB
data_in => p27_stage_27.DATAB
data_in => p26_stage_26.DATAB
data_in => p25_stage_25.DATAB
data_in => p24_stage_24.DATAB
data_in => p23_stage_23.DATAB
data_in => p22_stage_22.DATAB
data_in => p21_stage_21.DATAB
data_in => p20_stage_20.DATAB
data_in => p19_stage_19.DATAB
data_in => p18_stage_18.DATAB
data_in => p17_stage_17.DATAB
data_in => p16_stage_16.DATAB
data_in => p15_stage_15.DATAB
data_in => p14_stage_14.DATAB
data_in => p13_stage_13.DATAB
data_in => p12_stage_12.DATAB
data_in => p11_stage_11.DATAB
data_in => p10_stage_10.DATAB
data_in => p9_stage_9.DATAB
data_in => p8_stage_8.DATAB
data_in => p7_stage_7.DATAB
data_in => p6_stage_6.DATAB
data_in => p5_stage_5.DATAB
data_in => p4_stage_4.DATAB
data_in => p3_stage_3.DATAB
data_in => p2_stage_2.DATAB
data_in => p1_stage_1.DATAB
data_in => p0_stage_0.DATAB
data_in => updated_one_count.IN0
data_in => updated_one_count.IN0
data_in => updated_one_count.DATAB
data_in => stage_32.DATAA
read => p32_full_32.IN0
read => always1.IN0
read => always2.IN1
read => always4.IN1
read => always6.IN1
read => always8.IN1
read => always10.IN1
read => always12.IN1
read => always14.IN1
read => always16.IN1
read => always18.IN1
read => always20.IN1
read => always22.IN1
read => always24.IN1
read => always26.IN1
read => always28.IN1
read => always30.IN1
read => always32.IN1
read => always34.IN1
read => always36.IN1
read => always38.IN1
read => always40.IN1
read => always42.IN1
read => always44.IN1
read => always46.IN1
read => always48.IN1
read => always50.IN1
read => always52.IN1
read => always54.IN1
read => always56.IN1
read => always58.IN1
read => always60.IN1
read => always62.IN1
read => always64.IN1
read => always64.IN1
read => updated_one_count.IN1
read => updated_one_count.IN1
read => always0.IN0
reset_n => stage_0.ACLR
reset_n => fifo_contains_ones_n~reg0.PRESET
reset_n => full_32.ACLR
reset_n => stage_32.ACLR
reset_n => stage_31.ACLR
reset_n => full_31.ACLR
reset_n => stage_30.ACLR
reset_n => full_30.ACLR
reset_n => stage_29.ACLR
reset_n => full_29.ACLR
reset_n => stage_28.ACLR
reset_n => full_28.ACLR
reset_n => stage_27.ACLR
reset_n => full_27.ACLR
reset_n => stage_26.ACLR
reset_n => full_26.ACLR
reset_n => stage_25.ACLR
reset_n => full_25.ACLR
reset_n => stage_24.ACLR
reset_n => full_24.ACLR
reset_n => stage_23.ACLR
reset_n => full_23.ACLR
reset_n => stage_22.ACLR
reset_n => full_22.ACLR
reset_n => stage_21.ACLR
reset_n => full_21.ACLR
reset_n => stage_20.ACLR
reset_n => full_20.ACLR
reset_n => stage_19.ACLR
reset_n => full_19.ACLR
reset_n => stage_18.ACLR
reset_n => full_18.ACLR
reset_n => stage_17.ACLR
reset_n => full_17.ACLR
reset_n => stage_16.ACLR
reset_n => full_16.ACLR
reset_n => stage_15.ACLR
reset_n => full_15.ACLR
reset_n => stage_14.ACLR
reset_n => full_14.ACLR
reset_n => stage_13.ACLR
reset_n => full_13.ACLR
reset_n => stage_12.ACLR
reset_n => full_12.ACLR
reset_n => stage_11.ACLR
reset_n => full_11.ACLR
reset_n => stage_10.ACLR
reset_n => full_10.ACLR
reset_n => stage_9.ACLR
reset_n => full_9.ACLR
reset_n => stage_8.ACLR
reset_n => full_8.ACLR
reset_n => stage_7.ACLR
reset_n => full_7.ACLR
reset_n => stage_6.ACLR
reset_n => full_6.ACLR
reset_n => stage_5.ACLR
reset_n => full_5.ACLR
reset_n => stage_4.ACLR
reset_n => full_4.ACLR
reset_n => stage_3.ACLR
reset_n => full_3.ACLR
reset_n => stage_2.ACLR
reset_n => full_2.ACLR
reset_n => stage_1.ACLR
reset_n => full_1.ACLR
reset_n => full_0.ACLR
reset_n => how_many_ones[0].ACLR
reset_n => how_many_ones[1].ACLR
reset_n => how_many_ones[2].ACLR
reset_n => how_many_ones[3].ACLR
reset_n => how_many_ones[4].ACLR
reset_n => how_many_ones[5].ACLR
reset_n => how_many_ones[6].ACLR
sync_reset => always0.IN1
sync_reset => always2.IN1
sync_reset => always4.IN1
sync_reset => always6.IN1
sync_reset => always8.IN1
sync_reset => always10.IN1
sync_reset => always12.IN1
sync_reset => always14.IN1
sync_reset => always16.IN1
sync_reset => always18.IN1
sync_reset => always20.IN1
sync_reset => always22.IN1
sync_reset => always24.IN1
sync_reset => always26.IN1
sync_reset => always28.IN1
sync_reset => always30.IN1
sync_reset => always32.IN1
sync_reset => always34.IN1
sync_reset => always36.IN1
sync_reset => always38.IN1
sync_reset => always40.IN1
sync_reset => always42.IN1
sync_reset => always44.IN1
sync_reset => always46.IN1
sync_reset => always48.IN1
sync_reset => always50.IN1
sync_reset => always52.IN1
sync_reset => always54.IN1
sync_reset => always56.IN1
sync_reset => always58.IN1
sync_reset => always60.IN1
sync_reset => always62.IN1
sync_reset => always64.IN1
sync_reset => always64.IN1
write => always0.IN1
write => always0.IN1
write => always1.IN1
write => always1.IN1
write => always2.IN1
write => always2.IN1
write => always4.IN1
write => always4.IN1
write => always6.IN1
write => always6.IN1
write => always8.IN1
write => always8.IN1
write => always10.IN1
write => always10.IN1
write => always12.IN1
write => always12.IN1
write => always14.IN1
write => always14.IN1
write => always16.IN1
write => always16.IN1
write => always18.IN1
write => always18.IN1
write => always20.IN1
write => always20.IN1
write => always22.IN1
write => always22.IN1
write => always24.IN1
write => always24.IN1
write => always26.IN1
write => always26.IN1
write => always28.IN1
write => always28.IN1
write => always30.IN1
write => always30.IN1
write => always32.IN1
write => always32.IN1
write => always34.IN1
write => always34.IN1
write => always36.IN1
write => always36.IN1
write => always38.IN1
write => always38.IN1
write => always40.IN1
write => always40.IN1
write => always42.IN1
write => always42.IN1
write => always44.IN1
write => always44.IN1
write => always46.IN1
write => always46.IN1
write => always48.IN1
write => always48.IN1
write => always50.IN1
write => always50.IN1
write => always52.IN1
write => always52.IN1
write => always54.IN1
write => always54.IN1
write => always56.IN1
write => always56.IN1
write => always58.IN1
write => always58.IN1
write => always60.IN1
write => always60.IN1
write => always62.IN1
write => always62.IN1
write => always64.IN1
write => always64.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => updated_one_count.IN1
write => always67.IN1
write => updated_one_count.IN1
write => p32_full_32.IN1
write => always65.IN1
data_out <= stage_0.DB_MAX_OUTPUT_PORT_TYPE
empty <= full_0.DB_MAX_OUTPUT_PORT_TYPE
fifo_contains_ones_n <= fifo_contains_ones_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
full <= full_32.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1
button_pio_s1_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
button_pio_s1_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
clk => slow_peripheral_bridge_m1_latency_counter~reg0.CLK
clk => slow_peripheral_bridge_m1_read_but_no_slave_selected.CLK
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_endofpacket_from_sa => slow_peripheral_bridge_m1_endofpacket.DATAB
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_waitrequest_from_sa => r_1.IN1
d1_button_pio_s1_end_xfer => r_0.IN0
d1_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_end_xfer => ~NO_FANOUT~
d1_i2c_master_avalon_slave_0_end_xfer => ~NO_FANOUT~
d1_jtag_uart_avalon_jtag_slave_end_xfer => ~NO_FANOUT~
d1_lcd_i2c_en_s1_end_xfer => r_1.IN0
d1_lcd_i2c_scl_s1_end_xfer => r_1.IN0
d1_lcd_i2c_sdat_s1_end_xfer => r_2.IN0
d1_led_pio_s1_end_xfer => r_2.IN0
d1_performance_counter_control_slave_end_xfer => ~NO_FANOUT~
d1_pio_id_eeprom_dat_s1_end_xfer => r_2.IN0
d1_pio_id_eeprom_scl_s1_end_xfer => r_2.IN0
d1_sd_card_controller_avalon_slave_end_xfer => r_3.IN1
d1_sys_clk_timer_s1_end_xfer => r_3.IN0
d1_sysid_control_slave_end_xfer => r_3.IN0
d1_touch_panel_pen_irq_n_s1_end_xfer => r_3.IN0
d1_touch_panel_spi_spi_control_port_end_xfer => r_3.IN1
i2c_master_avalon_slave_0_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[16] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[17] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[18] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[19] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[20] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[21] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[22] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[23] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[24] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[25] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[26] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[27] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[28] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[29] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[30] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_readdata_from_sa[31] => slow_peripheral_bridge_m1_readdata.IN1
i2c_master_avalon_slave_0_waitrequest_n_from_sa => r_1.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[16] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[17] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[18] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[19] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[20] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[21] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[22] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[23] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[24] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[25] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[26] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[27] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[28] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[29] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[30] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_readdata_from_sa[31] => slow_peripheral_bridge_m1_readdata.IN1
jtag_uart_avalon_jtag_slave_waitrequest_from_sa => r_1.IN1
lcd_i2c_en_s1_readdata_from_sa => slow_peripheral_bridge_m1_readdata.IN1
lcd_i2c_scl_s1_readdata_from_sa => slow_peripheral_bridge_m1_readdata.IN1
lcd_i2c_sdat_s1_readdata_from_sa => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
led_pio_s1_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
performance_counter_control_slave_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[16] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[17] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[18] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[19] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[20] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[21] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[22] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[23] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[24] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[25] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[26] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[27] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[28] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[29] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[30] => slow_peripheral_bridge_m1_readdata.IN0
performance_counter_control_slave_readdata_from_sa[31] => slow_peripheral_bridge_m1_readdata.IN0
pio_id_eeprom_dat_s1_readdata_from_sa => slow_peripheral_bridge_m1_readdata.IN1
pio_id_eeprom_scl_s1_readdata_from_sa => slow_peripheral_bridge_m1_readdata.IN1
reset_n => slow_peripheral_bridge_m1_reset_n.DATAIN
reset_n => slow_peripheral_bridge_m1_latency_counter~reg0.ACLR
reset_n => slow_peripheral_bridge_m1_read_but_no_slave_selected.ACLR
sd_card_controller_avalon_slave_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[16] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[17] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[18] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[19] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[20] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[21] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[22] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[23] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[24] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[25] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[26] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[27] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[28] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[29] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[30] => slow_peripheral_bridge_m1_readdata.IN1
sd_card_controller_avalon_slave_readdata_from_sa[31] => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_address[0] => slow_peripheral_bridge_m1_address_to_slave[0].DATAIN
slow_peripheral_bridge_m1_address[1] => slow_peripheral_bridge_m1_address_to_slave[1].DATAIN
slow_peripheral_bridge_m1_address[2] => slow_peripheral_bridge_m1_address_to_slave[2].DATAIN
slow_peripheral_bridge_m1_address[3] => slow_peripheral_bridge_m1_address_to_slave[3].DATAIN
slow_peripheral_bridge_m1_address[4] => slow_peripheral_bridge_m1_address_to_slave[4].DATAIN
slow_peripheral_bridge_m1_address[5] => slow_peripheral_bridge_m1_address_to_slave[5].DATAIN
slow_peripheral_bridge_m1_address[6] => slow_peripheral_bridge_m1_address_to_slave[6].DATAIN
slow_peripheral_bridge_m1_address[7] => slow_peripheral_bridge_m1_address_to_slave[7].DATAIN
slow_peripheral_bridge_m1_address[8] => slow_peripheral_bridge_m1_address_to_slave[8].DATAIN
slow_peripheral_bridge_m1_address[9] => slow_peripheral_bridge_m1_address_to_slave[9].DATAIN
slow_peripheral_bridge_m1_address[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address[12] => slow_peripheral_bridge_m1_address_to_slave[12].DATAIN
slow_peripheral_bridge_m1_address[13] => slow_peripheral_bridge_m1_address_to_slave[13].DATAIN
slow_peripheral_bridge_m1_address[14] => slow_peripheral_bridge_m1_address_to_slave[14].DATAIN
slow_peripheral_bridge_m1_address[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address[16] => slow_peripheral_bridge_m1_address_to_slave[16].DATAIN
slow_peripheral_bridge_m1_address[17] => slow_peripheral_bridge_m1_address_to_slave[17].DATAIN
slow_peripheral_bridge_m1_address[18] => slow_peripheral_bridge_m1_address_to_slave[18].DATAIN
slow_peripheral_bridge_m1_address[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address[20] => slow_peripheral_bridge_m1_address_to_slave[20].DATAIN
slow_peripheral_bridge_m1_address[21] => slow_peripheral_bridge_m1_address_to_slave[21].DATAIN
slow_peripheral_bridge_m1_byteenable[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_byteenable[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_byteenable[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_byteenable[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_granted_button_pio_s1 => slow_peripheral_bridge_m1_is_granted_some_slave.IN0
slow_peripheral_bridge_m1_granted_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_i2c_master_avalon_slave_0 => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_jtag_uart_avalon_jtag_slave => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_lcd_i2c_en_s1 => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_lcd_i2c_scl_s1 => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_lcd_i2c_sdat_s1 => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_led_pio_s1 => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_performance_counter_control_slave => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_pio_id_eeprom_dat_s1 => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_pio_id_eeprom_scl_s1 => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_sd_card_controller_avalon_slave => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_sys_clk_timer_s1 => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_sysid_control_slave => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_touch_panel_pen_irq_n_s1 => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_granted_touch_panel_spi_spi_control_port => slow_peripheral_bridge_m1_is_granted_some_slave.IN1
slow_peripheral_bridge_m1_qualified_request_button_pio_s1 => r_0.IN0
slow_peripheral_bridge_m1_qualified_request_button_pio_s1 => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_button_pio_s1 => r_0.IN0
slow_peripheral_bridge_m1_qualified_request_button_pio_s1 => r_0.IN0
slow_peripheral_bridge_m1_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in => r_1.IN1
slow_peripheral_bridge_m1_qualified_request_i2c_master_avalon_slave_0 => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_i2c_master_avalon_slave_0 => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_i2c_master_avalon_slave_0 => r_1.IN1
slow_peripheral_bridge_m1_qualified_request_jtag_uart_avalon_jtag_slave => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_jtag_uart_avalon_jtag_slave => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_jtag_uart_avalon_jtag_slave => r_1.IN1
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_en_s1 => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_en_s1 => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_en_s1 => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_en_s1 => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_scl_s1 => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_scl_s1 => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_scl_s1 => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_scl_s1 => r_1.IN0
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_sdat_s1 => r_2.IN0
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_sdat_s1 => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_sdat_s1 => r_2.IN0
slow_peripheral_bridge_m1_qualified_request_lcd_i2c_sdat_s1 => r_2.IN0
slow_peripheral_bridge_m1_qualified_request_led_pio_s1 => r_2.IN0
slow_peripheral_bridge_m1_qualified_request_led_pio_s1 => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_led_pio_s1 => r_2.IN0
slow_peripheral_bridge_m1_qualified_request_led_pio_s1 => r_2.IN0
slow_peripheral_bridge_m1_qualified_request_performance_counter_control_slave => r_2.IN0
slow_peripheral_bridge_m1_qualified_request_performance_counter_control_slave => r_2.IN1
slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_dat_s1 => r_2.IN0
slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_dat_s1 => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_dat_s1 => r_2.IN0
slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_dat_s1 => r_2.IN0
slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_scl_s1 => r_2.IN0
slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_scl_s1 => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_scl_s1 => r_2.IN0
slow_peripheral_bridge_m1_qualified_request_pio_id_eeprom_scl_s1 => r_2.IN0
slow_peripheral_bridge_m1_qualified_request_sd_card_controller_avalon_slave => r_3.IN0
slow_peripheral_bridge_m1_qualified_request_sd_card_controller_avalon_slave => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_sd_card_controller_avalon_slave => r_3.IN1
slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1 => r_3.IN0
slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1 => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1 => r_3.IN0
slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1 => r_3.IN0
slow_peripheral_bridge_m1_qualified_request_sysid_control_slave => r_3.IN0
slow_peripheral_bridge_m1_qualified_request_sysid_control_slave => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_sysid_control_slave => r_3.IN0
slow_peripheral_bridge_m1_qualified_request_sysid_control_slave => r_3.IN0
slow_peripheral_bridge_m1_qualified_request_touch_panel_pen_irq_n_s1 => r_3.IN0
slow_peripheral_bridge_m1_qualified_request_touch_panel_pen_irq_n_s1 => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_touch_panel_pen_irq_n_s1 => r_3.IN0
slow_peripheral_bridge_m1_qualified_request_touch_panel_pen_irq_n_s1 => r_3.IN0
slow_peripheral_bridge_m1_qualified_request_touch_panel_spi_spi_control_port => r_3.IN0
slow_peripheral_bridge_m1_qualified_request_touch_panel_spi_spi_control_port => slow_peripheral_bridge_m1_readdata.IN0
slow_peripheral_bridge_m1_qualified_request_touch_panel_spi_spi_control_port => r_3.IN1
slow_peripheral_bridge_m1_read => r_0.IN1
slow_peripheral_bridge_m1_read => r_1.IN1
slow_peripheral_bridge_m1_read => r_1.IN1
slow_peripheral_bridge_m1_read => r_2.IN1
slow_peripheral_bridge_m1_read => r_2.IN1
slow_peripheral_bridge_m1_read => r_2.IN1
slow_peripheral_bridge_m1_read => r_2.IN1
slow_peripheral_bridge_m1_read => r_3.IN1
slow_peripheral_bridge_m1_read => r_3.IN1
slow_peripheral_bridge_m1_read => r_3.IN1
slow_peripheral_bridge_m1_read => r_3.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read => p1_slow_peripheral_bridge_m1_latency_counter.IN1
slow_peripheral_bridge_m1_read => r_3.IN1
slow_peripheral_bridge_m1_read => r_3.IN1
slow_peripheral_bridge_m1_read => r_3.IN1
slow_peripheral_bridge_m1_read => r_2.IN1
slow_peripheral_bridge_m1_read => r_2.IN1
slow_peripheral_bridge_m1_read => r_2.IN1
slow_peripheral_bridge_m1_read => r_2.IN1
slow_peripheral_bridge_m1_read => r_1.IN1
slow_peripheral_bridge_m1_read => r_1.IN1
slow_peripheral_bridge_m1_read => r_0.IN1
slow_peripheral_bridge_m1_read_data_valid_button_pio_s1 => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_i2c_master_avalon_slave_0 => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_jtag_uart_avalon_jtag_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_lcd_i2c_en_s1 => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_lcd_i2c_scl_s1 => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_lcd_i2c_sdat_s1 => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_led_pio_s1 => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_performance_counter_control_slave => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_read_data_valid_pio_id_eeprom_dat_s1 => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_pio_id_eeprom_scl_s1 => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_sd_card_controller_avalon_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_sys_clk_timer_s1 => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_sysid_control_slave => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_touch_panel_pen_irq_n_s1 => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_read_data_valid_touch_panel_spi_spi_control_port => slow_peripheral_bridge_m1_readdatavalid.IN1
slow_peripheral_bridge_m1_requests_button_pio_s1 => r_0.IN1
slow_peripheral_bridge_m1_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in => slow_peripheral_bridge_m1_endofpacket.OUTPUTSELECT
slow_peripheral_bridge_m1_requests_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in => r_1.IN1
slow_peripheral_bridge_m1_requests_i2c_master_avalon_slave_0 => r_1.IN1
slow_peripheral_bridge_m1_requests_jtag_uart_avalon_jtag_slave => r_1.IN1
slow_peripheral_bridge_m1_requests_lcd_i2c_en_s1 => r_1.IN1
slow_peripheral_bridge_m1_requests_lcd_i2c_scl_s1 => r_1.IN1
slow_peripheral_bridge_m1_requests_lcd_i2c_sdat_s1 => r_2.IN1
slow_peripheral_bridge_m1_requests_led_pio_s1 => r_2.IN1
slow_peripheral_bridge_m1_requests_performance_counter_control_slave => p1_slow_peripheral_bridge_m1_latency_counter.DATAB
slow_peripheral_bridge_m1_requests_performance_counter_control_slave => r_2.IN1
slow_peripheral_bridge_m1_requests_pio_id_eeprom_dat_s1 => r_2.IN1
slow_peripheral_bridge_m1_requests_pio_id_eeprom_scl_s1 => r_2.IN1
slow_peripheral_bridge_m1_requests_sd_card_controller_avalon_slave => r_3.IN1
slow_peripheral_bridge_m1_requests_sys_clk_timer_s1 => r_3.IN1
slow_peripheral_bridge_m1_requests_sysid_control_slave => r_3.IN1
slow_peripheral_bridge_m1_requests_touch_panel_pen_irq_n_s1 => r_3.IN1
slow_peripheral_bridge_m1_requests_touch_panel_spi_spi_control_port => r_3.IN1
slow_peripheral_bridge_m1_write => r_0.IN1
slow_peripheral_bridge_m1_write => r_1.IN1
slow_peripheral_bridge_m1_write => r_1.IN1
slow_peripheral_bridge_m1_write => r_2.IN1
slow_peripheral_bridge_m1_write => r_2.IN1
slow_peripheral_bridge_m1_write => r_2.IN1
slow_peripheral_bridge_m1_write => r_2.IN1
slow_peripheral_bridge_m1_write => r_3.IN1
slow_peripheral_bridge_m1_write => r_3.IN1
slow_peripheral_bridge_m1_write => r_3.IN1
slow_peripheral_bridge_m1_write => r_3.IN1
slow_peripheral_bridge_m1_write => r_3.IN1
slow_peripheral_bridge_m1_write => r_3.IN1
slow_peripheral_bridge_m1_write => r_3.IN1
slow_peripheral_bridge_m1_write => r_2.IN1
slow_peripheral_bridge_m1_write => r_2.IN1
slow_peripheral_bridge_m1_write => r_2.IN1
slow_peripheral_bridge_m1_write => r_2.IN1
slow_peripheral_bridge_m1_write => r_1.IN1
slow_peripheral_bridge_m1_write => r_1.IN1
slow_peripheral_bridge_m1_write => r_0.IN1
slow_peripheral_bridge_m1_writedata[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~
sys_clk_timer_s1_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
sys_clk_timer_s1_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[16] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[17] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[18] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[19] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[20] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[21] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[22] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[23] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[24] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[25] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[26] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[27] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[28] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[29] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[30] => slow_peripheral_bridge_m1_readdata.IN1
sysid_control_slave_readdata_from_sa[31] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_pen_irq_n_s1_readdata_from_sa => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_endofpacket_from_sa => slow_peripheral_bridge_m1_endofpacket.DATAA
touch_panel_spi_spi_control_port_readdata_from_sa[0] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[1] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[2] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[3] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[4] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[5] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[6] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[7] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[8] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[9] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[10] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[11] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[12] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[13] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[14] => slow_peripheral_bridge_m1_readdata.IN1
touch_panel_spi_spi_control_port_readdata_from_sa[15] => slow_peripheral_bridge_m1_readdata.IN1
slow_peripheral_bridge_m1_address_to_slave[0] <= slow_peripheral_bridge_m1_address[0].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[1] <= slow_peripheral_bridge_m1_address[1].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[2] <= slow_peripheral_bridge_m1_address[2].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[3] <= slow_peripheral_bridge_m1_address[3].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[4] <= slow_peripheral_bridge_m1_address[4].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[5] <= slow_peripheral_bridge_m1_address[5].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[6] <= slow_peripheral_bridge_m1_address[6].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[7] <= slow_peripheral_bridge_m1_address[7].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[8] <= slow_peripheral_bridge_m1_address[8].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[9] <= slow_peripheral_bridge_m1_address[9].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[10] <= <GND>
slow_peripheral_bridge_m1_address_to_slave[11] <= <GND>
slow_peripheral_bridge_m1_address_to_slave[12] <= slow_peripheral_bridge_m1_address[12].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[13] <= slow_peripheral_bridge_m1_address[13].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[14] <= slow_peripheral_bridge_m1_address[14].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[15] <= <GND>
slow_peripheral_bridge_m1_address_to_slave[16] <= slow_peripheral_bridge_m1_address[16].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[17] <= slow_peripheral_bridge_m1_address[17].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[18] <= slow_peripheral_bridge_m1_address[18].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[19] <= <GND>
slow_peripheral_bridge_m1_address_to_slave[20] <= slow_peripheral_bridge_m1_address[20].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_address_to_slave[21] <= slow_peripheral_bridge_m1_address[21].DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_endofpacket <= slow_peripheral_bridge_m1_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_latency_counter <= slow_peripheral_bridge_m1_latency_counter~reg0.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[0] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[1] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[2] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[3] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[4] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[5] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[6] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[7] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[8] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[9] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[10] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[11] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[12] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[13] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[14] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[15] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[16] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[17] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[18] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[19] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[20] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[21] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[22] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[23] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[24] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[25] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[26] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[27] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[28] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[29] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[30] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdata[31] <= slow_peripheral_bridge_m1_readdata.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_readdatavalid <= slow_peripheral_bridge_m1_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_waitrequest <= slow_peripheral_bridge_m1_run.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge
master_clk => master_clk.IN2
master_endofpacket => upstream_data_in[0].IN1
master_readdata[0] => upstream_data_in[1].IN1
master_readdata[1] => upstream_data_in[2].IN1
master_readdata[2] => upstream_data_in[3].IN1
master_readdata[3] => upstream_data_in[4].IN1
master_readdata[4] => upstream_data_in[5].IN1
master_readdata[5] => upstream_data_in[6].IN1
master_readdata[6] => upstream_data_in[7].IN1
master_readdata[7] => upstream_data_in[8].IN1
master_readdata[8] => upstream_data_in[9].IN1
master_readdata[9] => upstream_data_in[10].IN1
master_readdata[10] => upstream_data_in[11].IN1
master_readdata[11] => upstream_data_in[12].IN1
master_readdata[12] => upstream_data_in[13].IN1
master_readdata[13] => upstream_data_in[14].IN1
master_readdata[14] => upstream_data_in[15].IN1
master_readdata[15] => upstream_data_in[16].IN1
master_readdata[16] => upstream_data_in[17].IN1
master_readdata[17] => upstream_data_in[18].IN1
master_readdata[18] => upstream_data_in[19].IN1
master_readdata[19] => upstream_data_in[20].IN1
master_readdata[20] => upstream_data_in[21].IN1
master_readdata[21] => upstream_data_in[22].IN1
master_readdata[22] => upstream_data_in[23].IN1
master_readdata[23] => upstream_data_in[24].IN1
master_readdata[24] => upstream_data_in[25].IN1
master_readdata[25] => upstream_data_in[26].IN1
master_readdata[26] => upstream_data_in[27].IN1
master_readdata[27] => upstream_data_in[28].IN1
master_readdata[28] => upstream_data_in[29].IN1
master_readdata[29] => upstream_data_in[30].IN1
master_readdata[30] => upstream_data_in[31].IN1
master_readdata[31] => upstream_data_in[32].IN1
master_readdatavalid => upstream_wrreq.IN1
master_reset_n => _.IN1
master_reset_n => slave_readdatavalid~reg0.ACLR
master_reset_n => master_waitrequest_delayed.ACLR
master_reset_n => downstream_rdempty_delayed_n.ACLR
master_reset_n => upstream_write_almost_full_delayed.ACLR
master_waitrequest => master_waitrequest_delayed.DATAIN
master_waitrequest => downstream_rdreq.IN1
slave_address[0] => downstream_data_in[26].IN1
slave_address[1] => downstream_data_in[27].IN1
slave_address[2] => downstream_data_in[28].IN1
slave_address[3] => downstream_data_in[29].IN1
slave_address[4] => downstream_data_in[30].IN1
slave_address[5] => downstream_data_in[31].IN1
slave_address[6] => downstream_data_in[32].IN1
slave_address[7] => downstream_data_in[33].IN1
slave_address[8] => downstream_data_in[34].IN1
slave_address[9] => downstream_data_in[35].IN1
slave_address[10] => downstream_data_in[36].IN1
slave_address[11] => downstream_data_in[37].IN1
slave_address[12] => downstream_data_in[38].IN1
slave_address[13] => downstream_data_in[39].IN1
slave_address[14] => downstream_data_in[40].IN1
slave_address[15] => downstream_data_in[41].IN1
slave_address[16] => downstream_data_in[42].IN1
slave_address[17] => downstream_data_in[43].IN1
slave_address[18] => downstream_data_in[44].IN1
slave_address[19] => downstream_data_in[45].IN1
slave_byteenable[0] => downstream_data_in[0].IN1
slave_byteenable[1] => downstream_data_in[1].IN1
slave_byteenable[2] => downstream_data_in[2].IN1
slave_byteenable[3] => downstream_data_in[3].IN1
slave_clk => slave_clk.IN2
slave_nativeaddress[0] => downstream_data_in[4].IN1
slave_nativeaddress[1] => downstream_data_in[5].IN1
slave_nativeaddress[2] => downstream_data_in[6].IN1
slave_nativeaddress[3] => downstream_data_in[7].IN1
slave_nativeaddress[4] => downstream_data_in[8].IN1
slave_nativeaddress[5] => downstream_data_in[9].IN1
slave_nativeaddress[6] => downstream_data_in[10].IN1
slave_nativeaddress[7] => downstream_data_in[11].IN1
slave_nativeaddress[8] => downstream_data_in[12].IN1
slave_nativeaddress[9] => downstream_data_in[13].IN1
slave_nativeaddress[10] => downstream_data_in[14].IN1
slave_nativeaddress[11] => downstream_data_in[15].IN1
slave_nativeaddress[12] => downstream_data_in[16].IN1
slave_nativeaddress[13] => downstream_data_in[17].IN1
slave_nativeaddress[14] => downstream_data_in[18].IN1
slave_nativeaddress[15] => downstream_data_in[19].IN1
slave_nativeaddress[16] => downstream_data_in[20].IN1
slave_nativeaddress[17] => downstream_data_in[21].IN1
slave_nativeaddress[18] => downstream_data_in[22].IN1
slave_nativeaddress[19] => downstream_data_in[23].IN1
slave_read => downstream_data_in[25].IN1
slave_reset_n => _.IN1
slave_reset_n => downstream_wrreq_delayed.ACLR
slave_write => downstream_data_in[24].IN1
slave_writedata[0] => downstream_data_in[46].IN1
slave_writedata[1] => downstream_data_in[47].IN1
slave_writedata[2] => downstream_data_in[48].IN1
slave_writedata[3] => downstream_data_in[49].IN1
slave_writedata[4] => downstream_data_in[50].IN1
slave_writedata[5] => downstream_data_in[51].IN1
slave_writedata[6] => downstream_data_in[52].IN1
slave_writedata[7] => downstream_data_in[53].IN1
slave_writedata[8] => downstream_data_in[54].IN1
slave_writedata[9] => downstream_data_in[55].IN1
slave_writedata[10] => downstream_data_in[56].IN1
slave_writedata[11] => downstream_data_in[57].IN1
slave_writedata[12] => downstream_data_in[58].IN1
slave_writedata[13] => downstream_data_in[59].IN1
slave_writedata[14] => downstream_data_in[60].IN1
slave_writedata[15] => downstream_data_in[61].IN1
slave_writedata[16] => downstream_data_in[62].IN1
slave_writedata[17] => downstream_data_in[63].IN1
slave_writedata[18] => downstream_data_in[64].IN1
slave_writedata[19] => downstream_data_in[65].IN1
slave_writedata[20] => downstream_data_in[66].IN1
slave_writedata[21] => downstream_data_in[67].IN1
slave_writedata[22] => downstream_data_in[68].IN1
slave_writedata[23] => downstream_data_in[69].IN1
slave_writedata[24] => downstream_data_in[70].IN1
slave_writedata[25] => downstream_data_in[71].IN1
slave_writedata[26] => downstream_data_in[72].IN1
slave_writedata[27] => downstream_data_in[73].IN1
slave_writedata[28] => downstream_data_in[74].IN1
slave_writedata[29] => downstream_data_in[75].IN1
slave_writedata[30] => downstream_data_in[76].IN1
slave_writedata[31] => downstream_data_in[77].IN1
master_address[0] <= <GND>
master_address[1] <= <GND>
master_address[2] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[3] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[4] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[5] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[6] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[7] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[8] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[9] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[10] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[11] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[12] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[13] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[14] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[15] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[16] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[17] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[18] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[19] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[20] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_address[21] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_byteenable[0] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_byteenable[1] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_byteenable[2] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_byteenable[3] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[0] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[1] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[2] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[3] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[4] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[5] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[6] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[7] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[8] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[9] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[10] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[11] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[12] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[13] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[14] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[15] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[16] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[17] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[18] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_nativeaddress[19] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_read <= master_read.DB_MAX_OUTPUT_PORT_TYPE
master_write <= master_write.DB_MAX_OUTPUT_PORT_TYPE
master_writedata[0] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[1] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[2] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[3] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[4] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[5] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[6] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[7] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[8] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[9] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[10] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[11] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[12] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[13] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[14] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[15] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[16] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[17] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[18] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[19] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[20] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[21] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[22] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[23] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[24] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[25] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[26] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[27] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[28] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[29] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[30] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
master_writedata[31] <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.q
slave_endofpacket <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[0] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[1] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[2] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[3] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[4] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[5] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[6] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[7] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[8] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[9] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[10] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[11] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[12] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[13] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[14] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[15] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[16] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[17] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[18] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[19] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[20] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[21] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[22] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[23] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[24] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[25] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[26] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[27] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[28] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[29] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[30] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdata[31] <= slow_peripheral_bridge_upstream_fifo:the_upstream_fifo.q
slave_readdatavalid <= slave_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
slave_waitrequest <= slow_peripheral_bridge_downstream_fifo:the_downstream_fifo.wrfull


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
data[35] => data[35].IN1
data[36] => data[36].IN1
data[37] => data[37].IN1
data[38] => data[38].IN1
data[39] => data[39].IN1
data[40] => data[40].IN1
data[41] => data[41].IN1
data[42] => data[42].IN1
data[43] => data[43].IN1
data[44] => data[44].IN1
data[45] => data[45].IN1
data[46] => data[46].IN1
data[47] => data[47].IN1
data[48] => data[48].IN1
data[49] => data[49].IN1
data[50] => data[50].IN1
data[51] => data[51].IN1
data[52] => data[52].IN1
data[53] => data[53].IN1
data[54] => data[54].IN1
data[55] => data[55].IN1
data[56] => data[56].IN1
data[57] => data[57].IN1
data[58] => data[58].IN1
data[59] => data[59].IN1
data[60] => data[60].IN1
data[61] => data[61].IN1
data[62] => data[62].IN1
data[63] => data[63].IN1
data[64] => data[64].IN1
data[65] => data[65].IN1
data[66] => data[66].IN1
data[67] => data[67].IN1
data[68] => data[68].IN1
data[69] => data[69].IN1
data[70] => data[70].IN1
data[71] => data[71].IN1
data[72] => data[72].IN1
data[73] => data[73].IN1
data[74] => data[74].IN1
data[75] => data[75].IN1
data[76] => data[76].IN1
data[77] => data[77].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:downstream_fifo.q
q[1] <= dcfifo:downstream_fifo.q
q[2] <= dcfifo:downstream_fifo.q
q[3] <= dcfifo:downstream_fifo.q
q[4] <= dcfifo:downstream_fifo.q
q[5] <= dcfifo:downstream_fifo.q
q[6] <= dcfifo:downstream_fifo.q
q[7] <= dcfifo:downstream_fifo.q
q[8] <= dcfifo:downstream_fifo.q
q[9] <= dcfifo:downstream_fifo.q
q[10] <= dcfifo:downstream_fifo.q
q[11] <= dcfifo:downstream_fifo.q
q[12] <= dcfifo:downstream_fifo.q
q[13] <= dcfifo:downstream_fifo.q
q[14] <= dcfifo:downstream_fifo.q
q[15] <= dcfifo:downstream_fifo.q
q[16] <= dcfifo:downstream_fifo.q
q[17] <= dcfifo:downstream_fifo.q
q[18] <= dcfifo:downstream_fifo.q
q[19] <= dcfifo:downstream_fifo.q
q[20] <= dcfifo:downstream_fifo.q
q[21] <= dcfifo:downstream_fifo.q
q[22] <= dcfifo:downstream_fifo.q
q[23] <= dcfifo:downstream_fifo.q
q[24] <= dcfifo:downstream_fifo.q
q[25] <= dcfifo:downstream_fifo.q
q[26] <= dcfifo:downstream_fifo.q
q[27] <= dcfifo:downstream_fifo.q
q[28] <= dcfifo:downstream_fifo.q
q[29] <= dcfifo:downstream_fifo.q
q[30] <= dcfifo:downstream_fifo.q
q[31] <= dcfifo:downstream_fifo.q
q[32] <= dcfifo:downstream_fifo.q
q[33] <= dcfifo:downstream_fifo.q
q[34] <= dcfifo:downstream_fifo.q
q[35] <= dcfifo:downstream_fifo.q
q[36] <= dcfifo:downstream_fifo.q
q[37] <= dcfifo:downstream_fifo.q
q[38] <= dcfifo:downstream_fifo.q
q[39] <= dcfifo:downstream_fifo.q
q[40] <= dcfifo:downstream_fifo.q
q[41] <= dcfifo:downstream_fifo.q
q[42] <= dcfifo:downstream_fifo.q
q[43] <= dcfifo:downstream_fifo.q
q[44] <= dcfifo:downstream_fifo.q
q[45] <= dcfifo:downstream_fifo.q
q[46] <= dcfifo:downstream_fifo.q
q[47] <= dcfifo:downstream_fifo.q
q[48] <= dcfifo:downstream_fifo.q
q[49] <= dcfifo:downstream_fifo.q
q[50] <= dcfifo:downstream_fifo.q
q[51] <= dcfifo:downstream_fifo.q
q[52] <= dcfifo:downstream_fifo.q
q[53] <= dcfifo:downstream_fifo.q
q[54] <= dcfifo:downstream_fifo.q
q[55] <= dcfifo:downstream_fifo.q
q[56] <= dcfifo:downstream_fifo.q
q[57] <= dcfifo:downstream_fifo.q
q[58] <= dcfifo:downstream_fifo.q
q[59] <= dcfifo:downstream_fifo.q
q[60] <= dcfifo:downstream_fifo.q
q[61] <= dcfifo:downstream_fifo.q
q[62] <= dcfifo:downstream_fifo.q
q[63] <= dcfifo:downstream_fifo.q
q[64] <= dcfifo:downstream_fifo.q
q[65] <= dcfifo:downstream_fifo.q
q[66] <= dcfifo:downstream_fifo.q
q[67] <= dcfifo:downstream_fifo.q
q[68] <= dcfifo:downstream_fifo.q
q[69] <= dcfifo:downstream_fifo.q
q[70] <= dcfifo:downstream_fifo.q
q[71] <= dcfifo:downstream_fifo.q
q[72] <= dcfifo:downstream_fifo.q
q[73] <= dcfifo:downstream_fifo.q
q[74] <= dcfifo:downstream_fifo.q
q[75] <= dcfifo:downstream_fifo.q
q[76] <= dcfifo:downstream_fifo.q
q[77] <= dcfifo:downstream_fifo.q
rdempty <= dcfifo:downstream_fifo.rdempty
wrfull <= dcfifo:downstream_fifo.wrfull


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
data[0] => dcfifo_kuf1:auto_generated.data[0]
data[1] => dcfifo_kuf1:auto_generated.data[1]
data[2] => dcfifo_kuf1:auto_generated.data[2]
data[3] => dcfifo_kuf1:auto_generated.data[3]
data[4] => dcfifo_kuf1:auto_generated.data[4]
data[5] => dcfifo_kuf1:auto_generated.data[5]
data[6] => dcfifo_kuf1:auto_generated.data[6]
data[7] => dcfifo_kuf1:auto_generated.data[7]
data[8] => dcfifo_kuf1:auto_generated.data[8]
data[9] => dcfifo_kuf1:auto_generated.data[9]
data[10] => dcfifo_kuf1:auto_generated.data[10]
data[11] => dcfifo_kuf1:auto_generated.data[11]
data[12] => dcfifo_kuf1:auto_generated.data[12]
data[13] => dcfifo_kuf1:auto_generated.data[13]
data[14] => dcfifo_kuf1:auto_generated.data[14]
data[15] => dcfifo_kuf1:auto_generated.data[15]
data[16] => dcfifo_kuf1:auto_generated.data[16]
data[17] => dcfifo_kuf1:auto_generated.data[17]
data[18] => dcfifo_kuf1:auto_generated.data[18]
data[19] => dcfifo_kuf1:auto_generated.data[19]
data[20] => dcfifo_kuf1:auto_generated.data[20]
data[21] => dcfifo_kuf1:auto_generated.data[21]
data[22] => dcfifo_kuf1:auto_generated.data[22]
data[23] => dcfifo_kuf1:auto_generated.data[23]
data[24] => dcfifo_kuf1:auto_generated.data[24]
data[25] => dcfifo_kuf1:auto_generated.data[25]
data[26] => dcfifo_kuf1:auto_generated.data[26]
data[27] => dcfifo_kuf1:auto_generated.data[27]
data[28] => dcfifo_kuf1:auto_generated.data[28]
data[29] => dcfifo_kuf1:auto_generated.data[29]
data[30] => dcfifo_kuf1:auto_generated.data[30]
data[31] => dcfifo_kuf1:auto_generated.data[31]
data[32] => dcfifo_kuf1:auto_generated.data[32]
data[33] => dcfifo_kuf1:auto_generated.data[33]
data[34] => dcfifo_kuf1:auto_generated.data[34]
data[35] => dcfifo_kuf1:auto_generated.data[35]
data[36] => dcfifo_kuf1:auto_generated.data[36]
data[37] => dcfifo_kuf1:auto_generated.data[37]
data[38] => dcfifo_kuf1:auto_generated.data[38]
data[39] => dcfifo_kuf1:auto_generated.data[39]
data[40] => dcfifo_kuf1:auto_generated.data[40]
data[41] => dcfifo_kuf1:auto_generated.data[41]
data[42] => dcfifo_kuf1:auto_generated.data[42]
data[43] => dcfifo_kuf1:auto_generated.data[43]
data[44] => dcfifo_kuf1:auto_generated.data[44]
data[45] => dcfifo_kuf1:auto_generated.data[45]
data[46] => dcfifo_kuf1:auto_generated.data[46]
data[47] => dcfifo_kuf1:auto_generated.data[47]
data[48] => dcfifo_kuf1:auto_generated.data[48]
data[49] => dcfifo_kuf1:auto_generated.data[49]
data[50] => dcfifo_kuf1:auto_generated.data[50]
data[51] => dcfifo_kuf1:auto_generated.data[51]
data[52] => dcfifo_kuf1:auto_generated.data[52]
data[53] => dcfifo_kuf1:auto_generated.data[53]
data[54] => dcfifo_kuf1:auto_generated.data[54]
data[55] => dcfifo_kuf1:auto_generated.data[55]
data[56] => dcfifo_kuf1:auto_generated.data[56]
data[57] => dcfifo_kuf1:auto_generated.data[57]
data[58] => dcfifo_kuf1:auto_generated.data[58]
data[59] => dcfifo_kuf1:auto_generated.data[59]
data[60] => dcfifo_kuf1:auto_generated.data[60]
data[61] => dcfifo_kuf1:auto_generated.data[61]
data[62] => dcfifo_kuf1:auto_generated.data[62]
data[63] => dcfifo_kuf1:auto_generated.data[63]
data[64] => dcfifo_kuf1:auto_generated.data[64]
data[65] => dcfifo_kuf1:auto_generated.data[65]
data[66] => dcfifo_kuf1:auto_generated.data[66]
data[67] => dcfifo_kuf1:auto_generated.data[67]
data[68] => dcfifo_kuf1:auto_generated.data[68]
data[69] => dcfifo_kuf1:auto_generated.data[69]
data[70] => dcfifo_kuf1:auto_generated.data[70]
data[71] => dcfifo_kuf1:auto_generated.data[71]
data[72] => dcfifo_kuf1:auto_generated.data[72]
data[73] => dcfifo_kuf1:auto_generated.data[73]
data[74] => dcfifo_kuf1:auto_generated.data[74]
data[75] => dcfifo_kuf1:auto_generated.data[75]
data[76] => dcfifo_kuf1:auto_generated.data[76]
data[77] => dcfifo_kuf1:auto_generated.data[77]
q[0] <= dcfifo_kuf1:auto_generated.q[0]
q[1] <= dcfifo_kuf1:auto_generated.q[1]
q[2] <= dcfifo_kuf1:auto_generated.q[2]
q[3] <= dcfifo_kuf1:auto_generated.q[3]
q[4] <= dcfifo_kuf1:auto_generated.q[4]
q[5] <= dcfifo_kuf1:auto_generated.q[5]
q[6] <= dcfifo_kuf1:auto_generated.q[6]
q[7] <= dcfifo_kuf1:auto_generated.q[7]
q[8] <= dcfifo_kuf1:auto_generated.q[8]
q[9] <= dcfifo_kuf1:auto_generated.q[9]
q[10] <= dcfifo_kuf1:auto_generated.q[10]
q[11] <= dcfifo_kuf1:auto_generated.q[11]
q[12] <= dcfifo_kuf1:auto_generated.q[12]
q[13] <= dcfifo_kuf1:auto_generated.q[13]
q[14] <= dcfifo_kuf1:auto_generated.q[14]
q[15] <= dcfifo_kuf1:auto_generated.q[15]
q[16] <= dcfifo_kuf1:auto_generated.q[16]
q[17] <= dcfifo_kuf1:auto_generated.q[17]
q[18] <= dcfifo_kuf1:auto_generated.q[18]
q[19] <= dcfifo_kuf1:auto_generated.q[19]
q[20] <= dcfifo_kuf1:auto_generated.q[20]
q[21] <= dcfifo_kuf1:auto_generated.q[21]
q[22] <= dcfifo_kuf1:auto_generated.q[22]
q[23] <= dcfifo_kuf1:auto_generated.q[23]
q[24] <= dcfifo_kuf1:auto_generated.q[24]
q[25] <= dcfifo_kuf1:auto_generated.q[25]
q[26] <= dcfifo_kuf1:auto_generated.q[26]
q[27] <= dcfifo_kuf1:auto_generated.q[27]
q[28] <= dcfifo_kuf1:auto_generated.q[28]
q[29] <= dcfifo_kuf1:auto_generated.q[29]
q[30] <= dcfifo_kuf1:auto_generated.q[30]
q[31] <= dcfifo_kuf1:auto_generated.q[31]
q[32] <= dcfifo_kuf1:auto_generated.q[32]
q[33] <= dcfifo_kuf1:auto_generated.q[33]
q[34] <= dcfifo_kuf1:auto_generated.q[34]
q[35] <= dcfifo_kuf1:auto_generated.q[35]
q[36] <= dcfifo_kuf1:auto_generated.q[36]
q[37] <= dcfifo_kuf1:auto_generated.q[37]
q[38] <= dcfifo_kuf1:auto_generated.q[38]
q[39] <= dcfifo_kuf1:auto_generated.q[39]
q[40] <= dcfifo_kuf1:auto_generated.q[40]
q[41] <= dcfifo_kuf1:auto_generated.q[41]
q[42] <= dcfifo_kuf1:auto_generated.q[42]
q[43] <= dcfifo_kuf1:auto_generated.q[43]
q[44] <= dcfifo_kuf1:auto_generated.q[44]
q[45] <= dcfifo_kuf1:auto_generated.q[45]
q[46] <= dcfifo_kuf1:auto_generated.q[46]
q[47] <= dcfifo_kuf1:auto_generated.q[47]
q[48] <= dcfifo_kuf1:auto_generated.q[48]
q[49] <= dcfifo_kuf1:auto_generated.q[49]
q[50] <= dcfifo_kuf1:auto_generated.q[50]
q[51] <= dcfifo_kuf1:auto_generated.q[51]
q[52] <= dcfifo_kuf1:auto_generated.q[52]
q[53] <= dcfifo_kuf1:auto_generated.q[53]
q[54] <= dcfifo_kuf1:auto_generated.q[54]
q[55] <= dcfifo_kuf1:auto_generated.q[55]
q[56] <= dcfifo_kuf1:auto_generated.q[56]
q[57] <= dcfifo_kuf1:auto_generated.q[57]
q[58] <= dcfifo_kuf1:auto_generated.q[58]
q[59] <= dcfifo_kuf1:auto_generated.q[59]
q[60] <= dcfifo_kuf1:auto_generated.q[60]
q[61] <= dcfifo_kuf1:auto_generated.q[61]
q[62] <= dcfifo_kuf1:auto_generated.q[62]
q[63] <= dcfifo_kuf1:auto_generated.q[63]
q[64] <= dcfifo_kuf1:auto_generated.q[64]
q[65] <= dcfifo_kuf1:auto_generated.q[65]
q[66] <= dcfifo_kuf1:auto_generated.q[66]
q[67] <= dcfifo_kuf1:auto_generated.q[67]
q[68] <= dcfifo_kuf1:auto_generated.q[68]
q[69] <= dcfifo_kuf1:auto_generated.q[69]
q[70] <= dcfifo_kuf1:auto_generated.q[70]
q[71] <= dcfifo_kuf1:auto_generated.q[71]
q[72] <= dcfifo_kuf1:auto_generated.q[72]
q[73] <= dcfifo_kuf1:auto_generated.q[73]
q[74] <= dcfifo_kuf1:auto_generated.q[74]
q[75] <= dcfifo_kuf1:auto_generated.q[75]
q[76] <= dcfifo_kuf1:auto_generated.q[76]
q[77] <= dcfifo_kuf1:auto_generated.q[77]
rdclk => dcfifo_kuf1:auto_generated.rdclk
rdreq => dcfifo_kuf1:auto_generated.rdreq
wrclk => dcfifo_kuf1:auto_generated.wrclk
wrreq => dcfifo_kuf1:auto_generated.wrreq
aclr => dcfifo_kuf1:auto_generated.aclr
rdempty <= dcfifo_kuf1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_kuf1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated
aclr => a_graycounter_g47:rdptr_g1p.aclr
aclr => a_graycounter_cic:wrptr_g1p.aclr
aclr => altsyncram_ri31:fifo_ram.aclr1
aclr => delayed_wrptr_g[4].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[4].IN0
aclr => rs_dgwp_reg[4].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[4].IN0
aclr => ws_dgrp_reg[4].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_ri31:fifo_ram.data_a[0]
data[1] => altsyncram_ri31:fifo_ram.data_a[1]
data[2] => altsyncram_ri31:fifo_ram.data_a[2]
data[3] => altsyncram_ri31:fifo_ram.data_a[3]
data[4] => altsyncram_ri31:fifo_ram.data_a[4]
data[5] => altsyncram_ri31:fifo_ram.data_a[5]
data[6] => altsyncram_ri31:fifo_ram.data_a[6]
data[7] => altsyncram_ri31:fifo_ram.data_a[7]
data[8] => altsyncram_ri31:fifo_ram.data_a[8]
data[9] => altsyncram_ri31:fifo_ram.data_a[9]
data[10] => altsyncram_ri31:fifo_ram.data_a[10]
data[11] => altsyncram_ri31:fifo_ram.data_a[11]
data[12] => altsyncram_ri31:fifo_ram.data_a[12]
data[13] => altsyncram_ri31:fifo_ram.data_a[13]
data[14] => altsyncram_ri31:fifo_ram.data_a[14]
data[15] => altsyncram_ri31:fifo_ram.data_a[15]
data[16] => altsyncram_ri31:fifo_ram.data_a[16]
data[17] => altsyncram_ri31:fifo_ram.data_a[17]
data[18] => altsyncram_ri31:fifo_ram.data_a[18]
data[19] => altsyncram_ri31:fifo_ram.data_a[19]
data[20] => altsyncram_ri31:fifo_ram.data_a[20]
data[21] => altsyncram_ri31:fifo_ram.data_a[21]
data[22] => altsyncram_ri31:fifo_ram.data_a[22]
data[23] => altsyncram_ri31:fifo_ram.data_a[23]
data[24] => altsyncram_ri31:fifo_ram.data_a[24]
data[25] => altsyncram_ri31:fifo_ram.data_a[25]
data[26] => altsyncram_ri31:fifo_ram.data_a[26]
data[27] => altsyncram_ri31:fifo_ram.data_a[27]
data[28] => altsyncram_ri31:fifo_ram.data_a[28]
data[29] => altsyncram_ri31:fifo_ram.data_a[29]
data[30] => altsyncram_ri31:fifo_ram.data_a[30]
data[31] => altsyncram_ri31:fifo_ram.data_a[31]
data[32] => altsyncram_ri31:fifo_ram.data_a[32]
data[33] => altsyncram_ri31:fifo_ram.data_a[33]
data[34] => altsyncram_ri31:fifo_ram.data_a[34]
data[35] => altsyncram_ri31:fifo_ram.data_a[35]
data[36] => altsyncram_ri31:fifo_ram.data_a[36]
data[37] => altsyncram_ri31:fifo_ram.data_a[37]
data[38] => altsyncram_ri31:fifo_ram.data_a[38]
data[39] => altsyncram_ri31:fifo_ram.data_a[39]
data[40] => altsyncram_ri31:fifo_ram.data_a[40]
data[41] => altsyncram_ri31:fifo_ram.data_a[41]
data[42] => altsyncram_ri31:fifo_ram.data_a[42]
data[43] => altsyncram_ri31:fifo_ram.data_a[43]
data[44] => altsyncram_ri31:fifo_ram.data_a[44]
data[45] => altsyncram_ri31:fifo_ram.data_a[45]
data[46] => altsyncram_ri31:fifo_ram.data_a[46]
data[47] => altsyncram_ri31:fifo_ram.data_a[47]
data[48] => altsyncram_ri31:fifo_ram.data_a[48]
data[49] => altsyncram_ri31:fifo_ram.data_a[49]
data[50] => altsyncram_ri31:fifo_ram.data_a[50]
data[51] => altsyncram_ri31:fifo_ram.data_a[51]
data[52] => altsyncram_ri31:fifo_ram.data_a[52]
data[53] => altsyncram_ri31:fifo_ram.data_a[53]
data[54] => altsyncram_ri31:fifo_ram.data_a[54]
data[55] => altsyncram_ri31:fifo_ram.data_a[55]
data[56] => altsyncram_ri31:fifo_ram.data_a[56]
data[57] => altsyncram_ri31:fifo_ram.data_a[57]
data[58] => altsyncram_ri31:fifo_ram.data_a[58]
data[59] => altsyncram_ri31:fifo_ram.data_a[59]
data[60] => altsyncram_ri31:fifo_ram.data_a[60]
data[61] => altsyncram_ri31:fifo_ram.data_a[61]
data[62] => altsyncram_ri31:fifo_ram.data_a[62]
data[63] => altsyncram_ri31:fifo_ram.data_a[63]
data[64] => altsyncram_ri31:fifo_ram.data_a[64]
data[65] => altsyncram_ri31:fifo_ram.data_a[65]
data[66] => altsyncram_ri31:fifo_ram.data_a[66]
data[67] => altsyncram_ri31:fifo_ram.data_a[67]
data[68] => altsyncram_ri31:fifo_ram.data_a[68]
data[69] => altsyncram_ri31:fifo_ram.data_a[69]
data[70] => altsyncram_ri31:fifo_ram.data_a[70]
data[71] => altsyncram_ri31:fifo_ram.data_a[71]
data[72] => altsyncram_ri31:fifo_ram.data_a[72]
data[73] => altsyncram_ri31:fifo_ram.data_a[73]
data[74] => altsyncram_ri31:fifo_ram.data_a[74]
data[75] => altsyncram_ri31:fifo_ram.data_a[75]
data[76] => altsyncram_ri31:fifo_ram.data_a[76]
data[77] => altsyncram_ri31:fifo_ram.data_a[77]
q[0] <= altsyncram_ri31:fifo_ram.q_b[0]
q[1] <= altsyncram_ri31:fifo_ram.q_b[1]
q[2] <= altsyncram_ri31:fifo_ram.q_b[2]
q[3] <= altsyncram_ri31:fifo_ram.q_b[3]
q[4] <= altsyncram_ri31:fifo_ram.q_b[4]
q[5] <= altsyncram_ri31:fifo_ram.q_b[5]
q[6] <= altsyncram_ri31:fifo_ram.q_b[6]
q[7] <= altsyncram_ri31:fifo_ram.q_b[7]
q[8] <= altsyncram_ri31:fifo_ram.q_b[8]
q[9] <= altsyncram_ri31:fifo_ram.q_b[9]
q[10] <= altsyncram_ri31:fifo_ram.q_b[10]
q[11] <= altsyncram_ri31:fifo_ram.q_b[11]
q[12] <= altsyncram_ri31:fifo_ram.q_b[12]
q[13] <= altsyncram_ri31:fifo_ram.q_b[13]
q[14] <= altsyncram_ri31:fifo_ram.q_b[14]
q[15] <= altsyncram_ri31:fifo_ram.q_b[15]
q[16] <= altsyncram_ri31:fifo_ram.q_b[16]
q[17] <= altsyncram_ri31:fifo_ram.q_b[17]
q[18] <= altsyncram_ri31:fifo_ram.q_b[18]
q[19] <= altsyncram_ri31:fifo_ram.q_b[19]
q[20] <= altsyncram_ri31:fifo_ram.q_b[20]
q[21] <= altsyncram_ri31:fifo_ram.q_b[21]
q[22] <= altsyncram_ri31:fifo_ram.q_b[22]
q[23] <= altsyncram_ri31:fifo_ram.q_b[23]
q[24] <= altsyncram_ri31:fifo_ram.q_b[24]
q[25] <= altsyncram_ri31:fifo_ram.q_b[25]
q[26] <= altsyncram_ri31:fifo_ram.q_b[26]
q[27] <= altsyncram_ri31:fifo_ram.q_b[27]
q[28] <= altsyncram_ri31:fifo_ram.q_b[28]
q[29] <= altsyncram_ri31:fifo_ram.q_b[29]
q[30] <= altsyncram_ri31:fifo_ram.q_b[30]
q[31] <= altsyncram_ri31:fifo_ram.q_b[31]
q[32] <= altsyncram_ri31:fifo_ram.q_b[32]
q[33] <= altsyncram_ri31:fifo_ram.q_b[33]
q[34] <= altsyncram_ri31:fifo_ram.q_b[34]
q[35] <= altsyncram_ri31:fifo_ram.q_b[35]
q[36] <= altsyncram_ri31:fifo_ram.q_b[36]
q[37] <= altsyncram_ri31:fifo_ram.q_b[37]
q[38] <= altsyncram_ri31:fifo_ram.q_b[38]
q[39] <= altsyncram_ri31:fifo_ram.q_b[39]
q[40] <= altsyncram_ri31:fifo_ram.q_b[40]
q[41] <= altsyncram_ri31:fifo_ram.q_b[41]
q[42] <= altsyncram_ri31:fifo_ram.q_b[42]
q[43] <= altsyncram_ri31:fifo_ram.q_b[43]
q[44] <= altsyncram_ri31:fifo_ram.q_b[44]
q[45] <= altsyncram_ri31:fifo_ram.q_b[45]
q[46] <= altsyncram_ri31:fifo_ram.q_b[46]
q[47] <= altsyncram_ri31:fifo_ram.q_b[47]
q[48] <= altsyncram_ri31:fifo_ram.q_b[48]
q[49] <= altsyncram_ri31:fifo_ram.q_b[49]
q[50] <= altsyncram_ri31:fifo_ram.q_b[50]
q[51] <= altsyncram_ri31:fifo_ram.q_b[51]
q[52] <= altsyncram_ri31:fifo_ram.q_b[52]
q[53] <= altsyncram_ri31:fifo_ram.q_b[53]
q[54] <= altsyncram_ri31:fifo_ram.q_b[54]
q[55] <= altsyncram_ri31:fifo_ram.q_b[55]
q[56] <= altsyncram_ri31:fifo_ram.q_b[56]
q[57] <= altsyncram_ri31:fifo_ram.q_b[57]
q[58] <= altsyncram_ri31:fifo_ram.q_b[58]
q[59] <= altsyncram_ri31:fifo_ram.q_b[59]
q[60] <= altsyncram_ri31:fifo_ram.q_b[60]
q[61] <= altsyncram_ri31:fifo_ram.q_b[61]
q[62] <= altsyncram_ri31:fifo_ram.q_b[62]
q[63] <= altsyncram_ri31:fifo_ram.q_b[63]
q[64] <= altsyncram_ri31:fifo_ram.q_b[64]
q[65] <= altsyncram_ri31:fifo_ram.q_b[65]
q[66] <= altsyncram_ri31:fifo_ram.q_b[66]
q[67] <= altsyncram_ri31:fifo_ram.q_b[67]
q[68] <= altsyncram_ri31:fifo_ram.q_b[68]
q[69] <= altsyncram_ri31:fifo_ram.q_b[69]
q[70] <= altsyncram_ri31:fifo_ram.q_b[70]
q[71] <= altsyncram_ri31:fifo_ram.q_b[71]
q[72] <= altsyncram_ri31:fifo_ram.q_b[72]
q[73] <= altsyncram_ri31:fifo_ram.q_b[73]
q[74] <= altsyncram_ri31:fifo_ram.q_b[74]
q[75] <= altsyncram_ri31:fifo_ram.q_b[75]
q[76] <= altsyncram_ri31:fifo_ram.q_b[76]
q[77] <= altsyncram_ri31:fifo_ram.q_b[77]
rdclk => a_graycounter_g47:rdptr_g1p.clock
rdclk => altsyncram_ri31:fifo_ram.clock1
rdclk => alt_synch_pipe_fkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_cic:wrptr_g1p.clock
wrclk => altsyncram_ri31:fifo_ram.clock0
wrclk => alt_synch_pipe_ikd:ws_dgrp.clock
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|a_graycounter_g47:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|a_graycounter_cic:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|altsyncram_ri31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
aclr1 => ram_block11a33.CLR1
aclr1 => ram_block11a34.CLR1
aclr1 => ram_block11a35.CLR1
aclr1 => ram_block11a36.CLR1
aclr1 => ram_block11a37.CLR1
aclr1 => ram_block11a38.CLR1
aclr1 => ram_block11a39.CLR1
aclr1 => ram_block11a40.CLR1
aclr1 => ram_block11a41.CLR1
aclr1 => ram_block11a42.CLR1
aclr1 => ram_block11a43.CLR1
aclr1 => ram_block11a44.CLR1
aclr1 => ram_block11a45.CLR1
aclr1 => ram_block11a46.CLR1
aclr1 => ram_block11a47.CLR1
aclr1 => ram_block11a48.CLR1
aclr1 => ram_block11a49.CLR1
aclr1 => ram_block11a50.CLR1
aclr1 => ram_block11a51.CLR1
aclr1 => ram_block11a52.CLR1
aclr1 => ram_block11a53.CLR1
aclr1 => ram_block11a54.CLR1
aclr1 => ram_block11a55.CLR1
aclr1 => ram_block11a56.CLR1
aclr1 => ram_block11a57.CLR1
aclr1 => ram_block11a58.CLR1
aclr1 => ram_block11a59.CLR1
aclr1 => ram_block11a60.CLR1
aclr1 => ram_block11a61.CLR1
aclr1 => ram_block11a62.CLR1
aclr1 => ram_block11a63.CLR1
aclr1 => ram_block11a64.CLR1
aclr1 => ram_block11a65.CLR1
aclr1 => ram_block11a66.CLR1
aclr1 => ram_block11a67.CLR1
aclr1 => ram_block11a68.CLR1
aclr1 => ram_block11a69.CLR1
aclr1 => ram_block11a70.CLR1
aclr1 => ram_block11a71.CLR1
aclr1 => ram_block11a72.CLR1
aclr1 => ram_block11a73.CLR1
aclr1 => ram_block11a74.CLR1
aclr1 => ram_block11a75.CLR1
aclr1 => ram_block11a76.CLR1
aclr1 => ram_block11a77.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[0] => ram_block11a36.PORTAADDR
address_a[0] => ram_block11a37.PORTAADDR
address_a[0] => ram_block11a38.PORTAADDR
address_a[0] => ram_block11a39.PORTAADDR
address_a[0] => ram_block11a40.PORTAADDR
address_a[0] => ram_block11a41.PORTAADDR
address_a[0] => ram_block11a42.PORTAADDR
address_a[0] => ram_block11a43.PORTAADDR
address_a[0] => ram_block11a44.PORTAADDR
address_a[0] => ram_block11a45.PORTAADDR
address_a[0] => ram_block11a46.PORTAADDR
address_a[0] => ram_block11a47.PORTAADDR
address_a[0] => ram_block11a48.PORTAADDR
address_a[0] => ram_block11a49.PORTAADDR
address_a[0] => ram_block11a50.PORTAADDR
address_a[0] => ram_block11a51.PORTAADDR
address_a[0] => ram_block11a52.PORTAADDR
address_a[0] => ram_block11a53.PORTAADDR
address_a[0] => ram_block11a54.PORTAADDR
address_a[0] => ram_block11a55.PORTAADDR
address_a[0] => ram_block11a56.PORTAADDR
address_a[0] => ram_block11a57.PORTAADDR
address_a[0] => ram_block11a58.PORTAADDR
address_a[0] => ram_block11a59.PORTAADDR
address_a[0] => ram_block11a60.PORTAADDR
address_a[0] => ram_block11a61.PORTAADDR
address_a[0] => ram_block11a62.PORTAADDR
address_a[0] => ram_block11a63.PORTAADDR
address_a[0] => ram_block11a64.PORTAADDR
address_a[0] => ram_block11a65.PORTAADDR
address_a[0] => ram_block11a66.PORTAADDR
address_a[0] => ram_block11a67.PORTAADDR
address_a[0] => ram_block11a68.PORTAADDR
address_a[0] => ram_block11a69.PORTAADDR
address_a[0] => ram_block11a70.PORTAADDR
address_a[0] => ram_block11a71.PORTAADDR
address_a[0] => ram_block11a72.PORTAADDR
address_a[0] => ram_block11a73.PORTAADDR
address_a[0] => ram_block11a74.PORTAADDR
address_a[0] => ram_block11a75.PORTAADDR
address_a[0] => ram_block11a76.PORTAADDR
address_a[0] => ram_block11a77.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[1] => ram_block11a36.PORTAADDR1
address_a[1] => ram_block11a37.PORTAADDR1
address_a[1] => ram_block11a38.PORTAADDR1
address_a[1] => ram_block11a39.PORTAADDR1
address_a[1] => ram_block11a40.PORTAADDR1
address_a[1] => ram_block11a41.PORTAADDR1
address_a[1] => ram_block11a42.PORTAADDR1
address_a[1] => ram_block11a43.PORTAADDR1
address_a[1] => ram_block11a44.PORTAADDR1
address_a[1] => ram_block11a45.PORTAADDR1
address_a[1] => ram_block11a46.PORTAADDR1
address_a[1] => ram_block11a47.PORTAADDR1
address_a[1] => ram_block11a48.PORTAADDR1
address_a[1] => ram_block11a49.PORTAADDR1
address_a[1] => ram_block11a50.PORTAADDR1
address_a[1] => ram_block11a51.PORTAADDR1
address_a[1] => ram_block11a52.PORTAADDR1
address_a[1] => ram_block11a53.PORTAADDR1
address_a[1] => ram_block11a54.PORTAADDR1
address_a[1] => ram_block11a55.PORTAADDR1
address_a[1] => ram_block11a56.PORTAADDR1
address_a[1] => ram_block11a57.PORTAADDR1
address_a[1] => ram_block11a58.PORTAADDR1
address_a[1] => ram_block11a59.PORTAADDR1
address_a[1] => ram_block11a60.PORTAADDR1
address_a[1] => ram_block11a61.PORTAADDR1
address_a[1] => ram_block11a62.PORTAADDR1
address_a[1] => ram_block11a63.PORTAADDR1
address_a[1] => ram_block11a64.PORTAADDR1
address_a[1] => ram_block11a65.PORTAADDR1
address_a[1] => ram_block11a66.PORTAADDR1
address_a[1] => ram_block11a67.PORTAADDR1
address_a[1] => ram_block11a68.PORTAADDR1
address_a[1] => ram_block11a69.PORTAADDR1
address_a[1] => ram_block11a70.PORTAADDR1
address_a[1] => ram_block11a71.PORTAADDR1
address_a[1] => ram_block11a72.PORTAADDR1
address_a[1] => ram_block11a73.PORTAADDR1
address_a[1] => ram_block11a74.PORTAADDR1
address_a[1] => ram_block11a75.PORTAADDR1
address_a[1] => ram_block11a76.PORTAADDR1
address_a[1] => ram_block11a77.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[2] => ram_block11a36.PORTAADDR2
address_a[2] => ram_block11a37.PORTAADDR2
address_a[2] => ram_block11a38.PORTAADDR2
address_a[2] => ram_block11a39.PORTAADDR2
address_a[2] => ram_block11a40.PORTAADDR2
address_a[2] => ram_block11a41.PORTAADDR2
address_a[2] => ram_block11a42.PORTAADDR2
address_a[2] => ram_block11a43.PORTAADDR2
address_a[2] => ram_block11a44.PORTAADDR2
address_a[2] => ram_block11a45.PORTAADDR2
address_a[2] => ram_block11a46.PORTAADDR2
address_a[2] => ram_block11a47.PORTAADDR2
address_a[2] => ram_block11a48.PORTAADDR2
address_a[2] => ram_block11a49.PORTAADDR2
address_a[2] => ram_block11a50.PORTAADDR2
address_a[2] => ram_block11a51.PORTAADDR2
address_a[2] => ram_block11a52.PORTAADDR2
address_a[2] => ram_block11a53.PORTAADDR2
address_a[2] => ram_block11a54.PORTAADDR2
address_a[2] => ram_block11a55.PORTAADDR2
address_a[2] => ram_block11a56.PORTAADDR2
address_a[2] => ram_block11a57.PORTAADDR2
address_a[2] => ram_block11a58.PORTAADDR2
address_a[2] => ram_block11a59.PORTAADDR2
address_a[2] => ram_block11a60.PORTAADDR2
address_a[2] => ram_block11a61.PORTAADDR2
address_a[2] => ram_block11a62.PORTAADDR2
address_a[2] => ram_block11a63.PORTAADDR2
address_a[2] => ram_block11a64.PORTAADDR2
address_a[2] => ram_block11a65.PORTAADDR2
address_a[2] => ram_block11a66.PORTAADDR2
address_a[2] => ram_block11a67.PORTAADDR2
address_a[2] => ram_block11a68.PORTAADDR2
address_a[2] => ram_block11a69.PORTAADDR2
address_a[2] => ram_block11a70.PORTAADDR2
address_a[2] => ram_block11a71.PORTAADDR2
address_a[2] => ram_block11a72.PORTAADDR2
address_a[2] => ram_block11a73.PORTAADDR2
address_a[2] => ram_block11a74.PORTAADDR2
address_a[2] => ram_block11a75.PORTAADDR2
address_a[2] => ram_block11a76.PORTAADDR2
address_a[2] => ram_block11a77.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[3] => ram_block11a36.PORTAADDR3
address_a[3] => ram_block11a37.PORTAADDR3
address_a[3] => ram_block11a38.PORTAADDR3
address_a[3] => ram_block11a39.PORTAADDR3
address_a[3] => ram_block11a40.PORTAADDR3
address_a[3] => ram_block11a41.PORTAADDR3
address_a[3] => ram_block11a42.PORTAADDR3
address_a[3] => ram_block11a43.PORTAADDR3
address_a[3] => ram_block11a44.PORTAADDR3
address_a[3] => ram_block11a45.PORTAADDR3
address_a[3] => ram_block11a46.PORTAADDR3
address_a[3] => ram_block11a47.PORTAADDR3
address_a[3] => ram_block11a48.PORTAADDR3
address_a[3] => ram_block11a49.PORTAADDR3
address_a[3] => ram_block11a50.PORTAADDR3
address_a[3] => ram_block11a51.PORTAADDR3
address_a[3] => ram_block11a52.PORTAADDR3
address_a[3] => ram_block11a53.PORTAADDR3
address_a[3] => ram_block11a54.PORTAADDR3
address_a[3] => ram_block11a55.PORTAADDR3
address_a[3] => ram_block11a56.PORTAADDR3
address_a[3] => ram_block11a57.PORTAADDR3
address_a[3] => ram_block11a58.PORTAADDR3
address_a[3] => ram_block11a59.PORTAADDR3
address_a[3] => ram_block11a60.PORTAADDR3
address_a[3] => ram_block11a61.PORTAADDR3
address_a[3] => ram_block11a62.PORTAADDR3
address_a[3] => ram_block11a63.PORTAADDR3
address_a[3] => ram_block11a64.PORTAADDR3
address_a[3] => ram_block11a65.PORTAADDR3
address_a[3] => ram_block11a66.PORTAADDR3
address_a[3] => ram_block11a67.PORTAADDR3
address_a[3] => ram_block11a68.PORTAADDR3
address_a[3] => ram_block11a69.PORTAADDR3
address_a[3] => ram_block11a70.PORTAADDR3
address_a[3] => ram_block11a71.PORTAADDR3
address_a[3] => ram_block11a72.PORTAADDR3
address_a[3] => ram_block11a73.PORTAADDR3
address_a[3] => ram_block11a74.PORTAADDR3
address_a[3] => ram_block11a75.PORTAADDR3
address_a[3] => ram_block11a76.PORTAADDR3
address_a[3] => ram_block11a77.PORTAADDR3
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[0] => ram_block11a36.PORTBADDR
address_b[0] => ram_block11a37.PORTBADDR
address_b[0] => ram_block11a38.PORTBADDR
address_b[0] => ram_block11a39.PORTBADDR
address_b[0] => ram_block11a40.PORTBADDR
address_b[0] => ram_block11a41.PORTBADDR
address_b[0] => ram_block11a42.PORTBADDR
address_b[0] => ram_block11a43.PORTBADDR
address_b[0] => ram_block11a44.PORTBADDR
address_b[0] => ram_block11a45.PORTBADDR
address_b[0] => ram_block11a46.PORTBADDR
address_b[0] => ram_block11a47.PORTBADDR
address_b[0] => ram_block11a48.PORTBADDR
address_b[0] => ram_block11a49.PORTBADDR
address_b[0] => ram_block11a50.PORTBADDR
address_b[0] => ram_block11a51.PORTBADDR
address_b[0] => ram_block11a52.PORTBADDR
address_b[0] => ram_block11a53.PORTBADDR
address_b[0] => ram_block11a54.PORTBADDR
address_b[0] => ram_block11a55.PORTBADDR
address_b[0] => ram_block11a56.PORTBADDR
address_b[0] => ram_block11a57.PORTBADDR
address_b[0] => ram_block11a58.PORTBADDR
address_b[0] => ram_block11a59.PORTBADDR
address_b[0] => ram_block11a60.PORTBADDR
address_b[0] => ram_block11a61.PORTBADDR
address_b[0] => ram_block11a62.PORTBADDR
address_b[0] => ram_block11a63.PORTBADDR
address_b[0] => ram_block11a64.PORTBADDR
address_b[0] => ram_block11a65.PORTBADDR
address_b[0] => ram_block11a66.PORTBADDR
address_b[0] => ram_block11a67.PORTBADDR
address_b[0] => ram_block11a68.PORTBADDR
address_b[0] => ram_block11a69.PORTBADDR
address_b[0] => ram_block11a70.PORTBADDR
address_b[0] => ram_block11a71.PORTBADDR
address_b[0] => ram_block11a72.PORTBADDR
address_b[0] => ram_block11a73.PORTBADDR
address_b[0] => ram_block11a74.PORTBADDR
address_b[0] => ram_block11a75.PORTBADDR
address_b[0] => ram_block11a76.PORTBADDR
address_b[0] => ram_block11a77.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[1] => ram_block11a36.PORTBADDR1
address_b[1] => ram_block11a37.PORTBADDR1
address_b[1] => ram_block11a38.PORTBADDR1
address_b[1] => ram_block11a39.PORTBADDR1
address_b[1] => ram_block11a40.PORTBADDR1
address_b[1] => ram_block11a41.PORTBADDR1
address_b[1] => ram_block11a42.PORTBADDR1
address_b[1] => ram_block11a43.PORTBADDR1
address_b[1] => ram_block11a44.PORTBADDR1
address_b[1] => ram_block11a45.PORTBADDR1
address_b[1] => ram_block11a46.PORTBADDR1
address_b[1] => ram_block11a47.PORTBADDR1
address_b[1] => ram_block11a48.PORTBADDR1
address_b[1] => ram_block11a49.PORTBADDR1
address_b[1] => ram_block11a50.PORTBADDR1
address_b[1] => ram_block11a51.PORTBADDR1
address_b[1] => ram_block11a52.PORTBADDR1
address_b[1] => ram_block11a53.PORTBADDR1
address_b[1] => ram_block11a54.PORTBADDR1
address_b[1] => ram_block11a55.PORTBADDR1
address_b[1] => ram_block11a56.PORTBADDR1
address_b[1] => ram_block11a57.PORTBADDR1
address_b[1] => ram_block11a58.PORTBADDR1
address_b[1] => ram_block11a59.PORTBADDR1
address_b[1] => ram_block11a60.PORTBADDR1
address_b[1] => ram_block11a61.PORTBADDR1
address_b[1] => ram_block11a62.PORTBADDR1
address_b[1] => ram_block11a63.PORTBADDR1
address_b[1] => ram_block11a64.PORTBADDR1
address_b[1] => ram_block11a65.PORTBADDR1
address_b[1] => ram_block11a66.PORTBADDR1
address_b[1] => ram_block11a67.PORTBADDR1
address_b[1] => ram_block11a68.PORTBADDR1
address_b[1] => ram_block11a69.PORTBADDR1
address_b[1] => ram_block11a70.PORTBADDR1
address_b[1] => ram_block11a71.PORTBADDR1
address_b[1] => ram_block11a72.PORTBADDR1
address_b[1] => ram_block11a73.PORTBADDR1
address_b[1] => ram_block11a74.PORTBADDR1
address_b[1] => ram_block11a75.PORTBADDR1
address_b[1] => ram_block11a76.PORTBADDR1
address_b[1] => ram_block11a77.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[2] => ram_block11a36.PORTBADDR2
address_b[2] => ram_block11a37.PORTBADDR2
address_b[2] => ram_block11a38.PORTBADDR2
address_b[2] => ram_block11a39.PORTBADDR2
address_b[2] => ram_block11a40.PORTBADDR2
address_b[2] => ram_block11a41.PORTBADDR2
address_b[2] => ram_block11a42.PORTBADDR2
address_b[2] => ram_block11a43.PORTBADDR2
address_b[2] => ram_block11a44.PORTBADDR2
address_b[2] => ram_block11a45.PORTBADDR2
address_b[2] => ram_block11a46.PORTBADDR2
address_b[2] => ram_block11a47.PORTBADDR2
address_b[2] => ram_block11a48.PORTBADDR2
address_b[2] => ram_block11a49.PORTBADDR2
address_b[2] => ram_block11a50.PORTBADDR2
address_b[2] => ram_block11a51.PORTBADDR2
address_b[2] => ram_block11a52.PORTBADDR2
address_b[2] => ram_block11a53.PORTBADDR2
address_b[2] => ram_block11a54.PORTBADDR2
address_b[2] => ram_block11a55.PORTBADDR2
address_b[2] => ram_block11a56.PORTBADDR2
address_b[2] => ram_block11a57.PORTBADDR2
address_b[2] => ram_block11a58.PORTBADDR2
address_b[2] => ram_block11a59.PORTBADDR2
address_b[2] => ram_block11a60.PORTBADDR2
address_b[2] => ram_block11a61.PORTBADDR2
address_b[2] => ram_block11a62.PORTBADDR2
address_b[2] => ram_block11a63.PORTBADDR2
address_b[2] => ram_block11a64.PORTBADDR2
address_b[2] => ram_block11a65.PORTBADDR2
address_b[2] => ram_block11a66.PORTBADDR2
address_b[2] => ram_block11a67.PORTBADDR2
address_b[2] => ram_block11a68.PORTBADDR2
address_b[2] => ram_block11a69.PORTBADDR2
address_b[2] => ram_block11a70.PORTBADDR2
address_b[2] => ram_block11a71.PORTBADDR2
address_b[2] => ram_block11a72.PORTBADDR2
address_b[2] => ram_block11a73.PORTBADDR2
address_b[2] => ram_block11a74.PORTBADDR2
address_b[2] => ram_block11a75.PORTBADDR2
address_b[2] => ram_block11a76.PORTBADDR2
address_b[2] => ram_block11a77.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[3] => ram_block11a36.PORTBADDR3
address_b[3] => ram_block11a37.PORTBADDR3
address_b[3] => ram_block11a38.PORTBADDR3
address_b[3] => ram_block11a39.PORTBADDR3
address_b[3] => ram_block11a40.PORTBADDR3
address_b[3] => ram_block11a41.PORTBADDR3
address_b[3] => ram_block11a42.PORTBADDR3
address_b[3] => ram_block11a43.PORTBADDR3
address_b[3] => ram_block11a44.PORTBADDR3
address_b[3] => ram_block11a45.PORTBADDR3
address_b[3] => ram_block11a46.PORTBADDR3
address_b[3] => ram_block11a47.PORTBADDR3
address_b[3] => ram_block11a48.PORTBADDR3
address_b[3] => ram_block11a49.PORTBADDR3
address_b[3] => ram_block11a50.PORTBADDR3
address_b[3] => ram_block11a51.PORTBADDR3
address_b[3] => ram_block11a52.PORTBADDR3
address_b[3] => ram_block11a53.PORTBADDR3
address_b[3] => ram_block11a54.PORTBADDR3
address_b[3] => ram_block11a55.PORTBADDR3
address_b[3] => ram_block11a56.PORTBADDR3
address_b[3] => ram_block11a57.PORTBADDR3
address_b[3] => ram_block11a58.PORTBADDR3
address_b[3] => ram_block11a59.PORTBADDR3
address_b[3] => ram_block11a60.PORTBADDR3
address_b[3] => ram_block11a61.PORTBADDR3
address_b[3] => ram_block11a62.PORTBADDR3
address_b[3] => ram_block11a63.PORTBADDR3
address_b[3] => ram_block11a64.PORTBADDR3
address_b[3] => ram_block11a65.PORTBADDR3
address_b[3] => ram_block11a66.PORTBADDR3
address_b[3] => ram_block11a67.PORTBADDR3
address_b[3] => ram_block11a68.PORTBADDR3
address_b[3] => ram_block11a69.PORTBADDR3
address_b[3] => ram_block11a70.PORTBADDR3
address_b[3] => ram_block11a71.PORTBADDR3
address_b[3] => ram_block11a72.PORTBADDR3
address_b[3] => ram_block11a73.PORTBADDR3
address_b[3] => ram_block11a74.PORTBADDR3
address_b[3] => ram_block11a75.PORTBADDR3
address_b[3] => ram_block11a76.PORTBADDR3
address_b[3] => ram_block11a77.PORTBADDR3
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
addressstall_b => ram_block11a33.PORTBADDRSTALL
addressstall_b => ram_block11a34.PORTBADDRSTALL
addressstall_b => ram_block11a35.PORTBADDRSTALL
addressstall_b => ram_block11a36.PORTBADDRSTALL
addressstall_b => ram_block11a37.PORTBADDRSTALL
addressstall_b => ram_block11a38.PORTBADDRSTALL
addressstall_b => ram_block11a39.PORTBADDRSTALL
addressstall_b => ram_block11a40.PORTBADDRSTALL
addressstall_b => ram_block11a41.PORTBADDRSTALL
addressstall_b => ram_block11a42.PORTBADDRSTALL
addressstall_b => ram_block11a43.PORTBADDRSTALL
addressstall_b => ram_block11a44.PORTBADDRSTALL
addressstall_b => ram_block11a45.PORTBADDRSTALL
addressstall_b => ram_block11a46.PORTBADDRSTALL
addressstall_b => ram_block11a47.PORTBADDRSTALL
addressstall_b => ram_block11a48.PORTBADDRSTALL
addressstall_b => ram_block11a49.PORTBADDRSTALL
addressstall_b => ram_block11a50.PORTBADDRSTALL
addressstall_b => ram_block11a51.PORTBADDRSTALL
addressstall_b => ram_block11a52.PORTBADDRSTALL
addressstall_b => ram_block11a53.PORTBADDRSTALL
addressstall_b => ram_block11a54.PORTBADDRSTALL
addressstall_b => ram_block11a55.PORTBADDRSTALL
addressstall_b => ram_block11a56.PORTBADDRSTALL
addressstall_b => ram_block11a57.PORTBADDRSTALL
addressstall_b => ram_block11a58.PORTBADDRSTALL
addressstall_b => ram_block11a59.PORTBADDRSTALL
addressstall_b => ram_block11a60.PORTBADDRSTALL
addressstall_b => ram_block11a61.PORTBADDRSTALL
addressstall_b => ram_block11a62.PORTBADDRSTALL
addressstall_b => ram_block11a63.PORTBADDRSTALL
addressstall_b => ram_block11a64.PORTBADDRSTALL
addressstall_b => ram_block11a65.PORTBADDRSTALL
addressstall_b => ram_block11a66.PORTBADDRSTALL
addressstall_b => ram_block11a67.PORTBADDRSTALL
addressstall_b => ram_block11a68.PORTBADDRSTALL
addressstall_b => ram_block11a69.PORTBADDRSTALL
addressstall_b => ram_block11a70.PORTBADDRSTALL
addressstall_b => ram_block11a71.PORTBADDRSTALL
addressstall_b => ram_block11a72.PORTBADDRSTALL
addressstall_b => ram_block11a73.PORTBADDRSTALL
addressstall_b => ram_block11a74.PORTBADDRSTALL
addressstall_b => ram_block11a75.PORTBADDRSTALL
addressstall_b => ram_block11a76.PORTBADDRSTALL
addressstall_b => ram_block11a77.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock0 => ram_block11a36.CLK0
clock0 => ram_block11a37.CLK0
clock0 => ram_block11a38.CLK0
clock0 => ram_block11a39.CLK0
clock0 => ram_block11a40.CLK0
clock0 => ram_block11a41.CLK0
clock0 => ram_block11a42.CLK0
clock0 => ram_block11a43.CLK0
clock0 => ram_block11a44.CLK0
clock0 => ram_block11a45.CLK0
clock0 => ram_block11a46.CLK0
clock0 => ram_block11a47.CLK0
clock0 => ram_block11a48.CLK0
clock0 => ram_block11a49.CLK0
clock0 => ram_block11a50.CLK0
clock0 => ram_block11a51.CLK0
clock0 => ram_block11a52.CLK0
clock0 => ram_block11a53.CLK0
clock0 => ram_block11a54.CLK0
clock0 => ram_block11a55.CLK0
clock0 => ram_block11a56.CLK0
clock0 => ram_block11a57.CLK0
clock0 => ram_block11a58.CLK0
clock0 => ram_block11a59.CLK0
clock0 => ram_block11a60.CLK0
clock0 => ram_block11a61.CLK0
clock0 => ram_block11a62.CLK0
clock0 => ram_block11a63.CLK0
clock0 => ram_block11a64.CLK0
clock0 => ram_block11a65.CLK0
clock0 => ram_block11a66.CLK0
clock0 => ram_block11a67.CLK0
clock0 => ram_block11a68.CLK0
clock0 => ram_block11a69.CLK0
clock0 => ram_block11a70.CLK0
clock0 => ram_block11a71.CLK0
clock0 => ram_block11a72.CLK0
clock0 => ram_block11a73.CLK0
clock0 => ram_block11a74.CLK0
clock0 => ram_block11a75.CLK0
clock0 => ram_block11a76.CLK0
clock0 => ram_block11a77.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
clock1 => ram_block11a36.CLK1
clock1 => ram_block11a37.CLK1
clock1 => ram_block11a38.CLK1
clock1 => ram_block11a39.CLK1
clock1 => ram_block11a40.CLK1
clock1 => ram_block11a41.CLK1
clock1 => ram_block11a42.CLK1
clock1 => ram_block11a43.CLK1
clock1 => ram_block11a44.CLK1
clock1 => ram_block11a45.CLK1
clock1 => ram_block11a46.CLK1
clock1 => ram_block11a47.CLK1
clock1 => ram_block11a48.CLK1
clock1 => ram_block11a49.CLK1
clock1 => ram_block11a50.CLK1
clock1 => ram_block11a51.CLK1
clock1 => ram_block11a52.CLK1
clock1 => ram_block11a53.CLK1
clock1 => ram_block11a54.CLK1
clock1 => ram_block11a55.CLK1
clock1 => ram_block11a56.CLK1
clock1 => ram_block11a57.CLK1
clock1 => ram_block11a58.CLK1
clock1 => ram_block11a59.CLK1
clock1 => ram_block11a60.CLK1
clock1 => ram_block11a61.CLK1
clock1 => ram_block11a62.CLK1
clock1 => ram_block11a63.CLK1
clock1 => ram_block11a64.CLK1
clock1 => ram_block11a65.CLK1
clock1 => ram_block11a66.CLK1
clock1 => ram_block11a67.CLK1
clock1 => ram_block11a68.CLK1
clock1 => ram_block11a69.CLK1
clock1 => ram_block11a70.CLK1
clock1 => ram_block11a71.CLK1
clock1 => ram_block11a72.CLK1
clock1 => ram_block11a73.CLK1
clock1 => ram_block11a74.CLK1
clock1 => ram_block11a75.CLK1
clock1 => ram_block11a76.CLK1
clock1 => ram_block11a77.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
clocken1 => ram_block11a32.ENA1
clocken1 => ram_block11a33.ENA1
clocken1 => ram_block11a34.ENA1
clocken1 => ram_block11a35.ENA1
clocken1 => ram_block11a36.ENA1
clocken1 => ram_block11a37.ENA1
clocken1 => ram_block11a38.ENA1
clocken1 => ram_block11a39.ENA1
clocken1 => ram_block11a40.ENA1
clocken1 => ram_block11a41.ENA1
clocken1 => ram_block11a42.ENA1
clocken1 => ram_block11a43.ENA1
clocken1 => ram_block11a44.ENA1
clocken1 => ram_block11a45.ENA1
clocken1 => ram_block11a46.ENA1
clocken1 => ram_block11a47.ENA1
clocken1 => ram_block11a48.ENA1
clocken1 => ram_block11a49.ENA1
clocken1 => ram_block11a50.ENA1
clocken1 => ram_block11a51.ENA1
clocken1 => ram_block11a52.ENA1
clocken1 => ram_block11a53.ENA1
clocken1 => ram_block11a54.ENA1
clocken1 => ram_block11a55.ENA1
clocken1 => ram_block11a56.ENA1
clocken1 => ram_block11a57.ENA1
clocken1 => ram_block11a58.ENA1
clocken1 => ram_block11a59.ENA1
clocken1 => ram_block11a60.ENA1
clocken1 => ram_block11a61.ENA1
clocken1 => ram_block11a62.ENA1
clocken1 => ram_block11a63.ENA1
clocken1 => ram_block11a64.ENA1
clocken1 => ram_block11a65.ENA1
clocken1 => ram_block11a66.ENA1
clocken1 => ram_block11a67.ENA1
clocken1 => ram_block11a68.ENA1
clocken1 => ram_block11a69.ENA1
clocken1 => ram_block11a70.ENA1
clocken1 => ram_block11a71.ENA1
clocken1 => ram_block11a72.ENA1
clocken1 => ram_block11a73.ENA1
clocken1 => ram_block11a74.ENA1
clocken1 => ram_block11a75.ENA1
clocken1 => ram_block11a76.ENA1
clocken1 => ram_block11a77.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
data_a[33] => ram_block11a33.PORTADATAIN
data_a[34] => ram_block11a34.PORTADATAIN
data_a[35] => ram_block11a35.PORTADATAIN
data_a[36] => ram_block11a36.PORTADATAIN
data_a[37] => ram_block11a37.PORTADATAIN
data_a[38] => ram_block11a38.PORTADATAIN
data_a[39] => ram_block11a39.PORTADATAIN
data_a[40] => ram_block11a40.PORTADATAIN
data_a[41] => ram_block11a41.PORTADATAIN
data_a[42] => ram_block11a42.PORTADATAIN
data_a[43] => ram_block11a43.PORTADATAIN
data_a[44] => ram_block11a44.PORTADATAIN
data_a[45] => ram_block11a45.PORTADATAIN
data_a[46] => ram_block11a46.PORTADATAIN
data_a[47] => ram_block11a47.PORTADATAIN
data_a[48] => ram_block11a48.PORTADATAIN
data_a[49] => ram_block11a49.PORTADATAIN
data_a[50] => ram_block11a50.PORTADATAIN
data_a[51] => ram_block11a51.PORTADATAIN
data_a[52] => ram_block11a52.PORTADATAIN
data_a[53] => ram_block11a53.PORTADATAIN
data_a[54] => ram_block11a54.PORTADATAIN
data_a[55] => ram_block11a55.PORTADATAIN
data_a[56] => ram_block11a56.PORTADATAIN
data_a[57] => ram_block11a57.PORTADATAIN
data_a[58] => ram_block11a58.PORTADATAIN
data_a[59] => ram_block11a59.PORTADATAIN
data_a[60] => ram_block11a60.PORTADATAIN
data_a[61] => ram_block11a61.PORTADATAIN
data_a[62] => ram_block11a62.PORTADATAIN
data_a[63] => ram_block11a63.PORTADATAIN
data_a[64] => ram_block11a64.PORTADATAIN
data_a[65] => ram_block11a65.PORTADATAIN
data_a[66] => ram_block11a66.PORTADATAIN
data_a[67] => ram_block11a67.PORTADATAIN
data_a[68] => ram_block11a68.PORTADATAIN
data_a[69] => ram_block11a69.PORTADATAIN
data_a[70] => ram_block11a70.PORTADATAIN
data_a[71] => ram_block11a71.PORTADATAIN
data_a[72] => ram_block11a72.PORTADATAIN
data_a[73] => ram_block11a73.PORTADATAIN
data_a[74] => ram_block11a74.PORTADATAIN
data_a[75] => ram_block11a75.PORTADATAIN
data_a[76] => ram_block11a76.PORTADATAIN
data_a[77] => ram_block11a77.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
q_b[32] <= ram_block11a32.PORTBDATAOUT
q_b[33] <= ram_block11a33.PORTBDATAOUT
q_b[34] <= ram_block11a34.PORTBDATAOUT
q_b[35] <= ram_block11a35.PORTBDATAOUT
q_b[36] <= ram_block11a36.PORTBDATAOUT
q_b[37] <= ram_block11a37.PORTBDATAOUT
q_b[38] <= ram_block11a38.PORTBDATAOUT
q_b[39] <= ram_block11a39.PORTBDATAOUT
q_b[40] <= ram_block11a40.PORTBDATAOUT
q_b[41] <= ram_block11a41.PORTBDATAOUT
q_b[42] <= ram_block11a42.PORTBDATAOUT
q_b[43] <= ram_block11a43.PORTBDATAOUT
q_b[44] <= ram_block11a44.PORTBDATAOUT
q_b[45] <= ram_block11a45.PORTBDATAOUT
q_b[46] <= ram_block11a46.PORTBDATAOUT
q_b[47] <= ram_block11a47.PORTBDATAOUT
q_b[48] <= ram_block11a48.PORTBDATAOUT
q_b[49] <= ram_block11a49.PORTBDATAOUT
q_b[50] <= ram_block11a50.PORTBDATAOUT
q_b[51] <= ram_block11a51.PORTBDATAOUT
q_b[52] <= ram_block11a52.PORTBDATAOUT
q_b[53] <= ram_block11a53.PORTBDATAOUT
q_b[54] <= ram_block11a54.PORTBDATAOUT
q_b[55] <= ram_block11a55.PORTBDATAOUT
q_b[56] <= ram_block11a56.PORTBDATAOUT
q_b[57] <= ram_block11a57.PORTBDATAOUT
q_b[58] <= ram_block11a58.PORTBDATAOUT
q_b[59] <= ram_block11a59.PORTBDATAOUT
q_b[60] <= ram_block11a60.PORTBDATAOUT
q_b[61] <= ram_block11a61.PORTBDATAOUT
q_b[62] <= ram_block11a62.PORTBDATAOUT
q_b[63] <= ram_block11a63.PORTBDATAOUT
q_b[64] <= ram_block11a64.PORTBDATAOUT
q_b[65] <= ram_block11a65.PORTBDATAOUT
q_b[66] <= ram_block11a66.PORTBDATAOUT
q_b[67] <= ram_block11a67.PORTBDATAOUT
q_b[68] <= ram_block11a68.PORTBDATAOUT
q_b[69] <= ram_block11a69.PORTBDATAOUT
q_b[70] <= ram_block11a70.PORTBDATAOUT
q_b[71] <= ram_block11a71.PORTBDATAOUT
q_b[72] <= ram_block11a72.PORTBDATAOUT
q_b[73] <= ram_block11a73.PORTBDATAOUT
q_b[74] <= ram_block11a74.PORTBDATAOUT
q_b[75] <= ram_block11a75.PORTBDATAOUT
q_b[76] <= ram_block11a76.PORTBDATAOUT
q_b[77] <= ram_block11a77.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a33.PORTAWE
wren_a => ram_block11a34.PORTAWE
wren_a => ram_block11a35.PORTAWE
wren_a => ram_block11a36.PORTAWE
wren_a => ram_block11a37.PORTAWE
wren_a => ram_block11a38.PORTAWE
wren_a => ram_block11a39.PORTAWE
wren_a => ram_block11a40.PORTAWE
wren_a => ram_block11a41.PORTAWE
wren_a => ram_block11a42.PORTAWE
wren_a => ram_block11a43.PORTAWE
wren_a => ram_block11a44.PORTAWE
wren_a => ram_block11a45.PORTAWE
wren_a => ram_block11a46.PORTAWE
wren_a => ram_block11a47.PORTAWE
wren_a => ram_block11a48.PORTAWE
wren_a => ram_block11a49.PORTAWE
wren_a => ram_block11a50.PORTAWE
wren_a => ram_block11a51.PORTAWE
wren_a => ram_block11a52.PORTAWE
wren_a => ram_block11a53.PORTAWE
wren_a => ram_block11a54.PORTAWE
wren_a => ram_block11a55.PORTAWE
wren_a => ram_block11a56.PORTAWE
wren_a => ram_block11a57.PORTAWE
wren_a => ram_block11a58.PORTAWE
wren_a => ram_block11a59.PORTAWE
wren_a => ram_block11a60.PORTAWE
wren_a => ram_block11a61.PORTAWE
wren_a => ram_block11a62.PORTAWE
wren_a => ram_block11a63.PORTAWE
wren_a => ram_block11a64.PORTAWE
wren_a => ram_block11a65.PORTAWE
wren_a => ram_block11a66.PORTAWE
wren_a => ram_block11a67.PORTAWE
wren_a => ram_block11a68.PORTAWE
wren_a => ram_block11a69.PORTAWE
wren_a => ram_block11a70.PORTAWE
wren_a => ram_block11a71.PORTAWE
wren_a => ram_block11a72.PORTAWE
wren_a => ram_block11a73.PORTAWE
wren_a => ram_block11a74.PORTAWE
wren_a => ram_block11a75.PORTAWE
wren_a => ram_block11a76.PORTAWE
wren_a => ram_block11a77.PORTAWE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
clock => dffpipe_hd9:dffpipe12.clock
clrn => dffpipe_hd9:dffpipe12.clrn
d[0] => dffpipe_hd9:dffpipe12.d[0]
d[1] => dffpipe_hd9:dffpipe12.d[1]
d[2] => dffpipe_hd9:dffpipe12.d[2]
d[3] => dffpipe_hd9:dffpipe12.d[3]
d[4] => dffpipe_hd9:dffpipe12.d[4]
q[0] <= dffpipe_hd9:dffpipe12.q[0]
q[1] <= dffpipe_hd9:dffpipe12.q[1]
q[2] <= dffpipe_hd9:dffpipe12.q[2]
q[3] <= dffpipe_hd9:dffpipe12.q[3]
q[4] <= dffpipe_hd9:dffpipe12.q[4]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe12
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp
clock => dffpipe_id9:dffpipe15.clock
clrn => dffpipe_id9:dffpipe15.clrn
d[0] => dffpipe_id9:dffpipe15.d[0]
d[1] => dffpipe_id9:dffpipe15.d[1]
d[2] => dffpipe_id9:dffpipe15.d[2]
d[3] => dffpipe_id9:dffpipe15.d[3]
d[4] => dffpipe_id9:dffpipe15.d[4]
q[0] <= dffpipe_id9:dffpipe15.q[0]
q[1] <= dffpipe_id9:dffpipe15.q[1]
q[2] <= dffpipe_id9:dffpipe15.q[2]
q[3] <= dffpipe_id9:dffpipe15.q[3]
q[4] <= dffpipe_id9:dffpipe15.q[4]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe15
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|cmpr_056:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|cmpr_v46:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|cmpr_056:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|cmpr_v46:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|cmpr_056:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|cmpr_v46:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|cmpr_056:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|cmpr_v46:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
dataa[1] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1
datab[1] => aneb_result_wire[0].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:upstream_fifo.q
q[1] <= dcfifo:upstream_fifo.q
q[2] <= dcfifo:upstream_fifo.q
q[3] <= dcfifo:upstream_fifo.q
q[4] <= dcfifo:upstream_fifo.q
q[5] <= dcfifo:upstream_fifo.q
q[6] <= dcfifo:upstream_fifo.q
q[7] <= dcfifo:upstream_fifo.q
q[8] <= dcfifo:upstream_fifo.q
q[9] <= dcfifo:upstream_fifo.q
q[10] <= dcfifo:upstream_fifo.q
q[11] <= dcfifo:upstream_fifo.q
q[12] <= dcfifo:upstream_fifo.q
q[13] <= dcfifo:upstream_fifo.q
q[14] <= dcfifo:upstream_fifo.q
q[15] <= dcfifo:upstream_fifo.q
q[16] <= dcfifo:upstream_fifo.q
q[17] <= dcfifo:upstream_fifo.q
q[18] <= dcfifo:upstream_fifo.q
q[19] <= dcfifo:upstream_fifo.q
q[20] <= dcfifo:upstream_fifo.q
q[21] <= dcfifo:upstream_fifo.q
q[22] <= dcfifo:upstream_fifo.q
q[23] <= dcfifo:upstream_fifo.q
q[24] <= dcfifo:upstream_fifo.q
q[25] <= dcfifo:upstream_fifo.q
q[26] <= dcfifo:upstream_fifo.q
q[27] <= dcfifo:upstream_fifo.q
q[28] <= dcfifo:upstream_fifo.q
q[29] <= dcfifo:upstream_fifo.q
q[30] <= dcfifo:upstream_fifo.q
q[31] <= dcfifo:upstream_fifo.q
q[32] <= dcfifo:upstream_fifo.q
rdempty <= dcfifo:upstream_fifo.rdempty
wrusedw[0] <= dcfifo:upstream_fifo.wrusedw
wrusedw[1] <= dcfifo:upstream_fifo.wrusedw
wrusedw[2] <= dcfifo:upstream_fifo.wrusedw
wrusedw[3] <= dcfifo:upstream_fifo.wrusedw
wrusedw[4] <= dcfifo:upstream_fifo.wrusedw
wrusedw[5] <= dcfifo:upstream_fifo.wrusedw


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
data[0] => dcfifo_u1g1:auto_generated.data[0]
data[1] => dcfifo_u1g1:auto_generated.data[1]
data[2] => dcfifo_u1g1:auto_generated.data[2]
data[3] => dcfifo_u1g1:auto_generated.data[3]
data[4] => dcfifo_u1g1:auto_generated.data[4]
data[5] => dcfifo_u1g1:auto_generated.data[5]
data[6] => dcfifo_u1g1:auto_generated.data[6]
data[7] => dcfifo_u1g1:auto_generated.data[7]
data[8] => dcfifo_u1g1:auto_generated.data[8]
data[9] => dcfifo_u1g1:auto_generated.data[9]
data[10] => dcfifo_u1g1:auto_generated.data[10]
data[11] => dcfifo_u1g1:auto_generated.data[11]
data[12] => dcfifo_u1g1:auto_generated.data[12]
data[13] => dcfifo_u1g1:auto_generated.data[13]
data[14] => dcfifo_u1g1:auto_generated.data[14]
data[15] => dcfifo_u1g1:auto_generated.data[15]
data[16] => dcfifo_u1g1:auto_generated.data[16]
data[17] => dcfifo_u1g1:auto_generated.data[17]
data[18] => dcfifo_u1g1:auto_generated.data[18]
data[19] => dcfifo_u1g1:auto_generated.data[19]
data[20] => dcfifo_u1g1:auto_generated.data[20]
data[21] => dcfifo_u1g1:auto_generated.data[21]
data[22] => dcfifo_u1g1:auto_generated.data[22]
data[23] => dcfifo_u1g1:auto_generated.data[23]
data[24] => dcfifo_u1g1:auto_generated.data[24]
data[25] => dcfifo_u1g1:auto_generated.data[25]
data[26] => dcfifo_u1g1:auto_generated.data[26]
data[27] => dcfifo_u1g1:auto_generated.data[27]
data[28] => dcfifo_u1g1:auto_generated.data[28]
data[29] => dcfifo_u1g1:auto_generated.data[29]
data[30] => dcfifo_u1g1:auto_generated.data[30]
data[31] => dcfifo_u1g1:auto_generated.data[31]
data[32] => dcfifo_u1g1:auto_generated.data[32]
q[0] <= dcfifo_u1g1:auto_generated.q[0]
q[1] <= dcfifo_u1g1:auto_generated.q[1]
q[2] <= dcfifo_u1g1:auto_generated.q[2]
q[3] <= dcfifo_u1g1:auto_generated.q[3]
q[4] <= dcfifo_u1g1:auto_generated.q[4]
q[5] <= dcfifo_u1g1:auto_generated.q[5]
q[6] <= dcfifo_u1g1:auto_generated.q[6]
q[7] <= dcfifo_u1g1:auto_generated.q[7]
q[8] <= dcfifo_u1g1:auto_generated.q[8]
q[9] <= dcfifo_u1g1:auto_generated.q[9]
q[10] <= dcfifo_u1g1:auto_generated.q[10]
q[11] <= dcfifo_u1g1:auto_generated.q[11]
q[12] <= dcfifo_u1g1:auto_generated.q[12]
q[13] <= dcfifo_u1g1:auto_generated.q[13]
q[14] <= dcfifo_u1g1:auto_generated.q[14]
q[15] <= dcfifo_u1g1:auto_generated.q[15]
q[16] <= dcfifo_u1g1:auto_generated.q[16]
q[17] <= dcfifo_u1g1:auto_generated.q[17]
q[18] <= dcfifo_u1g1:auto_generated.q[18]
q[19] <= dcfifo_u1g1:auto_generated.q[19]
q[20] <= dcfifo_u1g1:auto_generated.q[20]
q[21] <= dcfifo_u1g1:auto_generated.q[21]
q[22] <= dcfifo_u1g1:auto_generated.q[22]
q[23] <= dcfifo_u1g1:auto_generated.q[23]
q[24] <= dcfifo_u1g1:auto_generated.q[24]
q[25] <= dcfifo_u1g1:auto_generated.q[25]
q[26] <= dcfifo_u1g1:auto_generated.q[26]
q[27] <= dcfifo_u1g1:auto_generated.q[27]
q[28] <= dcfifo_u1g1:auto_generated.q[28]
q[29] <= dcfifo_u1g1:auto_generated.q[29]
q[30] <= dcfifo_u1g1:auto_generated.q[30]
q[31] <= dcfifo_u1g1:auto_generated.q[31]
q[32] <= dcfifo_u1g1:auto_generated.q[32]
rdclk => dcfifo_u1g1:auto_generated.rdclk
rdreq => dcfifo_u1g1:auto_generated.rdreq
wrclk => dcfifo_u1g1:auto_generated.wrclk
wrreq => dcfifo_u1g1:auto_generated.wrreq
aclr => dcfifo_u1g1:auto_generated.aclr
rdempty <= dcfifo_u1g1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
wrusedw[0] <= dcfifo_u1g1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_u1g1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_u1g1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_u1g1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_u1g1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_u1g1:auto_generated.wrusedw[5]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
aclr => a_graycounter_i47:rdptr_g1p.aclr
aclr => a_graycounter_eic:wrptr_g1p.aclr
aclr => altsyncram_di31:fifo_ram.aclr1
aclr => delayed_wrptr_g[6].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[6].IN0
aclr => rs_dgwp_reg[6].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[6].IN0
aclr => ws_dgrp_reg[6].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_di31:fifo_ram.data_a[0]
data[1] => altsyncram_di31:fifo_ram.data_a[1]
data[2] => altsyncram_di31:fifo_ram.data_a[2]
data[3] => altsyncram_di31:fifo_ram.data_a[3]
data[4] => altsyncram_di31:fifo_ram.data_a[4]
data[5] => altsyncram_di31:fifo_ram.data_a[5]
data[6] => altsyncram_di31:fifo_ram.data_a[6]
data[7] => altsyncram_di31:fifo_ram.data_a[7]
data[8] => altsyncram_di31:fifo_ram.data_a[8]
data[9] => altsyncram_di31:fifo_ram.data_a[9]
data[10] => altsyncram_di31:fifo_ram.data_a[10]
data[11] => altsyncram_di31:fifo_ram.data_a[11]
data[12] => altsyncram_di31:fifo_ram.data_a[12]
data[13] => altsyncram_di31:fifo_ram.data_a[13]
data[14] => altsyncram_di31:fifo_ram.data_a[14]
data[15] => altsyncram_di31:fifo_ram.data_a[15]
data[16] => altsyncram_di31:fifo_ram.data_a[16]
data[17] => altsyncram_di31:fifo_ram.data_a[17]
data[18] => altsyncram_di31:fifo_ram.data_a[18]
data[19] => altsyncram_di31:fifo_ram.data_a[19]
data[20] => altsyncram_di31:fifo_ram.data_a[20]
data[21] => altsyncram_di31:fifo_ram.data_a[21]
data[22] => altsyncram_di31:fifo_ram.data_a[22]
data[23] => altsyncram_di31:fifo_ram.data_a[23]
data[24] => altsyncram_di31:fifo_ram.data_a[24]
data[25] => altsyncram_di31:fifo_ram.data_a[25]
data[26] => altsyncram_di31:fifo_ram.data_a[26]
data[27] => altsyncram_di31:fifo_ram.data_a[27]
data[28] => altsyncram_di31:fifo_ram.data_a[28]
data[29] => altsyncram_di31:fifo_ram.data_a[29]
data[30] => altsyncram_di31:fifo_ram.data_a[30]
data[31] => altsyncram_di31:fifo_ram.data_a[31]
data[32] => altsyncram_di31:fifo_ram.data_a[32]
q[0] <= altsyncram_di31:fifo_ram.q_b[0]
q[1] <= altsyncram_di31:fifo_ram.q_b[1]
q[2] <= altsyncram_di31:fifo_ram.q_b[2]
q[3] <= altsyncram_di31:fifo_ram.q_b[3]
q[4] <= altsyncram_di31:fifo_ram.q_b[4]
q[5] <= altsyncram_di31:fifo_ram.q_b[5]
q[6] <= altsyncram_di31:fifo_ram.q_b[6]
q[7] <= altsyncram_di31:fifo_ram.q_b[7]
q[8] <= altsyncram_di31:fifo_ram.q_b[8]
q[9] <= altsyncram_di31:fifo_ram.q_b[9]
q[10] <= altsyncram_di31:fifo_ram.q_b[10]
q[11] <= altsyncram_di31:fifo_ram.q_b[11]
q[12] <= altsyncram_di31:fifo_ram.q_b[12]
q[13] <= altsyncram_di31:fifo_ram.q_b[13]
q[14] <= altsyncram_di31:fifo_ram.q_b[14]
q[15] <= altsyncram_di31:fifo_ram.q_b[15]
q[16] <= altsyncram_di31:fifo_ram.q_b[16]
q[17] <= altsyncram_di31:fifo_ram.q_b[17]
q[18] <= altsyncram_di31:fifo_ram.q_b[18]
q[19] <= altsyncram_di31:fifo_ram.q_b[19]
q[20] <= altsyncram_di31:fifo_ram.q_b[20]
q[21] <= altsyncram_di31:fifo_ram.q_b[21]
q[22] <= altsyncram_di31:fifo_ram.q_b[22]
q[23] <= altsyncram_di31:fifo_ram.q_b[23]
q[24] <= altsyncram_di31:fifo_ram.q_b[24]
q[25] <= altsyncram_di31:fifo_ram.q_b[25]
q[26] <= altsyncram_di31:fifo_ram.q_b[26]
q[27] <= altsyncram_di31:fifo_ram.q_b[27]
q[28] <= altsyncram_di31:fifo_ram.q_b[28]
q[29] <= altsyncram_di31:fifo_ram.q_b[29]
q[30] <= altsyncram_di31:fifo_ram.q_b[30]
q[31] <= altsyncram_di31:fifo_ram.q_b[31]
q[32] <= altsyncram_di31:fifo_ram.q_b[32]
rdclk => a_graycounter_i47:rdptr_g1p.clock
rdclk => altsyncram_di31:fifo_ram.clock1
rdclk => alt_synch_pipe_gkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_eic:wrptr_g1p.clock
wrclk => altsyncram_di31:fifo_ram.clock0
wrclk => dffpipe_ed9:ws_brp.clock
wrclk => dffpipe_ed9:ws_bwp.clock
wrclk => alt_synch_pipe_hkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
clocken1 => ram_block11a32.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
data_a[32] => ram_block11a32.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
q_b[32] <= ram_block11a32.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0
wren_a => ram_block11a32.PORTAWE
wren_a => ram_block11a32.ENA0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
clock => dffpipe_fd9:dffpipe12.clock
clrn => dffpipe_fd9:dffpipe12.clrn
d[0] => dffpipe_fd9:dffpipe12.d[0]
d[1] => dffpipe_fd9:dffpipe12.d[1]
d[2] => dffpipe_fd9:dffpipe12.d[2]
d[3] => dffpipe_fd9:dffpipe12.d[3]
d[4] => dffpipe_fd9:dffpipe12.d[4]
d[5] => dffpipe_fd9:dffpipe12.d[5]
d[6] => dffpipe_fd9:dffpipe12.d[6]
q[0] <= dffpipe_fd9:dffpipe12.q[0]
q[1] <= dffpipe_fd9:dffpipe12.q[1]
q[2] <= dffpipe_fd9:dffpipe12.q[2]
q[3] <= dffpipe_fd9:dffpipe12.q[3]
q[4] <= dffpipe_fd9:dffpipe12.q[4]
q[5] <= dffpipe_fd9:dffpipe12.q[5]
q[6] <= dffpipe_fd9:dffpipe12.q[6]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
clock => dffpipe_gd9:dffpipe16.clock
clrn => dffpipe_gd9:dffpipe16.clrn
d[0] => dffpipe_gd9:dffpipe16.d[0]
d[1] => dffpipe_gd9:dffpipe16.d[1]
d[2] => dffpipe_gd9:dffpipe16.d[2]
d[3] => dffpipe_gd9:dffpipe16.d[3]
d[4] => dffpipe_gd9:dffpipe16.d[4]
d[5] => dffpipe_gd9:dffpipe16.d[5]
d[6] => dffpipe_gd9:dffpipe16.d[6]
q[0] <= dffpipe_gd9:dffpipe16.q[0]
q[1] <= dffpipe_gd9:dffpipe16.q[1]
q[2] <= dffpipe_gd9:dffpipe16.q[2]
q[3] <= dffpipe_gd9:dffpipe16.q[3]
q[4] <= dffpipe_gd9:dffpipe16.q[4]
q[5] <= dffpipe_gd9:dffpipe16.q[5]
q[6] <= dffpipe_gd9:dffpipe16.q[6]


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe16
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1
clk => d1_sys_clk_timer_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
reset_n => sys_clk_timer_s1_reset_n.DATAIN
reset_n => d1_sys_clk_timer_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN16
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN15
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN1
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => sys_clk_timer_s1_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => sys_clk_timer_s1_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => sys_clk_timer_s1_address[2].DATAIN
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_sys_clk_timer_s1.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1.IN1
slow_peripheral_bridge_m1_read => sys_clk_timer_s1_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_sys_clk_timer_s1.IN1
slow_peripheral_bridge_m1_write => sys_clk_timer_s1_write_n.IN1
slow_peripheral_bridge_m1_writedata[0] => sys_clk_timer_s1_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => sys_clk_timer_s1_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => sys_clk_timer_s1_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => sys_clk_timer_s1_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => sys_clk_timer_s1_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => sys_clk_timer_s1_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => sys_clk_timer_s1_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => sys_clk_timer_s1_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => sys_clk_timer_s1_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => sys_clk_timer_s1_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => sys_clk_timer_s1_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => sys_clk_timer_s1_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => sys_clk_timer_s1_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => sys_clk_timer_s1_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => sys_clk_timer_s1_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => sys_clk_timer_s1_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~
sys_clk_timer_s1_irq => sys_clk_timer_s1_irq_from_sa.DATAIN
sys_clk_timer_s1_readdata[0] => sys_clk_timer_s1_readdata_from_sa[0].DATAIN
sys_clk_timer_s1_readdata[1] => sys_clk_timer_s1_readdata_from_sa[1].DATAIN
sys_clk_timer_s1_readdata[2] => sys_clk_timer_s1_readdata_from_sa[2].DATAIN
sys_clk_timer_s1_readdata[3] => sys_clk_timer_s1_readdata_from_sa[3].DATAIN
sys_clk_timer_s1_readdata[4] => sys_clk_timer_s1_readdata_from_sa[4].DATAIN
sys_clk_timer_s1_readdata[5] => sys_clk_timer_s1_readdata_from_sa[5].DATAIN
sys_clk_timer_s1_readdata[6] => sys_clk_timer_s1_readdata_from_sa[6].DATAIN
sys_clk_timer_s1_readdata[7] => sys_clk_timer_s1_readdata_from_sa[7].DATAIN
sys_clk_timer_s1_readdata[8] => sys_clk_timer_s1_readdata_from_sa[8].DATAIN
sys_clk_timer_s1_readdata[9] => sys_clk_timer_s1_readdata_from_sa[9].DATAIN
sys_clk_timer_s1_readdata[10] => sys_clk_timer_s1_readdata_from_sa[10].DATAIN
sys_clk_timer_s1_readdata[11] => sys_clk_timer_s1_readdata_from_sa[11].DATAIN
sys_clk_timer_s1_readdata[12] => sys_clk_timer_s1_readdata_from_sa[12].DATAIN
sys_clk_timer_s1_readdata[13] => sys_clk_timer_s1_readdata_from_sa[13].DATAIN
sys_clk_timer_s1_readdata[14] => sys_clk_timer_s1_readdata_from_sa[14].DATAIN
sys_clk_timer_s1_readdata[15] => sys_clk_timer_s1_readdata_from_sa[15].DATAIN
d1_sys_clk_timer_s1_end_xfer <= d1_sys_clk_timer_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_sys_clk_timer_s1 <= slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1 <= slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_sys_clk_timer_s1 <= slow_peripheral_bridge_m1_read_data_valid_sys_clk_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_sys_clk_timer_s1 <= slow_peripheral_bridge_m1_requests_sys_clk_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_address[0] <= slow_peripheral_bridge_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_address[1] <= slow_peripheral_bridge_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_address[2] <= slow_peripheral_bridge_m1_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_chipselect <= slow_peripheral_bridge_m1_qualified_request_sys_clk_timer_s1.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_irq_from_sa <= sys_clk_timer_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[0] <= sys_clk_timer_s1_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[1] <= sys_clk_timer_s1_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[2] <= sys_clk_timer_s1_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[3] <= sys_clk_timer_s1_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[4] <= sys_clk_timer_s1_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[5] <= sys_clk_timer_s1_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[6] <= sys_clk_timer_s1_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[7] <= sys_clk_timer_s1_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[8] <= sys_clk_timer_s1_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[9] <= sys_clk_timer_s1_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[10] <= sys_clk_timer_s1_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[11] <= sys_clk_timer_s1_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[12] <= sys_clk_timer_s1_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[13] <= sys_clk_timer_s1_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[14] <= sys_clk_timer_s1_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_readdata_from_sa[15] <= sys_clk_timer_s1_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_write_n <= sys_clk_timer_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[0] <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[1] <= slow_peripheral_bridge_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[2] <= slow_peripheral_bridge_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[3] <= slow_peripheral_bridge_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[4] <= slow_peripheral_bridge_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[5] <= slow_peripheral_bridge_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[6] <= slow_peripheral_bridge_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[7] <= slow_peripheral_bridge_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[8] <= slow_peripheral_bridge_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[9] <= slow_peripheral_bridge_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[10] <= slow_peripheral_bridge_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[11] <= slow_peripheral_bridge_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[12] <= slow_peripheral_bridge_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[13] <= slow_peripheral_bridge_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[14] <= slow_peripheral_bridge_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
sys_clk_timer_s1_writedata[15] <= slow_peripheral_bridge_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer
address[0] => Equal1.IN30
address[0] => Equal2.IN60
address[0] => Equal3.IN30
address[0] => Equal4.IN60
address[0] => Equal5.IN60
address[0] => Equal6.IN31
address[1] => Equal1.IN60
address[1] => Equal2.IN59
address[1] => Equal3.IN29
address[1] => Equal4.IN29
address[1] => Equal5.IN30
address[1] => Equal6.IN30
address[2] => Equal1.IN29
address[2] => Equal2.IN29
address[2] => Equal3.IN60
address[2] => Equal4.IN59
address[2] => Equal5.IN29
address[2] => Equal6.IN29
chipselect => period_l_wr_strobe.IN0
clk => control_register[0].CLK
clk => control_register[1].CLK
clk => control_register[2].CLK
clk => control_register[3].CLK
clk => counter_snapshot[0].CLK
clk => counter_snapshot[1].CLK
clk => counter_snapshot[2].CLK
clk => counter_snapshot[3].CLK
clk => counter_snapshot[4].CLK
clk => counter_snapshot[5].CLK
clk => counter_snapshot[6].CLK
clk => counter_snapshot[7].CLK
clk => counter_snapshot[8].CLK
clk => counter_snapshot[9].CLK
clk => counter_snapshot[10].CLK
clk => counter_snapshot[11].CLK
clk => counter_snapshot[12].CLK
clk => counter_snapshot[13].CLK
clk => counter_snapshot[14].CLK
clk => counter_snapshot[15].CLK
clk => counter_snapshot[16].CLK
clk => counter_snapshot[17].CLK
clk => counter_snapshot[18].CLK
clk => counter_snapshot[19].CLK
clk => counter_snapshot[20].CLK
clk => counter_snapshot[21].CLK
clk => counter_snapshot[22].CLK
clk => counter_snapshot[23].CLK
clk => counter_snapshot[24].CLK
clk => counter_snapshot[25].CLK
clk => counter_snapshot[26].CLK
clk => counter_snapshot[27].CLK
clk => counter_snapshot[28].CLK
clk => counter_snapshot[29].CLK
clk => counter_snapshot[30].CLK
clk => counter_snapshot[31].CLK
clk => period_h_register[0].CLK
clk => period_h_register[1].CLK
clk => period_h_register[2].CLK
clk => period_h_register[3].CLK
clk => period_h_register[4].CLK
clk => period_h_register[5].CLK
clk => period_h_register[6].CLK
clk => period_h_register[7].CLK
clk => period_h_register[8].CLK
clk => period_h_register[9].CLK
clk => period_h_register[10].CLK
clk => period_h_register[11].CLK
clk => period_h_register[12].CLK
clk => period_h_register[13].CLK
clk => period_h_register[14].CLK
clk => period_h_register[15].CLK
clk => period_l_register[0].CLK
clk => period_l_register[1].CLK
clk => period_l_register[2].CLK
clk => period_l_register[3].CLK
clk => period_l_register[4].CLK
clk => period_l_register[5].CLK
clk => period_l_register[6].CLK
clk => period_l_register[7].CLK
clk => period_l_register[8].CLK
clk => period_l_register[9].CLK
clk => period_l_register[10].CLK
clk => period_l_register[11].CLK
clk => period_l_register[12].CLK
clk => period_l_register[13].CLK
clk => period_l_register[14].CLK
clk => period_l_register[15].CLK
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => timeout_occurred.CLK
clk => delayed_unxcounter_is_zeroxx0.CLK
clk => counter_is_running.CLK
clk => force_reload.CLK
clk => internal_counter[0].CLK
clk => internal_counter[1].CLK
clk => internal_counter[2].CLK
clk => internal_counter[3].CLK
clk => internal_counter[4].CLK
clk => internal_counter[5].CLK
clk => internal_counter[6].CLK
clk => internal_counter[7].CLK
clk => internal_counter[8].CLK
clk => internal_counter[9].CLK
clk => internal_counter[10].CLK
clk => internal_counter[11].CLK
clk => internal_counter[12].CLK
clk => internal_counter[13].CLK
clk => internal_counter[14].CLK
clk => internal_counter[15].CLK
clk => internal_counter[16].CLK
clk => internal_counter[17].CLK
clk => internal_counter[18].CLK
clk => internal_counter[19].CLK
clk => internal_counter[20].CLK
clk => internal_counter[21].CLK
clk => internal_counter[22].CLK
clk => internal_counter[23].CLK
clk => internal_counter[24].CLK
clk => internal_counter[25].CLK
clk => internal_counter[26].CLK
clk => internal_counter[27].CLK
clk => internal_counter[28].CLK
clk => internal_counter[29].CLK
clk => internal_counter[30].CLK
clk => internal_counter[31].CLK
reset_n => internal_counter[0].PRESET
reset_n => internal_counter[1].PRESET
reset_n => internal_counter[2].PRESET
reset_n => internal_counter[3].PRESET
reset_n => internal_counter[4].PRESET
reset_n => internal_counter[5].PRESET
reset_n => internal_counter[6].PRESET
reset_n => internal_counter[7].PRESET
reset_n => internal_counter[8].ACLR
reset_n => internal_counter[9].ACLR
reset_n => internal_counter[10].PRESET
reset_n => internal_counter[11].ACLR
reset_n => internal_counter[12].PRESET
reset_n => internal_counter[13].PRESET
reset_n => internal_counter[14].ACLR
reset_n => internal_counter[15].ACLR
reset_n => internal_counter[16].ACLR
reset_n => internal_counter[17].ACLR
reset_n => internal_counter[18].PRESET
reset_n => internal_counter[19].PRESET
reset_n => internal_counter[20].ACLR
reset_n => internal_counter[21].ACLR
reset_n => internal_counter[22].ACLR
reset_n => internal_counter[23].ACLR
reset_n => internal_counter[24].ACLR
reset_n => internal_counter[25].ACLR
reset_n => internal_counter[26].ACLR
reset_n => internal_counter[27].ACLR
reset_n => internal_counter[28].ACLR
reset_n => internal_counter[29].ACLR
reset_n => internal_counter[30].ACLR
reset_n => internal_counter[31].ACLR
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => force_reload.ACLR
reset_n => counter_is_running.ACLR
reset_n => delayed_unxcounter_is_zeroxx0.ACLR
reset_n => timeout_occurred.ACLR
reset_n => period_l_register[0].PRESET
reset_n => period_l_register[1].PRESET
reset_n => period_l_register[2].PRESET
reset_n => period_l_register[3].PRESET
reset_n => period_l_register[4].PRESET
reset_n => period_l_register[5].PRESET
reset_n => period_l_register[6].PRESET
reset_n => period_l_register[7].PRESET
reset_n => period_l_register[8].ACLR
reset_n => period_l_register[9].ACLR
reset_n => period_l_register[10].PRESET
reset_n => period_l_register[11].ACLR
reset_n => period_l_register[12].PRESET
reset_n => period_l_register[13].PRESET
reset_n => period_l_register[14].ACLR
reset_n => period_l_register[15].ACLR
reset_n => period_h_register[0].ACLR
reset_n => period_h_register[1].ACLR
reset_n => period_h_register[2].PRESET
reset_n => period_h_register[3].PRESET
reset_n => period_h_register[4].ACLR
reset_n => period_h_register[5].ACLR
reset_n => period_h_register[6].ACLR
reset_n => period_h_register[7].ACLR
reset_n => period_h_register[8].ACLR
reset_n => period_h_register[9].ACLR
reset_n => period_h_register[10].ACLR
reset_n => period_h_register[11].ACLR
reset_n => period_h_register[12].ACLR
reset_n => period_h_register[13].ACLR
reset_n => period_h_register[14].ACLR
reset_n => period_h_register[15].ACLR
reset_n => control_register[0].ACLR
reset_n => control_register[1].ACLR
reset_n => control_register[2].ACLR
reset_n => control_register[3].ACLR
reset_n => counter_snapshot[0].ACLR
reset_n => counter_snapshot[1].ACLR
reset_n => counter_snapshot[2].ACLR
reset_n => counter_snapshot[3].ACLR
reset_n => counter_snapshot[4].ACLR
reset_n => counter_snapshot[5].ACLR
reset_n => counter_snapshot[6].ACLR
reset_n => counter_snapshot[7].ACLR
reset_n => counter_snapshot[8].ACLR
reset_n => counter_snapshot[9].ACLR
reset_n => counter_snapshot[10].ACLR
reset_n => counter_snapshot[11].ACLR
reset_n => counter_snapshot[12].ACLR
reset_n => counter_snapshot[13].ACLR
reset_n => counter_snapshot[14].ACLR
reset_n => counter_snapshot[15].ACLR
reset_n => counter_snapshot[16].ACLR
reset_n => counter_snapshot[17].ACLR
reset_n => counter_snapshot[18].ACLR
reset_n => counter_snapshot[19].ACLR
reset_n => counter_snapshot[20].ACLR
reset_n => counter_snapshot[21].ACLR
reset_n => counter_snapshot[22].ACLR
reset_n => counter_snapshot[23].ACLR
reset_n => counter_snapshot[24].ACLR
reset_n => counter_snapshot[25].ACLR
reset_n => counter_snapshot[26].ACLR
reset_n => counter_snapshot[27].ACLR
reset_n => counter_snapshot[28].ACLR
reset_n => counter_snapshot[29].ACLR
reset_n => counter_snapshot[30].ACLR
reset_n => counter_snapshot[31].ACLR
write_n => period_l_wr_strobe.IN1
writedata[0] => period_l_register[0].DATAIN
writedata[0] => control_register[0].DATAIN
writedata[0] => period_h_register[0].DATAIN
writedata[1] => period_l_register[1].DATAIN
writedata[1] => period_h_register[1].DATAIN
writedata[1] => control_register[1].DATAIN
writedata[2] => start_strobe.IN1
writedata[2] => period_l_register[2].DATAIN
writedata[2] => period_h_register[2].DATAIN
writedata[2] => control_register[2].DATAIN
writedata[3] => stop_strobe.IN1
writedata[3] => period_l_register[3].DATAIN
writedata[3] => period_h_register[3].DATAIN
writedata[3] => control_register[3].DATAIN
writedata[4] => period_l_register[4].DATAIN
writedata[4] => period_h_register[4].DATAIN
writedata[5] => period_l_register[5].DATAIN
writedata[5] => period_h_register[5].DATAIN
writedata[6] => period_l_register[6].DATAIN
writedata[6] => period_h_register[6].DATAIN
writedata[7] => period_l_register[7].DATAIN
writedata[7] => period_h_register[7].DATAIN
writedata[8] => period_l_register[8].DATAIN
writedata[8] => period_h_register[8].DATAIN
writedata[9] => period_l_register[9].DATAIN
writedata[9] => period_h_register[9].DATAIN
writedata[10] => period_l_register[10].DATAIN
writedata[10] => period_h_register[10].DATAIN
writedata[11] => period_l_register[11].DATAIN
writedata[11] => period_h_register[11].DATAIN
writedata[12] => period_l_register[12].DATAIN
writedata[12] => period_h_register[12].DATAIN
writedata[13] => period_l_register[13].DATAIN
writedata[13] => period_h_register[13].DATAIN
writedata[14] => period_l_register[14].DATAIN
writedata[14] => period_h_register[14].DATAIN
writedata[15] => period_l_register[15].DATAIN
writedata[15] => period_h_register[15].DATAIN
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave
clk => d1_sysid_control_slave_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
reset_n => d1_sysid_control_slave_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => Equal0.IN18
slow_peripheral_bridge_m1_address_to_slave[4] => Equal0.IN17
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN16
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN15
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN1
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_sysid_control_slave.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => sysid_control_slave_address.DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_sysid_control_slave.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_sysid_control_slave.IN1
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_sysid_control_slave.IN1
slow_peripheral_bridge_m1_read => sysid_control_slave_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_sysid_control_slave.IN1
sysid_control_slave_readdata[0] => sysid_control_slave_readdata_from_sa[0].DATAIN
sysid_control_slave_readdata[1] => sysid_control_slave_readdata_from_sa[1].DATAIN
sysid_control_slave_readdata[2] => sysid_control_slave_readdata_from_sa[2].DATAIN
sysid_control_slave_readdata[3] => sysid_control_slave_readdata_from_sa[3].DATAIN
sysid_control_slave_readdata[4] => sysid_control_slave_readdata_from_sa[4].DATAIN
sysid_control_slave_readdata[5] => sysid_control_slave_readdata_from_sa[5].DATAIN
sysid_control_slave_readdata[6] => sysid_control_slave_readdata_from_sa[6].DATAIN
sysid_control_slave_readdata[7] => sysid_control_slave_readdata_from_sa[7].DATAIN
sysid_control_slave_readdata[8] => sysid_control_slave_readdata_from_sa[8].DATAIN
sysid_control_slave_readdata[9] => sysid_control_slave_readdata_from_sa[9].DATAIN
sysid_control_slave_readdata[10] => sysid_control_slave_readdata_from_sa[10].DATAIN
sysid_control_slave_readdata[11] => sysid_control_slave_readdata_from_sa[11].DATAIN
sysid_control_slave_readdata[12] => sysid_control_slave_readdata_from_sa[12].DATAIN
sysid_control_slave_readdata[13] => sysid_control_slave_readdata_from_sa[13].DATAIN
sysid_control_slave_readdata[14] => sysid_control_slave_readdata_from_sa[14].DATAIN
sysid_control_slave_readdata[15] => sysid_control_slave_readdata_from_sa[15].DATAIN
sysid_control_slave_readdata[16] => sysid_control_slave_readdata_from_sa[16].DATAIN
sysid_control_slave_readdata[17] => sysid_control_slave_readdata_from_sa[17].DATAIN
sysid_control_slave_readdata[18] => sysid_control_slave_readdata_from_sa[18].DATAIN
sysid_control_slave_readdata[19] => sysid_control_slave_readdata_from_sa[19].DATAIN
sysid_control_slave_readdata[20] => sysid_control_slave_readdata_from_sa[20].DATAIN
sysid_control_slave_readdata[21] => sysid_control_slave_readdata_from_sa[21].DATAIN
sysid_control_slave_readdata[22] => sysid_control_slave_readdata_from_sa[22].DATAIN
sysid_control_slave_readdata[23] => sysid_control_slave_readdata_from_sa[23].DATAIN
sysid_control_slave_readdata[24] => sysid_control_slave_readdata_from_sa[24].DATAIN
sysid_control_slave_readdata[25] => sysid_control_slave_readdata_from_sa[25].DATAIN
sysid_control_slave_readdata[26] => sysid_control_slave_readdata_from_sa[26].DATAIN
sysid_control_slave_readdata[27] => sysid_control_slave_readdata_from_sa[27].DATAIN
sysid_control_slave_readdata[28] => sysid_control_slave_readdata_from_sa[28].DATAIN
sysid_control_slave_readdata[29] => sysid_control_slave_readdata_from_sa[29].DATAIN
sysid_control_slave_readdata[30] => sysid_control_slave_readdata_from_sa[30].DATAIN
sysid_control_slave_readdata[31] => sysid_control_slave_readdata_from_sa[31].DATAIN
d1_sysid_control_slave_end_xfer <= d1_sysid_control_slave_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_sysid_control_slave <= slow_peripheral_bridge_m1_qualified_request_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_sysid_control_slave <= slow_peripheral_bridge_m1_qualified_request_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_sysid_control_slave <= slow_peripheral_bridge_m1_read_data_valid_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_sysid_control_slave <= slow_peripheral_bridge_m1_requests_sysid_control_slave.DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_address <= slow_peripheral_bridge_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[0] <= sysid_control_slave_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[1] <= sysid_control_slave_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[2] <= sysid_control_slave_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[3] <= sysid_control_slave_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[4] <= sysid_control_slave_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[5] <= sysid_control_slave_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[6] <= sysid_control_slave_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[7] <= sysid_control_slave_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[8] <= sysid_control_slave_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[9] <= sysid_control_slave_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[10] <= sysid_control_slave_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[11] <= sysid_control_slave_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[12] <= sysid_control_slave_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[13] <= sysid_control_slave_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[14] <= sysid_control_slave_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[15] <= sysid_control_slave_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[16] <= sysid_control_slave_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[17] <= sysid_control_slave_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[18] <= sysid_control_slave_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[19] <= sysid_control_slave_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[20] <= sysid_control_slave_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[21] <= sysid_control_slave_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[22] <= sysid_control_slave_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[23] <= sysid_control_slave_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[24] <= sysid_control_slave_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[25] <= sysid_control_slave_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[26] <= sysid_control_slave_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[27] <= sysid_control_slave_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[28] <= sysid_control_slave_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[29] <= sysid_control_slave_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[30] <= sysid_control_slave_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
sysid_control_slave_readdata_from_sa[31] <= sysid_control_slave_readdata[31].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sysid:the_sysid
address => readdata[29].DATAIN
address => readdata[28].DATAIN
address => readdata[25].DATAIN
address => readdata[22].DATAIN
address => readdata[21].DATAIN
address => readdata[19].DATAIN
address => readdata[18].DATAIN
address => readdata[17].DATAIN
address => readdata[15].DATAIN
address => readdata[14].DATAIN
address => readdata[10].DATAIN
address => readdata[9].DATAIN
address => readdata[5].DATAIN
address => readdata[4].DATAIN
address => readdata[3].DATAIN
address => readdata[2].DATAIN
address => readdata[0].DATAIN
readdata[0] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= <GND>
readdata[2] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= <VCC>
readdata[7] <= <VCC>
readdata[8] <= <GND>
readdata[9] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= <VCC>
readdata[12] <= <VCC>
readdata[13] <= <GND>
readdata[14] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= <VCC>
readdata[17] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= <VCC>
readdata[21] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= <VCC>
readdata[24] <= <VCC>
readdata[25] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= <GND>
readdata[27] <= <VCC>
readdata[28] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= address.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= <VCC>
readdata[31] <= <GND>


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|touch_panel_pen_irq_n_s1_arbitrator:the_touch_panel_pen_irq_n_s1
clk => d1_touch_panel_pen_irq_n_s1_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
reset_n => touch_panel_pen_irq_n_s1_reset_n.DATAIN
reset_n => d1_touch_panel_pen_irq_n_s1_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => Equal0.IN17
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN16
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN15
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN2
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN1
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_touch_panel_pen_irq_n_s1.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => touch_panel_pen_irq_n_s1_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => touch_panel_pen_irq_n_s1_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_touch_panel_pen_irq_n_s1.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_touch_panel_pen_irq_n_s1.IN1
slow_peripheral_bridge_m1_read => touch_panel_pen_irq_n_s1_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_touch_panel_pen_irq_n_s1.IN1
slow_peripheral_bridge_m1_write => touch_panel_pen_irq_n_s1_write_n.IN1
slow_peripheral_bridge_m1_writedata[0] => touch_panel_pen_irq_n_s1_writedata.DATAIN
slow_peripheral_bridge_m1_writedata[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~
touch_panel_pen_irq_n_s1_irq => touch_panel_pen_irq_n_s1_irq_from_sa.DATAIN
touch_panel_pen_irq_n_s1_readdata => touch_panel_pen_irq_n_s1_readdata_from_sa.DATAIN
d1_touch_panel_pen_irq_n_s1_end_xfer <= d1_touch_panel_pen_irq_n_s1_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_touch_panel_pen_irq_n_s1 <= slow_peripheral_bridge_m1_qualified_request_touch_panel_pen_irq_n_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_touch_panel_pen_irq_n_s1 <= slow_peripheral_bridge_m1_qualified_request_touch_panel_pen_irq_n_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_touch_panel_pen_irq_n_s1 <= slow_peripheral_bridge_m1_read_data_valid_touch_panel_pen_irq_n_s1.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_touch_panel_pen_irq_n_s1 <= slow_peripheral_bridge_m1_requests_touch_panel_pen_irq_n_s1.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_pen_irq_n_s1_address[0] <= slow_peripheral_bridge_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_pen_irq_n_s1_address[1] <= slow_peripheral_bridge_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_pen_irq_n_s1_chipselect <= slow_peripheral_bridge_m1_qualified_request_touch_panel_pen_irq_n_s1.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_pen_irq_n_s1_irq_from_sa <= touch_panel_pen_irq_n_s1_irq.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_pen_irq_n_s1_readdata_from_sa <= touch_panel_pen_irq_n_s1_readdata.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_pen_irq_n_s1_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_pen_irq_n_s1_write_n <= touch_panel_pen_irq_n_s1_write_n.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_pen_irq_n_s1_writedata <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|touch_panel_pen_irq_n:the_touch_panel_pen_irq_n
address[0] => Equal0.IN31
address[0] => Equal1.IN30
address[0] => Equal2.IN61
address[1] => Equal0.IN30
address[1] => Equal1.IN61
address[1] => Equal2.IN60
chipselect => always1.IN0
clk => d2_data_in.CLK
clk => d1_data_in.CLK
clk => edge_capture.CLK
clk => irq_mask.CLK
clk => readdata~reg0.CLK
in_port => read_mux_out.IN1
in_port => d1_data_in.DATAIN
reset_n => readdata~reg0.ACLR
reset_n => d2_data_in.ACLR
reset_n => d1_data_in.ACLR
reset_n => irq_mask.ACLR
reset_n => edge_capture.ACLR
write_n => always1.IN1
writedata => irq_mask.DATAIN
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE
readdata <= readdata~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port
clk => d1_touch_panel_spi_spi_control_port_end_xfer~reg0.CLK
clk => d1_reasons_to_wait.CLK
reset_n => touch_panel_spi_spi_control_port_reset_n.DATAIN
reset_n => d1_touch_panel_spi_spi_control_port_end_xfer~reg0.PRESET
reset_n => d1_reasons_to_wait.ACLR
slow_peripheral_bridge_m1_address_to_slave[0] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[1] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[2] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_address_to_slave[5] => Equal0.IN16
slow_peripheral_bridge_m1_address_to_slave[6] => Equal0.IN15
slow_peripheral_bridge_m1_address_to_slave[7] => Equal0.IN14
slow_peripheral_bridge_m1_address_to_slave[8] => Equal0.IN13
slow_peripheral_bridge_m1_address_to_slave[9] => Equal0.IN12
slow_peripheral_bridge_m1_address_to_slave[10] => Equal0.IN11
slow_peripheral_bridge_m1_address_to_slave[11] => Equal0.IN10
slow_peripheral_bridge_m1_address_to_slave[12] => Equal0.IN1
slow_peripheral_bridge_m1_address_to_slave[13] => Equal0.IN9
slow_peripheral_bridge_m1_address_to_slave[14] => Equal0.IN8
slow_peripheral_bridge_m1_address_to_slave[15] => Equal0.IN7
slow_peripheral_bridge_m1_address_to_slave[16] => Equal0.IN0
slow_peripheral_bridge_m1_address_to_slave[17] => Equal0.IN6
slow_peripheral_bridge_m1_address_to_slave[18] => Equal0.IN5
slow_peripheral_bridge_m1_address_to_slave[19] => Equal0.IN4
slow_peripheral_bridge_m1_address_to_slave[20] => Equal0.IN3
slow_peripheral_bridge_m1_address_to_slave[21] => Equal0.IN2
slow_peripheral_bridge_m1_latency_counter => slow_peripheral_bridge_m1_qualified_request_touch_panel_spi_spi_control_port.IN0
slow_peripheral_bridge_m1_nativeaddress[0] => touch_panel_spi_spi_control_port_address[0].DATAIN
slow_peripheral_bridge_m1_nativeaddress[1] => touch_panel_spi_spi_control_port_address[1].DATAIN
slow_peripheral_bridge_m1_nativeaddress[2] => touch_panel_spi_spi_control_port_address[2].DATAIN
slow_peripheral_bridge_m1_nativeaddress[3] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[4] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[5] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[6] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[7] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[8] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[9] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[10] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[11] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[12] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[13] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[14] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[15] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_nativeaddress[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_requests_touch_panel_spi_spi_control_port.IN0
slow_peripheral_bridge_m1_read => slow_peripheral_bridge_m1_qualified_request_touch_panel_spi_spi_control_port.IN1
slow_peripheral_bridge_m1_read => touch_panel_spi_spi_control_port_in_a_read_cycle.IN1
slow_peripheral_bridge_m1_write => slow_peripheral_bridge_m1_requests_touch_panel_spi_spi_control_port.IN1
slow_peripheral_bridge_m1_write => touch_panel_spi_spi_control_port_in_a_write_cycle.IN1
slow_peripheral_bridge_m1_writedata[0] => touch_panel_spi_spi_control_port_writedata[0].DATAIN
slow_peripheral_bridge_m1_writedata[1] => touch_panel_spi_spi_control_port_writedata[1].DATAIN
slow_peripheral_bridge_m1_writedata[2] => touch_panel_spi_spi_control_port_writedata[2].DATAIN
slow_peripheral_bridge_m1_writedata[3] => touch_panel_spi_spi_control_port_writedata[3].DATAIN
slow_peripheral_bridge_m1_writedata[4] => touch_panel_spi_spi_control_port_writedata[4].DATAIN
slow_peripheral_bridge_m1_writedata[5] => touch_panel_spi_spi_control_port_writedata[5].DATAIN
slow_peripheral_bridge_m1_writedata[6] => touch_panel_spi_spi_control_port_writedata[6].DATAIN
slow_peripheral_bridge_m1_writedata[7] => touch_panel_spi_spi_control_port_writedata[7].DATAIN
slow_peripheral_bridge_m1_writedata[8] => touch_panel_spi_spi_control_port_writedata[8].DATAIN
slow_peripheral_bridge_m1_writedata[9] => touch_panel_spi_spi_control_port_writedata[9].DATAIN
slow_peripheral_bridge_m1_writedata[10] => touch_panel_spi_spi_control_port_writedata[10].DATAIN
slow_peripheral_bridge_m1_writedata[11] => touch_panel_spi_spi_control_port_writedata[11].DATAIN
slow_peripheral_bridge_m1_writedata[12] => touch_panel_spi_spi_control_port_writedata[12].DATAIN
slow_peripheral_bridge_m1_writedata[13] => touch_panel_spi_spi_control_port_writedata[13].DATAIN
slow_peripheral_bridge_m1_writedata[14] => touch_panel_spi_spi_control_port_writedata[14].DATAIN
slow_peripheral_bridge_m1_writedata[15] => touch_panel_spi_spi_control_port_writedata[15].DATAIN
slow_peripheral_bridge_m1_writedata[16] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[17] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[18] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[19] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[20] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[21] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[22] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[23] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[24] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[25] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[26] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[27] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[28] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[29] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[30] => ~NO_FANOUT~
slow_peripheral_bridge_m1_writedata[31] => ~NO_FANOUT~
touch_panel_spi_spi_control_port_dataavailable => touch_panel_spi_spi_control_port_dataavailable_from_sa.DATAIN
touch_panel_spi_spi_control_port_endofpacket => touch_panel_spi_spi_control_port_endofpacket_from_sa.DATAIN
touch_panel_spi_spi_control_port_irq => touch_panel_spi_spi_control_port_irq_from_sa.DATAIN
touch_panel_spi_spi_control_port_readdata[0] => touch_panel_spi_spi_control_port_readdata_from_sa[0].DATAIN
touch_panel_spi_spi_control_port_readdata[1] => touch_panel_spi_spi_control_port_readdata_from_sa[1].DATAIN
touch_panel_spi_spi_control_port_readdata[2] => touch_panel_spi_spi_control_port_readdata_from_sa[2].DATAIN
touch_panel_spi_spi_control_port_readdata[3] => touch_panel_spi_spi_control_port_readdata_from_sa[3].DATAIN
touch_panel_spi_spi_control_port_readdata[4] => touch_panel_spi_spi_control_port_readdata_from_sa[4].DATAIN
touch_panel_spi_spi_control_port_readdata[5] => touch_panel_spi_spi_control_port_readdata_from_sa[5].DATAIN
touch_panel_spi_spi_control_port_readdata[6] => touch_panel_spi_spi_control_port_readdata_from_sa[6].DATAIN
touch_panel_spi_spi_control_port_readdata[7] => touch_panel_spi_spi_control_port_readdata_from_sa[7].DATAIN
touch_panel_spi_spi_control_port_readdata[8] => touch_panel_spi_spi_control_port_readdata_from_sa[8].DATAIN
touch_panel_spi_spi_control_port_readdata[9] => touch_panel_spi_spi_control_port_readdata_from_sa[9].DATAIN
touch_panel_spi_spi_control_port_readdata[10] => touch_panel_spi_spi_control_port_readdata_from_sa[10].DATAIN
touch_panel_spi_spi_control_port_readdata[11] => touch_panel_spi_spi_control_port_readdata_from_sa[11].DATAIN
touch_panel_spi_spi_control_port_readdata[12] => touch_panel_spi_spi_control_port_readdata_from_sa[12].DATAIN
touch_panel_spi_spi_control_port_readdata[13] => touch_panel_spi_spi_control_port_readdata_from_sa[13].DATAIN
touch_panel_spi_spi_control_port_readdata[14] => touch_panel_spi_spi_control_port_readdata_from_sa[14].DATAIN
touch_panel_spi_spi_control_port_readdata[15] => touch_panel_spi_spi_control_port_readdata_from_sa[15].DATAIN
touch_panel_spi_spi_control_port_readyfordata => touch_panel_spi_spi_control_port_readyfordata_from_sa.DATAIN
d1_touch_panel_spi_spi_control_port_end_xfer <= d1_touch_panel_spi_spi_control_port_end_xfer~reg0.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_granted_touch_panel_spi_spi_control_port <= slow_peripheral_bridge_m1_qualified_request_touch_panel_spi_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_qualified_request_touch_panel_spi_spi_control_port <= slow_peripheral_bridge_m1_qualified_request_touch_panel_spi_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_read_data_valid_touch_panel_spi_spi_control_port <= slow_peripheral_bridge_m1_read_data_valid_touch_panel_spi_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
slow_peripheral_bridge_m1_requests_touch_panel_spi_spi_control_port <= slow_peripheral_bridge_m1_requests_touch_panel_spi_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_address[0] <= slow_peripheral_bridge_m1_nativeaddress[0].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_address[1] <= slow_peripheral_bridge_m1_nativeaddress[1].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_address[2] <= slow_peripheral_bridge_m1_nativeaddress[2].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_chipselect <= slow_peripheral_bridge_m1_qualified_request_touch_panel_spi_spi_control_port.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_dataavailable_from_sa <= touch_panel_spi_spi_control_port_dataavailable.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_endofpacket_from_sa <= touch_panel_spi_spi_control_port_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_irq_from_sa <= touch_panel_spi_spi_control_port_irq.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_read_n <= touch_panel_spi_spi_control_port_in_a_read_cycle.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[0] <= touch_panel_spi_spi_control_port_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[1] <= touch_panel_spi_spi_control_port_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[2] <= touch_panel_spi_spi_control_port_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[3] <= touch_panel_spi_spi_control_port_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[4] <= touch_panel_spi_spi_control_port_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[5] <= touch_panel_spi_spi_control_port_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[6] <= touch_panel_spi_spi_control_port_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[7] <= touch_panel_spi_spi_control_port_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[8] <= touch_panel_spi_spi_control_port_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[9] <= touch_panel_spi_spi_control_port_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[10] <= touch_panel_spi_spi_control_port_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[11] <= touch_panel_spi_spi_control_port_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[12] <= touch_panel_spi_spi_control_port_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[13] <= touch_panel_spi_spi_control_port_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[14] <= touch_panel_spi_spi_control_port_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readdata_from_sa[15] <= touch_panel_spi_spi_control_port_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_readyfordata_from_sa <= touch_panel_spi_spi_control_port_readyfordata.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_reset_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_write_n <= touch_panel_spi_spi_control_port_in_a_write_cycle.DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[0] <= slow_peripheral_bridge_m1_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[1] <= slow_peripheral_bridge_m1_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[2] <= slow_peripheral_bridge_m1_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[3] <= slow_peripheral_bridge_m1_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[4] <= slow_peripheral_bridge_m1_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[5] <= slow_peripheral_bridge_m1_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[6] <= slow_peripheral_bridge_m1_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[7] <= slow_peripheral_bridge_m1_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[8] <= slow_peripheral_bridge_m1_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[9] <= slow_peripheral_bridge_m1_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[10] <= slow_peripheral_bridge_m1_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[11] <= slow_peripheral_bridge_m1_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[12] <= slow_peripheral_bridge_m1_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[13] <= slow_peripheral_bridge_m1_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[14] <= slow_peripheral_bridge_m1_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
touch_panel_spi_spi_control_port_writedata[15] <= slow_peripheral_bridge_m1_writedata[15].DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|touch_panel_spi:the_touch_panel_spi
MISO => MISO_reg.DATAA
clk => MISO_reg.CLK
clk => SCLK_reg.CLK
clk => transmitting.CLK
clk => tx_holding_primed.CLK
clk => tx_holding_reg[0].CLK
clk => tx_holding_reg[1].CLK
clk => tx_holding_reg[2].CLK
clk => tx_holding_reg[3].CLK
clk => tx_holding_reg[4].CLK
clk => tx_holding_reg[5].CLK
clk => tx_holding_reg[6].CLK
clk => tx_holding_reg[7].CLK
clk => TOE.CLK
clk => ROE.CLK
clk => RRDY.CLK
clk => EOP.CLK
clk => rx_holding_reg[0].CLK
clk => rx_holding_reg[1].CLK
clk => rx_holding_reg[2].CLK
clk => rx_holding_reg[3].CLK
clk => rx_holding_reg[4].CLK
clk => rx_holding_reg[5].CLK
clk => rx_holding_reg[6].CLK
clk => rx_holding_reg[7].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => stateZero.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
clk => state[4].CLK
clk => data_to_cpu[0]~reg0.CLK
clk => data_to_cpu[1]~reg0.CLK
clk => data_to_cpu[2]~reg0.CLK
clk => data_to_cpu[3]~reg0.CLK
clk => data_to_cpu[4]~reg0.CLK
clk => data_to_cpu[5]~reg0.CLK
clk => data_to_cpu[6]~reg0.CLK
clk => data_to_cpu[7]~reg0.CLK
clk => data_to_cpu[8]~reg0.CLK
clk => data_to_cpu[9]~reg0.CLK
clk => data_to_cpu[10]~reg0.CLK
clk => data_to_cpu[11]~reg0.CLK
clk => data_to_cpu[12]~reg0.CLK
clk => data_to_cpu[13]~reg0.CLK
clk => data_to_cpu[14]~reg0.CLK
clk => data_to_cpu[15]~reg0.CLK
clk => endofpacketvalue_reg[0].CLK
clk => endofpacketvalue_reg[1].CLK
clk => endofpacketvalue_reg[2].CLK
clk => endofpacketvalue_reg[3].CLK
clk => endofpacketvalue_reg[4].CLK
clk => endofpacketvalue_reg[5].CLK
clk => endofpacketvalue_reg[6].CLK
clk => endofpacketvalue_reg[7].CLK
clk => endofpacketvalue_reg[8].CLK
clk => endofpacketvalue_reg[9].CLK
clk => endofpacketvalue_reg[10].CLK
clk => endofpacketvalue_reg[11].CLK
clk => endofpacketvalue_reg[12].CLK
clk => endofpacketvalue_reg[13].CLK
clk => endofpacketvalue_reg[14].CLK
clk => endofpacketvalue_reg[15].CLK
clk => slowcount[0].CLK
clk => slowcount[1].CLK
clk => slowcount[2].CLK
clk => slowcount[3].CLK
clk => slowcount[4].CLK
clk => slowcount[5].CLK
clk => slowcount[6].CLK
clk => slowcount[7].CLK
clk => slowcount[8].CLK
clk => slowcount[9].CLK
clk => slowcount[10].CLK
clk => slowcount[11].CLK
clk => slowcount[12].CLK
clk => slowcount[13].CLK
clk => spi_slave_select_holding_reg[0].CLK
clk => spi_slave_select_holding_reg[1].CLK
clk => spi_slave_select_holding_reg[2].CLK
clk => spi_slave_select_holding_reg[3].CLK
clk => spi_slave_select_holding_reg[4].CLK
clk => spi_slave_select_holding_reg[5].CLK
clk => spi_slave_select_holding_reg[6].CLK
clk => spi_slave_select_holding_reg[7].CLK
clk => spi_slave_select_holding_reg[8].CLK
clk => spi_slave_select_holding_reg[9].CLK
clk => spi_slave_select_holding_reg[10].CLK
clk => spi_slave_select_holding_reg[11].CLK
clk => spi_slave_select_holding_reg[12].CLK
clk => spi_slave_select_holding_reg[13].CLK
clk => spi_slave_select_holding_reg[14].CLK
clk => spi_slave_select_holding_reg[15].CLK
clk => spi_slave_select_reg[0].CLK
clk => spi_slave_select_reg[1].CLK
clk => spi_slave_select_reg[2].CLK
clk => spi_slave_select_reg[3].CLK
clk => spi_slave_select_reg[4].CLK
clk => spi_slave_select_reg[5].CLK
clk => spi_slave_select_reg[6].CLK
clk => spi_slave_select_reg[7].CLK
clk => spi_slave_select_reg[8].CLK
clk => spi_slave_select_reg[9].CLK
clk => spi_slave_select_reg[10].CLK
clk => spi_slave_select_reg[11].CLK
clk => spi_slave_select_reg[12].CLK
clk => spi_slave_select_reg[13].CLK
clk => spi_slave_select_reg[14].CLK
clk => spi_slave_select_reg[15].CLK
clk => irq_reg.CLK
clk => SSO_reg.CLK
clk => iROE_reg.CLK
clk => iTOE_reg.CLK
clk => iTRDY_reg.CLK
clk => iRRDY_reg.CLK
clk => iE_reg.CLK
clk => iEOP_reg.CLK
clk => data_wr_strobe.CLK
clk => wr_strobe.CLK
clk => data_rd_strobe.CLK
clk => rd_strobe.CLK
data_from_cpu[0] => Equal8.IN15
data_from_cpu[0] => spi_slave_select_holding_reg[0].DATAIN
data_from_cpu[0] => endofpacketvalue_reg[0].DATAIN
data_from_cpu[0] => tx_holding_reg[0].DATAIN
data_from_cpu[1] => Equal8.IN14
data_from_cpu[1] => spi_slave_select_holding_reg[1].DATAIN
data_from_cpu[1] => endofpacketvalue_reg[1].DATAIN
data_from_cpu[1] => tx_holding_reg[1].DATAIN
data_from_cpu[2] => Equal8.IN13
data_from_cpu[2] => spi_slave_select_holding_reg[2].DATAIN
data_from_cpu[2] => endofpacketvalue_reg[2].DATAIN
data_from_cpu[2] => tx_holding_reg[2].DATAIN
data_from_cpu[3] => Equal8.IN12
data_from_cpu[3] => iROE_reg.DATAIN
data_from_cpu[3] => spi_slave_select_holding_reg[3].DATAIN
data_from_cpu[3] => endofpacketvalue_reg[3].DATAIN
data_from_cpu[3] => tx_holding_reg[3].DATAIN
data_from_cpu[4] => Equal8.IN11
data_from_cpu[4] => iTOE_reg.DATAIN
data_from_cpu[4] => spi_slave_select_holding_reg[4].DATAIN
data_from_cpu[4] => endofpacketvalue_reg[4].DATAIN
data_from_cpu[4] => tx_holding_reg[4].DATAIN
data_from_cpu[5] => Equal8.IN10
data_from_cpu[5] => spi_slave_select_holding_reg[5].DATAIN
data_from_cpu[5] => endofpacketvalue_reg[5].DATAIN
data_from_cpu[5] => tx_holding_reg[5].DATAIN
data_from_cpu[6] => Equal8.IN9
data_from_cpu[6] => iTRDY_reg.DATAIN
data_from_cpu[6] => spi_slave_select_holding_reg[6].DATAIN
data_from_cpu[6] => endofpacketvalue_reg[6].DATAIN
data_from_cpu[6] => tx_holding_reg[6].DATAIN
data_from_cpu[7] => Equal8.IN8
data_from_cpu[7] => iRRDY_reg.DATAIN
data_from_cpu[7] => spi_slave_select_holding_reg[7].DATAIN
data_from_cpu[7] => endofpacketvalue_reg[7].DATAIN
data_from_cpu[7] => tx_holding_reg[7].DATAIN
data_from_cpu[8] => iE_reg.DATAIN
data_from_cpu[8] => spi_slave_select_holding_reg[8].DATAIN
data_from_cpu[8] => endofpacketvalue_reg[8].DATAIN
data_from_cpu[9] => iEOP_reg.DATAIN
data_from_cpu[9] => spi_slave_select_holding_reg[9].DATAIN
data_from_cpu[9] => endofpacketvalue_reg[9].DATAIN
data_from_cpu[10] => always6.IN1
data_from_cpu[10] => SSO_reg.DATAIN
data_from_cpu[10] => spi_slave_select_holding_reg[10].DATAIN
data_from_cpu[10] => endofpacketvalue_reg[10].DATAIN
data_from_cpu[11] => spi_slave_select_holding_reg[11].DATAIN
data_from_cpu[11] => endofpacketvalue_reg[11].DATAIN
data_from_cpu[12] => spi_slave_select_holding_reg[12].DATAIN
data_from_cpu[12] => endofpacketvalue_reg[12].DATAIN
data_from_cpu[13] => spi_slave_select_holding_reg[13].DATAIN
data_from_cpu[13] => endofpacketvalue_reg[13].DATAIN
data_from_cpu[14] => spi_slave_select_holding_reg[14].DATAIN
data_from_cpu[14] => endofpacketvalue_reg[14].DATAIN
data_from_cpu[15] => spi_slave_select_holding_reg[15].DATAIN
data_from_cpu[15] => endofpacketvalue_reg[15].DATAIN
mem_addr[0] => Equal0.IN31
mem_addr[0] => Equal1.IN0
mem_addr[0] => Equal3.IN31
mem_addr[0] => Equal4.IN1
mem_addr[0] => Equal5.IN31
mem_addr[0] => Equal6.IN1
mem_addr[1] => Equal0.IN30
mem_addr[1] => Equal1.IN31
mem_addr[1] => Equal3.IN0
mem_addr[1] => Equal4.IN0
mem_addr[1] => Equal5.IN1
mem_addr[1] => Equal6.IN31
mem_addr[2] => Equal0.IN29
mem_addr[2] => Equal1.IN30
mem_addr[2] => Equal3.IN30
mem_addr[2] => Equal4.IN31
mem_addr[2] => Equal5.IN0
mem_addr[2] => Equal6.IN0
read_n => p1_rd_strobe.IN1
reset_n => MISO_reg.ACLR
reset_n => SCLK_reg.ACLR
reset_n => transmitting.ACLR
reset_n => tx_holding_primed.ACLR
reset_n => tx_holding_reg[0].ACLR
reset_n => tx_holding_reg[1].ACLR
reset_n => tx_holding_reg[2].ACLR
reset_n => tx_holding_reg[3].ACLR
reset_n => tx_holding_reg[4].ACLR
reset_n => tx_holding_reg[5].ACLR
reset_n => tx_holding_reg[6].ACLR
reset_n => tx_holding_reg[7].ACLR
reset_n => TOE.ACLR
reset_n => ROE.ACLR
reset_n => RRDY.ACLR
reset_n => EOP.ACLR
reset_n => rx_holding_reg[0].ACLR
reset_n => rx_holding_reg[1].ACLR
reset_n => rx_holding_reg[2].ACLR
reset_n => rx_holding_reg[3].ACLR
reset_n => rx_holding_reg[4].ACLR
reset_n => rx_holding_reg[5].ACLR
reset_n => rx_holding_reg[6].ACLR
reset_n => rx_holding_reg[7].ACLR
reset_n => shift_reg[0].ACLR
reset_n => shift_reg[1].ACLR
reset_n => shift_reg[2].ACLR
reset_n => shift_reg[3].ACLR
reset_n => shift_reg[4].ACLR
reset_n => shift_reg[5].ACLR
reset_n => shift_reg[6].ACLR
reset_n => shift_reg[7].ACLR
reset_n => data_to_cpu[0]~reg0.ACLR
reset_n => data_to_cpu[1]~reg0.ACLR
reset_n => data_to_cpu[2]~reg0.ACLR
reset_n => data_to_cpu[3]~reg0.ACLR
reset_n => data_to_cpu[4]~reg0.ACLR
reset_n => data_to_cpu[5]~reg0.ACLR
reset_n => data_to_cpu[6]~reg0.ACLR
reset_n => data_to_cpu[7]~reg0.ACLR
reset_n => data_to_cpu[8]~reg0.ACLR
reset_n => data_to_cpu[9]~reg0.ACLR
reset_n => data_to_cpu[10]~reg0.ACLR
reset_n => data_to_cpu[11]~reg0.ACLR
reset_n => data_to_cpu[12]~reg0.ACLR
reset_n => data_to_cpu[13]~reg0.ACLR
reset_n => data_to_cpu[14]~reg0.ACLR
reset_n => data_to_cpu[15]~reg0.ACLR
reset_n => irq_reg.ACLR
reset_n => rd_strobe.ACLR
reset_n => data_rd_strobe.ACLR
reset_n => wr_strobe.ACLR
reset_n => data_wr_strobe.ACLR
reset_n => SSO_reg.ACLR
reset_n => iROE_reg.ACLR
reset_n => iTOE_reg.ACLR
reset_n => iTRDY_reg.ACLR
reset_n => iRRDY_reg.ACLR
reset_n => iE_reg.ACLR
reset_n => iEOP_reg.ACLR
reset_n => spi_slave_select_reg[0].PRESET
reset_n => spi_slave_select_reg[1].ACLR
reset_n => spi_slave_select_reg[2].ACLR
reset_n => spi_slave_select_reg[3].ACLR
reset_n => spi_slave_select_reg[4].ACLR
reset_n => spi_slave_select_reg[5].ACLR
reset_n => spi_slave_select_reg[6].ACLR
reset_n => spi_slave_select_reg[7].ACLR
reset_n => spi_slave_select_reg[8].ACLR
reset_n => spi_slave_select_reg[9].ACLR
reset_n => spi_slave_select_reg[10].ACLR
reset_n => spi_slave_select_reg[11].ACLR
reset_n => spi_slave_select_reg[12].ACLR
reset_n => spi_slave_select_reg[13].ACLR
reset_n => spi_slave_select_reg[14].ACLR
reset_n => spi_slave_select_reg[15].ACLR
reset_n => spi_slave_select_holding_reg[0].PRESET
reset_n => spi_slave_select_holding_reg[1].ACLR
reset_n => spi_slave_select_holding_reg[2].ACLR
reset_n => spi_slave_select_holding_reg[3].ACLR
reset_n => spi_slave_select_holding_reg[4].ACLR
reset_n => spi_slave_select_holding_reg[5].ACLR
reset_n => spi_slave_select_holding_reg[6].ACLR
reset_n => spi_slave_select_holding_reg[7].ACLR
reset_n => spi_slave_select_holding_reg[8].ACLR
reset_n => spi_slave_select_holding_reg[9].ACLR
reset_n => spi_slave_select_holding_reg[10].ACLR
reset_n => spi_slave_select_holding_reg[11].ACLR
reset_n => spi_slave_select_holding_reg[12].ACLR
reset_n => spi_slave_select_holding_reg[13].ACLR
reset_n => spi_slave_select_holding_reg[14].ACLR
reset_n => spi_slave_select_holding_reg[15].ACLR
reset_n => slowcount[0].ACLR
reset_n => slowcount[1].ACLR
reset_n => slowcount[2].ACLR
reset_n => slowcount[3].ACLR
reset_n => slowcount[4].ACLR
reset_n => slowcount[5].ACLR
reset_n => slowcount[6].ACLR
reset_n => slowcount[7].ACLR
reset_n => slowcount[8].ACLR
reset_n => slowcount[9].ACLR
reset_n => slowcount[10].ACLR
reset_n => slowcount[11].ACLR
reset_n => slowcount[12].ACLR
reset_n => slowcount[13].ACLR
reset_n => endofpacketvalue_reg[0].ACLR
reset_n => endofpacketvalue_reg[1].ACLR
reset_n => endofpacketvalue_reg[2].ACLR
reset_n => endofpacketvalue_reg[3].ACLR
reset_n => endofpacketvalue_reg[4].ACLR
reset_n => endofpacketvalue_reg[5].ACLR
reset_n => endofpacketvalue_reg[6].ACLR
reset_n => endofpacketvalue_reg[7].ACLR
reset_n => endofpacketvalue_reg[8].ACLR
reset_n => endofpacketvalue_reg[9].ACLR
reset_n => endofpacketvalue_reg[10].ACLR
reset_n => endofpacketvalue_reg[11].ACLR
reset_n => endofpacketvalue_reg[12].ACLR
reset_n => endofpacketvalue_reg[13].ACLR
reset_n => endofpacketvalue_reg[14].ACLR
reset_n => endofpacketvalue_reg[15].ACLR
reset_n => stateZero.PRESET
reset_n => state[0].ACLR
reset_n => state[1].ACLR
reset_n => state[2].ACLR
reset_n => state[3].ACLR
reset_n => state[4].ACLR
spi_select => p1_rd_strobe.IN1
spi_select => p1_wr_strobe.IN1
write_n => p1_wr_strobe.IN1
MOSI <= shift_reg[7].DB_MAX_OUTPUT_PORT_TYPE
SCLK <= SCLK_reg.DB_MAX_OUTPUT_PORT_TYPE
SS_n <= SS_n.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[0] <= data_to_cpu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[1] <= data_to_cpu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[2] <= data_to_cpu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[3] <= data_to_cpu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[4] <= data_to_cpu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[5] <= data_to_cpu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[6] <= data_to_cpu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[7] <= data_to_cpu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[8] <= data_to_cpu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[9] <= data_to_cpu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[10] <= data_to_cpu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[11] <= data_to_cpu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[12] <= data_to_cpu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[13] <= data_to_cpu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[14] <= data_to_cpu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_to_cpu[15] <= data_to_cpu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataavailable <= RRDY.DB_MAX_OUTPUT_PORT_TYPE
endofpacket <= EOP.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq_reg.DB_MAX_OUTPUT_PORT_TYPE
readyfordata <= TRDY.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_cpu_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_peripheral_clk_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch
clk => data_out~reg0.CLK
clk => data_in_d1.CLK
data_in => data_in_d1.DATAIN
reset_n => data_out~reg0.ACLR
reset_n => data_in_d1.ACLR
data_out <= data_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


