# OTFS_4QAM_FPGA_Verilog

## Language/è¯­è¨€

- [English](#english)
- [ä¸­æ–‡](#ä¸­æ–‡)

---

### English

#### 01. Acknowledgements

Based on the code sharing of [OTFS_Modulation_FPGA](https://github.com/drexelwireless/OTFS_Modulation_FPGA) and the paper Isik, Murat, et al. ["FPGA Implementation of OTFS Modulation for 6G Communication Systems." *2023 IEEE Future Networks World Forum (FNWF)*. IEEE, 2023](https://ieeexplore.ieee.org/abstract/document/10520425),

Based on the analysis of the source program (VHDL) code, I supplemented the Verilog version of the code, wrote a TCL script, and reproduced the program under Vivado 2018.2. By exchanging data in a certain number of txt files, the functions of matlab code and Verilog simulation results are compared (OTFS-4QAM).

> Thanks to [OTFS_Modulation_FPGA](https://github.com/drexelwireless/OTFS_Modulation_FPGA) for sharing the code, which undoubtedly greatly accelerated my personal learning speed. I also hope that my sharing can help others~ğŸ˜ŠğŸ˜ŠğŸ˜Š

#### 02.Procedure Description

The root directory is the MATLAB program directory, and its subdirectory FPGA is the directory where Verilog files are stored, which should also be the Vivado project directory (**please keep it like this, otherwise the relative path of the data interaction txt between MATLAB and VIVADO may not be satisfied**).

```
â”œâ”€â”€ create_ip_table.m
â”œâ”€â”€ fix_floor.m
â”œâ”€â”€ fix_round.m
â”œâ”€â”€ FPGA
|  â”œâ”€â”€ main.tcl
|  â”œâ”€â”€ OTFS_prj
|  â”œâ”€â”€ sim_result
|  â””â”€â”€ src
â”œâ”€â”€ ImportOTFSData.m
â”œâ”€â”€ libgmp.dll
â”œâ”€â”€ libIp_xfft_v9_1_bitacc_cmodel.dll
â”œâ”€â”€ OTFS_4QAM.m
â”œâ”€â”€ OTFS_demodulation.m
â”œâ”€â”€ OTFS_modulation.m
â”œâ”€â”€ OTFS_Verification_32QAM.m
â”œâ”€â”€ pg109-xfft.pdf
â”œâ”€â”€ README.md
â”œâ”€â”€ Sim_data
|  â””â”€â”€ input_data_xfft_tb.txt
â”œâ”€â”€ testScript.m
â”œâ”€â”€ xfft_v9_1_bitacc_mex.mexw64
â””â”€â”€ XILINX_xfftv9_1_test.m
```

- **In the VivadoTCL console, adjust the current directory to /FPGA and execute the TCL script to create the corresponding project OTFS_prj**

```tcl
source ./main.tcl
```

- **Comparison of results**

	- Matlab program - OTFS_4QAM.m corresponds to the simulation test program - TopModuleTb.v

	- Matlab program - OTFS_Verification_32QAM corresponding simulation test program - TopModuleTb_32.v

	- XILINX_xfftv9_1_test.m corresponds to the simulation test program -fft_tb.v

	PS: I originally wanted to use the matlab MEX program corresponding to the Xilinx FFT ip core (see pg109-xfft.pdf for details) to complete precise fixed-point number processing. 

	However, due to the limitation that the Matlab MEX program only allows numerical inputs less than 1, it was not completed). Here, only the fixed-point number processing verification for FFT/IFFT is implemented.

#### 03. Some thoughts

- After my analysis of the code, I think the code follows the processing mode of Zak-OTFS in FPGA implementation.

- Directly using the FFT-ip core will inevitably result in quantization errors between the MATLAB program and the frequency domain processed data. I originally wanted to use the MEX program to implement a completely accurate quantization version of the MATLAB program to achieve consistency with the Verilog simulation data, but due to the limitations of the MEX program itself and limited personal time, I put it on hold.

> Perhaps a manual implementation of the FFT based on the CORDIC algorithm could essentially solve this problem, but further consideration is needed to determine whether this is worthwhile.
>
> I personally like consistency, but a small quantization error is enough.

- For the initial VHDL code, I used X-HDL as a code conversion tool, and then processed it manually. The main changes in the program were in the FFT core.

---

### ä¸­æ–‡

#### 01. è‡´è°¢

åœ¨[OTFS_Modulation_FPGA](https://github.com/drexelwireless/OTFS_Modulation_FPGA)çš„ä»£ç åˆ†äº«å’Œè®ºæ–‡ Isik, Murat, et al. ["FPGA Implementation of OTFS Modulation for 6G Communication Systems." *2023 IEEE Future Networks World Forum (FNWF)*. IEEE, 2023](https://ieeexplore.ieee.org/abstract/document/10520425) çš„åŸºç¡€ä¸Šï¼Œ

æœ¬äººåœ¨åˆ†æäº†æºç¨‹åºï¼ˆVHDL)ä»£ç çš„åŸºç¡€ä¸Šï¼Œè¡¥å……äº†Verilogç‰ˆæœ¬çš„ä»£ç ï¼Œæ’°å†™äº†TCLè„šæœ¬ï¼Œåœ¨Vivado 2018.2 ä¸‹å¤ç°äº†ç¨‹åºã€‚é€šè¿‡ä¸€å®šæ•°é‡çš„txtæ–‡ä»¶äº¤äº’æ•°æ®ï¼Œæ¯”å¯¹matlabä»£ç å’ŒVerilogä»¿çœŸç»“æœçš„åŠŸèƒ½ï¼ˆOTFS-4QAM)ã€‚

> æ„Ÿè°¢[OTFS_Modulation_FPGA](https://github.com/drexelwireless/OTFS_Modulation_FPGA)åˆ†äº«çš„ä»£ç ï¼Œæ— ç–‘æå¤§åœ°åŠ å¿«äº†æˆ‘ä¸ªäººçš„ä¸Šæ‰‹é€Ÿåº¦ï¼Œä¹Ÿå¸Œæœ›æˆ‘çš„åˆ†äº«ï¼Œå¯ä»¥æœ‰åŠ©äºå…¶ä»–äºº~

#### 02.ç¨‹åºè¯´æ˜

æ ¹ç›®å½•æ˜¯MATLABç¨‹åºç›®å½•ï¼Œå…¶å­ç›®å½•FPGAæ˜¯verilogæ–‡ä»¶å­˜æ”¾ç›®å½•ï¼Œä¹Ÿåº”è¯¥æ˜¯Vivadoå·¥ç¨‹ç›®å½•ï¼ˆè¯·ä¿æŒå¦‚æ­¤ï¼Œå¦åˆ™ MATLABå’ŒVIVADOä¹‹é—´çš„ æ•°æ®äº¤äº’ txtçš„ç›¸å¯¹è·¯å¾„å¯èƒ½ä¸æ»¡è¶³ï¼‰ã€‚

```
â”œâ”€â”€ create_ip_table.m
â”œâ”€â”€ fix_floor.m
â”œâ”€â”€ fix_round.m
â”œâ”€â”€ FPGA
|  â”œâ”€â”€ main.tcl
|  â”œâ”€â”€ OTFS_prj
|  â”œâ”€â”€ sim_result
|  â””â”€â”€ src
â”œâ”€â”€ ImportOTFSData.m
â”œâ”€â”€ libgmp.dll
â”œâ”€â”€ libIp_xfft_v9_1_bitacc_cmodel.dll
â”œâ”€â”€ OTFS_4QAM.m
â”œâ”€â”€ OTFS_demodulation.m
â”œâ”€â”€ OTFS_modulation.m
â”œâ”€â”€ OTFS_Verification_32QAM.m
â”œâ”€â”€ pg109-xfft.pdf
â”œâ”€â”€ README.md
â”œâ”€â”€ Sim_data
|  â””â”€â”€ input_data_xfft_tb.txt
â”œâ”€â”€ testScript.m
â”œâ”€â”€ xfft_v9_1_bitacc_mex.mexw64
â””â”€â”€ XILINX_xfftv9_1_test.m
```

- **åœ¨VivadoTCLæ§åˆ¶å°ä¸­ï¼Œ è°ƒæ•´å½“å‰ç›®å½•åˆ° /FPGAï¼Œæ‰§è¡ŒTCLè„šæœ¬ï¼Œå³å¯å»ºç«‹å¯¹åº”å·¥ç¨‹ OTFS_prj**

```tcl
source ./main.tcl
```

- **ç»“æœæ¯”å¯¹**

	- matlabç¨‹åº-OTFS_4QAM.m  å¯¹åº” ä»¿çœŸæµ‹è¯•ç¨‹åº-TopModuleTb.v

	- matlabç¨‹åº-OTFS_Verification_32QAM  å¯¹åº” ä»¿çœŸæµ‹è¯•ç¨‹åº-TopModuleTb_32.v

	- XILINX_xfftv9_1_test.m å¯¹åº”  ä»¿çœŸæµ‹è¯•ç¨‹åº-fft_tb.v

		PSï¼šè¿™é‡Œæˆ‘åŸæœ¬æ˜¯æƒ³è¦ä½¿ç”¨ Xilinx FFT ip core å¯¹åº”çš„matlab MEXç¨‹åºï¼ˆå…·ä½“å¯è§pg109-xfft.pdfï¼‰å®Œæˆç²¾ç¡®çš„å®šç‚¹æ•°å¤„ç†ï¼Œç„¶è€Œå—é™äº Matlab MEXç¨‹åºä»…å…è®¸å°äº1çš„æ•°å€¼è¾“å…¥ï¼Œå¹¶æœªå®Œæˆï¼‰ï¼Œè¿™é‡Œä»…å®ç°äº†å¯¹äºFFT/IFFTçš„å®šç‚¹æ•°å¤„ç†éªŒè¯ã€‚

#### 03. ä¸€äº›æƒ³æ³•

- ç»è¿‡æˆ‘å¯¹äºä»£ç çš„åˆ†æï¼Œæˆ‘è®¤ä¸ºåœ¨FPGAå®ç°ä¸­ï¼Œä»£ç éµå¾ªäº†Zak-OTFSçš„å¤„ç†æ¨¡å¼ã€‚

- ç›´æ¥ä½¿ç”¨FFT-ipæ ¸ï¼Œå¿…ç„¶å­˜åœ¨å’Œmatlabç¨‹åºé—´çš„é‡åŒ–å¤„ç†è¯¯å·®ï¼ŒåŒæ—¶é¢‘åŸŸå¤„ç†çš„æ•°æ®å¹¶ä¸ç›´è§‚ï¼Œæˆ‘åŸæœ¬æƒ³åˆ©ç”¨ MEXç¨‹åºå®ç°å®Œå…¨å‡†ç¡®çš„ matlabç¨‹åºé‡åŒ–ç‰ˆæœ¬ï¼Œå®ç°åŒverilogä»¿çœŸçš„æ•°æ®ä¸€è‡´ï¼Œä½†é™äºå¦‚ä¸ŠMEXè‡ªèº«ç¨‹åºçš„é™åˆ¶å’Œä¸ªäººæ—¶é—´æœ‰é™ï¼Œæ•…è€Œæç½®ã€‚

	> ä¹Ÿè®¸åŸºäºCORDICç®—æ³•çš„FFTçš„æ‰‹åŠ¨å®ç°ï¼Œå¯ä»¥ä»æœ¬è´¨ä¸Šè§£å†³è¿™ä¸ªé—®é¢˜ï¼Œä½†éœ€è¦è¿›ä¸€æ­¥è€ƒè™‘æœ‰æ— ä»·å€¼ã€‚
	>
	> æˆ‘ä¸ªäººå–œæ¬¢ä¸€è‡´æ€§ï¼Œä½†æ˜¯é‡åŒ–è¯¯å·®å¤„äºå¾ˆå°çš„èŒƒå›´ï¼Œä¾¿è¶³å¤Ÿå•¦~

- å¯¹äºæœ€å¼€å§‹çš„VHDLä»£ç ï¼Œæˆ‘ä½¿ç”¨äº† X-HDL ä½œä¸ºä»£ç è½¬æ¢å·¥å…·è¿›è¡Œäº†å¤„ç†ï¼Œç„¶åè¿›è¡Œäº†æ‰‹åŠ¨å¤„ç†ï¼Œç¨‹åºä¸­ä¸»è¦çš„æ”¹åŠ¨åœ¨äºFFTæ ¸ã€‚

	```
	##################################################################
	# CREATE IP xfft_0_4QAM
	##################################################################
	
	set xfft xfft_0_4QAM
	create_ip -name xfft -vendor xilinx.com -library ip -version 9.1 -module_name $xfft
	
	set_property -dict { 
	  CONFIG.transform_length {64}
	  CONFIG.target_clock_frequency {100}
	  CONFIG.implementation_options {radix_2_burst_io}
	  CONFIG.input_width {12}
	  CONFIG.phase_factor_width {12}
	  CONFIG.scaling_options {unscaled}
	  CONFIG.output_ordering {natural_order}
	  CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}
	  CONFIG.complex_mult_type {use_mults_performance}
	  CONFIG.butterfly_type {use_xtremedsp_slices}
	} [get_ips $xfft]
	
	generate_target {instantiation_template} [get_ips $xfft]
	
	##################################################################
	```
