module comp1bit(
   input a,b,
   output reg a_g_b,a_l_b,a_eq_b);
always @(a or b)begin
   a_g_b=0;
   a_l_b=0;
   a_eq_b=0;
  if (a > b)
    a_g_b=1;
  else if(a < b)
    a_l_b=1;
  else
    a_eq_b=1;
 end
endmodule
