
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs traces/SPEC2017/619.lbm_s-3766B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
IP Table Entries: 256
L1D has LRU replacement policy
IP_Table L2 entries: 256
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000000 cycles: 2732981 heartbeat IPC: 3.65901 cumulative IPC: 3.65901 (Simulation time: 0 hr 19 min 49 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2732982 (Simulation time: 0 hr 19 min 49 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 12848036 heartbeat IPC: 0.988625 cumulative IPC: 0.988625 (Simulation time: 0 hr 37 min 56 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 22866125 heartbeat IPC: 0.998195 cumulative IPC: 0.993387 (Simulation time: 0 hr 56 min 57 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 33016503 heartbeat IPC: 0.985185 cumulative IPC: 0.990638 (Simulation time: 1 hr 16 min 2 sec) 
