<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ich9.h source code [codebrowser/include/hw/i386/ich9.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ICH9LPCState "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/include/hw/i386/ich9.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>codebrowser</a>/<a href='../..'>include</a>/<a href='..'>hw</a>/<a href='./'>i386</a>/<a href='ich9.h.html'>ich9.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><u>#<span data-ppcond="1">ifndef</span> <span class="macro" data-ref="_M/HW_ICH9_H">HW_ICH9_H</span></u></td></tr>
<tr><th id="2">2</th><td><u>#define <dfn class="macro" id="_M/HW_ICH9_H" data-ref="_M/HW_ICH9_H">HW_ICH9_H</dfn></u></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><u>#include <a href="../hw.h.html">"hw/hw.h"</a></u></td></tr>
<tr><th id="5">5</th><td><u>#include <a href="../isa/isa.h.html">"hw/isa/isa.h"</a></u></td></tr>
<tr><th id="6">6</th><td><u>#include <a href="../sysbus.h.html">"hw/sysbus.h"</a></u></td></tr>
<tr><th id="7">7</th><td><u>#include <a href="pc.h.html">"hw/i386/pc.h"</a></u></td></tr>
<tr><th id="8">8</th><td><u>#include <a href="../isa/apm.h.html">"hw/isa/apm.h"</a></u></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="ioapic.h.html">"hw/i386/ioapic.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="../pci/pci.h.html">"hw/pci/pci.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="../pci/pcie_host.h.html">"hw/pci/pcie_host.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../pci/pci_bridge.h.html">"hw/pci/pci_bridge.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../acpi/acpi.h.html">"hw/acpi/acpi.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../acpi/ich9.h.html">"hw/acpi/ich9.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../pci/pci_bus.h.html">"hw/pci/pci_bus.h"</a></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><em>void</em> <dfn class="decl" id="ich9_lpc_set_irq" title='ich9_lpc_set_irq' data-ref="ich9_lpc_set_irq">ich9_lpc_set_irq</dfn>(<em>void</em> *<dfn class="local col3 decl" id="103opaque" title='opaque' data-type='void *' data-ref="103opaque">opaque</dfn>, <em>int</em> <dfn class="local col4 decl" id="104irq_num" title='irq_num' data-type='int' data-ref="104irq_num">irq_num</dfn>, <em>int</em> <dfn class="local col5 decl" id="105level" title='level' data-type='int' data-ref="105level">level</dfn>);</td></tr>
<tr><th id="18">18</th><td><em>int</em> <dfn class="decl" id="ich9_lpc_map_irq" title='ich9_lpc_map_irq' data-ref="ich9_lpc_map_irq">ich9_lpc_map_irq</dfn>(<a class="typedef" href="../../qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> *<dfn class="local col6 decl" id="106pci_dev" title='pci_dev' data-type='PCIDevice *' data-ref="106pci_dev">pci_dev</dfn>, <em>int</em> <dfn class="local col7 decl" id="107intx" title='intx' data-type='int' data-ref="107intx">intx</dfn>);</td></tr>
<tr><th id="19">19</th><td><a class="typedef" href="../pci/pci.h.html#PCIINTxRoute" title='PCIINTxRoute' data-type='struct PCIINTxRoute' data-ref="PCIINTxRoute">PCIINTxRoute</a> <dfn class="decl" id="ich9_route_intx_pin_to_irq" title='ich9_route_intx_pin_to_irq' data-ref="ich9_route_intx_pin_to_irq">ich9_route_intx_pin_to_irq</dfn>(<em>void</em> *<dfn class="local col8 decl" id="108opaque" title='opaque' data-type='void *' data-ref="108opaque">opaque</dfn>, <em>int</em> <dfn class="local col9 decl" id="109pirq_pin" title='pirq_pin' data-type='int' data-ref="109pirq_pin">pirq_pin</dfn>);</td></tr>
<tr><th id="20">20</th><td><em>void</em> <dfn class="decl" id="ich9_lpc_pm_init" title='ich9_lpc_pm_init' data-ref="ich9_lpc_pm_init">ich9_lpc_pm_init</dfn>(<a class="typedef" href="../../qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> *<dfn class="local col0 decl" id="110pci_lpc" title='pci_lpc' data-type='PCIDevice *' data-ref="110pci_lpc">pci_lpc</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col1 decl" id="111smm_enabled" title='smm_enabled' data-type='_Bool' data-ref="111smm_enabled">smm_enabled</dfn>);</td></tr>
<tr><th id="21">21</th><td><a class="typedef" href="../../qemu/typedefs.h.html#I2CBus" title='I2CBus' data-type='struct I2CBus' data-ref="I2CBus">I2CBus</a> *<dfn class="decl" id="ich9_smb_init" title='ich9_smb_init' data-ref="ich9_smb_init">ich9_smb_init</dfn>(<a class="typedef" href="../../qemu/typedefs.h.html#PCIBus" title='PCIBus' data-type='struct PCIBus' data-ref="PCIBus">PCIBus</a> *<dfn class="local col2 decl" id="112bus" title='bus' data-type='PCIBus *' data-ref="112bus">bus</dfn>, <em>int</em> <dfn class="local col3 decl" id="113devfn" title='devfn' data-type='int' data-ref="113devfn">devfn</dfn>, <a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="114smb_io_base" title='smb_io_base' data-type='uint32_t' data-ref="114smb_io_base">smb_io_base</dfn>);</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><em>void</em> <dfn class="decl" id="ich9_generate_smi" title='ich9_generate_smi' data-ref="ich9_generate_smi">ich9_generate_smi</dfn>(<em>void</em>);</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_SIZE" data-ref="_M/ICH9_CC_SIZE">ICH9_CC_SIZE</dfn> (16 * 1024) /* 16KB. Chipset configuration registers */</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/TYPE_ICH9_LPC_DEVICE" data-ref="_M/TYPE_ICH9_LPC_DEVICE">TYPE_ICH9_LPC_DEVICE</dfn> "ICH9-LPC"</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_DEVICE" data-ref="_M/ICH9_LPC_DEVICE">ICH9_LPC_DEVICE</dfn>(obj) \</u></td></tr>
<tr><th id="29">29</th><td><u>     OBJECT_CHECK(ICH9LPCState, (obj), TYPE_ICH9_LPC_DEVICE)</u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="ICH9LPCState" title='ICH9LPCState' data-ref="ICH9LPCState"><a class="type" href="#ICH9LPCState" title='ICH9LPCState' data-ref="ICH9LPCState">ICH9LPCState</a></dfn> {</td></tr>
<tr><th id="32">32</th><td>    <i>/* ICH9 LPC PCI to ISA bridge */</i></td></tr>
<tr><th id="33">33</th><td>    <a class="typedef" href="../../qemu/typedefs.h.html#PCIDevice" title='PCIDevice' data-type='struct PCIDevice' data-ref="PCIDevice">PCIDevice</a> <dfn class="decl" id="ICH9LPCState::d" title='ICH9LPCState::d' data-ref="ICH9LPCState::d">d</dfn>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>    <i>/* (pci device, intx) -&gt; pirq</i></td></tr>
<tr><th id="36">36</th><td><i>     * In real chipset case, the unused slots are never used</i></td></tr>
<tr><th id="37">37</th><td><i>     * as ICH9 supports only D25-D31 irq routing.</i></td></tr>
<tr><th id="38">38</th><td><i>     * On the other hand in qemu case, any slot/function can be populated</i></td></tr>
<tr><th id="39">39</th><td><i>     * via command line option.</i></td></tr>
<tr><th id="40">40</th><td><i>     * So fallback interrupt routing for any devices in any slots is necessary.</i></td></tr>
<tr><th id="41">41</th><td><i>    */</i></td></tr>
<tr><th id="42">42</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="ICH9LPCState::irr" title='ICH9LPCState::irr' data-ref="ICH9LPCState::irr">irr</dfn>[<a class="macro" href="../pci/pci.h.html#22" title="32" data-ref="_M/PCI_SLOT_MAX">PCI_SLOT_MAX</a>][<a class="macro" href="../pci/pci.h.html#160" title="4" data-ref="_M/PCI_NUM_PINS">PCI_NUM_PINS</a>];</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>    <a class="typedef" href="../isa/apm.h.html#APMState" title='APMState' data-type='struct APMState' data-ref="APMState">APMState</a> <dfn class="decl" id="ICH9LPCState::apm" title='ICH9LPCState::apm' data-ref="ICH9LPCState::apm">apm</dfn>;</td></tr>
<tr><th id="45">45</th><td>    <a class="typedef" href="../acpi/ich9.h.html#ICH9LPCPMRegs" title='ICH9LPCPMRegs' data-type='struct ICH9LPCPMRegs' data-ref="ICH9LPCPMRegs">ICH9LPCPMRegs</a> <dfn class="decl" id="ICH9LPCState::pm" title='ICH9LPCState::pm' data-ref="ICH9LPCState::pm">pm</dfn>;</td></tr>
<tr><th id="46">46</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="decl" id="ICH9LPCState::sci_level" title='ICH9LPCState::sci_level' data-ref="ICH9LPCState::sci_level">sci_level</dfn>; <i>/* track sci level */</i></td></tr>
<tr><th id="47">47</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="ICH9LPCState::sci_gsi" title='ICH9LPCState::sci_gsi' data-ref="ICH9LPCState::sci_gsi">sci_gsi</dfn>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>    <i>/* 2.24 Pin Straps */</i></td></tr>
<tr><th id="50">50</th><td>    <b>struct</b> {</td></tr>
<tr><th id="51">51</th><td>        <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="decl" id="ICH9LPCState::(anonymous)::spkr_hi" title='ICH9LPCState::(anonymous struct)::spkr_hi' data-ref="ICH9LPCState::(anonymous)::spkr_hi">spkr_hi</dfn>;</td></tr>
<tr><th id="52">52</th><td>    } <dfn class="decl" id="ICH9LPCState::pin_strap" title='ICH9LPCState::pin_strap' data-ref="ICH9LPCState::pin_strap">pin_strap</dfn>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>    <i>/* 10.1 Chipset Configuration registers(Memory Space)</i></td></tr>
<tr><th id="55">55</th><td><i>     which is pointed by RCBA */</i></td></tr>
<tr><th id="56">56</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="ICH9LPCState::chip_config" title='ICH9LPCState::chip_config' data-ref="ICH9LPCState::chip_config">chip_config</dfn>[<a class="macro" href="#25" title="(16 * 1024)" data-ref="_M/ICH9_CC_SIZE">ICH9_CC_SIZE</a>];</td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td>    <i>/*</i></td></tr>
<tr><th id="59">59</th><td><i>     * 13.7.5 RST_CNT---Reset Control Register (LPC I/F---D31:F0)</i></td></tr>
<tr><th id="60">60</th><td><i>     *</i></td></tr>
<tr><th id="61">61</th><td><i>     * register contents and IO memory region</i></td></tr>
<tr><th id="62">62</th><td><i>     */</i></td></tr>
<tr><th id="63">63</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="ICH9LPCState::rst_cnt" title='ICH9LPCState::rst_cnt' data-ref="ICH9LPCState::rst_cnt">rst_cnt</dfn>;</td></tr>
<tr><th id="64">64</th><td>    <a class="typedef" href="../../qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> <dfn class="decl" id="ICH9LPCState::rst_cnt_mem" title='ICH9LPCState::rst_cnt_mem' data-ref="ICH9LPCState::rst_cnt_mem">rst_cnt_mem</dfn>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>    <i>/* SMI feature negotiation via fw_cfg */</i></td></tr>
<tr><th id="67">67</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="ICH9LPCState::smi_host_features" title='ICH9LPCState::smi_host_features' data-ref="ICH9LPCState::smi_host_features">smi_host_features</dfn>;       <i>/* guest-invisible, host endian */</i></td></tr>
<tr><th id="68">68</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="ICH9LPCState::smi_host_features_le" title='ICH9LPCState::smi_host_features_le' data-ref="ICH9LPCState::smi_host_features_le">smi_host_features_le</dfn>[<var>8</var>];  <i>/* guest-visible, read-only, little</i></td></tr>
<tr><th id="69">69</th><td><i>                                       * endian uint64_t */</i></td></tr>
<tr><th id="70">70</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="ICH9LPCState::smi_guest_features_le" title='ICH9LPCState::smi_guest_features_le' data-ref="ICH9LPCState::smi_guest_features_le">smi_guest_features_le</dfn>[<var>8</var>]; <i>/* guest-visible, read-write, little</i></td></tr>
<tr><th id="71">71</th><td><i>                                       * endian uint64_t */</i></td></tr>
<tr><th id="72">72</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="decl" id="ICH9LPCState::smi_features_ok" title='ICH9LPCState::smi_features_ok' data-ref="ICH9LPCState::smi_features_ok">smi_features_ok</dfn>;          <i>/* guest-visible, read-only; selecting it</i></td></tr>
<tr><th id="73">73</th><td><i>                                       * triggers feature lockdown */</i></td></tr>
<tr><th id="74">74</th><td>    <a class="typedef" href="../../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="decl" id="ICH9LPCState::smi_negotiated_features" title='ICH9LPCState::smi_negotiated_features' data-ref="ICH9LPCState::smi_negotiated_features">smi_negotiated_features</dfn>; <i>/* guest-invisible, host endian */</i></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>    <i>/* isa bus */</i></td></tr>
<tr><th id="77">77</th><td>    <a class="typedef" href="../../qemu/typedefs.h.html#ISABus" title='ISABus' data-type='struct ISABus' data-ref="ISABus">ISABus</a> *<dfn class="decl" id="ICH9LPCState::isa_bus" title='ICH9LPCState::isa_bus' data-ref="ICH9LPCState::isa_bus">isa_bus</dfn>;</td></tr>
<tr><th id="78">78</th><td>    <a class="typedef" href="../../qemu/typedefs.h.html#MemoryRegion" title='MemoryRegion' data-type='struct MemoryRegion' data-ref="MemoryRegion">MemoryRegion</a> <dfn class="decl" id="ICH9LPCState::rcrb_mem" title='ICH9LPCState::rcrb_mem' data-ref="ICH9LPCState::rcrb_mem">rcrb_mem</dfn>; <i>/* root complex register block */</i></td></tr>
<tr><th id="79">79</th><td>    <a class="typedef" href="../../qemu/notify.h.html#Notifier" title='Notifier' data-type='struct Notifier' data-ref="Notifier">Notifier</a> <dfn class="decl" id="ICH9LPCState::machine_ready" title='ICH9LPCState::machine_ready' data-ref="ICH9LPCState::machine_ready">machine_ready</dfn>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>    <a class="typedef" href="../irq.h.html#qemu_irq" title='qemu_irq' data-type='struct IRQState *' data-ref="qemu_irq">qemu_irq</a> <dfn class="decl" id="ICH9LPCState::gsi" title='ICH9LPCState::gsi' data-ref="ICH9LPCState::gsi">gsi</dfn>[<a class="macro" href="pc.h.html#190" title="24" data-ref="_M/GSI_NUM_PINS">GSI_NUM_PINS</a>];</td></tr>
<tr><th id="82">82</th><td>} <dfn class="typedef" id="ICH9LPCState" title='ICH9LPCState' data-type='struct ICH9LPCState' data-ref="ICH9LPCState">ICH9LPCState</dfn>;</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><a class="typedef" href="../../qom/object.h.html#Object" title='Object' data-type='struct Object' data-ref="Object">Object</a> *<dfn class="decl" id="ich9_lpc_find" title='ich9_lpc_find' data-ref="ich9_lpc_find">ich9_lpc_find</dfn>(<em>void</em>);</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/Q35_MASK" data-ref="_M/Q35_MASK">Q35_MASK</dfn>(bit, ms_bit, ls_bit) \</u></td></tr>
<tr><th id="87">87</th><td><u>((uint##bit##_t)(((1ULL &lt;&lt; ((ms_bit) + 1)) - 1) &amp; ~((1ULL &lt;&lt; ls_bit) - 1)))</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><i>/* ICH9: Chipset Configuration Registers */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_ADDR_MASK" data-ref="_M/ICH9_CC_ADDR_MASK">ICH9_CC_ADDR_MASK</dfn>                       (ICH9_CC_SIZE - 1)</u></td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC" data-ref="_M/ICH9_CC">ICH9_CC</dfn></u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_D28IP" data-ref="_M/ICH9_CC_D28IP">ICH9_CC_D28IP</dfn>                           0x310C</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_D28IP_SHIFT" data-ref="_M/ICH9_CC_D28IP_SHIFT">ICH9_CC_D28IP_SHIFT</dfn>                     4</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_D28IP_MASK" data-ref="_M/ICH9_CC_D28IP_MASK">ICH9_CC_D28IP_MASK</dfn>                      0xf</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_D28IP_DEFAULT" data-ref="_M/ICH9_CC_D28IP_DEFAULT">ICH9_CC_D28IP_DEFAULT</dfn>                   0x00214321</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_D31IR" data-ref="_M/ICH9_CC_D31IR">ICH9_CC_D31IR</dfn>                           0x3140</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_D30IR" data-ref="_M/ICH9_CC_D30IR">ICH9_CC_D30IR</dfn>                           0x3142</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_D29IR" data-ref="_M/ICH9_CC_D29IR">ICH9_CC_D29IR</dfn>                           0x3144</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_D28IR" data-ref="_M/ICH9_CC_D28IR">ICH9_CC_D28IR</dfn>                           0x3146</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_D27IR" data-ref="_M/ICH9_CC_D27IR">ICH9_CC_D27IR</dfn>                           0x3148</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_D26IR" data-ref="_M/ICH9_CC_D26IR">ICH9_CC_D26IR</dfn>                           0x314C</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_D25IR" data-ref="_M/ICH9_CC_D25IR">ICH9_CC_D25IR</dfn>                           0x3150</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_DIR_DEFAULT" data-ref="_M/ICH9_CC_DIR_DEFAULT">ICH9_CC_DIR_DEFAULT</dfn>                     0x3210</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_D30IR_DEFAULT" data-ref="_M/ICH9_CC_D30IR_DEFAULT">ICH9_CC_D30IR_DEFAULT</dfn>                   0x0</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_DIR_SHIFT" data-ref="_M/ICH9_CC_DIR_SHIFT">ICH9_CC_DIR_SHIFT</dfn>                       4</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_DIR_MASK" data-ref="_M/ICH9_CC_DIR_MASK">ICH9_CC_DIR_MASK</dfn>                        0x7</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_OIC" data-ref="_M/ICH9_CC_OIC">ICH9_CC_OIC</dfn>                             0x31FF</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_OIC_AEN" data-ref="_M/ICH9_CC_OIC_AEN">ICH9_CC_OIC_AEN</dfn>                         0x1</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_GCS" data-ref="_M/ICH9_CC_GCS">ICH9_CC_GCS</dfn>                             0x3410</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_GCS_DEFAULT" data-ref="_M/ICH9_CC_GCS_DEFAULT">ICH9_CC_GCS_DEFAULT</dfn>                     0x00000020</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/ICH9_CC_GCS_NO_REBOOT" data-ref="_M/ICH9_CC_GCS_NO_REBOOT">ICH9_CC_GCS_NO_REBOOT</dfn>                   (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/* D28:F[0-5] */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/ICH9_PCIE_DEV" data-ref="_M/ICH9_PCIE_DEV">ICH9_PCIE_DEV</dfn>                           28</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/ICH9_PCIE_FUNC_MAX" data-ref="_M/ICH9_PCIE_FUNC_MAX">ICH9_PCIE_FUNC_MAX</dfn>                      6</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td><i>/* D29:F0 USB UHCI Controller #1 */</i></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/ICH9_USB_UHCI1_DEV" data-ref="_M/ICH9_USB_UHCI1_DEV">ICH9_USB_UHCI1_DEV</dfn>                      29</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/ICH9_USB_UHCI1_FUNC" data-ref="_M/ICH9_USB_UHCI1_FUNC">ICH9_USB_UHCI1_FUNC</dfn>                     0</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i>/* D30:F0 DMI-to-PCI bridge */</i></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/ICH9_D2P_BRIDGE" data-ref="_M/ICH9_D2P_BRIDGE">ICH9_D2P_BRIDGE</dfn>                         "ICH9 D2P BRIDGE"</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/ICH9_D2P_BRIDGE_SAVEVM_VERSION" data-ref="_M/ICH9_D2P_BRIDGE_SAVEVM_VERSION">ICH9_D2P_BRIDGE_SAVEVM_VERSION</dfn>          0</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/ICH9_D2P_BRIDGE_DEV" data-ref="_M/ICH9_D2P_BRIDGE_DEV">ICH9_D2P_BRIDGE_DEV</dfn>                     30</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/ICH9_D2P_BRIDGE_FUNC" data-ref="_M/ICH9_D2P_BRIDGE_FUNC">ICH9_D2P_BRIDGE_FUNC</dfn>                    0</u></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/ICH9_D2P_SECONDARY_DEFAULT" data-ref="_M/ICH9_D2P_SECONDARY_DEFAULT">ICH9_D2P_SECONDARY_DEFAULT</dfn>              (256 - 8)</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/ICH9_D2P_A2_REVISION" data-ref="_M/ICH9_D2P_A2_REVISION">ICH9_D2P_A2_REVISION</dfn>                    0x92</u></td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td><i>/* D31:F0 LPC Processor Interface */</i></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/ICH9_RST_CNT_IOPORT" data-ref="_M/ICH9_RST_CNT_IOPORT">ICH9_RST_CNT_IOPORT</dfn>                     0xCF9</u></td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><i>/* D31:F1 LPC controller */</i></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/ICH9_A2_LPC" data-ref="_M/ICH9_A2_LPC">ICH9_A2_LPC</dfn>                             "ICH9 A2 LPC"</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/ICH9_A2_LPC_SAVEVM_VERSION" data-ref="_M/ICH9_A2_LPC_SAVEVM_VERSION">ICH9_A2_LPC_SAVEVM_VERSION</dfn>              0</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_DEV" data-ref="_M/ICH9_LPC_DEV">ICH9_LPC_DEV</dfn>                            31</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_FUNC" data-ref="_M/ICH9_LPC_FUNC">ICH9_LPC_FUNC</dfn>                           0</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/ICH9_A2_LPC_REVISION" data-ref="_M/ICH9_A2_LPC_REVISION">ICH9_A2_LPC_REVISION</dfn>                    0x2</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_NB_PIRQS" data-ref="_M/ICH9_LPC_NB_PIRQS">ICH9_LPC_NB_PIRQS</dfn>                       8       /* PCI A-H */</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PMBASE" data-ref="_M/ICH9_LPC_PMBASE">ICH9_LPC_PMBASE</dfn>                         0x40</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PMBASE_BASE_ADDRESS_MASK" data-ref="_M/ICH9_LPC_PMBASE_BASE_ADDRESS_MASK">ICH9_LPC_PMBASE_BASE_ADDRESS_MASK</dfn>       Q35_MASK(32, 15, 7)</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PMBASE_RTE" data-ref="_M/ICH9_LPC_PMBASE_RTE">ICH9_LPC_PMBASE_RTE</dfn>                     0x1</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PMBASE_DEFAULT" data-ref="_M/ICH9_LPC_PMBASE_DEFAULT">ICH9_LPC_PMBASE_DEFAULT</dfn>                 0x1</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_ACPI_CTRL" data-ref="_M/ICH9_LPC_ACPI_CTRL">ICH9_LPC_ACPI_CTRL</dfn>                      0x44</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_ACPI_CTRL_ACPI_EN" data-ref="_M/ICH9_LPC_ACPI_CTRL_ACPI_EN">ICH9_LPC_ACPI_CTRL_ACPI_EN</dfn>              0x80</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_ACPI_CTRL_SCI_IRQ_SEL_MASK" data-ref="_M/ICH9_LPC_ACPI_CTRL_SCI_IRQ_SEL_MASK">ICH9_LPC_ACPI_CTRL_SCI_IRQ_SEL_MASK</dfn>     Q35_MASK(8, 2, 0)</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_ACPI_CTRL_9" data-ref="_M/ICH9_LPC_ACPI_CTRL_9">ICH9_LPC_ACPI_CTRL_9</dfn>                    0x0</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_ACPI_CTRL_10" data-ref="_M/ICH9_LPC_ACPI_CTRL_10">ICH9_LPC_ACPI_CTRL_10</dfn>                   0x1</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_ACPI_CTRL_11" data-ref="_M/ICH9_LPC_ACPI_CTRL_11">ICH9_LPC_ACPI_CTRL_11</dfn>                   0x2</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_ACPI_CTRL_20" data-ref="_M/ICH9_LPC_ACPI_CTRL_20">ICH9_LPC_ACPI_CTRL_20</dfn>                   0x4</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_ACPI_CTRL_21" data-ref="_M/ICH9_LPC_ACPI_CTRL_21">ICH9_LPC_ACPI_CTRL_21</dfn>                   0x5</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_ACPI_CTRL_DEFAULT" data-ref="_M/ICH9_LPC_ACPI_CTRL_DEFAULT">ICH9_LPC_ACPI_CTRL_DEFAULT</dfn>              0x0</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PIRQA_ROUT" data-ref="_M/ICH9_LPC_PIRQA_ROUT">ICH9_LPC_PIRQA_ROUT</dfn>                     0x60</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PIRQB_ROUT" data-ref="_M/ICH9_LPC_PIRQB_ROUT">ICH9_LPC_PIRQB_ROUT</dfn>                     0x61</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PIRQC_ROUT" data-ref="_M/ICH9_LPC_PIRQC_ROUT">ICH9_LPC_PIRQC_ROUT</dfn>                     0x62</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PIRQD_ROUT" data-ref="_M/ICH9_LPC_PIRQD_ROUT">ICH9_LPC_PIRQD_ROUT</dfn>                     0x63</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PIRQE_ROUT" data-ref="_M/ICH9_LPC_PIRQE_ROUT">ICH9_LPC_PIRQE_ROUT</dfn>                     0x68</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PIRQF_ROUT" data-ref="_M/ICH9_LPC_PIRQF_ROUT">ICH9_LPC_PIRQF_ROUT</dfn>                     0x69</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PIRQG_ROUT" data-ref="_M/ICH9_LPC_PIRQG_ROUT">ICH9_LPC_PIRQG_ROUT</dfn>                     0x6a</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PIRQH_ROUT" data-ref="_M/ICH9_LPC_PIRQH_ROUT">ICH9_LPC_PIRQH_ROUT</dfn>                     0x6b</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PIRQ_ROUT_IRQEN" data-ref="_M/ICH9_LPC_PIRQ_ROUT_IRQEN">ICH9_LPC_PIRQ_ROUT_IRQEN</dfn>                0x80</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PIRQ_ROUT_MASK" data-ref="_M/ICH9_LPC_PIRQ_ROUT_MASK">ICH9_LPC_PIRQ_ROUT_MASK</dfn>                 Q35_MASK(8, 3, 0)</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PIRQ_ROUT_DEFAULT" data-ref="_M/ICH9_LPC_PIRQ_ROUT_DEFAULT">ICH9_LPC_PIRQ_ROUT_DEFAULT</dfn>              0x80</u></td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_GEN_PMCON_1" data-ref="_M/ICH9_LPC_GEN_PMCON_1">ICH9_LPC_GEN_PMCON_1</dfn>                    0xa0</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_GEN_PMCON_1_SMI_LOCK" data-ref="_M/ICH9_LPC_GEN_PMCON_1_SMI_LOCK">ICH9_LPC_GEN_PMCON_1_SMI_LOCK</dfn>           (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_GEN_PMCON_2" data-ref="_M/ICH9_LPC_GEN_PMCON_2">ICH9_LPC_GEN_PMCON_2</dfn>                    0xa2</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_GEN_PMCON_3" data-ref="_M/ICH9_LPC_GEN_PMCON_3">ICH9_LPC_GEN_PMCON_3</dfn>                    0xa4</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_GEN_PMCON_LOCK" data-ref="_M/ICH9_LPC_GEN_PMCON_LOCK">ICH9_LPC_GEN_PMCON_LOCK</dfn>                 0xa6</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_RCBA" data-ref="_M/ICH9_LPC_RCBA">ICH9_LPC_RCBA</dfn>                           0xf0</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_RCBA_BA_MASK" data-ref="_M/ICH9_LPC_RCBA_BA_MASK">ICH9_LPC_RCBA_BA_MASK</dfn>                   Q35_MASK(32, 31, 14)</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_RCBA_EN" data-ref="_M/ICH9_LPC_RCBA_EN">ICH9_LPC_RCBA_EN</dfn>                        0x1</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_RCBA_DEFAULT" data-ref="_M/ICH9_LPC_RCBA_DEFAULT">ICH9_LPC_RCBA_DEFAULT</dfn>                   0x0</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_PIC_NUM_PINS" data-ref="_M/ICH9_LPC_PIC_NUM_PINS">ICH9_LPC_PIC_NUM_PINS</dfn>                   16</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_IOAPIC_NUM_PINS" data-ref="_M/ICH9_LPC_IOAPIC_NUM_PINS">ICH9_LPC_IOAPIC_NUM_PINS</dfn>                24</u></td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/ICH9_GPIO_GSI" data-ref="_M/ICH9_GPIO_GSI">ICH9_GPIO_GSI</dfn> "gsi"</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i>/* D31:F2 SATA Controller #1 */</i></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/ICH9_SATA1_DEV" data-ref="_M/ICH9_SATA1_DEV">ICH9_SATA1_DEV</dfn>                          31</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/ICH9_SATA1_FUNC" data-ref="_M/ICH9_SATA1_FUNC">ICH9_SATA1_FUNC</dfn>                         2</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i>/* D31:F0 power management I/O registers</i></td></tr>
<tr><th id="196">196</th><td><i>   offset from the address ICH9_LPC_PMBASE */</i></td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><i>/* ICH9 LPC PM I/O registers are 128 ports and 128-aligned */</i></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_SIZE" data-ref="_M/ICH9_PMIO_SIZE">ICH9_PMIO_SIZE</dfn>                          128</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_MASK" data-ref="_M/ICH9_PMIO_MASK">ICH9_PMIO_MASK</dfn>                          (ICH9_PMIO_SIZE - 1)</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_PM1_STS" data-ref="_M/ICH9_PMIO_PM1_STS">ICH9_PMIO_PM1_STS</dfn>                       0x00</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_PM1_EN" data-ref="_M/ICH9_PMIO_PM1_EN">ICH9_PMIO_PM1_EN</dfn>                        0x02</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_PM1_CNT" data-ref="_M/ICH9_PMIO_PM1_CNT">ICH9_PMIO_PM1_CNT</dfn>                       0x04</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_PM1_TMR" data-ref="_M/ICH9_PMIO_PM1_TMR">ICH9_PMIO_PM1_TMR</dfn>                       0x08</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_GPE0_STS" data-ref="_M/ICH9_PMIO_GPE0_STS">ICH9_PMIO_GPE0_STS</dfn>                      0x20</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_GPE0_EN" data-ref="_M/ICH9_PMIO_GPE0_EN">ICH9_PMIO_GPE0_EN</dfn>                       0x28</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_GPE0_LEN" data-ref="_M/ICH9_PMIO_GPE0_LEN">ICH9_PMIO_GPE0_LEN</dfn>                      16</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_SMI_EN" data-ref="_M/ICH9_PMIO_SMI_EN">ICH9_PMIO_SMI_EN</dfn>                        0x30</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_SMI_EN_APMC_EN" data-ref="_M/ICH9_PMIO_SMI_EN_APMC_EN">ICH9_PMIO_SMI_EN_APMC_EN</dfn>                (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_SMI_EN_TCO_EN" data-ref="_M/ICH9_PMIO_SMI_EN_TCO_EN">ICH9_PMIO_SMI_EN_TCO_EN</dfn>                 (1 &lt;&lt; 13)</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_SMI_STS" data-ref="_M/ICH9_PMIO_SMI_STS">ICH9_PMIO_SMI_STS</dfn>                       0x34</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_TCO_RLD" data-ref="_M/ICH9_PMIO_TCO_RLD">ICH9_PMIO_TCO_RLD</dfn>                       0x60</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/ICH9_PMIO_TCO_LEN" data-ref="_M/ICH9_PMIO_TCO_LEN">ICH9_PMIO_TCO_LEN</dfn>                       32</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><i>/* FADT ACPI_ENABLE/ACPI_DISABLE */</i></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/ICH9_APM_ACPI_ENABLE" data-ref="_M/ICH9_APM_ACPI_ENABLE">ICH9_APM_ACPI_ENABLE</dfn>                    0x2</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/ICH9_APM_ACPI_DISABLE" data-ref="_M/ICH9_APM_ACPI_DISABLE">ICH9_APM_ACPI_DISABLE</dfn>                   0x3</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><i>/* D31:F3 SMBus controller */</i></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/TYPE_ICH9_SMB_DEVICE" data-ref="_M/TYPE_ICH9_SMB_DEVICE">TYPE_ICH9_SMB_DEVICE</dfn> "ICH9 SMB"</u></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/ICH9_A2_SMB_REVISION" data-ref="_M/ICH9_A2_SMB_REVISION">ICH9_A2_SMB_REVISION</dfn>                    0x02</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_PI" data-ref="_M/ICH9_SMB_PI">ICH9_SMB_PI</dfn>                             0x00</u></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_SMBMBAR0" data-ref="_M/ICH9_SMB_SMBMBAR0">ICH9_SMB_SMBMBAR0</dfn>                       0x10</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_SMBMBAR1" data-ref="_M/ICH9_SMB_SMBMBAR1">ICH9_SMB_SMBMBAR1</dfn>                       0x14</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_SMBM_BAR" data-ref="_M/ICH9_SMB_SMBM_BAR">ICH9_SMB_SMBM_BAR</dfn>                       0</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_SMBM_SIZE" data-ref="_M/ICH9_SMB_SMBM_SIZE">ICH9_SMB_SMBM_SIZE</dfn>                      (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_SMB_BASE" data-ref="_M/ICH9_SMB_SMB_BASE">ICH9_SMB_SMB_BASE</dfn>                       0x20</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_SMB_BASE_BAR" data-ref="_M/ICH9_SMB_SMB_BASE_BAR">ICH9_SMB_SMB_BASE_BAR</dfn>                   4</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_SMB_BASE_SIZE" data-ref="_M/ICH9_SMB_SMB_BASE_SIZE">ICH9_SMB_SMB_BASE_SIZE</dfn>                  (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_HOSTC" data-ref="_M/ICH9_SMB_HOSTC">ICH9_SMB_HOSTC</dfn>                          0x40</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_HOSTC_SSRESET" data-ref="_M/ICH9_SMB_HOSTC_SSRESET">ICH9_SMB_HOSTC_SSRESET</dfn>                  ((uint8_t)(1 &lt;&lt; 3))</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_HOSTC_I2C_EN" data-ref="_M/ICH9_SMB_HOSTC_I2C_EN">ICH9_SMB_HOSTC_I2C_EN</dfn>                   ((uint8_t)(1 &lt;&lt; 2))</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_HOSTC_SMB_SMI_EN" data-ref="_M/ICH9_SMB_HOSTC_SMB_SMI_EN">ICH9_SMB_HOSTC_SMB_SMI_EN</dfn>               ((uint8_t)(1 &lt;&lt; 1))</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_HOSTC_HST_EN" data-ref="_M/ICH9_SMB_HOSTC_HST_EN">ICH9_SMB_HOSTC_HST_EN</dfn>                   ((uint8_t)(1 &lt;&lt; 0))</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><i>/* D31:F3 SMBus I/O and memory mapped I/O registers */</i></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_DEV" data-ref="_M/ICH9_SMB_DEV">ICH9_SMB_DEV</dfn>                            31</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_FUNC" data-ref="_M/ICH9_SMB_FUNC">ICH9_SMB_FUNC</dfn>                           3</u></td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_HST_STS" data-ref="_M/ICH9_SMB_HST_STS">ICH9_SMB_HST_STS</dfn>                        0x00</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_HST_CNT" data-ref="_M/ICH9_SMB_HST_CNT">ICH9_SMB_HST_CNT</dfn>                        0x02</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_HST_CMD" data-ref="_M/ICH9_SMB_HST_CMD">ICH9_SMB_HST_CMD</dfn>                        0x03</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_XMIT_SLVA" data-ref="_M/ICH9_SMB_XMIT_SLVA">ICH9_SMB_XMIT_SLVA</dfn>                      0x04</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_HST_D0" data-ref="_M/ICH9_SMB_HST_D0">ICH9_SMB_HST_D0</dfn>                         0x05</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_HST_D1" data-ref="_M/ICH9_SMB_HST_D1">ICH9_SMB_HST_D1</dfn>                         0x06</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/ICH9_SMB_HOST_BLOCK_DB" data-ref="_M/ICH9_SMB_HOST_BLOCK_DB">ICH9_SMB_HOST_BLOCK_DB</dfn>                  0x07</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><i>/* bit positions used in fw_cfg SMI feature negotiation */</i></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/ICH9_LPC_SMI_F_BROADCAST_BIT" data-ref="_M/ICH9_LPC_SMI_F_BROADCAST_BIT">ICH9_LPC_SMI_F_BROADCAST_BIT</dfn>            0</u></td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><u>#<span data-ppcond="1">endif</span> /* HW_ICH9_H */</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../hw/acpi/ich9.c.html'>codebrowser/hw/acpi/ich9.c</a><br/>Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
