<!--
Devices using this peripheral: 
      MK65F18
      MK66F18
-->
      <peripheral>
         <?sourceFile "USBPHY_0" ?>
         <name>USBPHY</name>
         <description>USBPHY Register Reference Index</description>
         <groupName>USBPHY</groupName>
         <headerStructName>USBPHY</headerStructName>
         <baseAddress>0x400A2000</baseAddress>
         <size>32</size>
         <access>read-write</access>
         <resetValue>0x0</resetValue>
         <resetMask>0xFFFFFFFF</resetMask>
         <addressBlock>
            <offset>0x0</offset>
            <size>0x44</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x50</offset>
            <size>0x14</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x70</offset>
            <size>0x14</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xA0</offset>
            <size>0x10</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0xC0</offset>
            <size>0x14</size>
            <usage>registers</usage>
         </addressBlock>
         <addressBlock>
            <offset>0x100</offset>
            <size>0x40</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <name>PWD</name>
               <description>USB PHY Power-Down Register</description>
               <addressOffset>0x0</addressOffset>
               <resetValue>0x1E1C00</resetValue>
               <fields>
                  <field>
                     <name>TXPWDFS</name>
                     <description>Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Normal operation</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Power-down the USB full-speed drivers. This turns off the current starvation sources and puts the drivers into high-impedance output</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>TXPWDIBIAS</name>
                     <description>Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Normal operation</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Power-down the USB PHY current bias block for the transmitter. This bit should be set only when the USB is in suspend mode. This effectively powers down the entire USB transmit path</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>TXPWDV2I</name>
                     <description>Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Normal operation</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Power-down the USB PHY transmit V-to-I converter and the current mirror</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>RXPWDENV</name>
                     <description>Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled</description>
                     <bitOffset>17</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Normal operation</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Power-down the USB high-speed receiver envelope detector (squelch signal)</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>RXPWD1PT1</name>
                     <description>Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled</description>
                     <bitOffset>18</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Normal operation</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Power-down the USB full-speed differential receiver</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>RXPWDDIFF</name>
                     <description>Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled</description>
                     <bitOffset>19</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Normal operation</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Power-down the USB high-speed differential receiver</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>RXPWDRX</name>
                     <description>This bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHY_CTRL is enabled</description>
                     <bitOffset>20</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Normal operation</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Power-down the entire USB PHY receiver block except for the full-speed differential receiver</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register derivedFrom="PWD"> <name>PWD_SET</name> <addressOffset>0x4</addressOffset> </register>
            <register derivedFrom="PWD"> <name>PWD_CLR</name> <addressOffset>0x8</addressOffset> </register>
            <register derivedFrom="PWD"> <name>PWD_TOG</name> <addressOffset>0xC</addressOffset> </register>
            <register>
               <name>TX</name>
               <description>USB PHY Transmitter Control Register</description>
               <addressOffset>0x10</addressOffset>
               <resetValue>0x10060607</resetValue>
               <fields>
                  <field>
                     <name>D_CAL</name>
                     <description>Decode to trim the nominal 17</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>4</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0000</name>
                           <description>Maximum current, approximately 19% above nominal</description>
                           <value>0b0000</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b0111</name>
                           <description>Nominal</description>
                           <value>0b0111</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1111</name>
                           <description>Minimum current, approximately 19% below nominal</description>
                           <value>0b1111</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>TXCAL45DM</name>
                     <description>Decode to trim the nominal 45ohm series termination resistance to the USB_DM output pin</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>TXCAL45DP</name>
                     <description>Decode to trim the nominal 45ohm series termination resistance to the USB_DP output pin</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>USBPHY_TX_EDGECTRL</name>
                     <description>Controls the edge-rate of the current sensing transistors used in HS transmit</description>
                     <bitOffset>26</bitOffset>
                     <bitWidth>3</bitWidth>
                  </field>
               </fields>
            </register>
            <register derivedFrom="TX"> <name>TX_SET</name> <addressOffset>0x14</addressOffset> </register>
            <register derivedFrom="TX"> <name>TX_CLR</name> <addressOffset>0x18</addressOffset> </register>
            <register derivedFrom="TX"> <name>TX_TOG</name> <addressOffset>0x1C</addressOffset> </register>
            <register>
               <name>RX</name>
               <description>USB PHY Receiver Control Register</description>
               <addressOffset>0x20</addressOffset>
               <fields>
                  <field>
                     <name>ENVADJ</name>
                     <description>The ENVADJ field adjusts the trip point for the envelope detector</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>3</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b000</name>
                           <description>Trip-Level Voltage is 0.1000 V</description>
                           <value>0b000</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b001</name>
                           <description>Trip-Level Voltage is 0.1125 V</description>
                           <value>0b001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b010</name>
                           <description>Trip-Level Voltage is 0.1250 V</description>
                           <value>0b010</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b011</name>
                           <description>Trip-Level Voltage is 0.0875 V</description>
                           <value>0b011</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>DISCONADJ</name>
                     <description>The DISCONADJ field adjusts the trip point for the disconnect detector</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>3</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b000</name>
                           <description>Trip-Level Voltage is 0.56875 V</description>
                           <value>0b000</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b001</name>
                           <description>Trip-Level Voltage is 0.55000 V</description>
                           <value>0b001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b010</name>
                           <description>Trip-Level Voltage is 0.58125 V</description>
                           <value>0b010</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b011</name>
                           <description>Trip-Level Voltage is 0.60000 V</description>
                           <value>0b011</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>RXDBYPASS</name>
                     <description>This test mode is intended for lab use only, replace FS differential receiver with DP single ended receiver</description>
                     <bitOffset>22</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Normal operation</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Use the output of the USB_DP single-ended receiver in place of the full-speed differential receiver</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register derivedFrom="RX"> <name>RX_SET</name> <addressOffset>0x24</addressOffset> </register>
            <register derivedFrom="RX"> <name>RX_CLR</name> <addressOffset>0x28</addressOffset> </register>
            <register derivedFrom="RX"> <name>RX_TOG</name> <addressOffset>0x2C</addressOffset> </register>
            <register>
               <name>CTRL</name>
               <description>USB PHY General Control Register</description>
               <addressOffset>0x30</addressOffset>
               <resetValue>0xC0000000</resetValue>
               <fields>
                  <field>
                     <name>ENHOSTDISCONDETECT</name>
                     <description>For host mode, enables high-speed disconnect detector</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>DEVPLUGIN_IRQ</name>
                     <description>Indicates that the device is connected</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ENUTMILEVEL2</name>
                     <description>Enables UTMI+ Level 2 operation for the USB HS PHY</description>
                     <bitOffset>14</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ENUTMILEVEL3</name>
                     <description>Enables UTMI+ Level 3 operation for the USB HS PHY</description>
                     <bitOffset>15</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>AUTORESUME_EN</name>
                     <description>Enable the auto resume feature, when set, HW will use 32KHz clock to send Resume to respond to the device remote wakeup(for host mode only)</description>
                     <bitOffset>18</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ENAUTOCLR_CLKGATE</name>
                     <description>Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended</description>
                     <bitOffset>19</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>ENAUTOCLR_PHY_PWD</name>
                     <description>Enables the feature to auto-clear the PWD register bits in USBPHY_PWD if there is wakeup event while USB is suspended</description>
                     <bitOffset>20</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>FSDLL_RST_EN</name>
                     <description>Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet</description>
                     <bitOffset>24</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>OTG_ID_VALUE</name>
                     <description>Indicates the results of USB_ID pin while monitoring the cable plugged into the Micro- or Mini-AB receptacle</description>
                     <bitOffset>27</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                  </field>
                  <field>
                     <name>HOST_FORCE_LS_SE0</name>
                     <description>Forces the next FS packet that is transmitted to have a EOP with low-speed timing</description>
                     <bitOffset>28</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>UTMI_SUSPENDM</name>
                     <description>Used by the PHY to indicate a powered-down state</description>
                     <bitOffset>29</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                  </field>
                  <field>
                     <name>CLKGATE</name>
                     <description>Gate UTMI Clocks</description>
                     <bitOffset>30</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>SFTRST</name>
                     <description>Writing a 1 to this bit will soft-reset the USBPHY_PWD, USBPHY_TX, USBPHY_RX, and USBPHY_CTRL</description>
                     <bitOffset>31</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register derivedFrom="CTRL"> <name>CTRL_SET</name> <addressOffset>0x34</addressOffset> </register>
            <register derivedFrom="CTRL"> <name>CTRL_CLR</name> <addressOffset>0x38</addressOffset> </register>
            <register derivedFrom="CTRL"> <name>CTRL_TOG</name> <addressOffset>0x3C</addressOffset> </register>
            <register>
               <name>STATUS</name>
               <description>USB PHY Status Register</description>
               <addressOffset>0x40</addressOffset>
               <fields>
                  <field>
                     <name>HOSTDISCONDETECT_STATUS</name>
                     <description>Indicates at the local host (downstream) port that the remote device has disconnected while in High-Speed mode</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>USB cable disconnect has not been detected at the local host</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>USB cable disconnect has been detected at the local host</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>DEVPLUGIN_STATUS</name>
                     <description>Status indicator for non-standard resistive plugged-in detection</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>No attachment to a USB host is detected</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Cable attachment to a USB host is detected</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>OTGID_STATUS</name>
                     <description>Indicates the results of USB_ID pin on the USB cable plugged into the local Micro- or Mini-AB receptacle</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>RESUME_STATUS</name>
                     <description>Indicates that the host is sending a wake-up after Suspend and has triggered an interrupt</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                  </field>
               </fields>
            </register>
            <register>
               <name>DEBUG</name>
               <description>USB PHY Debug Register</description>
               <addressOffset>0x50</addressOffset>
               <resetValue>0x7F180000</resetValue>
               <fields>
                  <field>
                     <name>OTGIDPIOLOCK</name>
                     <description>Once OTG ID from USBPHY_STATUS_OTGID_STATUS is sampled, use this to hold the value</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>DEBUG_INTERFACE_HOLD</name>
                     <description>Use holding registers to assist in timing for external UTMI interface</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>HSTPULLDOWN</name>
                     <description>This bit field selects whether to connect pulldown resistors on the USB_DP/USB_DM pins if the corresponding pulldown overdrive mode is enabled through USBPHY_DEBUG[5:4} Set bit 3 to value 1&apos;b1 to connect the 15ohm pulldown on USB_DP line</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>ENHSTPULLDOWN</name>
                     <description>This bit field selects host pulldown overdrive mode</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>2</bitWidth>
                  </field>
                  <field>
                     <name>TX2RXCOUNT</name>
                     <description>Delay in between the end of transmit to the beginning of receive</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>ENTX2RXCOUNT</name>
                     <description>Set this bit to allow a countdown to transition in between TX and RX</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>SQUELCHRESETCOUNT</name>
                     <description>Delay in between the detection of squelch to the reset of high-speed RX</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>5</bitWidth>
                  </field>
                  <field>
                     <name>ENSQUELCHRESET</name>
                     <description>Set bit to allow squelch to reset high-speed receive</description>
                     <bitOffset>24</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>SQUELCHRESETLENGTH</name>
                     <description>Duration of RESET in terms of the number of 480-MHz cycles</description>
                     <bitOffset>25</bitOffset>
                     <bitWidth>4</bitWidth>
                  </field>
                  <field>
                     <name>HOST_RESUME_DEBUG</name>
                     <description>Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1</description>
                     <bitOffset>29</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>CLKGATE</name>
                     <description>Gate Test Clocks</description>
                     <bitOffset>30</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register derivedFrom="DEBUG"> <name>DEBUG_SET</name> <addressOffset>0x54</addressOffset> </register>
            <register derivedFrom="DEBUG"> <name>DEBUG_CLR</name> <addressOffset>0x58</addressOffset> </register>
            <register derivedFrom="DEBUG"> <name>DEBUG_TOG</name> <addressOffset>0x5C</addressOffset> </register>
            <register>
               <name>DEBUG0_STATUS</name>
               <description>UTMI Debug Status Register 0</description>
               <addressOffset>0x60</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>LOOP_BACK_FAIL_COUNT</name>
                     <description>Running count of the failed pseudo-random generator loopback</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>16</bitWidth>
                  </field>
                  <field>
                     <name>UTMI_RXERROR_FAIL_COUNT</name>
                     <description>Running count of the UTMI_RXERROR</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>10</bitWidth>
                  </field>
                  <field>
                     <name>SQUELCH_COUNT</name>
                     <description>Running count of the squelch reset instead of normal end for HS RX</description>
                     <bitOffset>26</bitOffset>
                     <bitWidth>6</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>DEBUG1</name>
               <description>UTMI Debug Status Register 1</description>
               <addressOffset>0x70</addressOffset>
               <resetValue>0x1000</resetValue>
               <fields>
                  <field>
                     <name>ENTAILADJVD</name>
                     <description>Delay increment of the rise of squelch</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>Delay is nominal</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>Delay is +20%</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>Delay is -20%</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Delay is -40%</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register derivedFrom="DEBUG1"> <name>DEBUG1_SET</name> <addressOffset>0x74</addressOffset> </register>
            <register derivedFrom="DEBUG1"> <name>DEBUG1_CLR</name> <addressOffset>0x78</addressOffset> </register>
            <register derivedFrom="DEBUG1"> <name>DEBUG1_TOG</name> <addressOffset>0x7C</addressOffset> </register>
            <register>
               <name>VERSION</name>
               <description>UTMI RTL Version</description>
               <addressOffset>0x80</addressOffset>
               <access>read-only</access>
               <resetValue>0x4030000</resetValue>
               <fields>
                  <field>
                     <name>STEP</name>
                     <description>Fixed read-only value reflecting the stepping of the RTL version</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>16</bitWidth>
                  </field>
                  <field>
                     <name>MINOR</name>
                     <description>Fixed read-only value reflecting the MINOR field of the RTL version</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
                  <field>
                     <name>MAJOR</name>
                     <description>Fixed read-only value reflecting the MAJOR field of the RTL version</description>
                     <bitOffset>24</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>PLL_SIC</name>
               <description>USB PHY PLL Control/Status Register</description>
               <addressOffset>0xA0</addressOffset>
               <resetValue>0x12000</resetValue>
               <fields>
                  <field>
                     <name>PLL_DIV_SEL</name>
                     <description>This field controls the USB PLL feedback loop divider</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>PLL reference frequency = 24MHz</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>PLL reference frequency = 16MHz</description>
                           <value>0b01</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>PLL_EN_USB_CLKS</name>
                     <description>Enable the USB clock output from the USB PHY PLL</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>PLL_HOLD_RING_OFF</name>
                     <description>Analog debug bit</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>PLL_POWER</name>
                     <description>Power up the USB PLL</description>
                     <bitOffset>12</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>PLL_ENABLE</name>
                     <description>Enable the clock output from the USB PLL</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>PLL_BYPASS</name>
                     <description>Bypass the USB PLL</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>PLL_LOCK</name>
                     <description>USB PLL lock status indicator</description>
                     <bitOffset>31</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>PLL is not currently locked</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>PLL is currently locked</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register derivedFrom="PLL_SIC"> <name>PLL_SIC_SET</name> <addressOffset>0xA4</addressOffset> </register>
            <register derivedFrom="PLL_SIC"> <name>PLL_SIC_CLR</name> <addressOffset>0xA8</addressOffset> </register>
            <register derivedFrom="PLL_SIC"> <name>PLL_SIC_TOG</name> <addressOffset>0xAC</addressOffset> </register>
            <register>
               <name>USB1_VBUS_DETECT</name>
               <description>USB PHY VBUS Detect Control Register</description>
               <addressOffset>0xC0</addressOffset>
               <resetValue>0x700004</resetValue>
               <fields>
                  <field>
                     <name>VBUSVALID_THRESH</name>
                     <description>Sets the threshold for the VBUSVALID comparator</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>3</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b000</name>
                           <description>4.0 V</description>
                           <value>0b000</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b001</name>
                           <description>4.1 V</description>
                           <value>0b001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b010</name>
                           <description>4.2 V</description>
                           <value>0b010</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b011</name>
                           <description>4.3 V</description>
                           <value>0b011</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b100</name>
                           <description>4.4 V (default)</description>
                           <value>0b100</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b101</name>
                           <description>4.5 V</description>
                           <value>0b101</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b110</name>
                           <description>4.6 V</description>
                           <value>0b110</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b111</name>
                           <description>4.7 V</description>
                           <value>0b111</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>VBUSVALID_TO_SESSVALID</name>
                     <description>Selects the comparator used for VBUS_VALID</description>
                     <bitOffset>18</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Use the VBUS_VALID comparator for VBUS_VALID results</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Use the Session End comparator for VBUS_VALID results. The Session End threshold is &gt;0.8V and &lt;4.0V</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>PWRUP_CMPS</name>
                     <description>Enables the VBUS_VALID comparator</description>
                     <bitOffset>20</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Powers down the VBUS_VALID comparator</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Enables the VBUS_VALID comparator (default)</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>DISCHARGE_VBUS</name>
                     <description>Controls VBUS discharge resistor</description>
                     <bitOffset>26</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>VBUS discharge resistor is disabled (Default)</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>VBUS discharge resistor is enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>CHARGE_VBUS</name>
                     <description>no description available</description>
                     <bitOffset>27</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register>
               <name>USB1_VBUS_DETECT_SET</name>
               <description>USB PHY VBUS Detect Control Register</description>
               <addressOffset>0xC4</addressOffset>
               <resetValue>0x700004</resetValue>
               <fields>
                  <field>
                     <name>VBUSVALID_THRESH</name>
                     <description>Sets the threshold for the VBUSVALID comparator</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>3</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b000</name>
                           <description>4.0 V</description>
                           <value>0b000</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b001</name>
                           <description>4.1 V</description>
                           <value>0b001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b010</name>
                           <description>4.2 V</description>
                           <value>0b010</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b011</name>
                           <description>4.3 V</description>
                           <value>0b011</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b100</name>
                           <description>4.4 V (Default)</description>
                           <value>0b100</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b101</name>
                           <description>4.5 V</description>
                           <value>0b101</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b110</name>
                           <description>4.6 V</description>
                           <value>0b110</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b111</name>
                           <description>4.7 V</description>
                           <value>0b111</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>VBUSVALID_TO_SESSVALID</name>
                     <description>Selects the comparator used for VBUS_VALID</description>
                     <bitOffset>18</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Use the VBUS_VALID comparator for VBUS_VALID results</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Use the Session End comparator for VBUS_VALID results. The Session End threshold is &gt;0.8V and &lt;4.0V</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>PWRUP_CMPS</name>
                     <description>Enables the VBUS_VALID comparator</description>
                     <bitOffset>20</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Powers down the VBUS_VALID comparator</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Enables the VBUS_VALID comparator (default)</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>DISCHARGE_VBUS</name>
                     <description>Controls VBUS discharge resistor</description>
                     <bitOffset>26</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>VBUS discharge resistor is disabled (Default)</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>VBUS discharge resistor is enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>EN_CHARGER_RESISTOR</name>
                     <description>Enables resistors used for an older method of resistive battery charger detection</description>
                     <bitOffset>31</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Disable resistive charger detection resistors on USB_DP and USB_DP</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Enable resistive charger detection resistors on USB_DP and USB_DP</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>USB1_VBUS_DETECT_CLR</name>
               <description>USB PHY VBUS Detect Control Register</description>
               <addressOffset>0xC8</addressOffset>
               <resetValue>0x700004</resetValue>
               <fields>
                  <field>
                     <name>VBUSVALID_THRESH</name>
                     <description>Sets the threshold for the VBUSVALID comparator</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>3</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b000</name>
                           <description>4.0 V</description>
                           <value>0b000</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b001</name>
                           <description>4.1 V</description>
                           <value>0b001</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b010</name>
                           <description>4.2 V</description>
                           <value>0b010</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b011</name>
                           <description>4.3 V</description>
                           <value>0b011</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b100</name>
                           <description>4.4 V (Default)</description>
                           <value>0b100</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b101</name>
                           <description>4.5 V</description>
                           <value>0b101</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b110</name>
                           <description>4.6 V</description>
                           <value>0b110</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b111</name>
                           <description>4.7 V</description>
                           <value>0b111</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>VBUSVALID_TO_SESSVALID</name>
                     <description>Selects the comparator used for VBUS_VALID</description>
                     <bitOffset>18</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Use the VBUS_VALID comparator for VBUS_VALID results</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Use the Session End comparator for VBUS_VALID results. The Session End threshold is &gt;0.8V and &lt;4.0V</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>PWRUP_CMPS</name>
                     <description>Enables the VBUS_VALID comparator</description>
                     <bitOffset>20</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>Powers down the VBUS_VALID comparator</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Enables the VBUS_VALID comparator (default)</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>DISCHARGE_VBUS</name>
                     <description>Controls VBUS discharge resistor</description>
                     <bitOffset>26</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>VBUS discharge resistor is disabled (Default)</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>VBUS discharge resistor is enabled</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>CHARGE_VBUS</name>
                     <description>no description available</description>
                     <bitOffset>27</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
               </fields>
            </register>
            <register derivedFrom="USB1_VBUS_DETECT_CLR"> <name>USB1_VBUS_DETECT_TOG</name> <addressOffset>0xCC</addressOffset> </register>
            <register>
               <name>USB1_VBUS_DET_STAT</name>
               <description>USB PHY VBUS Detector Status Register</description>
               <addressOffset>0xD0</addressOffset>
               <access>read-only</access>
               <fields>
                  <field>
                     <name>SESSEND</name>
                     <description>Session End indicator</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>The VBUS voltage is above the Session Valid threshold</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>The VBUS voltage is below the Session Valid threshold</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>BVALID</name>
                     <description>B-Device Session Valid status</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>The VBUS voltage is below the Session Valid threshold</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>The VBUS voltage is above the Session Valid threshold</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field derivedFrom="BVALID" > <name>AVALID</name> <description>A-Device Session Valid status</description> <bitOffset>2</bitOffset> </field>
                  <field>
                     <name>VBUS_VALID</name>
                     <description>VBUS voltage status</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>VBUS is below the comparator threshold</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>VBUS is above the comparator threshold</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>VBUS_VALID_3V</name>
                     <description>VBUS_VALID_3V detector status</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>VBUS voltage is below VBUS_VALID_3V threshold</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>VBUS voltage is above VBUS_VALID_3V threshold</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
               </fields>
            </register>
            <register>
               <name>ANACTRL</name>
               <description>USB PHY Analog Control Register</description>
               <addressOffset>0x100</addressOffset>
               <resetValue>0x402</resetValue>
               <fields>
                  <field>
                     <name>TESTCLK_SEL</name>
                     <description>Test clock selection to analog test</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>PFD_CLKGATE</name>
                     <description>This bit field controls clock gating (disabling) for the PFD pfd_clk output for power savings when the PFD is not used</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>PFD clock output is enabled</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>PFD clock output is gated (Default)</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>PFD_CLK_SEL</name>
                     <description>This bit field for the PFD selects the frequency relationship between the local pfd_clk output and the exported USB1PFDCLK</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>USB1PFDCLK is the same frequency as the xtal clock (Default)</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>USB1PFDCLK frequency is pfd_clk divided by 4</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>USB1PFDCLK frequency is pfd_clk divided by 2</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>USB1PFDCLK frequency is the same as pfd_clk frequency</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>PFD_FRAC</name>
                     <description>PFD fractional divider setting used to select the pfd_clk output frequency</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>6</bitWidth>
                  </field>
                  <field>
                     <name>DEV_PULLDOWN</name>
                     <description>Setting this field to 1&apos;b1 will enable the 15kohm pulldown resistors on both USB_DP and USB_DM pins</description>
                     <bitOffset>10</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>The 15kohm nominal pulldowns on the USB_DP and USB_DM pinsare disabled in device mode</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>The 15kohm nominal pulldowns on the USB_DP and USB_DM pinsare enabled in device mode</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>EMPH_PULSE_CTRL</name>
                     <description>Controls pre-emphasis time duration for the High Speed TX drivers after each data transition when the USBPHY_ANACTRL[EMPH_EN] bit is set high to 1&apos;b1</description>
                     <bitOffset>11</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>Minimum duration of pre-emphasis current after each data transition</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Maximum duration of pre-emphasis current after each data transition</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>EMPH_EN</name>
                     <description>Enables pre-emphasis for the High-Speed TX drivers</description>
                     <bitOffset>13</bitOffset>
                     <bitWidth>1</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b0</name>
                           <description>No pre-emphasis is used on HS TX output drivers</description>
                           <value>0b0</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b1</name>
                           <description>Enables pre-emphasis for HS TX output drivers</description>
                           <value>0b1</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>EMPH_CUR_CTRL</name>
                     <description>Controls the amount of pre-emphasis current added for the High-Speed TX drivers after each data transition when the USBPHY_ANACTRL[EMPH_EN] bit is set high to 1&apos;b1</description>
                     <bitOffset>14</bitOffset>
                     <bitWidth>2</bitWidth>
                     <enumeratedValues>
                        <enumeratedValue>
                           <name>0b00</name>
                           <description>No pre-emphasis current is enabled for the HS TX drivers</description>
                           <value>0b00</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b01</name>
                           <description>One unit of pre-emphasis current is enabled for the HS TX drivers</description>
                           <value>0b01</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b10</name>
                           <description>Two units of pre-emphasis current are enabled for the HS TX drivers</description>
                           <value>0b10</value>
                        </enumeratedValue>
                        <enumeratedValue>
                           <name>0b11</name>
                           <description>Three units of pre-emphasis current are enabled for the HS TX drivers</description>
                           <value>0b11</value>
                        </enumeratedValue>
                     </enumeratedValues>
                  </field>
                  <field>
                     <name>PFD_STABLE</name>
                     <description>PFD stable signal from the Phase Fractional Divider</description>
                     <bitOffset>31</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                  </field>
               </fields>
            </register>
            <register derivedFrom="ANACTRL"> <name>ANACTRL_SET</name> <addressOffset>0x104</addressOffset> </register>
            <register derivedFrom="ANACTRL"> <name>ANACTRL_CLR</name> <addressOffset>0x108</addressOffset> </register>
            <register derivedFrom="ANACTRL"> <name>ANACTRL_TOG</name> <addressOffset>0x10C</addressOffset> </register>
            <register>
               <name>USB1_LOOPBACK</name>
               <description>USB PHY Loopback Control/Status Register</description>
               <addressOffset>0x110</addressOffset>
               <resetValue>0x550000</resetValue>
               <fields>
                  <field>
                     <name>UTMI_TESTSTART</name>
                     <description>This bit enables the USB loopback test</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>UTMI_DIG_TST0</name>
                     <description>Mode control for USB loopback test</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>UTMI_DIG_TST1</name>
                     <description>Mode control for USB loopback test</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TSTI_TX_HS_MODE</name>
                     <description>Select HS or FS mode for USB loopback testing</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TSTI_TX_LS_MODE</name>
                     <description>Set to value 1&apos;b1 to choose LS for USB loopback testing, set to value 1&apos;b0 to choose HS or FS mode which is defined by TSTI1_TX_HS</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TSTI_TX_EN</name>
                     <description>Enable TX for USB loopback test</description>
                     <bitOffset>5</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TSTI_TX_HIZ</name>
                     <description>Sets TX Hi-Z for USB loopback test</description>
                     <bitOffset>6</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>UTMO_DIG_TST0</name>
                     <description>This read-only bit is a status bit for USB loopback test results</description>
                     <bitOffset>7</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                  </field>
                  <field>
                     <name>UTMO_DIG_TST1</name>
                     <description>This read-only bit is a status bit for USB loopback test</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>1</bitWidth>
                     <access>read-only</access>
                  </field>
                  <field>
                     <name>TSTI_HSFS_MODE_EN</name>
                     <description>Setting this bit field to value 1&apos;b1 will enable the loopback test to dynamically change the packet speed</description>
                     <bitOffset>15</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TSTPKT</name>
                     <description>Selects the packet data byte used for USB loopback testing in Pulse mode</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register derivedFrom="USB1_LOOPBACK"> <name>USB1_LOOPBACK_SET</name> <addressOffset>0x114</addressOffset> </register>
            <register derivedFrom="USB1_LOOPBACK"> <name>USB1_LOOPBACK_CLR</name> <addressOffset>0x118</addressOffset> </register>
            <register derivedFrom="USB1_LOOPBACK"> <name>USB1_LOOPBACK_TOG</name> <addressOffset>0x11C</addressOffset> </register>
            <register>
               <name>USB1_LOOPBACK_HSFSCNT</name>
               <description>USB PHY Loopback Packet Number Select Register</description>
               <addressOffset>0x120</addressOffset>
               <resetValue>0x40010</resetValue>
               <fields>
                  <field>
                     <name>TSTI_HS_NUMBER</name>
                     <description>High speed packet number, used when USBPHY_USB1_LOOPBACK[TSTI_HSFS_MODE_EN] is set to value 1&apos;b1</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>16</bitWidth>
                  </field>
                  <field>
                     <name>TSTI_FS_NUMBER</name>
                     <description>Full speed packet number, used when USBPHY_USB1_LOOPBACK[TSTI_HSFS_MODE_EN] is set to value 1&apos;b1</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>16</bitWidth>
                  </field>
               </fields>
            </register>
            <register derivedFrom="USB1_LOOPBACK_HSFSCNT"> <name>USB1_LOOPBACK_HSFSCNT_SET</name> <addressOffset>0x124</addressOffset> </register>
            <register derivedFrom="USB1_LOOPBACK_HSFSCNT"> <name>USB1_LOOPBACK_HSFSCNT_CLR</name> <addressOffset>0x128</addressOffset> </register>
            <register derivedFrom="USB1_LOOPBACK_HSFSCNT"> <name>USB1_LOOPBACK_HSFSCNT_TOG</name> <addressOffset>0x12C</addressOffset> </register>
            <register>
               <name>TRIM_OVERRIDE_EN</name>
               <description>USB PHY Trim Override Enable Register</description>
               <addressOffset>0x130</addressOffset>
               <resetValue>0x66700000</resetValue>
               <fields>
                  <field>
                     <name>TRIM_DIV_SEL_OVERRIDE</name>
                     <description>Override enable for PLL_DIV_SEL, when set, the register value in USBPHY_PLL_SIC[1:0] will be used</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TRIM_ENV_TAIL_ADJ_VD_OVERRIDE</name>
                     <description>Override enable for ENV_TAIL_ADJ, when set, the register value in USBPHY_DEBUG1[14:13] will be used</description>
                     <bitOffset>1</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TRIM_TX_D_CAL_OVERRIDE</name>
                     <description>Override enable for TX_D_CAL, when set, the register value in USBPHY_TX[3:0] will be used</description>
                     <bitOffset>2</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TRIM_TX_CAL45DP_OVERRIDE</name>
                     <description>Override enable for TX_CAL45DP, when set, the register value in USBPHY_TX[19:16] will be used</description>
                     <bitOffset>3</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TRIM_TX_CAL45DM_OVERRIDE</name>
                     <description>Override enable for TX_CAL45DM, when set, the register value in USBPHY_TX[11:8] will be used</description>
                     <bitOffset>4</bitOffset>
                     <bitWidth>1</bitWidth>
                  </field>
                  <field>
                     <name>TRIM_PLL_CTRL0_DIV_SEL</name>
                     <description>IFR value of PLL_DIV_SEL</description>
                     <bitOffset>16</bitOffset>
                     <bitWidth>2</bitWidth>
                     <access>read-only</access>
                  </field>
                  <field>
                     <name>TRIM_USB_REG_ENV_TAIL_ADJ_VD</name>
                     <description>IFR value of ENV_TAIL_ADJ</description>
                     <bitOffset>18</bitOffset>
                     <bitWidth>2</bitWidth>
                     <access>read-only</access>
                  </field>
                  <field>
                     <name>TRIM_USBPHY_TX_D_CAL</name>
                     <description>IFR value of TX_D_CAL</description>
                     <bitOffset>20</bitOffset>
                     <bitWidth>4</bitWidth>
                     <access>read-only</access>
                  </field>
                  <field>
                     <name>TRIM_USBPHY_TX_CAL45DP</name>
                     <description>IFR value of TX_CAL45DP</description>
                     <bitOffset>24</bitOffset>
                     <bitWidth>4</bitWidth>
                     <access>read-only</access>
                  </field>
                  <field>
                     <name>TRIM_USBPHY_TX_CAL45DM</name>
                     <description>IFR value of TX_CAL45DM</description>
                     <bitOffset>28</bitOffset>
                     <bitWidth>4</bitWidth>
                     <access>read-only</access>
                  </field>
               </fields>
            </register>
            <register derivedFrom="TRIM_OVERRIDE_EN"> <name>TRIM_OVERRIDE_EN_SET</name> <addressOffset>0x134</addressOffset> </register>
            <register derivedFrom="TRIM_OVERRIDE_EN"> <name>TRIM_OVERRIDE_EN_CLR</name> <addressOffset>0x138</addressOffset> </register>
            <register derivedFrom="TRIM_OVERRIDE_EN"> <name>TRIM_OVERRIDE_EN_TOG</name> <addressOffset>0x13C</addressOffset> </register>
         </registers>
      </peripheral>
