Flow report for vga_top
Tue May 21 18:52:45 2019
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Flow Summary                                                                       ;
+------------------------------------+-----------------------------------------------+
; Flow Status                        ; Successful - Tue May 21 18:52:45 2019         ;
; Quartus II 32-bit Version          ; 12.0 Build 263 08/02/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; vga_top                                       ;
; Top-level Entity Name              ; vga_top                                       ;
; Family                             ; Cyclone IV E                                  ;
; Device                             ; EP4CE115F29C7                                 ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 394 / 114,480 ( < 1 % )                       ;
;     Total combinational functions  ; 370 / 114,480 ( < 1 % )                       ;
;     Dedicated logic registers      ; 93 / 114,480 ( < 1 % )                        ;
; Total registers                    ; 93                                            ;
; Total pins                         ; 33 / 529 ( 6 % )                              ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 0 / 3,981,312 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 532 ( 0 % )                               ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                ;
+------------------------------------+-----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/21/2019 18:51:45 ;
; Main task         ; Compilation         ;
; Revision Name     ; vga_top             ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                  ;
+-------------------------------------+------------------------------+---------------+-------------+----------------+
; Assignment Name                     ; Value                        ; Default Value ; Entity Name ; Section Id     ;
+-------------------------------------+------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID               ; 116523109644.155846110402412 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT              ; Vhdl                         ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (VHDL)       ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP              ; 85                           ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP              ; 0                            ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE         ; 1.2V                         ; --            ; --          ; --             ;
; PARTITION_COLOR                     ; 16764057                     ; --            ; --          ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING        ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE              ; SOURCE                       ; --            ; --          ; Top            ;
+-------------------------------------+------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:04     ; 1.0                     ; 305 MB              ; 00:00:04                           ;
; Fitter                    ; 00:00:40     ; 1.0                     ; 521 MB              ; 00:00:39                           ;
; TimeQuest Timing Analyzer ; 00:00:05     ; 1.0                     ; 344 MB              ; 00:00:05                           ;
; Assembler                 ; 00:00:11     ; 1.0                     ; 299 MB              ; 00:00:11                           ;
; EDA Netlist Writer        ; 00:00:02     ; 1.0                     ; 248 MB              ; 00:00:02                           ;
; Total                     ; 00:01:02     ; --                      ; --                  ; 00:01:01                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; ei140072         ; Windows XP ; 5.1        ; i686           ;
; Fitter                    ; ei140072         ; Windows XP ; 5.1        ; i686           ;
; TimeQuest Timing Analyzer ; ei140072         ; Windows XP ; 5.1        ; i686           ;
; Assembler                 ; ei140072         ; Windows XP ; 5.1        ; i686           ;
; EDA Netlist Writer        ; ei140072         ; Windows XP ; 5.1        ; i686           ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off vga_top -c vga_top
quartus_fit --read_settings_files=off --write_settings_files=off vga_top -c vga_top
quartus_sta vga_top -c vga_top
quartus_asm --read_settings_files=off --write_settings_files=off vga_top -c vga_top
quartus_eda --read_settings_files=off --write_settings_files=off vga_top -c vga_top



