# //  Questa Sim-64
# //  Version 2021.2_1 linux_x86_64 May 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project d
# Compile of tb.vhd was successful.
vsim work.tb_integralimage
# vsim work.tb_integralimage 
# Start time: 14:36:16 on Jun 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(116): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(120): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(124): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(129): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(133): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Note: Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=6, Warnings=0.
# Error loading design
# End time: 14:36:17 on Jun 11,2025, Elapsed time: 0:00:01
# Errors: 6, Warnings: 3
# Compile of Compute.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of Datapath.vhd failed with 1 errors.
# Compile of IntegralImage .vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MyLib.vhd was successful.
# Compile of Regn.vhd was successful.
# Compile of tb.vhd was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of Compute.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of IntegralImage .vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MyLib.vhd was successful.
# Compile of Regn.vhd was successful.
# Compile of tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim work.tb_integralimage
# vsim work.tb_integralimage 
# Start time: 14:37:58 on Jun 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(116): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(120): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(124): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(127): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(131): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Note: Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=6, Warnings=0.
# Error loading design
# End time: 14:37:59 on Jun 11,2025, Elapsed time: 0:00:01
# Errors: 6, Warnings: 3
# Compile of Compute.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of IntegralImage .vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of MyLib.vhd was successful.
# Compile of Regn.vhd was successful.
# Compile of tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim work.tb_integralimage
# vsim work.tb_integralimage 
# Start time: 14:39:05 on Jun 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(116): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(120): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(124): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(127): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Error (suppressible): /home/hieu/workspace/vhdl_pj_end/Datapath.vhd(131): (vopt-1272) Length of expected is 16; length of actual is 25.
# ** Note: Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=6, Warnings=0.
# Error loading design
# End time: 14:39:07 on Jun 11,2025, Elapsed time: 0:00:02
# Errors: 6, Warnings: 2
