{
"PDK": "gf180mcuD",
"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
	"PDK": "gf180mcuD",
	"DESIGN_NAME": "user_project_wrapper",
	"STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
	"VERILOG_FILES": [
		"dir::../../verilog/rtl/defines.v",
		"dir::../../verilog/rtl/user_project_wrapper.v"
	],
	"CLOCK_PORT": "wb_clk_i",
	"CLOCK_PERIOD": 25,
	"MACRO_PLACEMENT_CFG": "dir::macro.cfg",	

       "FP_PDN_MACRO_HOOKS": ["grid_io_top_1__3_ vdd vss vdd vss,","grid_io_top_2__3_ vdd vss vdd vss,","grid_io_right_3__2_ vdd vss vdd vss,","grid_io_right_3__1_ vdd vss vdd vss,","grid_io_bottom_2__0_ vdd vss vdd vss,","grid_io_bottom_1__0_ vdd vss vdd vss,","grid_io_left_0__1_ vdd vss vdd vss,","grid_io_left_0__2_ vdd vss vdd vss,","grid_clb_1__1_ vdd vss vdd vss,","grid_clb_1__2_ vdd vss vdd vss,","grid_clb_2__1_ vdd vss vdd vss,","grid_clb_2__2_ vdd vss vdd vss,","sb_0__0_ vdd vss vdd vss,","sb_0__1_ vdd vss vdd vss,","sb_0__2_ vdd vss vdd vss,","sb_1__0_ vdd vss vdd vss,","sb_1__1_ vdd vss vdd vss,","sb_1__2_ vdd vss vdd vss,","sb_2__0_ vdd vss vdd vss,","sb_2__1_ vdd vss vdd vss,","sb_2__2_ vdd vss vdd vss,","cbx_1__0_ vdd vss vdd vss,","cbx_2__0_ vdd vss vdd vss,","cbx_1__1_ vdd vss vdd vss,","cbx_2__1_ vdd vss vdd vss,","cbx_1__2_ vdd vss vdd vss,","cbx_2__2_ vdd vss vdd vss,","cby_0__1_ vdd vss vdd vss,","cby_0__2_ vdd vss vdd vss,","cby_1__1_ vdd vss vdd vss,","cby_1__2_ vdd vss vdd vss,","cby_2__1_ vdd vss vdd vss,","cby_2__2_ vdd vss vdd vss"],
    

    
        "VERILOG_FILES_BLACKBOX": [
	"dir::../../verilog/rtl/SRC/routing/cbx_1__0_.v", 
	"dir::../../verilog/rtl/SRC/lb/grid_clb.v",     
	"dir::../../verilog/rtl/SRC/lb/grid_io_right.v",       
	"dir::../../verilog/rtl/SRC/routing/sb_0__2_.v", 
	"dir::../../verilog/rtl/SRC/routing/sb_2__2_.v",
	"dir::../../verilog/rtl/SRC/routing/cbx_1__1_.v", 
	"dir::../../verilog/rtl/SRC/lb/grid_io_bottom.v", 
	"dir::../../verilog/rtl/SRC/routing/sb_1__0_.v", 
	"dir::../../verilog/rtl/SRC/routing/cbx_1__2_.v", 
	"dir::../../verilog/rtl/SRC/lb/grid_io_left.v",   
	"dir::../../verilog/rtl/SRC/routing/sb_1__1_.v",
	"dir::../../verilog/rtl/SRC/routing/cby_0__1_.v", 
	"dir::../../verilog/rtl/SRC/lb/grid_io_top.v",    
	"dir::../../verilog/rtl/SRC/routing/sb_1__2_.v",
	"dir::../../verilog/rtl/SRC/routing/cby_1__1_.v", 
	"dir::../../verilog/rtl/SRC/routing/sb_0__0_.v",       
	"dir::../../verilog/rtl/SRC/routing/sb_2__0_.v",
	"dir::../../verilog/rtl/SRC/routing/cby_2__1_.v", 
	"dir::../../verilog/rtl/SRC/routing/sb_0__1_.v",       
	"dir::../../verilog/rtl/SRC/routing/sb_2__1_.v"
    ],
    
    "EXTRA_LEFS": [
	"dir::../../lef/cbx_1__0_.lef", 
	"dir::../../lef/grid_clb.lef",     
	"dir::../../lef/grid_io_right.lef",       
	"dir::../../lef/sb_0__2_.lef", 
	"dir::../../lef/sb_2__2_.lef",
	"dir::../../lef/cbx_1__1_.lef", 
	"dir::../../lef/grid_io_bottom.lef", 
	"dir::../../lef/sb_1__0_.lef", 
	"dir::../../lef/cbx_1__2_.lef", 
	"dir::../../lef/grid_io_left.lef",   
	"dir::../../lef/sb_1__1_.lef",
	"dir::../../lef/cby_0__1_.lef", 
	"dir::../../lef/grid_io_top.lef",    
	"dir::../../lef/sb_1__2_.lef",
	"dir::../../lef/cby_1__1_.lef", 
	"dir::../../lef/sb_0__0_.lef",       
	"dir::../../lef/sb_2__0_.lef",
	"dir::../../lef/cby_2__1_.lef", 
	"dir::../../lef/sb_0__1_.lef",       
	"dir::../../lef/sb_2__1_.lef"
    ],
    "EXTRA_GDS_FILES": [
	"dir::../../gds/cbx_1__0_.gds", 
	"dir::../../gds/grid_io_right.gds",   
	"dir::../../gds/grid_clb.gds",       
	"dir::../../gds/sb_0__2_.gds", 
	"dir::../../gds/sb_2__2_.gds",
	"dir::../../gds/cbx_1__1_.gds", 
	"dir::../../gds/grid_io_bottom.gds", 
	"dir::../../gds/sb_1__0_.gds", 
	"dir::../../gds/cbx_1__2_.gds", 
	"dir::../../gds/grid_io_left.gds",   
	"dir::../../gds/sb_1__1_.gds",
	"dir::../../gds/cby_0__1_.gds", 
	"dir::../../gds/grid_io_top.gds",    
	"dir::../../gds/sb_1__2_.gds",
	"dir::../../gds/cby_1__1_.gds", 
	"dir::../../gds/sb_0__0_.gds",       
	"dir::../../gds/sb_2__0_.gds",
	"dir::../../gds/cby_2__1_.gds", 
	"dir::../../gds/sb_0__1_.gds",       
	"dir::../../gds/sb_2__1_.gds"
    ],

	"QUIT_ON_SYNTH_CHECKS": 0,
	"FP_PDN_CHECK_NODES": 0,
	"MAGIC_DEF_LABELS":0,
	"//SYNTH_ELABORATE_ONLY": 1,
	"//PL_RANDOM_GLB_PLACEMENT": 1,
	"//PL_RESIZER_DESIGN_OPTIMIZATIONS": 0,
	"//PL_RESIZER_TIMING_OPTIMIZATIONS": 0,
	"//GLB_RESIZER_DESIGN_OPTIMIZATIONS": 0,
	"//GLB_RESIZER_TIMING_OPTIMIZATIONS": 0,
	"//PL_RESIZER_BUFFER_INPUT_PORTS": 0,
	"//FP_PDN_ENABLE_RAILS": 0,
	"//GRT_REPAIR_ANTENNAS": 0,
	"//DIODE_INSERTION_STRATEGY": 0,
	"//DIODE_ON_PORTS": "None",
	"//RUN_HEURISTIC_DIODE_INSERTION": 0,
	"//RUN_FILL_INSERTION": 0,
	"//RUN_TAP_DECAP_INSERTION": 0,
	"//RUN_CTS": 0,
	"//MAGIC_ZEROIZE_ORIGIN": 0,
	"FP_SIZING": "absolute",
	"DIE_AREA": "0 0 2980.2 2980.2",
	"CORE_AREA": "12 12 2968.2 2968.2",
	"//RUN_CVC": 0,
	"UNIT": 2.4,
	"FP_IO_VEXTEND": "expr::2 * $UNIT",
	"FP_IO_HEXTEND": "expr::2 * $UNIT",
	"FP_IO_VLENGTH": "expr::$UNIT",
	"FP_IO_HLENGTH": "expr::$UNIT",
	"FP_IO_VTHICKNESS_MULT": 4,
	"FP_IO_HTHICKNESS_MULT": 4,
	"FP_PDN_CORE_RING": 1,
	"FP_PDN_CORE_RING_VWIDTH": 3.1,
	"FP_PDN_CORE_RING_HWIDTH": 3.1,
	"FP_PDN_CORE_RING_VOFFSET": 14,
	"FP_PDN_CORE_RING_HOFFSET": 16,
	"FP_PDN_CORE_RING_VSPACING": 1.7,
	"FP_PDN_CORE_RING_HSPACING": 1.7,
	"FP_PDN_HOFFSET": 5,
	"FP_PDN_HPITCH_MULT": 1,
	"FP_PDN_HPITCH": "expr::60 + $FP_PDN_HPITCH_MULT * 30",
	"FP_PDN_VWIDTH": 3.1,
	"FP_PDN_HWIDTH": 3.1,
	"FP_PDN_VSPACING": "expr::5 * $FP_PDN_CORE_RING_VWIDTH",
	"FP_PDN_HSPACING": 26.9,
	"VDD_NETS": [
		"vdd"
	],
	"GND_NETS": [
		"vss"
	],
	"FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
	"SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
	"RUN_LINTER": 0,
	"FP_DEF_TEMPLATE": "dir::fixed_dont_change/user_project_wrapper.def",
    "BASE_SDC_FILE": "dir::base_user_project_wrapper.sdc",
    "SIGNOFF_SDC_FILE": "dir::signoff.sdc"
}
