// Seed: 3174270581
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7, id_8, id_9, id_10;
  assign id_5  = 1;
  assign id_4  = id_1;
  assign id_10 = id_10;
  wire id_11;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1
    , id_25,
    input wor id_2,
    input uwire id_3,
    input tri id_4,
    output wand id_5,
    output wire id_6
    , id_26,
    input uwire id_7,
    output supply0 id_8,
    output tri id_9,
    output tri id_10,
    output wor id_11,
    output supply1 id_12,
    input wire id_13,
    input uwire id_14,
    input wire id_15,
    output wor id_16,
    input supply0 id_17,
    input supply1 id_18,
    output wand id_19,
    input supply1 id_20,
    input supply0 id_21,
    input supply1 id_22,
    input tri id_23
);
  always begin
    id_26[1-1] <= 1;
  end
  wor  id_27;
  wire id_28;
  wire id_29;
  wire id_30;
  assign id_27 = 1'b0;
  module_0(
      id_28, id_28, id_27, id_29, id_28, id_29
  );
  assign id_1 = 1'b0;
endmodule
