cocci_test_suite() {
	enum nv_clk_src cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 81 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 415 */;
	struct nvkm_clk **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 415 */;
	const struct nvkm_clk_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 398 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 393 */;
	struct mcp77_clk {
		struct nvkm_clk base;
		enum nv_clk_src csrc,ssrc,vsrc;
		u32 cctrl,sctrl;
		u32 ccoef,scoef;
		u32 cpost,spost;
		u32 vdiv;
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 32 */;
	unsigned long *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 306 */;
	unsigned long cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 305 */;
	struct mcp77_clk cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 24 */;
	const int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 206 */;
	struct nvkm_cstate *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 203 */;
	struct nvkm_clk *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 203 */;
	int *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 185 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 184 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 170 */;
	struct nvbios_pll cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 169 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 168 */;
	struct mcp77_clk *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/mcp77.c 165 */;
}
