
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tset_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401408 <.init>:
  401408:	stp	x29, x30, [sp, #-16]!
  40140c:	mov	x29, sp
  401410:	bl	401800 <ferror@plt+0x60>
  401414:	ldp	x29, x30, [sp], #16
  401418:	ret

Disassembly of section .plt:

0000000000401420 <strlen@plt-0x20>:
  401420:	stp	x16, x30, [sp, #-16]!
  401424:	adrp	x16, 415000 <ferror@plt+0x13860>
  401428:	ldr	x17, [x16, #4088]
  40142c:	add	x16, x16, #0xff8
  401430:	br	x17
  401434:	nop
  401438:	nop
  40143c:	nop

0000000000401440 <strlen@plt>:
  401440:	adrp	x16, 416000 <ferror@plt+0x14860>
  401444:	ldr	x17, [x16]
  401448:	add	x16, x16, #0x0
  40144c:	br	x17

0000000000401450 <fputs@plt>:
  401450:	adrp	x16, 416000 <ferror@plt+0x14860>
  401454:	ldr	x17, [x16, #8]
  401458:	add	x16, x16, #0x8
  40145c:	br	x17

0000000000401460 <exit@plt>:
  401460:	adrp	x16, 416000 <ferror@plt+0x14860>
  401464:	ldr	x17, [x16, #16]
  401468:	add	x16, x16, #0x10
  40146c:	br	x17

0000000000401470 <setupterm@plt>:
  401470:	adrp	x16, 416000 <ferror@plt+0x14860>
  401474:	ldr	x17, [x16, #24]
  401478:	add	x16, x16, #0x18
  40147c:	br	x17

0000000000401480 <perror@plt>:
  401480:	adrp	x16, 416000 <ferror@plt+0x14860>
  401484:	ldr	x17, [x16, #32]
  401488:	add	x16, x16, #0x20
  40148c:	br	x17

0000000000401490 <cfgetospeed@plt>:
  401490:	adrp	x16, 416000 <ferror@plt+0x14860>
  401494:	ldr	x17, [x16, #40]
  401498:	add	x16, x16, #0x28
  40149c:	br	x17

00000000004014a0 <tputs@plt>:
  4014a0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4014a4:	ldr	x17, [x16, #48]
  4014a8:	add	x16, x16, #0x30
  4014ac:	br	x17

00000000004014b0 <ttyname@plt>:
  4014b0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4014b4:	ldr	x17, [x16, #56]
  4014b8:	add	x16, x16, #0x38
  4014bc:	br	x17

00000000004014c0 <putc@plt>:
  4014c0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4014c4:	ldr	x17, [x16, #64]
  4014c8:	add	x16, x16, #0x40
  4014cc:	br	x17

00000000004014d0 <fputc@plt>:
  4014d0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4014d4:	ldr	x17, [x16, #72]
  4014d8:	add	x16, x16, #0x48
  4014dc:	br	x17

00000000004014e0 <curses_version@plt>:
  4014e0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4014e4:	ldr	x17, [x16, #80]
  4014e8:	add	x16, x16, #0x50
  4014ec:	br	x17

00000000004014f0 <tcgetattr@plt>:
  4014f0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4014f4:	ldr	x17, [x16, #88]
  4014f8:	add	x16, x16, #0x58
  4014fc:	br	x17

0000000000401500 <fileno@plt>:
  401500:	adrp	x16, 416000 <ferror@plt+0x14860>
  401504:	ldr	x17, [x16, #96]
  401508:	add	x16, x16, #0x60
  40150c:	br	x17

0000000000401510 <fclose@plt>:
  401510:	adrp	x16, 416000 <ferror@plt+0x14860>
  401514:	ldr	x17, [x16, #104]
  401518:	add	x16, x16, #0x68
  40151c:	br	x17

0000000000401520 <fopen@plt>:
  401520:	adrp	x16, 416000 <ferror@plt+0x14860>
  401524:	ldr	x17, [x16, #112]
  401528:	add	x16, x16, #0x70
  40152c:	br	x17

0000000000401530 <_nc_is_abs_path@plt>:
  401530:	adrp	x16, 416000 <ferror@plt+0x14860>
  401534:	ldr	x17, [x16, #120]
  401538:	add	x16, x16, #0x78
  40153c:	br	x17

0000000000401540 <malloc@plt>:
  401540:	adrp	x16, 416000 <ferror@plt+0x14860>
  401544:	ldr	x17, [x16, #128]
  401548:	add	x16, x16, #0x80
  40154c:	br	x17

0000000000401550 <open@plt>:
  401550:	adrp	x16, 416000 <ferror@plt+0x14860>
  401554:	ldr	x17, [x16, #136]
  401558:	add	x16, x16, #0x88
  40155c:	br	x17

0000000000401560 <tparm@plt>:
  401560:	adrp	x16, 416000 <ferror@plt+0x14860>
  401564:	ldr	x17, [x16, #144]
  401568:	add	x16, x16, #0x90
  40156c:	br	x17

0000000000401570 <strncmp@plt>:
  401570:	adrp	x16, 416000 <ferror@plt+0x14860>
  401574:	ldr	x17, [x16, #152]
  401578:	add	x16, x16, #0x98
  40157c:	br	x17

0000000000401580 <__libc_start_main@plt>:
  401580:	adrp	x16, 416000 <ferror@plt+0x14860>
  401584:	ldr	x17, [x16, #160]
  401588:	add	x16, x16, #0xa0
  40158c:	br	x17

0000000000401590 <strpbrk@plt>:
  401590:	adrp	x16, 416000 <ferror@plt+0x14860>
  401594:	ldr	x17, [x16, #168]
  401598:	add	x16, x16, #0xa8
  40159c:	br	x17

00000000004015a0 <getopt@plt>:
  4015a0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4015a4:	ldr	x17, [x16, #176]
  4015a8:	add	x16, x16, #0xb0
  4015ac:	br	x17

00000000004015b0 <system@plt>:
  4015b0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4015b4:	ldr	x17, [x16, #184]
  4015b8:	add	x16, x16, #0xb8
  4015bc:	br	x17

00000000004015c0 <strdup@plt>:
  4015c0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4015c4:	ldr	x17, [x16, #192]
  4015c8:	add	x16, x16, #0xc0
  4015cc:	br	x17

00000000004015d0 <strerror@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4015d4:	ldr	x17, [x16, #200]
  4015d8:	add	x16, x16, #0xc8
  4015dc:	br	x17

00000000004015e0 <__gmon_start__@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4015e4:	ldr	x17, [x16, #208]
  4015e8:	add	x16, x16, #0xd0
  4015ec:	br	x17

00000000004015f0 <abort@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4015f4:	ldr	x17, [x16, #216]
  4015f8:	add	x16, x16, #0xd8
  4015fc:	br	x17

0000000000401600 <feof@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14860>
  401604:	ldr	x17, [x16, #224]
  401608:	add	x16, x16, #0xe0
  40160c:	br	x17

0000000000401610 <puts@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14860>
  401614:	ldr	x17, [x16, #232]
  401618:	add	x16, x16, #0xe8
  40161c:	br	x17

0000000000401620 <memcmp@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14860>
  401624:	ldr	x17, [x16, #240]
  401628:	add	x16, x16, #0xf0
  40162c:	br	x17

0000000000401630 <strcmp@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14860>
  401634:	ldr	x17, [x16, #248]
  401638:	add	x16, x16, #0xf8
  40163c:	br	x17

0000000000401640 <__ctype_b_loc@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14860>
  401644:	ldr	x17, [x16, #256]
  401648:	add	x16, x16, #0x100
  40164c:	br	x17

0000000000401650 <fread@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14860>
  401654:	ldr	x17, [x16, #264]
  401658:	add	x16, x16, #0x108
  40165c:	br	x17

0000000000401660 <free@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14860>
  401664:	ldr	x17, [x16, #272]
  401668:	add	x16, x16, #0x110
  40166c:	br	x17

0000000000401670 <_nc_rootname@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14860>
  401674:	ldr	x17, [x16, #280]
  401678:	add	x16, x16, #0x118
  40167c:	br	x17

0000000000401680 <strchr@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14860>
  401684:	ldr	x17, [x16, #288]
  401688:	add	x16, x16, #0x120
  40168c:	br	x17

0000000000401690 <getttynam@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14860>
  401694:	ldr	x17, [x16, #296]
  401698:	add	x16, x16, #0x128
  40169c:	br	x17

00000000004016a0 <fwrite@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4016a4:	ldr	x17, [x16, #304]
  4016a8:	add	x16, x16, #0x130
  4016ac:	br	x17

00000000004016b0 <clearerr@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4016b4:	ldr	x17, [x16, #312]
  4016b8:	add	x16, x16, #0x138
  4016bc:	br	x17

00000000004016c0 <fflush@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4016c4:	ldr	x17, [x16, #320]
  4016c8:	add	x16, x16, #0x140
  4016cc:	br	x17

00000000004016d0 <_nc_basename@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4016d4:	ldr	x17, [x16, #328]
  4016d8:	add	x16, x16, #0x148
  4016dc:	br	x17

00000000004016e0 <strcpy@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4016e4:	ldr	x17, [x16, #336]
  4016e8:	add	x16, x16, #0x150
  4016ec:	br	x17

00000000004016f0 <strncat@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4016f4:	ldr	x17, [x16, #344]
  4016f8:	add	x16, x16, #0x158
  4016fc:	br	x17

0000000000401700 <tcsetattr@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14860>
  401704:	ldr	x17, [x16, #352]
  401708:	add	x16, x16, #0x160
  40170c:	br	x17

0000000000401710 <napms@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14860>
  401714:	ldr	x17, [x16, #360]
  401718:	add	x16, x16, #0x168
  40171c:	br	x17

0000000000401720 <vfprintf@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14860>
  401724:	ldr	x17, [x16, #368]
  401728:	add	x16, x16, #0x170
  40172c:	br	x17

0000000000401730 <printf@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14860>
  401734:	ldr	x17, [x16, #376]
  401738:	add	x16, x16, #0x178
  40173c:	br	x17

0000000000401740 <__errno_location@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14860>
  401744:	ldr	x17, [x16, #384]
  401748:	add	x16, x16, #0x180
  40174c:	br	x17

0000000000401750 <tolower@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14860>
  401754:	ldr	x17, [x16, #392]
  401758:	add	x16, x16, #0x188
  40175c:	br	x17

0000000000401760 <getenv@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14860>
  401764:	ldr	x17, [x16, #400]
  401768:	add	x16, x16, #0x190
  40176c:	br	x17

0000000000401770 <fprintf@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14860>
  401774:	ldr	x17, [x16, #408]
  401778:	add	x16, x16, #0x198
  40177c:	br	x17

0000000000401780 <fgets@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14860>
  401784:	ldr	x17, [x16, #416]
  401788:	add	x16, x16, #0x1a0
  40178c:	br	x17

0000000000401790 <ioctl@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14860>
  401794:	ldr	x17, [x16, #424]
  401798:	add	x16, x16, #0x1a8
  40179c:	br	x17

00000000004017a0 <ferror@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14860>
  4017a4:	ldr	x17, [x16, #432]
  4017a8:	add	x16, x16, #0x1b0
  4017ac:	br	x17

Disassembly of section .text:

00000000004017b0 <.text>:
  4017b0:	mov	x29, #0x0                   	// #0
  4017b4:	mov	x30, #0x0                   	// #0
  4017b8:	mov	x5, x0
  4017bc:	ldr	x1, [sp]
  4017c0:	add	x2, sp, #0x8
  4017c4:	mov	x6, sp
  4017c8:	movz	x0, #0x0, lsl #48
  4017cc:	movk	x0, #0x0, lsl #32
  4017d0:	movk	x0, #0x40, lsl #16
  4017d4:	movk	x0, #0x2b68
  4017d8:	movz	x3, #0x0, lsl #48
  4017dc:	movk	x3, #0x0, lsl #32
  4017e0:	movk	x3, #0x40, lsl #16
  4017e4:	movk	x3, #0x4b30
  4017e8:	movz	x4, #0x0, lsl #48
  4017ec:	movk	x4, #0x0, lsl #32
  4017f0:	movk	x4, #0x40, lsl #16
  4017f4:	movk	x4, #0x4bb0
  4017f8:	bl	401580 <__libc_start_main@plt>
  4017fc:	bl	4015f0 <abort@plt>
  401800:	adrp	x0, 415000 <ferror@plt+0x13860>
  401804:	ldr	x0, [x0, #4040]
  401808:	cbz	x0, 401810 <ferror@plt+0x70>
  40180c:	b	4015e0 <__gmon_start__@plt>
  401810:	ret
  401814:	stp	x29, x30, [sp, #-32]!
  401818:	mov	x29, sp
  40181c:	adrp	x0, 416000 <ferror@plt+0x14860>
  401820:	add	x0, x0, #0x1d0
  401824:	str	x0, [sp, #24]
  401828:	ldr	x0, [sp, #24]
  40182c:	str	x0, [sp, #24]
  401830:	ldr	x1, [sp, #24]
  401834:	adrp	x0, 416000 <ferror@plt+0x14860>
  401838:	add	x0, x0, #0x1d0
  40183c:	cmp	x1, x0
  401840:	b.eq	40187c <ferror@plt+0xdc>  // b.none
  401844:	adrp	x0, 404000 <ferror@plt+0x2860>
  401848:	add	x0, x0, #0xbd0
  40184c:	ldr	x0, [x0]
  401850:	str	x0, [sp, #16]
  401854:	ldr	x0, [sp, #16]
  401858:	str	x0, [sp, #16]
  40185c:	ldr	x0, [sp, #16]
  401860:	cmp	x0, #0x0
  401864:	b.eq	401880 <ferror@plt+0xe0>  // b.none
  401868:	ldr	x1, [sp, #16]
  40186c:	adrp	x0, 416000 <ferror@plt+0x14860>
  401870:	add	x0, x0, #0x1d0
  401874:	blr	x1
  401878:	b	401880 <ferror@plt+0xe0>
  40187c:	nop
  401880:	ldp	x29, x30, [sp], #32
  401884:	ret
  401888:	stp	x29, x30, [sp, #-48]!
  40188c:	mov	x29, sp
  401890:	adrp	x0, 416000 <ferror@plt+0x14860>
  401894:	add	x0, x0, #0x1d0
  401898:	str	x0, [sp, #40]
  40189c:	ldr	x0, [sp, #40]
  4018a0:	str	x0, [sp, #40]
  4018a4:	ldr	x1, [sp, #40]
  4018a8:	adrp	x0, 416000 <ferror@plt+0x14860>
  4018ac:	add	x0, x0, #0x1d0
  4018b0:	sub	x0, x1, x0
  4018b4:	asr	x0, x0, #3
  4018b8:	lsr	x1, x0, #63
  4018bc:	add	x0, x1, x0
  4018c0:	asr	x0, x0, #1
  4018c4:	str	x0, [sp, #32]
  4018c8:	ldr	x0, [sp, #32]
  4018cc:	cmp	x0, #0x0
  4018d0:	b.eq	401910 <ferror@plt+0x170>  // b.none
  4018d4:	adrp	x0, 404000 <ferror@plt+0x2860>
  4018d8:	add	x0, x0, #0xbd8
  4018dc:	ldr	x0, [x0]
  4018e0:	str	x0, [sp, #24]
  4018e4:	ldr	x0, [sp, #24]
  4018e8:	str	x0, [sp, #24]
  4018ec:	ldr	x0, [sp, #24]
  4018f0:	cmp	x0, #0x0
  4018f4:	b.eq	401914 <ferror@plt+0x174>  // b.none
  4018f8:	ldr	x2, [sp, #24]
  4018fc:	ldr	x1, [sp, #32]
  401900:	adrp	x0, 416000 <ferror@plt+0x14860>
  401904:	add	x0, x0, #0x1d0
  401908:	blr	x2
  40190c:	b	401914 <ferror@plt+0x174>
  401910:	nop
  401914:	ldp	x29, x30, [sp], #48
  401918:	ret
  40191c:	stp	x29, x30, [sp, #-16]!
  401920:	mov	x29, sp
  401924:	adrp	x0, 416000 <ferror@plt+0x14860>
  401928:	add	x0, x0, #0x1d0
  40192c:	ldrb	w0, [x0]
  401930:	and	x0, x0, #0xff
  401934:	cmp	x0, #0x0
  401938:	b.ne	401954 <ferror@plt+0x1b4>  // b.any
  40193c:	bl	401814 <ferror@plt+0x74>
  401940:	adrp	x0, 416000 <ferror@plt+0x14860>
  401944:	add	x0, x0, #0x1d0
  401948:	mov	w1, #0x1                   	// #1
  40194c:	strb	w1, [x0]
  401950:	b	401958 <ferror@plt+0x1b8>
  401954:	nop
  401958:	ldp	x29, x30, [sp], #16
  40195c:	ret
  401960:	stp	x29, x30, [sp, #-16]!
  401964:	mov	x29, sp
  401968:	bl	401888 <ferror@plt+0xe8>
  40196c:	nop
  401970:	ldp	x29, x30, [sp], #16
  401974:	ret
  401978:	stp	x29, x30, [sp, #-64]!
  40197c:	mov	x29, sp
  401980:	str	x19, [sp, #16]
  401984:	str	x0, [sp, #40]
  401988:	str	x1, [sp, #32]
  40198c:	b	401aa4 <ferror@plt+0x304>
  401990:	bl	401640 <__ctype_b_loc@plt>
  401994:	ldr	x1, [x0]
  401998:	ldr	x0, [sp, #40]
  40199c:	ldrb	w0, [x0]
  4019a0:	and	x0, x0, #0xff
  4019a4:	lsl	x0, x0, #1
  4019a8:	add	x0, x1, x0
  4019ac:	ldrh	w0, [x0]
  4019b0:	and	w0, w0, #0x400
  4019b4:	cmp	w0, #0x0
  4019b8:	b.eq	4019fc <ferror@plt+0x25c>  // b.none
  4019bc:	bl	401640 <__ctype_b_loc@plt>
  4019c0:	ldr	x1, [x0]
  4019c4:	ldr	x0, [sp, #40]
  4019c8:	ldrb	w0, [x0]
  4019cc:	and	x0, x0, #0xff
  4019d0:	lsl	x0, x0, #1
  4019d4:	add	x0, x1, x0
  4019d8:	ldrh	w0, [x0]
  4019dc:	and	w0, w0, #0x100
  4019e0:	cmp	w0, #0x0
  4019e4:	b.eq	4019fc <ferror@plt+0x25c>  // b.none
  4019e8:	ldr	x0, [sp, #40]
  4019ec:	ldrb	w0, [x0]
  4019f0:	bl	401750 <tolower@plt>
  4019f4:	mov	w19, w0
  4019f8:	b	401a08 <ferror@plt+0x268>
  4019fc:	ldr	x0, [sp, #40]
  401a00:	ldrb	w0, [x0]
  401a04:	mov	w19, w0
  401a08:	bl	401640 <__ctype_b_loc@plt>
  401a0c:	ldr	x1, [x0]
  401a10:	ldr	x0, [sp, #32]
  401a14:	ldrb	w0, [x0]
  401a18:	and	x0, x0, #0xff
  401a1c:	lsl	x0, x0, #1
  401a20:	add	x0, x1, x0
  401a24:	ldrh	w0, [x0]
  401a28:	and	w0, w0, #0x400
  401a2c:	cmp	w0, #0x0
  401a30:	b.eq	401a70 <ferror@plt+0x2d0>  // b.none
  401a34:	bl	401640 <__ctype_b_loc@plt>
  401a38:	ldr	x1, [x0]
  401a3c:	ldr	x0, [sp, #32]
  401a40:	ldrb	w0, [x0]
  401a44:	and	x0, x0, #0xff
  401a48:	lsl	x0, x0, #1
  401a4c:	add	x0, x1, x0
  401a50:	ldrh	w0, [x0]
  401a54:	and	w0, w0, #0x100
  401a58:	cmp	w0, #0x0
  401a5c:	b.eq	401a70 <ferror@plt+0x2d0>  // b.none
  401a60:	ldr	x0, [sp, #32]
  401a64:	ldrb	w0, [x0]
  401a68:	bl	401750 <tolower@plt>
  401a6c:	b	401a78 <ferror@plt+0x2d8>
  401a70:	ldr	x0, [sp, #32]
  401a74:	ldrb	w0, [x0]
  401a78:	sub	w0, w19, w0
  401a7c:	str	w0, [sp, #60]
  401a80:	ldr	w0, [sp, #60]
  401a84:	cmp	w0, #0x0
  401a88:	b.ne	401ac8 <ferror@plt+0x328>  // b.any
  401a8c:	ldr	x0, [sp, #40]
  401a90:	add	x0, x0, #0x1
  401a94:	str	x0, [sp, #40]
  401a98:	ldr	x0, [sp, #32]
  401a9c:	add	x0, x0, #0x1
  401aa0:	str	x0, [sp, #32]
  401aa4:	ldr	x0, [sp, #40]
  401aa8:	ldrb	w0, [x0]
  401aac:	cmp	w0, #0x0
  401ab0:	b.eq	401acc <ferror@plt+0x32c>  // b.none
  401ab4:	ldr	x0, [sp, #32]
  401ab8:	ldrb	w0, [x0]
  401abc:	cmp	w0, #0x0
  401ac0:	b.ne	401990 <ferror@plt+0x1f0>  // b.any
  401ac4:	b	401acc <ferror@plt+0x32c>
  401ac8:	nop
  401acc:	bl	401640 <__ctype_b_loc@plt>
  401ad0:	ldr	x1, [x0]
  401ad4:	ldr	x0, [sp, #40]
  401ad8:	ldrb	w0, [x0]
  401adc:	and	x0, x0, #0xff
  401ae0:	lsl	x0, x0, #1
  401ae4:	add	x0, x1, x0
  401ae8:	ldrh	w0, [x0]
  401aec:	and	w0, w0, #0x400
  401af0:	cmp	w0, #0x0
  401af4:	b.eq	401b38 <ferror@plt+0x398>  // b.none
  401af8:	bl	401640 <__ctype_b_loc@plt>
  401afc:	ldr	x1, [x0]
  401b00:	ldr	x0, [sp, #40]
  401b04:	ldrb	w0, [x0]
  401b08:	and	x0, x0, #0xff
  401b0c:	lsl	x0, x0, #1
  401b10:	add	x0, x1, x0
  401b14:	ldrh	w0, [x0]
  401b18:	and	w0, w0, #0x100
  401b1c:	cmp	w0, #0x0
  401b20:	b.eq	401b38 <ferror@plt+0x398>  // b.none
  401b24:	ldr	x0, [sp, #40]
  401b28:	ldrb	w0, [x0]
  401b2c:	bl	401750 <tolower@plt>
  401b30:	mov	w19, w0
  401b34:	b	401b44 <ferror@plt+0x3a4>
  401b38:	ldr	x0, [sp, #40]
  401b3c:	ldrb	w0, [x0]
  401b40:	mov	w19, w0
  401b44:	bl	401640 <__ctype_b_loc@plt>
  401b48:	ldr	x1, [x0]
  401b4c:	ldr	x0, [sp, #32]
  401b50:	ldrb	w0, [x0]
  401b54:	and	x0, x0, #0xff
  401b58:	lsl	x0, x0, #1
  401b5c:	add	x0, x1, x0
  401b60:	ldrh	w0, [x0]
  401b64:	and	w0, w0, #0x400
  401b68:	cmp	w0, #0x0
  401b6c:	b.eq	401bac <ferror@plt+0x40c>  // b.none
  401b70:	bl	401640 <__ctype_b_loc@plt>
  401b74:	ldr	x1, [x0]
  401b78:	ldr	x0, [sp, #32]
  401b7c:	ldrb	w0, [x0]
  401b80:	and	x0, x0, #0xff
  401b84:	lsl	x0, x0, #1
  401b88:	add	x0, x1, x0
  401b8c:	ldrh	w0, [x0]
  401b90:	and	w0, w0, #0x100
  401b94:	cmp	w0, #0x0
  401b98:	b.eq	401bac <ferror@plt+0x40c>  // b.none
  401b9c:	ldr	x0, [sp, #32]
  401ba0:	ldrb	w0, [x0]
  401ba4:	bl	401750 <tolower@plt>
  401ba8:	b	401bb4 <ferror@plt+0x414>
  401bac:	ldr	x0, [sp, #32]
  401bb0:	ldrb	w0, [x0]
  401bb4:	sub	w0, w19, w0
  401bb8:	ldr	x19, [sp, #16]
  401bbc:	ldp	x29, x30, [sp], #64
  401bc0:	ret
  401bc4:	stp	x29, x30, [sp, #-16]!
  401bc8:	mov	x29, sp
  401bcc:	bl	404a9c <ferror@plt+0x32fc>
  401bd0:	adrp	x0, 415000 <ferror@plt+0x13860>
  401bd4:	ldr	x0, [x0, #4000]
  401bd8:	ldr	x0, [x0]
  401bdc:	mov	x1, x0
  401be0:	mov	w0, #0xa                   	// #10
  401be4:	bl	4014d0 <fputc@plt>
  401be8:	adrp	x0, 415000 <ferror@plt+0x13860>
  401bec:	ldr	x0, [x0, #4000]
  401bf0:	ldr	x0, [x0]
  401bf4:	bl	4016c0 <fflush@plt>
  401bf8:	mov	w0, #0x1                   	// #1
  401bfc:	bl	401460 <exit@plt>
  401c00:	stp	x29, x30, [sp, #-288]!
  401c04:	mov	x29, sp
  401c08:	str	x0, [sp, #56]
  401c0c:	str	x1, [sp, #232]
  401c10:	str	x2, [sp, #240]
  401c14:	str	x3, [sp, #248]
  401c18:	str	x4, [sp, #256]
  401c1c:	str	x5, [sp, #264]
  401c20:	str	x6, [sp, #272]
  401c24:	str	x7, [sp, #280]
  401c28:	str	q0, [sp, #96]
  401c2c:	str	q1, [sp, #112]
  401c30:	str	q2, [sp, #128]
  401c34:	str	q3, [sp, #144]
  401c38:	str	q4, [sp, #160]
  401c3c:	str	q5, [sp, #176]
  401c40:	str	q6, [sp, #192]
  401c44:	str	q7, [sp, #208]
  401c48:	add	x0, sp, #0x120
  401c4c:	str	x0, [sp, #64]
  401c50:	add	x0, sp, #0x120
  401c54:	str	x0, [sp, #72]
  401c58:	add	x0, sp, #0xe0
  401c5c:	str	x0, [sp, #80]
  401c60:	mov	w0, #0xffffffc8            	// #-56
  401c64:	str	w0, [sp, #88]
  401c68:	mov	w0, #0xffffff80            	// #-128
  401c6c:	str	w0, [sp, #92]
  401c70:	adrp	x0, 415000 <ferror@plt+0x13860>
  401c74:	ldr	x0, [x0, #4000]
  401c78:	ldr	x3, [x0]
  401c7c:	adrp	x0, 415000 <ferror@plt+0x13860>
  401c80:	ldr	x0, [x0, #4048]
  401c84:	ldr	x0, [x0]
  401c88:	mov	x2, x0
  401c8c:	adrp	x0, 404000 <ferror@plt+0x2860>
  401c90:	add	x1, x0, #0xbe8
  401c94:	mov	x0, x3
  401c98:	bl	401770 <fprintf@plt>
  401c9c:	adrp	x0, 415000 <ferror@plt+0x13860>
  401ca0:	ldr	x0, [x0, #4000]
  401ca4:	ldr	x4, [x0]
  401ca8:	add	x2, sp, #0x10
  401cac:	add	x3, sp, #0x40
  401cb0:	ldp	x0, x1, [x3]
  401cb4:	stp	x0, x1, [x2]
  401cb8:	ldp	x0, x1, [x3, #16]
  401cbc:	stp	x0, x1, [x2, #16]
  401cc0:	add	x0, sp, #0x10
  401cc4:	mov	x2, x0
  401cc8:	ldr	x1, [sp, #56]
  401ccc:	mov	x0, x4
  401cd0:	bl	401720 <vfprintf@plt>
  401cd4:	bl	401bc4 <ferror@plt+0x424>
  401cd8:	mov	x12, #0x2030                	// #8240
  401cdc:	sub	sp, sp, x12
  401ce0:	stp	x29, x30, [sp]
  401ce4:	mov	x29, sp
  401ce8:	str	x0, [sp, #24]
  401cec:	adrp	x0, 415000 <ferror@plt+0x13860>
  401cf0:	ldr	x0, [x0, #4048]
  401cf4:	ldr	x0, [x0]
  401cf8:	bl	401440 <strlen@plt>
  401cfc:	add	x0, x0, #0x2
  401d00:	str	x0, [sp, #8232]
  401d04:	ldr	x0, [sp, #8232]
  401d08:	mov	w1, w0
  401d0c:	mov	w0, #0x1ff3                	// #8179
  401d10:	cmp	w1, w0
  401d14:	b.gt	401d60 <ferror@plt+0x5c0>
  401d18:	adrp	x0, 415000 <ferror@plt+0x13860>
  401d1c:	ldr	x0, [x0, #4048]
  401d20:	ldr	x1, [x0]
  401d24:	add	x0, sp, #0x28
  401d28:	bl	4016e0 <strcpy@plt>
  401d2c:	add	x0, sp, #0x28
  401d30:	bl	401440 <strlen@plt>
  401d34:	mov	x1, x0
  401d38:	add	x0, sp, #0x28
  401d3c:	add	x2, x0, x1
  401d40:	adrp	x0, 404000 <ferror@plt+0x2860>
  401d44:	add	x1, x0, #0xbf0
  401d48:	mov	x0, x2
  401d4c:	ldrh	w2, [x1]
  401d50:	strh	w2, [x0]
  401d54:	ldrb	w1, [x1, #2]
  401d58:	strb	w1, [x0, #2]
  401d5c:	b	401d80 <ferror@plt+0x5e0>
  401d60:	add	x2, sp, #0x28
  401d64:	adrp	x0, 404000 <ferror@plt+0x2860>
  401d68:	add	x1, x0, #0xbf8
  401d6c:	mov	x0, x2
  401d70:	ldr	w2, [x1]
  401d74:	str	w2, [x0]
  401d78:	ldur	w1, [x1, #3]
  401d7c:	stur	w1, [x0, #3]
  401d80:	add	x0, sp, #0x28
  401d84:	bl	401440 <strlen@plt>
  401d88:	mov	x1, x0
  401d8c:	mov	x0, #0x1ffe                	// #8190
  401d90:	sub	x1, x0, x1
  401d94:	add	x0, sp, #0x28
  401d98:	mov	x2, x1
  401d9c:	ldr	x1, [sp, #24]
  401da0:	bl	4016f0 <strncat@plt>
  401da4:	add	x0, sp, #0x28
  401da8:	bl	401480 <perror@plt>
  401dac:	bl	401bc4 <ferror@plt+0x424>
  401db0:	stp	x29, x30, [sp, #-48]!
  401db4:	mov	x29, sp
  401db8:	str	x0, [sp, #24]
  401dbc:	adrp	x0, 415000 <ferror@plt+0x13860>
  401dc0:	ldr	x0, [x0, #4032]
  401dc4:	ldr	x0, [x0]
  401dc8:	bl	4016b0 <clearerr@plt>
  401dcc:	adrp	x0, 415000 <ferror@plt+0x13860>
  401dd0:	ldr	x0, [x0, #4032]
  401dd4:	ldr	x0, [x0]
  401dd8:	bl	401600 <feof@plt>
  401ddc:	cmp	w0, #0x0
  401de0:	b.ne	401dfc <ferror@plt+0x65c>  // b.any
  401de4:	adrp	x0, 415000 <ferror@plt+0x13860>
  401de8:	ldr	x0, [x0, #4032]
  401dec:	ldr	x0, [x0]
  401df0:	bl	4017a0 <ferror@plt>
  401df4:	cmp	w0, #0x0
  401df8:	b.eq	401e18 <ferror@plt+0x678>  // b.none
  401dfc:	adrp	x0, 415000 <ferror@plt+0x13860>
  401e00:	ldr	x0, [x0, #4000]
  401e04:	ldr	x0, [x0]
  401e08:	mov	x1, x0
  401e0c:	mov	w0, #0xa                   	// #10
  401e10:	bl	4014d0 <fputc@plt>
  401e14:	bl	401bc4 <ferror@plt+0x424>
  401e18:	ldr	x0, [sp, #24]
  401e1c:	cmp	x0, #0x0
  401e20:	b.eq	401e48 <ferror@plt+0x6a8>  // b.none
  401e24:	adrp	x0, 415000 <ferror@plt+0x13860>
  401e28:	ldr	x0, [x0, #4000]
  401e2c:	ldr	x3, [x0]
  401e30:	ldr	x2, [sp, #24]
  401e34:	adrp	x0, 404000 <ferror@plt+0x2860>
  401e38:	add	x1, x0, #0xc00
  401e3c:	mov	x0, x3
  401e40:	bl	401770 <fprintf@plt>
  401e44:	b	401e6c <ferror@plt+0x6cc>
  401e48:	adrp	x0, 415000 <ferror@plt+0x13860>
  401e4c:	ldr	x0, [x0, #4000]
  401e50:	ldr	x0, [x0]
  401e54:	mov	x3, x0
  401e58:	mov	x2, #0xf                   	// #15
  401e5c:	mov	x1, #0x1                   	// #1
  401e60:	adrp	x0, 404000 <ferror@plt+0x2860>
  401e64:	add	x0, x0, #0xc18
  401e68:	bl	4016a0 <fwrite@plt>
  401e6c:	adrp	x0, 415000 <ferror@plt+0x13860>
  401e70:	ldr	x0, [x0, #4000]
  401e74:	ldr	x0, [x0]
  401e78:	bl	4016c0 <fflush@plt>
  401e7c:	adrp	x0, 415000 <ferror@plt+0x13860>
  401e80:	ldr	x0, [x0, #4032]
  401e84:	ldr	x0, [x0]
  401e88:	mov	x2, x0
  401e8c:	mov	w1, #0x100                 	// #256
  401e90:	adrp	x0, 416000 <ferror@plt+0x14860>
  401e94:	add	x0, x0, #0x1e8
  401e98:	bl	401780 <fgets@plt>
  401e9c:	cmp	x0, #0x0
  401ea0:	b.ne	401ebc <ferror@plt+0x71c>  // b.any
  401ea4:	ldr	x0, [sp, #24]
  401ea8:	cmp	x0, #0x0
  401eac:	b.ne	401eb4 <ferror@plt+0x714>  // b.any
  401eb0:	bl	401bc4 <ferror@plt+0x424>
  401eb4:	ldr	x0, [sp, #24]
  401eb8:	b	401f14 <ferror@plt+0x774>
  401ebc:	mov	w1, #0xa                   	// #10
  401ec0:	adrp	x0, 416000 <ferror@plt+0x14860>
  401ec4:	add	x0, x0, #0x1e8
  401ec8:	bl	401680 <strchr@plt>
  401ecc:	str	x0, [sp, #40]
  401ed0:	ldr	x0, [sp, #40]
  401ed4:	cmp	x0, #0x0
  401ed8:	b.eq	401ee4 <ferror@plt+0x744>  // b.none
  401edc:	ldr	x0, [sp, #40]
  401ee0:	strb	wzr, [x0]
  401ee4:	adrp	x0, 416000 <ferror@plt+0x14860>
  401ee8:	add	x0, x0, #0x1e8
  401eec:	ldrb	w0, [x0]
  401ef0:	cmp	w0, #0x0
  401ef4:	b.eq	401f04 <ferror@plt+0x764>  // b.none
  401ef8:	adrp	x0, 416000 <ferror@plt+0x14860>
  401efc:	add	x0, x0, #0x1e8
  401f00:	b	401f14 <ferror@plt+0x774>
  401f04:	ldr	x0, [sp, #24]
  401f08:	cmp	x0, #0x0
  401f0c:	b.eq	401e18 <ferror@plt+0x678>  // b.none
  401f10:	ldr	x0, [sp, #24]
  401f14:	ldp	x29, x30, [sp], #48
  401f18:	ret
  401f1c:	stp	x29, x30, [sp, #-48]!
  401f20:	mov	x29, sp
  401f24:	str	x0, [sp, #24]
  401f28:	str	xzr, [sp, #40]
  401f2c:	ldr	x0, [sp, #24]
  401f30:	ldrb	w0, [x0]
  401f34:	cmp	w0, #0x42
  401f38:	b.ne	401f48 <ferror@plt+0x7a8>  // b.any
  401f3c:	ldr	x0, [sp, #24]
  401f40:	add	x0, x0, #0x1
  401f44:	str	x0, [sp, #24]
  401f48:	str	xzr, [sp, #32]
  401f4c:	b	40201c <ferror@plt+0x87c>
  401f50:	ldr	x0, [sp, #32]
  401f54:	cmp	x0, #0x0
  401f58:	b.eq	401fb0 <ferror@plt+0x810>  // b.none
  401f5c:	adrp	x0, 404000 <ferror@plt+0x2860>
  401f60:	add	x2, x0, #0xc28
  401f64:	ldr	x1, [sp, #32]
  401f68:	mov	x0, x1
  401f6c:	lsl	x0, x0, #1
  401f70:	add	x0, x0, x1
  401f74:	lsl	x0, x0, #2
  401f78:	add	x0, x2, x0
  401f7c:	ldr	w2, [x0, #8]
  401f80:	ldr	x0, [sp, #32]
  401f84:	sub	x1, x0, #0x1
  401f88:	adrp	x0, 404000 <ferror@plt+0x2860>
  401f8c:	add	x3, x0, #0xc28
  401f90:	mov	x0, x1
  401f94:	lsl	x0, x0, #1
  401f98:	add	x0, x0, x1
  401f9c:	lsl	x0, x0, #2
  401fa0:	add	x0, x3, x0
  401fa4:	ldr	w0, [x0, #8]
  401fa8:	cmp	w2, w0
  401fac:	b.le	40202c <ferror@plt+0x88c>
  401fb0:	ldr	x1, [sp, #32]
  401fb4:	mov	x0, x1
  401fb8:	lsl	x0, x0, #1
  401fbc:	add	x0, x0, x1
  401fc0:	lsl	x0, x0, #2
  401fc4:	adrp	x1, 404000 <ferror@plt+0x2860>
  401fc8:	add	x1, x1, #0xc28
  401fcc:	add	x0, x0, x1
  401fd0:	mov	x1, x0
  401fd4:	ldr	x0, [sp, #24]
  401fd8:	bl	401978 <ferror@plt+0x1d8>
  401fdc:	cmp	w0, #0x0
  401fe0:	b.ne	402010 <ferror@plt+0x870>  // b.any
  401fe4:	ldr	x1, [sp, #32]
  401fe8:	mov	x0, x1
  401fec:	lsl	x0, x0, #1
  401ff0:	add	x0, x0, x1
  401ff4:	lsl	x0, x0, #2
  401ff8:	mov	x1, x0
  401ffc:	adrp	x0, 404000 <ferror@plt+0x2860>
  402000:	add	x0, x0, #0xc28
  402004:	add	x0, x1, x0
  402008:	str	x0, [sp, #40]
  40200c:	b	402030 <ferror@plt+0x890>
  402010:	ldr	x0, [sp, #32]
  402014:	add	x0, x0, #0x1
  402018:	str	x0, [sp, #32]
  40201c:	ldr	x0, [sp, #32]
  402020:	cmp	x0, #0x23
  402024:	b.ls	401f50 <ferror@plt+0x7b0>  // b.plast
  402028:	b	402030 <ferror@plt+0x890>
  40202c:	nop
  402030:	ldr	x0, [sp, #40]
  402034:	cmp	x0, #0x0
  402038:	b.ne	40204c <ferror@plt+0x8ac>  // b.any
  40203c:	ldr	x1, [sp, #24]
  402040:	adrp	x0, 404000 <ferror@plt+0x2860>
  402044:	add	x0, x0, #0xdd8
  402048:	bl	401c00 <ferror@plt+0x460>
  40204c:	ldr	x0, [sp, #40]
  402050:	ldr	w0, [x0, #8]
  402054:	ldp	x29, x30, [sp], #48
  402058:	ret
  40205c:	stp	x29, x30, [sp, #-80]!
  402060:	mov	x29, sp
  402064:	str	x0, [sp, #24]
  402068:	str	x1, [sp, #16]
  40206c:	str	xzr, [sp, #64]
  402070:	ldr	x0, [sp, #16]
  402074:	bl	4015c0 <strdup@plt>
  402078:	str	x0, [sp, #56]
  40207c:	mov	x0, #0x20                  	// #32
  402080:	bl	401540 <malloc@plt>
  402084:	str	x0, [sp, #48]
  402088:	ldr	x0, [sp, #56]
  40208c:	cmp	x0, #0x0
  402090:	b.eq	4020a0 <ferror@plt+0x900>  // b.none
  402094:	ldr	x0, [sp, #48]
  402098:	cmp	x0, #0x0
  40209c:	b.ne	4020ac <ferror@plt+0x90c>  // b.any
  4020a0:	adrp	x0, 404000 <ferror@plt+0x2860>
  4020a4:	add	x0, x0, #0xdf0
  4020a8:	bl	401cd8 <ferror@plt+0x538>
  4020ac:	ldr	x0, [sp, #48]
  4020b0:	str	xzr, [x0]
  4020b4:	adrp	x0, 416000 <ferror@plt+0x14860>
  4020b8:	add	x0, x0, #0x1e0
  4020bc:	ldr	x0, [x0]
  4020c0:	cmp	x0, #0x0
  4020c4:	b.ne	4020f4 <ferror@plt+0x954>  // b.any
  4020c8:	adrp	x0, 416000 <ferror@plt+0x14860>
  4020cc:	add	x0, x0, #0x1e0
  4020d0:	ldr	x1, [sp, #48]
  4020d4:	str	x1, [x0]
  4020d8:	adrp	x0, 416000 <ferror@plt+0x14860>
  4020dc:	add	x0, x0, #0x1e0
  4020e0:	ldr	x1, [x0]
  4020e4:	adrp	x0, 416000 <ferror@plt+0x14860>
  4020e8:	add	x0, x0, #0x1d8
  4020ec:	str	x1, [x0]
  4020f0:	b	402118 <ferror@plt+0x978>
  4020f4:	adrp	x0, 416000 <ferror@plt+0x14860>
  4020f8:	add	x0, x0, #0x1d8
  4020fc:	ldr	x0, [x0]
  402100:	ldr	x1, [sp, #48]
  402104:	str	x1, [x0]
  402108:	adrp	x0, 416000 <ferror@plt+0x14860>
  40210c:	add	x0, x0, #0x1d8
  402110:	ldr	x1, [sp, #48]
  402114:	str	x1, [x0]
  402118:	ldr	x0, [sp, #48]
  40211c:	ldr	x1, [sp, #16]
  402120:	str	x1, [x0, #8]
  402124:	ldr	x0, [sp, #48]
  402128:	str	wzr, [x0, #24]
  40212c:	adrp	x0, 404000 <ferror@plt+0x2860>
  402130:	add	x1, x0, #0xdf8
  402134:	ldr	x0, [sp, #16]
  402138:	bl	401590 <strpbrk@plt>
  40213c:	str	x0, [sp, #16]
  402140:	ldr	x0, [sp, #16]
  402144:	cmp	x0, #0x0
  402148:	b.ne	402168 <ferror@plt+0x9c8>  // b.any
  40214c:	ldr	x0, [sp, #48]
  402150:	ldr	x1, [x0, #8]
  402154:	ldr	x0, [sp, #48]
  402158:	str	x1, [x0, #16]
  40215c:	ldr	x0, [sp, #48]
  402160:	str	xzr, [x0, #8]
  402164:	b	402354 <ferror@plt+0xbb4>
  402168:	ldr	x0, [sp, #48]
  40216c:	ldr	x0, [x0, #8]
  402170:	ldr	x1, [sp, #16]
  402174:	cmp	x1, x0
  402178:	b.ne	402194 <ferror@plt+0x9f4>  // b.any
  40217c:	ldr	x0, [sp, #48]
  402180:	str	xzr, [x0, #8]
  402184:	ldr	x0, [sp, #48]
  402188:	ldr	x0, [x0, #8]
  40218c:	str	x0, [sp, #72]
  402190:	b	4021a4 <ferror@plt+0xa04>
  402194:	ldr	x0, [sp, #16]
  402198:	str	x0, [sp, #64]
  40219c:	ldr	x0, [sp, #64]
  4021a0:	str	x0, [sp, #72]
  4021a4:	ldr	x0, [sp, #16]
  4021a8:	ldrb	w0, [x0]
  4021ac:	cmp	w0, #0x40
  4021b0:	b.eq	402244 <ferror@plt+0xaa4>  // b.none
  4021b4:	cmp	w0, #0x40
  4021b8:	b.gt	402284 <ferror@plt+0xae4>
  4021bc:	cmp	w0, #0x3e
  4021c0:	b.eq	402218 <ferror@plt+0xa78>  // b.none
  4021c4:	cmp	w0, #0x3e
  4021c8:	b.gt	402284 <ferror@plt+0xae4>
  4021cc:	cmp	w0, #0x3d
  4021d0:	b.eq	402244 <ferror@plt+0xaa4>  // b.none
  4021d4:	cmp	w0, #0x3d
  4021d8:	b.gt	402284 <ferror@plt+0xae4>
  4021dc:	cmp	w0, #0x21
  4021e0:	b.eq	40225c <ferror@plt+0xabc>  // b.none
  4021e4:	cmp	w0, #0x3c
  4021e8:	b.ne	402284 <ferror@plt+0xae4>  // b.any
  4021ec:	ldr	x0, [sp, #48]
  4021f0:	ldr	w0, [x0, #24]
  4021f4:	and	w0, w0, #0x1
  4021f8:	cmp	w0, #0x0
  4021fc:	b.ne	402374 <ferror@plt+0xbd4>  // b.any
  402200:	ldr	x0, [sp, #48]
  402204:	ldr	w0, [x0, #24]
  402208:	orr	w1, w0, #0x4
  40220c:	ldr	x0, [sp, #48]
  402210:	str	w1, [x0, #24]
  402214:	b	402274 <ferror@plt+0xad4>
  402218:	ldr	x0, [sp, #48]
  40221c:	ldr	w0, [x0, #24]
  402220:	and	w0, w0, #0x4
  402224:	cmp	w0, #0x0
  402228:	b.ne	40237c <ferror@plt+0xbdc>  // b.any
  40222c:	ldr	x0, [sp, #48]
  402230:	ldr	w0, [x0, #24]
  402234:	orr	w1, w0, #0x1
  402238:	ldr	x0, [sp, #48]
  40223c:	str	w1, [x0, #24]
  402240:	b	402274 <ferror@plt+0xad4>
  402244:	ldr	x0, [sp, #48]
  402248:	ldr	w0, [x0, #24]
  40224c:	orr	w1, w0, #0x2
  402250:	ldr	x0, [sp, #48]
  402254:	str	w1, [x0, #24]
  402258:	b	402274 <ferror@plt+0xad4>
  40225c:	ldr	x0, [sp, #48]
  402260:	ldr	w0, [x0, #24]
  402264:	orr	w1, w0, #0x8
  402268:	ldr	x0, [sp, #48]
  40226c:	str	w1, [x0, #24]
  402270:	nop
  402274:	ldr	x0, [sp, #16]
  402278:	add	x0, x0, #0x1
  40227c:	str	x0, [sp, #16]
  402280:	b	4021a4 <ferror@plt+0xa04>
  402284:	nop
  402288:	ldr	x0, [sp, #16]
  40228c:	ldrb	w0, [x0]
  402290:	cmp	w0, #0x3a
  402294:	b.ne	4022b8 <ferror@plt+0xb18>  // b.any
  402298:	ldr	x0, [sp, #48]
  40229c:	ldr	w0, [x0, #24]
  4022a0:	cmp	w0, #0x0
  4022a4:	b.ne	402384 <ferror@plt+0xbe4>  // b.any
  4022a8:	ldr	x0, [sp, #16]
  4022ac:	add	x0, x0, #0x1
  4022b0:	str	x0, [sp, #16]
  4022b4:	b	402300 <ferror@plt+0xb60>
  4022b8:	ldr	x0, [sp, #16]
  4022bc:	str	x0, [sp, #40]
  4022c0:	mov	w1, #0x3a                  	// #58
  4022c4:	ldr	x0, [sp, #40]
  4022c8:	bl	401680 <strchr@plt>
  4022cc:	str	x0, [sp, #16]
  4022d0:	ldr	x0, [sp, #16]
  4022d4:	cmp	x0, #0x0
  4022d8:	b.eq	40238c <ferror@plt+0xbec>  // b.none
  4022dc:	ldr	x0, [sp, #16]
  4022e0:	add	x1, x0, #0x1
  4022e4:	str	x1, [sp, #16]
  4022e8:	strb	wzr, [x0]
  4022ec:	ldr	x0, [sp, #40]
  4022f0:	bl	401f1c <ferror@plt+0x77c>
  4022f4:	mov	w1, w0
  4022f8:	ldr	x0, [sp, #48]
  4022fc:	str	w1, [x0, #28]
  402300:	ldr	x0, [sp, #48]
  402304:	ldr	x1, [sp, #16]
  402308:	str	x1, [x0, #16]
  40230c:	ldr	x0, [sp, #72]
  402310:	cmp	x0, #0x0
  402314:	b.eq	402320 <ferror@plt+0xb80>  // b.none
  402318:	ldr	x0, [sp, #64]
  40231c:	strb	wzr, [x0]
  402320:	ldr	x0, [sp, #48]
  402324:	ldr	w0, [x0, #24]
  402328:	and	w0, w0, #0x8
  40232c:	cmp	w0, #0x0
  402330:	b.eq	402350 <ferror@plt+0xbb0>  // b.none
  402334:	ldr	x0, [sp, #48]
  402338:	ldr	w0, [x0, #24]
  40233c:	mvn	w0, w0
  402340:	and	w1, w0, #0x7
  402344:	ldr	x0, [sp, #48]
  402348:	str	w1, [x0, #24]
  40234c:	b	402354 <ferror@plt+0xbb4>
  402350:	nop
  402354:	ldr	x0, [sp, #24]
  402358:	cmp	x0, #0x0
  40235c:	b.eq	4023ac <ferror@plt+0xc0c>  // b.none
  402360:	ldr	x0, [sp, #48]
  402364:	ldr	x0, [x0, #8]
  402368:	cmp	x0, #0x0
  40236c:	b.eq	4023a0 <ferror@plt+0xc00>  // b.none
  402370:	b	402390 <ferror@plt+0xbf0>
  402374:	nop
  402378:	b	402390 <ferror@plt+0xbf0>
  40237c:	nop
  402380:	b	402390 <ferror@plt+0xbf0>
  402384:	nop
  402388:	b	402390 <ferror@plt+0xbf0>
  40238c:	nop
  402390:	ldr	x1, [sp, #56]
  402394:	adrp	x0, 404000 <ferror@plt+0x2860>
  402398:	add	x0, x0, #0xe00
  40239c:	bl	401c00 <ferror@plt+0x460>
  4023a0:	ldr	x0, [sp, #48]
  4023a4:	ldr	x1, [sp, #24]
  4023a8:	str	x1, [x0, #8]
  4023ac:	ldr	x0, [sp, #56]
  4023b0:	bl	401660 <free@plt>
  4023b4:	nop
  4023b8:	ldp	x29, x30, [sp], #80
  4023bc:	ret
  4023c0:	stp	x29, x30, [sp, #-48]!
  4023c4:	mov	x29, sp
  4023c8:	str	x0, [sp, #24]
  4023cc:	adrp	x0, 416000 <ferror@plt+0x14860>
  4023d0:	add	x0, x0, #0x1e0
  4023d4:	ldr	x0, [x0]
  4023d8:	str	x0, [sp, #40]
  4023dc:	b	402574 <ferror@plt+0xdd4>
  4023e0:	ldr	x0, [sp, #40]
  4023e4:	ldr	x0, [x0, #8]
  4023e8:	cmp	x0, #0x0
  4023ec:	b.eq	402408 <ferror@plt+0xc68>  // b.none
  4023f0:	ldr	x0, [sp, #40]
  4023f4:	ldr	x0, [x0, #8]
  4023f8:	ldr	x1, [sp, #24]
  4023fc:	bl	401630 <strcmp@plt>
  402400:	cmp	w0, #0x0
  402404:	b.ne	402568 <ferror@plt+0xdc8>  // b.any
  402408:	ldr	x0, [sp, #40]
  40240c:	ldr	w0, [x0, #24]
  402410:	cmp	w0, #0x6
  402414:	b.eq	4024f4 <ferror@plt+0xd54>  // b.none
  402418:	cmp	w0, #0x6
  40241c:	b.gt	40254c <ferror@plt+0xdac>
  402420:	cmp	w0, #0x4
  402424:	b.eq	402520 <ferror@plt+0xd80>  // b.none
  402428:	cmp	w0, #0x4
  40242c:	b.gt	40254c <ferror@plt+0xdac>
  402430:	cmp	w0, #0x3
  402434:	b.eq	40249c <ferror@plt+0xcfc>  // b.none
  402438:	cmp	w0, #0x3
  40243c:	b.gt	40254c <ferror@plt+0xdac>
  402440:	cmp	w0, #0x2
  402444:	b.eq	402470 <ferror@plt+0xcd0>  // b.none
  402448:	cmp	w0, #0x2
  40244c:	b.gt	40254c <ferror@plt+0xdac>
  402450:	cmp	w0, #0x0
  402454:	b.eq	402464 <ferror@plt+0xcc4>  // b.none
  402458:	cmp	w0, #0x1
  40245c:	b.eq	4024c8 <ferror@plt+0xd28>  // b.none
  402460:	b	40254c <ferror@plt+0xdac>
  402464:	mov	w0, #0x1                   	// #1
  402468:	str	w0, [sp, #36]
  40246c:	b	402550 <ferror@plt+0xdb0>
  402470:	adrp	x0, 415000 <ferror@plt+0x13860>
  402474:	ldr	x0, [x0, #3992]
  402478:	ldrsh	w0, [x0]
  40247c:	mov	w1, w0
  402480:	ldr	x0, [sp, #40]
  402484:	ldr	w0, [x0, #28]
  402488:	cmp	w1, w0
  40248c:	cset	w0, eq  // eq = none
  402490:	and	w0, w0, #0xff
  402494:	str	w0, [sp, #36]
  402498:	b	402550 <ferror@plt+0xdb0>
  40249c:	adrp	x0, 415000 <ferror@plt+0x13860>
  4024a0:	ldr	x0, [x0, #3992]
  4024a4:	ldrsh	w0, [x0]
  4024a8:	mov	w1, w0
  4024ac:	ldr	x0, [sp, #40]
  4024b0:	ldr	w0, [x0, #28]
  4024b4:	cmp	w1, w0
  4024b8:	cset	w0, ge  // ge = tcont
  4024bc:	and	w0, w0, #0xff
  4024c0:	str	w0, [sp, #36]
  4024c4:	b	402550 <ferror@plt+0xdb0>
  4024c8:	adrp	x0, 415000 <ferror@plt+0x13860>
  4024cc:	ldr	x0, [x0, #3992]
  4024d0:	ldrsh	w0, [x0]
  4024d4:	mov	w1, w0
  4024d8:	ldr	x0, [sp, #40]
  4024dc:	ldr	w0, [x0, #28]
  4024e0:	cmp	w1, w0
  4024e4:	cset	w0, gt
  4024e8:	and	w0, w0, #0xff
  4024ec:	str	w0, [sp, #36]
  4024f0:	b	402550 <ferror@plt+0xdb0>
  4024f4:	adrp	x0, 415000 <ferror@plt+0x13860>
  4024f8:	ldr	x0, [x0, #3992]
  4024fc:	ldrsh	w0, [x0]
  402500:	mov	w1, w0
  402504:	ldr	x0, [sp, #40]
  402508:	ldr	w0, [x0, #28]
  40250c:	cmp	w1, w0
  402510:	cset	w0, le
  402514:	and	w0, w0, #0xff
  402518:	str	w0, [sp, #36]
  40251c:	b	402550 <ferror@plt+0xdb0>
  402520:	adrp	x0, 415000 <ferror@plt+0x13860>
  402524:	ldr	x0, [x0, #3992]
  402528:	ldrsh	w0, [x0]
  40252c:	mov	w1, w0
  402530:	ldr	x0, [sp, #40]
  402534:	ldr	w0, [x0, #28]
  402538:	cmp	w1, w0
  40253c:	cset	w0, lt  // lt = tstop
  402540:	and	w0, w0, #0xff
  402544:	str	w0, [sp, #36]
  402548:	b	402550 <ferror@plt+0xdb0>
  40254c:	str	wzr, [sp, #36]
  402550:	ldr	w0, [sp, #36]
  402554:	cmp	w0, #0x0
  402558:	b.eq	402568 <ferror@plt+0xdc8>  // b.none
  40255c:	ldr	x0, [sp, #40]
  402560:	ldr	x0, [x0, #16]
  402564:	b	402584 <ferror@plt+0xde4>
  402568:	ldr	x0, [sp, #40]
  40256c:	ldr	x0, [x0]
  402570:	str	x0, [sp, #40]
  402574:	ldr	x0, [sp, #40]
  402578:	cmp	x0, #0x0
  40257c:	b.ne	4023e0 <ferror@plt+0xc40>  // b.any
  402580:	ldr	x0, [sp, #24]
  402584:	ldp	x29, x30, [sp], #48
  402588:	ret
  40258c:	stp	x29, x30, [sp, #-80]!
  402590:	mov	x29, sp
  402594:	str	w0, [sp, #28]
  402598:	str	x1, [sp, #16]
  40259c:	ldr	x0, [sp, #16]
  4025a0:	cmp	x0, #0x0
  4025a4:	b.eq	4025b4 <ferror@plt+0xe14>  // b.none
  4025a8:	ldr	x0, [sp, #16]
  4025ac:	str	x0, [sp, #72]
  4025b0:	b	40263c <ferror@plt+0xe9c>
  4025b4:	adrp	x0, 404000 <ferror@plt+0x2860>
  4025b8:	add	x0, x0, #0xe20
  4025bc:	bl	401760 <getenv@plt>
  4025c0:	str	x0, [sp, #72]
  4025c4:	ldr	x0, [sp, #72]
  4025c8:	cmp	x0, #0x0
  4025cc:	b.ne	40262c <ferror@plt+0xe8c>  // b.any
  4025d0:	ldr	w0, [sp, #28]
  4025d4:	bl	4014b0 <ttyname@plt>
  4025d8:	str	x0, [sp, #56]
  4025dc:	ldr	x0, [sp, #56]
  4025e0:	cmp	x0, #0x0
  4025e4:	b.eq	40261c <ferror@plt+0xe7c>  // b.none
  4025e8:	ldr	x0, [sp, #56]
  4025ec:	bl	4016d0 <_nc_basename@plt>
  4025f0:	str	x0, [sp, #48]
  4025f4:	ldr	x0, [sp, #48]
  4025f8:	bl	401690 <getttynam@plt>
  4025fc:	str	x0, [sp, #40]
  402600:	ldr	x0, [sp, #40]
  402604:	cmp	x0, #0x0
  402608:	b.eq	40261c <ferror@plt+0xe7c>  // b.none
  40260c:	ldr	x0, [sp, #40]
  402610:	ldr	x0, [x0, #16]
  402614:	str	x0, [sp, #72]
  402618:	b	402630 <ferror@plt+0xe90>
  40261c:	adrp	x0, 404000 <ferror@plt+0x2860>
  402620:	add	x0, x0, #0xe28
  402624:	str	x0, [sp, #72]
  402628:	b	402630 <ferror@plt+0xe90>
  40262c:	nop
  402630:	ldr	x0, [sp, #72]
  402634:	bl	4023c0 <ferror@plt+0xc20>
  402638:	str	x0, [sp, #72]
  40263c:	adrp	x0, 404000 <ferror@plt+0x2860>
  402640:	add	x0, x0, #0xe30
  402644:	bl	401760 <getenv@plt>
  402648:	str	x0, [sp, #48]
  40264c:	ldr	x0, [sp, #48]
  402650:	cmp	x0, #0x0
  402654:	b.eq	402740 <ferror@plt+0xfa0>  // b.none
  402658:	ldr	x0, [sp, #48]
  40265c:	bl	401530 <_nc_is_abs_path@plt>
  402660:	and	w0, w0, #0xff
  402664:	eor	w0, w0, #0x1
  402668:	and	w0, w0, #0xff
  40266c:	cmp	w0, #0x0
  402670:	b.eq	402740 <ferror@plt+0xfa0>  // b.none
  402674:	str	wzr, [sp, #68]
  402678:	b	40271c <ferror@plt+0xf7c>
  40267c:	adrp	x0, 415000 <ferror@plt+0x13860>
  402680:	ldr	x0, [x0, #4056]
  402684:	ldr	x1, [x0]
  402688:	ldrsw	x0, [sp, #68]
  40268c:	lsl	x0, x0, #3
  402690:	add	x0, x1, x0
  402694:	ldr	x0, [x0]
  402698:	mov	x2, #0x8                   	// #8
  40269c:	mov	x1, x0
  4026a0:	adrp	x0, 404000 <ferror@plt+0x2860>
  4026a4:	add	x0, x0, #0xe38
  4026a8:	bl	401570 <strncmp@plt>
  4026ac:	cmp	w0, #0x0
  4026b0:	b.ne	402710 <ferror@plt+0xf70>  // b.any
  4026b4:	b	4026c4 <ferror@plt+0xf24>
  4026b8:	ldr	w0, [sp, #68]
  4026bc:	add	w0, w0, #0x1
  4026c0:	str	w0, [sp, #68]
  4026c4:	adrp	x0, 415000 <ferror@plt+0x13860>
  4026c8:	ldr	x0, [x0, #4056]
  4026cc:	ldr	x1, [x0]
  4026d0:	ldrsw	x0, [sp, #68]
  4026d4:	add	x0, x0, #0x1
  4026d8:	lsl	x0, x0, #3
  4026dc:	add	x1, x1, x0
  4026e0:	adrp	x0, 415000 <ferror@plt+0x13860>
  4026e4:	ldr	x0, [x0, #4056]
  4026e8:	ldr	x2, [x0]
  4026ec:	ldrsw	x0, [sp, #68]
  4026f0:	lsl	x0, x0, #3
  4026f4:	add	x0, x2, x0
  4026f8:	ldr	x1, [x1]
  4026fc:	str	x1, [x0]
  402700:	ldr	x0, [x0]
  402704:	cmp	x0, #0x0
  402708:	b.ne	4026b8 <ferror@plt+0xf18>  // b.any
  40270c:	b	402740 <ferror@plt+0xfa0>
  402710:	ldr	w0, [sp, #68]
  402714:	add	w0, w0, #0x1
  402718:	str	w0, [sp, #68]
  40271c:	adrp	x0, 415000 <ferror@plt+0x13860>
  402720:	ldr	x0, [x0, #4056]
  402724:	ldr	x1, [x0]
  402728:	ldrsw	x0, [sp, #68]
  40272c:	lsl	x0, x0, #3
  402730:	add	x0, x1, x0
  402734:	ldr	x0, [x0]
  402738:	cmp	x0, #0x0
  40273c:	b.ne	40267c <ferror@plt+0xedc>  // b.any
  402740:	ldr	x0, [sp, #72]
  402744:	ldrb	w0, [x0]
  402748:	cmp	w0, #0x3f
  40274c:	b.ne	402814 <ferror@plt+0x1074>  // b.any
  402750:	ldr	x0, [sp, #72]
  402754:	add	x0, x0, #0x1
  402758:	ldrb	w0, [x0]
  40275c:	cmp	w0, #0x0
  402760:	b.eq	402778 <ferror@plt+0xfd8>  // b.none
  402764:	ldr	x0, [sp, #72]
  402768:	add	x0, x0, #0x1
  40276c:	bl	401db0 <ferror@plt+0x610>
  402770:	str	x0, [sp, #72]
  402774:	b	402814 <ferror@plt+0x1074>
  402778:	mov	x0, #0x0                   	// #0
  40277c:	bl	401db0 <ferror@plt+0x610>
  402780:	str	x0, [sp, #72]
  402784:	b	402814 <ferror@plt+0x1074>
  402788:	ldr	w0, [sp, #36]
  40278c:	cmp	w0, #0x0
  402790:	b.ne	4027cc <ferror@plt+0x102c>  // b.any
  402794:	adrp	x0, 415000 <ferror@plt+0x13860>
  402798:	ldr	x0, [x0, #4000]
  40279c:	ldr	x4, [x0]
  4027a0:	adrp	x0, 415000 <ferror@plt+0x13860>
  4027a4:	ldr	x0, [x0, #4048]
  4027a8:	ldr	x0, [x0]
  4027ac:	ldr	x3, [sp, #72]
  4027b0:	mov	x2, x0
  4027b4:	adrp	x0, 404000 <ferror@plt+0x2860>
  4027b8:	add	x1, x0, #0xe48
  4027bc:	mov	x0, x4
  4027c0:	bl	401770 <fprintf@plt>
  4027c4:	str	xzr, [sp, #72]
  4027c8:	b	402808 <ferror@plt+0x1068>
  4027cc:	adrp	x0, 415000 <ferror@plt+0x13860>
  4027d0:	ldr	x0, [x0, #4000]
  4027d4:	ldr	x5, [x0]
  4027d8:	adrp	x0, 415000 <ferror@plt+0x13860>
  4027dc:	ldr	x0, [x0, #4048]
  4027e0:	ldr	x0, [x0]
  4027e4:	ldr	w1, [sp, #36]
  4027e8:	mov	w4, w1
  4027ec:	ldr	x3, [sp, #72]
  4027f0:	mov	x2, x0
  4027f4:	adrp	x0, 404000 <ferror@plt+0x2860>
  4027f8:	add	x1, x0, #0xe68
  4027fc:	mov	x0, x5
  402800:	bl	401770 <fprintf@plt>
  402804:	str	xzr, [sp, #72]
  402808:	ldr	x0, [sp, #72]
  40280c:	bl	401db0 <ferror@plt+0x610>
  402810:	str	x0, [sp, #72]
  402814:	add	x0, sp, #0x24
  402818:	mov	x2, x0
  40281c:	ldr	w1, [sp, #28]
  402820:	ldr	x0, [sp, #72]
  402824:	bl	401470 <setupterm@plt>
  402828:	cmp	w0, #0x0
  40282c:	b.ne	402788 <ferror@plt+0xfe8>  // b.any
  402830:	ldr	x0, [sp, #72]
  402834:	ldp	x29, x30, [sp], #80
  402838:	ret
  40283c:	stp	x29, x30, [sp, #-48]!
  402840:	mov	x29, sp
  402844:	str	x0, [sp, #24]
  402848:	b	4029bc <ferror@plt+0x121c>
  40284c:	ldr	x0, [sp, #24]
  402850:	ldr	x0, [x0]
  402854:	str	x0, [sp, #40]
  402858:	ldr	x0, [sp, #40]
  40285c:	ldrb	w0, [x0]
  402860:	cmp	w0, #0x2d
  402864:	b.ne	402898 <ferror@plt+0x10f8>  // b.any
  402868:	ldr	x0, [sp, #40]
  40286c:	add	x0, x0, #0x1
  402870:	ldrb	w0, [x0]
  402874:	cmp	w0, #0x0
  402878:	b.ne	402898 <ferror@plt+0x10f8>  // b.any
  40287c:	adrp	x0, 404000 <ferror@plt+0x2860>
  402880:	add	x0, x0, #0xea0
  402884:	bl	4015c0 <strdup@plt>
  402888:	mov	x1, x0
  40288c:	ldr	x0, [sp, #24]
  402890:	str	x1, [x0]
  402894:	b	4029b0 <ferror@plt+0x1210>
  402898:	ldr	x0, [sp, #40]
  40289c:	ldrb	w0, [x0]
  4028a0:	cmp	w0, #0x2d
  4028a4:	b.ne	4029ac <ferror@plt+0x120c>  // b.any
  4028a8:	ldr	x0, [sp, #24]
  4028ac:	add	x0, x0, #0x8
  4028b0:	ldr	x0, [x0]
  4028b4:	cmp	x0, #0x0
  4028b8:	b.eq	4028d4 <ferror@plt+0x1134>  // b.none
  4028bc:	ldr	x0, [sp, #24]
  4028c0:	add	x0, x0, #0x8
  4028c4:	ldr	x0, [x0]
  4028c8:	ldrb	w0, [x0]
  4028cc:	cmp	w0, #0x2d
  4028d0:	b.ne	4029ac <ferror@plt+0x120c>  // b.any
  4028d4:	ldr	x0, [sp, #40]
  4028d8:	add	x0, x0, #0x1
  4028dc:	ldrb	w0, [x0]
  4028e0:	cmp	w0, #0x65
  4028e4:	b.eq	402910 <ferror@plt+0x1170>  // b.none
  4028e8:	ldr	x0, [sp, #40]
  4028ec:	add	x0, x0, #0x1
  4028f0:	ldrb	w0, [x0]
  4028f4:	cmp	w0, #0x69
  4028f8:	b.eq	402910 <ferror@plt+0x1170>  // b.none
  4028fc:	ldr	x0, [sp, #40]
  402900:	add	x0, x0, #0x1
  402904:	ldrb	w0, [x0]
  402908:	cmp	w0, #0x6b
  40290c:	b.ne	4029ac <ferror@plt+0x120c>  // b.any
  402910:	ldr	x0, [sp, #40]
  402914:	add	x0, x0, #0x2
  402918:	ldrb	w0, [x0]
  40291c:	cmp	w0, #0x0
  402920:	b.ne	4029ac <ferror@plt+0x120c>  // b.any
  402924:	ldr	x0, [sp, #24]
  402928:	ldr	x0, [x0]
  40292c:	add	x0, x0, #0x1
  402930:	ldrb	w0, [x0]
  402934:	cmp	w0, #0x6b
  402938:	b.eq	402990 <ferror@plt+0x11f0>  // b.none
  40293c:	cmp	w0, #0x6b
  402940:	b.gt	4029b0 <ferror@plt+0x1210>
  402944:	cmp	w0, #0x65
  402948:	b.eq	402958 <ferror@plt+0x11b8>  // b.none
  40294c:	cmp	w0, #0x69
  402950:	b.eq	402974 <ferror@plt+0x11d4>  // b.none
  402954:	b	4029b0 <ferror@plt+0x1210>
  402958:	adrp	x0, 404000 <ferror@plt+0x2860>
  40295c:	add	x0, x0, #0xea8
  402960:	bl	4015c0 <strdup@plt>
  402964:	mov	x1, x0
  402968:	ldr	x0, [sp, #24]
  40296c:	str	x1, [x0]
  402970:	b	4029b0 <ferror@plt+0x1210>
  402974:	adrp	x0, 404000 <ferror@plt+0x2860>
  402978:	add	x0, x0, #0xeb0
  40297c:	bl	4015c0 <strdup@plt>
  402980:	mov	x1, x0
  402984:	ldr	x0, [sp, #24]
  402988:	str	x1, [x0]
  40298c:	b	4029b0 <ferror@plt+0x1210>
  402990:	adrp	x0, 404000 <ferror@plt+0x2860>
  402994:	add	x0, x0, #0xeb8
  402998:	bl	4015c0 <strdup@plt>
  40299c:	mov	x1, x0
  4029a0:	ldr	x0, [sp, #24]
  4029a4:	str	x1, [x0]
  4029a8:	b	4029b0 <ferror@plt+0x1210>
  4029ac:	nop
  4029b0:	ldr	x0, [sp, #24]
  4029b4:	add	x0, x0, #0x8
  4029b8:	str	x0, [sp, #24]
  4029bc:	ldr	x0, [sp, #24]
  4029c0:	ldr	x0, [x0]
  4029c4:	cmp	x0, #0x0
  4029c8:	b.ne	40284c <ferror@plt+0x10ac>  // b.any
  4029cc:	nop
  4029d0:	nop
  4029d4:	ldp	x29, x30, [sp], #48
  4029d8:	ret
  4029dc:	stp	x29, x30, [sp, #-64]!
  4029e0:	mov	x29, sp
  4029e4:	str	x0, [sp, #24]
  4029e8:	adrp	x0, 404000 <ferror@plt+0x2860>
  4029ec:	add	x0, x0, #0xec0
  4029f0:	bl	401760 <getenv@plt>
  4029f4:	str	x0, [sp, #48]
  4029f8:	ldr	x0, [sp, #48]
  4029fc:	cmp	x0, #0x0
  402a00:	b.eq	402a60 <ferror@plt+0x12c0>  // b.none
  402a04:	ldr	x0, [sp, #48]
  402a08:	bl	4016d0 <_nc_basename@plt>
  402a0c:	str	x0, [sp, #40]
  402a10:	ldr	x0, [sp, #40]
  402a14:	bl	401440 <strlen@plt>
  402a18:	str	w0, [sp, #36]
  402a1c:	ldr	w0, [sp, #36]
  402a20:	cmp	w0, #0x2
  402a24:	b.le	402a60 <ferror@plt+0x12c0>
  402a28:	ldrsw	x0, [sp, #36]
  402a2c:	sub	x0, x0, #0x3
  402a30:	ldr	x1, [sp, #40]
  402a34:	add	x2, x1, x0
  402a38:	adrp	x0, 404000 <ferror@plt+0x2860>
  402a3c:	add	x1, x0, #0xec8
  402a40:	mov	x0, x2
  402a44:	bl	401630 <strcmp@plt>
  402a48:	cmp	w0, #0x0
  402a4c:	b.ne	402a60 <ferror@plt+0x12c0>  // b.any
  402a50:	adrp	x0, 404000 <ferror@plt+0x2860>
  402a54:	add	x0, x0, #0xed0
  402a58:	str	x0, [sp, #56]
  402a5c:	b	402a6c <ferror@plt+0x12cc>
  402a60:	adrp	x0, 404000 <ferror@plt+0x2860>
  402a64:	add	x0, x0, #0xf00
  402a68:	str	x0, [sp, #56]
  402a6c:	ldr	x1, [sp, #24]
  402a70:	ldr	x0, [sp, #56]
  402a74:	bl	401730 <printf@plt>
  402a78:	nop
  402a7c:	ldp	x29, x30, [sp], #64
  402a80:	ret
  402a84:	stp	x29, x30, [sp, #-16]!
  402a88:	mov	x29, sp
  402a8c:	adrp	x0, 415000 <ferror@plt+0x13860>
  402a90:	ldr	x0, [x0, #4000]
  402a94:	ldr	x3, [x0]
  402a98:	adrp	x0, 415000 <ferror@plt+0x13860>
  402a9c:	ldr	x0, [x0, #4048]
  402aa0:	ldr	x0, [x0]
  402aa4:	mov	x2, x0
  402aa8:	adrp	x0, 404000 <ferror@plt+0x2860>
  402aac:	add	x1, x0, #0xf10
  402ab0:	mov	x0, x3
  402ab4:	bl	401770 <fprintf@plt>
  402ab8:	adrp	x0, 415000 <ferror@plt+0x13860>
  402abc:	ldr	x0, [x0, #4000]
  402ac0:	ldr	x0, [x0]
  402ac4:	mov	x1, x0
  402ac8:	adrp	x0, 404000 <ferror@plt+0x2860>
  402acc:	add	x0, x0, #0xfb8
  402ad0:	bl	401450 <fputs@plt>
  402ad4:	mov	w0, #0x1                   	// #1
  402ad8:	bl	401460 <exit@plt>
  402adc:	adrp	x0, 415000 <ferror@plt+0x13860>
  402ae0:	ldr	x0, [x0, #4008]
  402ae4:	ldr	x0, [x0]
  402ae8:	ldrb	w0, [x0]
  402aec:	cmp	w0, #0x5e
  402af0:	b.ne	402b54 <ferror@plt+0x13b4>  // b.any
  402af4:	adrp	x0, 415000 <ferror@plt+0x13860>
  402af8:	ldr	x0, [x0, #4008]
  402afc:	ldr	x0, [x0]
  402b00:	add	x0, x0, #0x1
  402b04:	ldrb	w0, [x0]
  402b08:	cmp	w0, #0x0
  402b0c:	b.eq	402b54 <ferror@plt+0x13b4>  // b.none
  402b10:	adrp	x0, 415000 <ferror@plt+0x13860>
  402b14:	ldr	x0, [x0, #4008]
  402b18:	ldr	x0, [x0]
  402b1c:	add	x0, x0, #0x1
  402b20:	ldrb	w0, [x0]
  402b24:	cmp	w0, #0x3f
  402b28:	b.eq	402b4c <ferror@plt+0x13ac>  // b.none
  402b2c:	adrp	x0, 415000 <ferror@plt+0x13860>
  402b30:	ldr	x0, [x0, #4008]
  402b34:	ldr	x0, [x0]
  402b38:	add	x0, x0, #0x1
  402b3c:	ldrb	w0, [x0]
  402b40:	and	w0, w0, #0x1f
  402b44:	and	w0, w0, #0xff
  402b48:	b	402b64 <ferror@plt+0x13c4>
  402b4c:	mov	w0, #0x7f                  	// #127
  402b50:	b	402b64 <ferror@plt+0x13c4>
  402b54:	adrp	x0, 415000 <ferror@plt+0x13860>
  402b58:	ldr	x0, [x0, #4008]
  402b5c:	ldr	x0, [x0]
  402b60:	ldrb	w0, [x0]
  402b64:	ret
  402b68:	stp	x29, x30, [sp, #-224]!
  402b6c:	mov	x29, sp
  402b70:	str	w0, [sp, #28]
  402b74:	str	x1, [sp, #16]
  402b78:	mov	w0, #0xffffffff            	// #-1
  402b7c:	str	w0, [sp, #196]
  402b80:	mov	w0, #0xffffffff            	// #-1
  402b84:	str	w0, [sp, #192]
  402b88:	mov	w0, #0xffffffff            	// #-1
  402b8c:	str	w0, [sp, #188]
  402b90:	strb	wzr, [sp, #187]
  402b94:	strb	wzr, [sp, #186]
  402b98:	mov	w0, #0x2                   	// #2
  402b9c:	str	w0, [sp, #180]
  402ba0:	ldr	x0, [sp, #16]
  402ba4:	bl	40283c <ferror@plt+0x109c>
  402ba8:	str	wzr, [sp, #200]
  402bac:	ldr	w0, [sp, #200]
  402bb0:	str	w0, [sp, #204]
  402bb4:	ldr	w0, [sp, #204]
  402bb8:	str	w0, [sp, #208]
  402bbc:	ldr	w0, [sp, #208]
  402bc0:	str	w0, [sp, #212]
  402bc4:	ldr	w0, [sp, #212]
  402bc8:	str	w0, [sp, #216]
  402bcc:	ldr	w0, [sp, #216]
  402bd0:	str	w0, [sp, #220]
  402bd4:	b	402e64 <ferror@plt+0x16c4>
  402bd8:	ldr	w0, [sp, #176]
  402bdc:	cmp	w0, #0x77
  402be0:	b.eq	402e54 <ferror@plt+0x16b4>  // b.none
  402be4:	ldr	w0, [sp, #176]
  402be8:	cmp	w0, #0x77
  402bec:	b.gt	402e60 <ferror@plt+0x16c0>
  402bf0:	ldr	w0, [sp, #176]
  402bf4:	cmp	w0, #0x73
  402bf8:	b.eq	402e38 <ferror@plt+0x1698>  // b.none
  402bfc:	ldr	w0, [sp, #176]
  402c00:	cmp	w0, #0x73
  402c04:	b.gt	402e60 <ferror@plt+0x16c0>
  402c08:	ldr	w0, [sp, #176]
  402c0c:	cmp	w0, #0x72
  402c10:	b.eq	402e20 <ferror@plt+0x1680>  // b.none
  402c14:	ldr	w0, [sp, #176]
  402c18:	cmp	w0, #0x72
  402c1c:	b.gt	402e60 <ferror@plt+0x16c0>
  402c20:	ldr	w0, [sp, #176]
  402c24:	cmp	w0, #0x71
  402c28:	b.eq	402e14 <ferror@plt+0x1674>  // b.none
  402c2c:	ldr	w0, [sp, #176]
  402c30:	cmp	w0, #0x71
  402c34:	b.gt	402e60 <ferror@plt+0x16c0>
  402c38:	ldr	w0, [sp, #176]
  402c3c:	cmp	w0, #0x70
  402c40:	b.eq	402de8 <ferror@plt+0x1648>  // b.none
  402c44:	ldr	w0, [sp, #176]
  402c48:	cmp	w0, #0x70
  402c4c:	b.gt	402e60 <ferror@plt+0x16c0>
  402c50:	ldr	w0, [sp, #176]
  402c54:	cmp	w0, #0x6d
  402c58:	b.eq	402dcc <ferror@plt+0x162c>  // b.none
  402c5c:	ldr	w0, [sp, #176]
  402c60:	cmp	w0, #0x6d
  402c64:	b.gt	402e60 <ferror@plt+0x16c0>
  402c68:	ldr	w0, [sp, #176]
  402c6c:	cmp	w0, #0x6b
  402c70:	b.eq	402dbc <ferror@plt+0x161c>  // b.none
  402c74:	ldr	w0, [sp, #176]
  402c78:	cmp	w0, #0x6b
  402c7c:	b.gt	402e60 <ferror@plt+0x16c0>
  402c80:	ldr	w0, [sp, #176]
  402c84:	cmp	w0, #0x69
  402c88:	b.eq	402dac <ferror@plt+0x160c>  // b.none
  402c8c:	ldr	w0, [sp, #176]
  402c90:	cmp	w0, #0x69
  402c94:	b.gt	402e60 <ferror@plt+0x16c0>
  402c98:	ldr	w0, [sp, #176]
  402c9c:	cmp	w0, #0x65
  402ca0:	b.eq	402d90 <ferror@plt+0x15f0>  // b.none
  402ca4:	ldr	w0, [sp, #176]
  402ca8:	cmp	w0, #0x65
  402cac:	b.gt	402e60 <ferror@plt+0x16c0>
  402cb0:	ldr	w0, [sp, #176]
  402cb4:	cmp	w0, #0x64
  402cb8:	b.eq	402d70 <ferror@plt+0x15d0>  // b.none
  402cbc:	ldr	w0, [sp, #176]
  402cc0:	cmp	w0, #0x64
  402cc4:	b.gt	402e60 <ferror@plt+0x16c0>
  402cc8:	ldr	w0, [sp, #176]
  402ccc:	cmp	w0, #0x63
  402cd0:	b.eq	402d44 <ferror@plt+0x15a4>  // b.none
  402cd4:	ldr	w0, [sp, #176]
  402cd8:	cmp	w0, #0x63
  402cdc:	b.gt	402e60 <ferror@plt+0x16c0>
  402ce0:	ldr	w0, [sp, #176]
  402ce4:	cmp	w0, #0x61
  402ce8:	b.eq	402d50 <ferror@plt+0x15b0>  // b.none
  402cec:	ldr	w0, [sp, #176]
  402cf0:	cmp	w0, #0x61
  402cf4:	b.gt	402e60 <ferror@plt+0x16c0>
  402cf8:	ldr	w0, [sp, #176]
  402cfc:	cmp	w0, #0x56
  402d00:	b.eq	402e44 <ferror@plt+0x16a4>  // b.none
  402d04:	ldr	w0, [sp, #176]
  402d08:	cmp	w0, #0x56
  402d0c:	b.gt	402e60 <ferror@plt+0x16c0>
  402d10:	ldr	w0, [sp, #176]
  402d14:	cmp	w0, #0x53
  402d18:	b.eq	402e2c <ferror@plt+0x168c>  // b.none
  402d1c:	ldr	w0, [sp, #176]
  402d20:	cmp	w0, #0x53
  402d24:	b.gt	402e60 <ferror@plt+0x16c0>
  402d28:	ldr	w0, [sp, #176]
  402d2c:	cmp	w0, #0x49
  402d30:	b.eq	402da0 <ferror@plt+0x1600>  // b.none
  402d34:	ldr	w0, [sp, #176]
  402d38:	cmp	w0, #0x51
  402d3c:	b.eq	402e08 <ferror@plt+0x1668>  // b.none
  402d40:	b	402e60 <ferror@plt+0x16c0>
  402d44:	mov	w0, #0x1                   	// #1
  402d48:	strb	w0, [sp, #187]
  402d4c:	b	402e64 <ferror@plt+0x16c4>
  402d50:	adrp	x0, 415000 <ferror@plt+0x13860>
  402d54:	ldr	x0, [x0, #4008]
  402d58:	ldr	x0, [x0]
  402d5c:	mov	x1, x0
  402d60:	adrp	x0, 404000 <ferror@plt+0x2860>
  402d64:	add	x0, x0, #0xf30
  402d68:	bl	40205c <ferror@plt+0x8bc>
  402d6c:	b	402e64 <ferror@plt+0x16c4>
  402d70:	adrp	x0, 415000 <ferror@plt+0x13860>
  402d74:	ldr	x0, [x0, #4008]
  402d78:	ldr	x0, [x0]
  402d7c:	mov	x1, x0
  402d80:	adrp	x0, 404000 <ferror@plt+0x2860>
  402d84:	add	x0, x0, #0xf38
  402d88:	bl	40205c <ferror@plt+0x8bc>
  402d8c:	b	402e64 <ferror@plt+0x16c4>
  402d90:	bl	402adc <ferror@plt+0x133c>
  402d94:	and	w0, w0, #0xff
  402d98:	str	w0, [sp, #196]
  402d9c:	b	402e64 <ferror@plt+0x16c4>
  402da0:	mov	w0, #0x1                   	// #1
  402da4:	str	w0, [sp, #220]
  402da8:	b	402e64 <ferror@plt+0x16c4>
  402dac:	bl	402adc <ferror@plt+0x133c>
  402db0:	and	w0, w0, #0xff
  402db4:	str	w0, [sp, #192]
  402db8:	b	402e64 <ferror@plt+0x16c4>
  402dbc:	bl	402adc <ferror@plt+0x133c>
  402dc0:	and	w0, w0, #0xff
  402dc4:	str	w0, [sp, #188]
  402dc8:	b	402e64 <ferror@plt+0x16c4>
  402dcc:	adrp	x0, 415000 <ferror@plt+0x13860>
  402dd0:	ldr	x0, [x0, #4008]
  402dd4:	ldr	x0, [x0]
  402dd8:	mov	x1, x0
  402ddc:	mov	x0, #0x0                   	// #0
  402de0:	bl	40205c <ferror@plt+0x8bc>
  402de4:	b	402e64 <ferror@plt+0x16c4>
  402de8:	adrp	x0, 415000 <ferror@plt+0x13860>
  402dec:	ldr	x0, [x0, #4008]
  402df0:	ldr	x0, [x0]
  402df4:	mov	x1, x0
  402df8:	adrp	x0, 404000 <ferror@plt+0x2860>
  402dfc:	add	x0, x0, #0xf40
  402e00:	bl	40205c <ferror@plt+0x8bc>
  402e04:	b	402e64 <ferror@plt+0x16c4>
  402e08:	mov	w0, #0x1                   	// #1
  402e0c:	str	w0, [sp, #212]
  402e10:	b	402e64 <ferror@plt+0x16c4>
  402e14:	mov	w0, #0x1                   	// #1
  402e18:	str	w0, [sp, #216]
  402e1c:	b	402e64 <ferror@plt+0x16c4>
  402e20:	mov	w0, #0x1                   	// #1
  402e24:	str	w0, [sp, #200]
  402e28:	b	402e64 <ferror@plt+0x16c4>
  402e2c:	mov	w0, #0x1                   	// #1
  402e30:	str	w0, [sp, #208]
  402e34:	b	402e64 <ferror@plt+0x16c4>
  402e38:	mov	w0, #0x1                   	// #1
  402e3c:	str	w0, [sp, #204]
  402e40:	b	402e64 <ferror@plt+0x16c4>
  402e44:	bl	4014e0 <curses_version@plt>
  402e48:	bl	401610 <puts@plt>
  402e4c:	mov	w0, #0x0                   	// #0
  402e50:	bl	401460 <exit@plt>
  402e54:	mov	w0, #0x1                   	// #1
  402e58:	strb	w0, [sp, #186]
  402e5c:	b	402e64 <ferror@plt+0x16c4>
  402e60:	bl	402a84 <ferror@plt+0x12e4>
  402e64:	adrp	x0, 404000 <ferror@plt+0x2860>
  402e68:	add	x2, x0, #0xf50
  402e6c:	ldr	x1, [sp, #16]
  402e70:	ldr	w0, [sp, #28]
  402e74:	bl	4015a0 <getopt@plt>
  402e78:	str	w0, [sp, #176]
  402e7c:	ldr	w0, [sp, #176]
  402e80:	cmn	w0, #0x1
  402e84:	b.ne	402bd8 <ferror@plt+0x1438>  // b.any
  402e88:	ldr	x0, [sp, #16]
  402e8c:	ldr	x0, [x0]
  402e90:	bl	401670 <_nc_rootname@plt>
  402e94:	mov	x1, x0
  402e98:	adrp	x0, 415000 <ferror@plt+0x13860>
  402e9c:	ldr	x0, [x0, #4048]
  402ea0:	str	x1, [x0]
  402ea4:	adrp	x0, 415000 <ferror@plt+0x13860>
  402ea8:	ldr	x0, [x0, #4016]
  402eac:	ldr	w0, [x0]
  402eb0:	ldr	w1, [sp, #28]
  402eb4:	sub	w0, w1, w0
  402eb8:	str	w0, [sp, #28]
  402ebc:	adrp	x0, 415000 <ferror@plt+0x13860>
  402ec0:	ldr	x0, [x0, #4016]
  402ec4:	ldr	w0, [x0]
  402ec8:	sxtw	x0, w0
  402ecc:	lsl	x0, x0, #3
  402ed0:	ldr	x1, [sp, #16]
  402ed4:	add	x0, x1, x0
  402ed8:	str	x0, [sp, #16]
  402edc:	ldr	w0, [sp, #28]
  402ee0:	cmp	w0, #0x1
  402ee4:	b.le	402eec <ferror@plt+0x174c>
  402ee8:	bl	402a84 <ferror@plt+0x12e4>
  402eec:	ldrb	w0, [sp, #187]
  402ef0:	eor	w0, w0, #0x1
  402ef4:	and	w0, w0, #0xff
  402ef8:	cmp	w0, #0x0
  402efc:	b.eq	402f24 <ferror@plt+0x1784>  // b.none
  402f00:	ldrb	w0, [sp, #186]
  402f04:	eor	w0, w0, #0x1
  402f08:	and	w0, w0, #0xff
  402f0c:	cmp	w0, #0x0
  402f10:	b.eq	402f24 <ferror@plt+0x1784>  // b.none
  402f14:	mov	w0, #0x1                   	// #1
  402f18:	strb	w0, [sp, #186]
  402f1c:	ldrb	w0, [sp, #186]
  402f20:	strb	w0, [sp, #187]
  402f24:	add	x0, sp, #0x68
  402f28:	mov	w1, #0x1                   	// #1
  402f2c:	bl	404968 <ferror@plt+0x31c8>
  402f30:	str	w0, [sp, #180]
  402f34:	add	x0, sp, #0x28
  402f38:	add	x1, sp, #0x68
  402f3c:	ldp	x2, x3, [x1]
  402f40:	stp	x2, x3, [x0]
  402f44:	ldp	x2, x3, [x1, #16]
  402f48:	stp	x2, x3, [x0, #16]
  402f4c:	ldp	x2, x3, [x1, #32]
  402f50:	stp	x2, x3, [x0, #32]
  402f54:	ldr	x2, [x1, #48]
  402f58:	str	x2, [x0, #48]
  402f5c:	ldr	w1, [x1, #56]
  402f60:	str	w1, [x0, #56]
  402f64:	add	x0, sp, #0x68
  402f68:	bl	401490 <cfgetospeed@plt>
  402f6c:	sxth	w1, w0
  402f70:	adrp	x0, 415000 <ferror@plt+0x13860>
  402f74:	ldr	x0, [x0, #3992]
  402f78:	strh	w1, [x0]
  402f7c:	adrp	x0, 415000 <ferror@plt+0x13860>
  402f80:	ldr	x0, [x0, #4048]
  402f84:	ldr	x2, [x0]
  402f88:	adrp	x0, 404000 <ferror@plt+0x2860>
  402f8c:	add	x1, x0, #0xf68
  402f90:	mov	x0, x2
  402f94:	bl	40481c <ferror@plt+0x307c>
  402f98:	and	w0, w0, #0xff
  402f9c:	cmp	w0, #0x0
  402fa0:	b.eq	402fd0 <ferror@plt+0x1830>  // b.none
  402fa4:	adrp	x0, 415000 <ferror@plt+0x13860>
  402fa8:	ldr	x0, [x0, #4000]
  402fac:	ldr	x0, [x0]
  402fb0:	mov	w2, #0x0                   	// #0
  402fb4:	mov	w1, #0x1                   	// #1
  402fb8:	bl	404644 <ferror@plt+0x2ea4>
  402fbc:	add	x0, sp, #0x68
  402fc0:	mov	x1, x0
  402fc4:	ldr	w0, [sp, #180]
  402fc8:	bl	4032fc <ferror@plt+0x1b5c>
  402fcc:	b	402fe8 <ferror@plt+0x1848>
  402fd0:	adrp	x0, 415000 <ferror@plt+0x13860>
  402fd4:	ldr	x0, [x0, #4000]
  402fd8:	ldr	x0, [x0]
  402fdc:	mov	w2, #0x1                   	// #1
  402fe0:	mov	w1, #0x0                   	// #0
  402fe4:	bl	404644 <ferror@plt+0x2ea4>
  402fe8:	ldr	x0, [sp, #16]
  402fec:	ldr	x0, [x0]
  402ff0:	mov	x1, x0
  402ff4:	ldr	w0, [sp, #180]
  402ff8:	bl	40258c <ferror@plt+0xdec>
  402ffc:	str	x0, [sp, #168]
  403000:	ldr	w0, [sp, #216]
  403004:	cmp	w0, #0x0
  403008:	b.ne	4030d4 <ferror@plt+0x1934>  // b.any
  40300c:	ldrb	w0, [sp, #186]
  403010:	cmp	w0, #0x0
  403014:	b.eq	403048 <ferror@plt+0x18a8>  // b.none
  403018:	adrp	x0, 415000 <ferror@plt+0x13860>
  40301c:	ldr	x0, [x0, #4064]
  403020:	ldr	x0, [x0]
  403024:	ldr	x0, [x0, #24]
  403028:	add	x1, x0, #0x4
  40302c:	adrp	x0, 415000 <ferror@plt+0x13860>
  403030:	ldr	x0, [x0, #4064]
  403034:	ldr	x0, [x0]
  403038:	ldr	x0, [x0, #24]
  40303c:	mov	x2, x0
  403040:	ldr	w0, [sp, #180]
  403044:	bl	404738 <ferror@plt+0x2f98>
  403048:	ldrb	w0, [sp, #187]
  40304c:	cmp	w0, #0x0
  403050:	b.eq	4030d4 <ferror@plt+0x1934>  // b.none
  403054:	add	x0, sp, #0x68
  403058:	ldr	w3, [sp, #188]
  40305c:	ldr	w2, [sp, #192]
  403060:	ldr	w1, [sp, #196]
  403064:	bl	403758 <ferror@plt+0x1fb8>
  403068:	add	x0, sp, #0x68
  40306c:	bl	403870 <ferror@plt+0x20d0>
  403070:	ldr	w0, [sp, #220]
  403074:	cmp	w0, #0x0
  403078:	b.ne	4030c8 <ferror@plt+0x1928>  // b.any
  40307c:	add	x0, sp, #0x28
  403080:	mov	x1, x0
  403084:	ldr	w0, [sp, #180]
  403088:	bl	403c98 <ferror@plt+0x24f8>
  40308c:	and	w0, w0, #0xff
  403090:	cmp	w0, #0x0
  403094:	b.eq	4030c8 <ferror@plt+0x1928>  // b.none
  403098:	adrp	x0, 415000 <ferror@plt+0x13860>
  40309c:	ldr	x0, [x0, #4000]
  4030a0:	ldr	x0, [x0]
  4030a4:	mov	x1, x0
  4030a8:	mov	w0, #0xd                   	// #13
  4030ac:	bl	4014c0 <putc@plt>
  4030b0:	adrp	x0, 415000 <ferror@plt+0x13860>
  4030b4:	ldr	x0, [x0, #4000]
  4030b8:	ldr	x0, [x0]
  4030bc:	bl	4016c0 <fflush@plt>
  4030c0:	mov	w0, #0x3e8                 	// #1000
  4030c4:	bl	401710 <napms@plt>
  4030c8:	add	x1, sp, #0x68
  4030cc:	add	x0, sp, #0x28
  4030d0:	bl	404ae4 <ferror@plt+0x3344>
  4030d4:	ldr	w0, [sp, #216]
  4030d8:	cmp	w0, #0x0
  4030dc:	b.eq	4030ec <ferror@plt+0x194c>  // b.none
  4030e0:	ldr	x0, [sp, #168]
  4030e4:	bl	401610 <puts@plt>
  4030e8:	b	403130 <ferror@plt+0x1990>
  4030ec:	ldr	w0, [sp, #200]
  4030f0:	cmp	w0, #0x0
  4030f4:	b.eq	403118 <ferror@plt+0x1978>  // b.none
  4030f8:	adrp	x0, 415000 <ferror@plt+0x13860>
  4030fc:	ldr	x0, [x0, #4000]
  403100:	ldr	x3, [x0]
  403104:	ldr	x2, [sp, #168]
  403108:	adrp	x0, 404000 <ferror@plt+0x2860>
  40310c:	add	x1, x0, #0xf70
  403110:	mov	x0, x3
  403114:	bl	401770 <fprintf@plt>
  403118:	ldr	w0, [sp, #212]
  40311c:	cmp	w0, #0x0
  403120:	b.ne	403130 <ferror@plt+0x1990>  // b.any
  403124:	add	x1, sp, #0x68
  403128:	add	x0, sp, #0x28
  40312c:	bl	4046c8 <ferror@plt+0x2f28>
  403130:	ldr	w0, [sp, #208]
  403134:	cmp	w0, #0x0
  403138:	b.eq	403148 <ferror@plt+0x19a8>  // b.none
  40313c:	adrp	x0, 404000 <ferror@plt+0x2860>
  403140:	add	x0, x0, #0xf88
  403144:	bl	401c00 <ferror@plt+0x460>
  403148:	ldr	w0, [sp, #204]
  40314c:	cmp	w0, #0x0
  403150:	b.eq	40315c <ferror@plt+0x19bc>  // b.none
  403154:	ldr	x0, [sp, #168]
  403158:	bl	4029dc <ferror@plt+0x123c>
  40315c:	mov	w0, #0x0                   	// #0
  403160:	bl	401460 <exit@plt>
  403164:	stp	x29, x30, [sp, #-64]!
  403168:	mov	x29, sp
  40316c:	stp	x19, x20, [sp, #16]
  403170:	str	x0, [sp, #40]
  403174:	bl	401740 <__errno_location@plt>
  403178:	ldr	w0, [x0]
  40317c:	str	w0, [sp, #60]
  403180:	adrp	x0, 415000 <ferror@plt+0x13860>
  403184:	ldr	x0, [x0, #4000]
  403188:	ldr	x19, [x0]
  40318c:	adrp	x0, 415000 <ferror@plt+0x13860>
  403190:	ldr	x0, [x0, #4048]
  403194:	ldr	x20, [x0]
  403198:	ldr	w0, [sp, #60]
  40319c:	bl	4015d0 <strerror@plt>
  4031a0:	mov	x4, x0
  4031a4:	ldr	x3, [sp, #40]
  4031a8:	mov	x2, x20
  4031ac:	adrp	x0, 405000 <ferror@plt+0x3860>
  4031b0:	add	x1, x0, #0x1b0
  4031b4:	mov	x0, x19
  4031b8:	bl	401770 <fprintf@plt>
  4031bc:	bl	404a9c <ferror@plt+0x32fc>
  4031c0:	adrp	x0, 416000 <ferror@plt+0x14860>
  4031c4:	add	x0, x0, #0x2e8
  4031c8:	ldr	x0, [x0]
  4031cc:	mov	x1, x0
  4031d0:	mov	w0, #0xa                   	// #10
  4031d4:	bl	4014d0 <fputc@plt>
  4031d8:	adrp	x0, 416000 <ferror@plt+0x14860>
  4031dc:	add	x0, x0, #0x2e8
  4031e0:	ldr	x0, [x0]
  4031e4:	bl	4016c0 <fflush@plt>
  4031e8:	ldr	w0, [sp, #60]
  4031ec:	add	w0, w0, #0x4
  4031f0:	bl	401460 <exit@plt>
  4031f4:	mov	x12, #0x2040                	// #8256
  4031f8:	sub	sp, sp, x12
  4031fc:	stp	x29, x30, [sp]
  403200:	mov	x29, sp
  403204:	str	x0, [sp, #24]
  403208:	add	x0, sp, #0x2, lsl #12
  40320c:	strb	wzr, [x0, #63]
  403210:	ldr	x0, [sp, #24]
  403214:	cmp	x0, #0x0
  403218:	b.eq	4032b8 <ferror@plt+0x1b18>  // b.none
  40321c:	adrp	x0, 405000 <ferror@plt+0x3860>
  403220:	add	x1, x0, #0x1c0
  403224:	ldr	x0, [sp, #24]
  403228:	bl	401520 <fopen@plt>
  40322c:	str	x0, [sp, #8240]
  403230:	ldr	x0, [sp, #8240]
  403234:	cmp	x0, #0x0
  403238:	b.ne	40328c <ferror@plt+0x1aec>  // b.any
  40323c:	ldr	x0, [sp, #24]
  403240:	bl	403164 <ferror@plt+0x19c4>
  403244:	b	40328c <ferror@plt+0x1aec>
  403248:	adrp	x0, 416000 <ferror@plt+0x14860>
  40324c:	add	x0, x0, #0x2e8
  403250:	ldr	x1, [x0]
  403254:	add	x0, sp, #0x28
  403258:	mov	x3, x1
  40325c:	ldr	x2, [sp, #8232]
  403260:	mov	x1, #0x1                   	// #1
  403264:	bl	4016a0 <fwrite@plt>
  403268:	mov	x1, x0
  40326c:	ldr	x0, [sp, #8232]
  403270:	cmp	x0, x1
  403274:	b.eq	403280 <ferror@plt+0x1ae0>  // b.none
  403278:	ldr	x0, [sp, #24]
  40327c:	bl	403164 <ferror@plt+0x19c4>
  403280:	mov	w0, #0x1                   	// #1
  403284:	add	x1, sp, #0x2, lsl #12
  403288:	strb	w0, [x1, #63]
  40328c:	add	x0, sp, #0x28
  403290:	ldr	x3, [sp, #8240]
  403294:	mov	x2, #0x2000                	// #8192
  403298:	mov	x1, #0x1                   	// #1
  40329c:	bl	401650 <fread@plt>
  4032a0:	str	x0, [sp, #8232]
  4032a4:	ldr	x0, [sp, #8232]
  4032a8:	cmp	x0, #0x0
  4032ac:	b.ne	403248 <ferror@plt+0x1aa8>  // b.any
  4032b0:	ldr	x0, [sp, #8240]
  4032b4:	bl	401510 <fclose@plt>
  4032b8:	add	x0, sp, #0x2, lsl #12
  4032bc:	ldrb	w0, [x0, #63]
  4032c0:	ldp	x29, x30, [sp]
  4032c4:	mov	x12, #0x2040                	// #8256
  4032c8:	add	sp, sp, x12
  4032cc:	ret
  4032d0:	stp	x29, x30, [sp, #-32]!
  4032d4:	mov	x29, sp
  4032d8:	str	w0, [sp, #28]
  4032dc:	adrp	x0, 416000 <ferror@plt+0x14860>
  4032e0:	add	x0, x0, #0x2e8
  4032e4:	ldr	x0, [x0]
  4032e8:	mov	x1, x0
  4032ec:	ldr	w0, [sp, #28]
  4032f0:	bl	4014c0 <putc@plt>
  4032f4:	ldp	x29, x30, [sp], #32
  4032f8:	ret
  4032fc:	stp	x29, x30, [sp, #-32]!
  403300:	mov	x29, sp
  403304:	str	w0, [sp, #28]
  403308:	str	x1, [sp, #16]
  40330c:	ldr	x1, [sp, #16]
  403310:	ldr	w0, [sp, #28]
  403314:	bl	4014f0 <tcgetattr@plt>
  403318:	ldr	x0, [sp, #16]
  40331c:	ldrb	w0, [x0, #30]
  403320:	cmp	w0, #0x0
  403324:	b.eq	403344 <ferror@plt+0x1ba4>  // b.none
  403328:	ldr	x0, [sp, #16]
  40332c:	ldrb	w0, [x0, #30]
  403330:	cmp	w0, #0x0
  403334:	b.eq	403344 <ferror@plt+0x1ba4>  // b.none
  403338:	ldr	x0, [sp, #16]
  40333c:	ldrb	w0, [x0, #30]
  403340:	b	403348 <ferror@plt+0x1ba8>
  403344:	mov	w0, #0xf                   	// #15
  403348:	ldr	x1, [sp, #16]
  40334c:	strb	w0, [x1, #30]
  403350:	ldr	x0, [sp, #16]
  403354:	ldrb	w0, [x0, #21]
  403358:	cmp	w0, #0x0
  40335c:	b.eq	40337c <ferror@plt+0x1bdc>  // b.none
  403360:	ldr	x0, [sp, #16]
  403364:	ldrb	w0, [x0, #21]
  403368:	cmp	w0, #0x0
  40336c:	b.eq	40337c <ferror@plt+0x1bdc>  // b.none
  403370:	ldr	x0, [sp, #16]
  403374:	ldrb	w0, [x0, #21]
  403378:	b	403380 <ferror@plt+0x1be0>
  40337c:	mov	w0, #0x4                   	// #4
  403380:	ldr	x1, [sp, #16]
  403384:	strb	w0, [x1, #21]
  403388:	ldr	x0, [sp, #16]
  40338c:	ldrb	w0, [x0, #19]
  403390:	cmp	w0, #0x0
  403394:	b.eq	4033b4 <ferror@plt+0x1c14>  // b.none
  403398:	ldr	x0, [sp, #16]
  40339c:	ldrb	w0, [x0, #19]
  4033a0:	cmp	w0, #0x0
  4033a4:	b.eq	4033b4 <ferror@plt+0x1c14>  // b.none
  4033a8:	ldr	x0, [sp, #16]
  4033ac:	ldrb	w0, [x0, #19]
  4033b0:	b	4033b8 <ferror@plt+0x1c18>
  4033b4:	mov	w0, #0x7f                  	// #127
  4033b8:	ldr	x1, [sp, #16]
  4033bc:	strb	w0, [x1, #19]
  4033c0:	ldr	x0, [sp, #16]
  4033c4:	ldrb	w0, [x0, #17]
  4033c8:	cmp	w0, #0x0
  4033cc:	b.eq	4033ec <ferror@plt+0x1c4c>  // b.none
  4033d0:	ldr	x0, [sp, #16]
  4033d4:	ldrb	w0, [x0, #17]
  4033d8:	cmp	w0, #0x0
  4033dc:	b.eq	4033ec <ferror@plt+0x1c4c>  // b.none
  4033e0:	ldr	x0, [sp, #16]
  4033e4:	ldrb	w0, [x0, #17]
  4033e8:	b	4033f0 <ferror@plt+0x1c50>
  4033ec:	mov	w0, #0x3                   	// #3
  4033f0:	ldr	x1, [sp, #16]
  4033f4:	strb	w0, [x1, #17]
  4033f8:	ldr	x0, [sp, #16]
  4033fc:	ldrb	w0, [x0, #20]
  403400:	cmp	w0, #0x0
  403404:	b.eq	403424 <ferror@plt+0x1c84>  // b.none
  403408:	ldr	x0, [sp, #16]
  40340c:	ldrb	w0, [x0, #20]
  403410:	cmp	w0, #0x0
  403414:	b.eq	403424 <ferror@plt+0x1c84>  // b.none
  403418:	ldr	x0, [sp, #16]
  40341c:	ldrb	w0, [x0, #20]
  403420:	b	403428 <ferror@plt+0x1c88>
  403424:	mov	w0, #0x15                  	// #21
  403428:	ldr	x1, [sp, #16]
  40342c:	strb	w0, [x1, #20]
  403430:	ldr	x0, [sp, #16]
  403434:	ldrb	w0, [x0, #32]
  403438:	cmp	w0, #0x0
  40343c:	b.eq	40345c <ferror@plt+0x1cbc>  // b.none
  403440:	ldr	x0, [sp, #16]
  403444:	ldrb	w0, [x0, #32]
  403448:	cmp	w0, #0x0
  40344c:	b.eq	40345c <ferror@plt+0x1cbc>  // b.none
  403450:	ldr	x0, [sp, #16]
  403454:	ldrb	w0, [x0, #32]
  403458:	b	403460 <ferror@plt+0x1cc0>
  40345c:	mov	w0, #0x16                  	// #22
  403460:	ldr	x1, [sp, #16]
  403464:	strb	w0, [x1, #32]
  403468:	ldr	x0, [sp, #16]
  40346c:	ldrb	w0, [x0, #18]
  403470:	cmp	w0, #0x0
  403474:	b.eq	403494 <ferror@plt+0x1cf4>  // b.none
  403478:	ldr	x0, [sp, #16]
  40347c:	ldrb	w0, [x0, #18]
  403480:	cmp	w0, #0x0
  403484:	b.eq	403494 <ferror@plt+0x1cf4>  // b.none
  403488:	ldr	x0, [sp, #16]
  40348c:	ldrb	w0, [x0, #18]
  403490:	b	403498 <ferror@plt+0x1cf8>
  403494:	mov	w0, #0x1c                  	// #28
  403498:	ldr	x1, [sp, #16]
  40349c:	strb	w0, [x1, #18]
  4034a0:	ldr	x0, [sp, #16]
  4034a4:	ldrb	w0, [x0, #29]
  4034a8:	cmp	w0, #0x0
  4034ac:	b.eq	4034cc <ferror@plt+0x1d2c>  // b.none
  4034b0:	ldr	x0, [sp, #16]
  4034b4:	ldrb	w0, [x0, #29]
  4034b8:	cmp	w0, #0x0
  4034bc:	b.eq	4034cc <ferror@plt+0x1d2c>  // b.none
  4034c0:	ldr	x0, [sp, #16]
  4034c4:	ldrb	w0, [x0, #29]
  4034c8:	b	4034d0 <ferror@plt+0x1d30>
  4034cc:	mov	w0, #0x12                  	// #18
  4034d0:	ldr	x1, [sp, #16]
  4034d4:	strb	w0, [x1, #29]
  4034d8:	ldr	x0, [sp, #16]
  4034dc:	ldrb	w0, [x0, #25]
  4034e0:	cmp	w0, #0x0
  4034e4:	b.eq	403504 <ferror@plt+0x1d64>  // b.none
  4034e8:	ldr	x0, [sp, #16]
  4034ec:	ldrb	w0, [x0, #25]
  4034f0:	cmp	w0, #0x0
  4034f4:	b.eq	403504 <ferror@plt+0x1d64>  // b.none
  4034f8:	ldr	x0, [sp, #16]
  4034fc:	ldrb	w0, [x0, #25]
  403500:	b	403508 <ferror@plt+0x1d68>
  403504:	mov	w0, #0x11                  	// #17
  403508:	ldr	x1, [sp, #16]
  40350c:	strb	w0, [x1, #25]
  403510:	ldr	x0, [sp, #16]
  403514:	ldrb	w0, [x0, #26]
  403518:	cmp	w0, #0x0
  40351c:	b.eq	40353c <ferror@plt+0x1d9c>  // b.none
  403520:	ldr	x0, [sp, #16]
  403524:	ldrb	w0, [x0, #26]
  403528:	cmp	w0, #0x0
  40352c:	b.eq	40353c <ferror@plt+0x1d9c>  // b.none
  403530:	ldr	x0, [sp, #16]
  403534:	ldrb	w0, [x0, #26]
  403538:	b	403540 <ferror@plt+0x1da0>
  40353c:	mov	w0, #0x13                  	// #19
  403540:	ldr	x1, [sp, #16]
  403544:	strb	w0, [x1, #26]
  403548:	ldr	x0, [sp, #16]
  40354c:	ldrb	w0, [x0, #27]
  403550:	cmp	w0, #0x0
  403554:	b.eq	403574 <ferror@plt+0x1dd4>  // b.none
  403558:	ldr	x0, [sp, #16]
  40355c:	ldrb	w0, [x0, #27]
  403560:	cmp	w0, #0x0
  403564:	b.eq	403574 <ferror@plt+0x1dd4>  // b.none
  403568:	ldr	x0, [sp, #16]
  40356c:	ldrb	w0, [x0, #27]
  403570:	b	403578 <ferror@plt+0x1dd8>
  403574:	mov	w0, #0x1a                  	// #26
  403578:	ldr	x1, [sp, #16]
  40357c:	strb	w0, [x1, #27]
  403580:	ldr	x0, [sp, #16]
  403584:	ldrb	w0, [x0, #31]
  403588:	cmp	w0, #0x0
  40358c:	b.eq	4035ac <ferror@plt+0x1e0c>  // b.none
  403590:	ldr	x0, [sp, #16]
  403594:	ldrb	w0, [x0, #31]
  403598:	cmp	w0, #0x0
  40359c:	b.eq	4035ac <ferror@plt+0x1e0c>  // b.none
  4035a0:	ldr	x0, [sp, #16]
  4035a4:	ldrb	w0, [x0, #31]
  4035a8:	b	4035b0 <ferror@plt+0x1e10>
  4035ac:	mov	w0, #0x17                  	// #23
  4035b0:	ldr	x1, [sp, #16]
  4035b4:	strb	w0, [x1, #31]
  4035b8:	ldr	x0, [sp, #16]
  4035bc:	ldr	w1, [x0]
  4035c0:	mov	w0, #0xffffe506            	// #-6906
  4035c4:	and	w1, w1, w0
  4035c8:	ldr	x0, [sp, #16]
  4035cc:	str	w1, [x0]
  4035d0:	ldr	x0, [sp, #16]
  4035d4:	ldr	w1, [x0]
  4035d8:	mov	w0, #0x2506                	// #9478
  4035dc:	orr	w1, w1, w0
  4035e0:	ldr	x0, [sp, #16]
  4035e4:	str	w1, [x0]
  4035e8:	ldr	x0, [sp, #16]
  4035ec:	ldr	w1, [x0, #4]
  4035f0:	mov	w0, #0xffff0005            	// #-65531
  4035f4:	and	w1, w1, w0
  4035f8:	ldr	x0, [sp, #16]
  4035fc:	str	w1, [x0, #4]
  403600:	ldr	x0, [sp, #16]
  403604:	ldr	w1, [x0, #4]
  403608:	mov	w0, #0x5                   	// #5
  40360c:	orr	w1, w1, w0
  403610:	ldr	x0, [sp, #16]
  403614:	str	w1, [x0, #4]
  403618:	ldr	x0, [sp, #16]
  40361c:	ldr	w1, [x0, #8]
  403620:	mov	w0, #0xfffff48f            	// #-2929
  403624:	and	w1, w1, w0
  403628:	ldr	x0, [sp, #16]
  40362c:	str	w1, [x0, #8]
  403630:	ldr	x0, [sp, #16]
  403634:	ldr	w1, [x0, #8]
  403638:	mov	w0, #0xb0                  	// #176
  40363c:	orr	w1, w1, w0
  403640:	ldr	x0, [sp, #16]
  403644:	str	w1, [x0, #8]
  403648:	ldr	x0, [sp, #16]
  40364c:	ldr	w1, [x0, #12]
  403650:	mov	w0, #0xfffffe3b            	// #-453
  403654:	and	w1, w1, w0
  403658:	ldr	x0, [sp, #16]
  40365c:	str	w1, [x0, #12]
  403660:	ldr	x0, [sp, #16]
  403664:	ldr	w1, [x0, #12]
  403668:	mov	w0, #0xa3b                 	// #2619
  40366c:	orr	w1, w1, w0
  403670:	ldr	x0, [sp, #16]
  403674:	str	w1, [x0, #12]
  403678:	ldr	x2, [sp, #16]
  40367c:	mov	w1, #0x1                   	// #1
  403680:	ldr	w0, [sp, #28]
  403684:	bl	401700 <tcsetattr@plt>
  403688:	nop
  40368c:	ldp	x29, x30, [sp], #32
  403690:	ret
  403694:	stp	x29, x30, [sp, #-32]!
  403698:	mov	x29, sp
  40369c:	adrp	x0, 415000 <ferror@plt+0x13860>
  4036a0:	ldr	x0, [x0, #4064]
  4036a4:	ldr	x0, [x0]
  4036a8:	ldr	x0, [x0, #16]
  4036ac:	add	x0, x0, #0xf
  4036b0:	ldrb	w0, [x0]
  4036b4:	cmp	w0, #0x0
  4036b8:	b.eq	403744 <ferror@plt+0x1fa4>  // b.none
  4036bc:	adrp	x0, 415000 <ferror@plt+0x13860>
  4036c0:	ldr	x0, [x0, #4064]
  4036c4:	ldr	x0, [x0]
  4036c8:	ldr	x0, [x0, #32]
  4036cc:	add	x0, x0, #0x1b8
  4036d0:	ldr	x0, [x0]
  4036d4:	cmn	x0, #0x1
  4036d8:	b.eq	403744 <ferror@plt+0x1fa4>  // b.none
  4036dc:	adrp	x0, 415000 <ferror@plt+0x13860>
  4036e0:	ldr	x0, [x0, #4064]
  4036e4:	ldr	x0, [x0]
  4036e8:	ldr	x0, [x0, #32]
  4036ec:	add	x0, x0, #0x1b8
  4036f0:	ldr	x0, [x0]
  4036f4:	cmp	x0, #0x0
  4036f8:	b.eq	403744 <ferror@plt+0x1fa4>  // b.none
  4036fc:	adrp	x0, 415000 <ferror@plt+0x13860>
  403700:	ldr	x0, [x0, #4064]
  403704:	ldr	x0, [x0]
  403708:	ldr	x0, [x0, #32]
  40370c:	add	x0, x0, #0x1b8
  403710:	ldr	x0, [x0]
  403714:	bl	401440 <strlen@plt>
  403718:	cmp	x0, #0x1
  40371c:	b.ne	403744 <ferror@plt+0x1fa4>  // b.any
  403720:	adrp	x0, 415000 <ferror@plt+0x13860>
  403724:	ldr	x0, [x0, #4064]
  403728:	ldr	x0, [x0]
  40372c:	ldr	x0, [x0, #32]
  403730:	add	x0, x0, #0x1b8
  403734:	ldr	x0, [x0]
  403738:	ldrb	w0, [x0]
  40373c:	str	w0, [sp, #28]
  403740:	b	40374c <ferror@plt+0x1fac>
  403744:	mov	w0, #0x7f                  	// #127
  403748:	str	w0, [sp, #28]
  40374c:	ldr	w0, [sp, #28]
  403750:	ldp	x29, x30, [sp], #32
  403754:	ret
  403758:	stp	x29, x30, [sp, #-48]!
  40375c:	mov	x29, sp
  403760:	str	x0, [sp, #40]
  403764:	str	w1, [sp, #36]
  403768:	str	w2, [sp, #32]
  40376c:	str	w3, [sp, #28]
  403770:	ldr	x0, [sp, #40]
  403774:	ldrb	w0, [x0, #19]
  403778:	cmp	w0, #0x0
  40377c:	b.eq	40379c <ferror@plt+0x1ffc>  // b.none
  403780:	ldr	x0, [sp, #40]
  403784:	ldrb	w0, [x0, #19]
  403788:	cmp	w0, #0x0
  40378c:	b.eq	40379c <ferror@plt+0x1ffc>  // b.none
  403790:	ldr	w0, [sp, #36]
  403794:	cmp	w0, #0x0
  403798:	b.lt	4037c4 <ferror@plt+0x2024>  // b.tstop
  40379c:	ldr	w0, [sp, #36]
  4037a0:	cmp	w0, #0x0
  4037a4:	b.lt	4037b4 <ferror@plt+0x2014>  // b.tstop
  4037a8:	ldr	w0, [sp, #36]
  4037ac:	and	w0, w0, #0xff
  4037b0:	b	4037bc <ferror@plt+0x201c>
  4037b4:	bl	403694 <ferror@plt+0x1ef4>
  4037b8:	and	w0, w0, #0xff
  4037bc:	ldr	x1, [sp, #40]
  4037c0:	strb	w0, [x1, #19]
  4037c4:	ldr	x0, [sp, #40]
  4037c8:	ldrb	w0, [x0, #17]
  4037cc:	cmp	w0, #0x0
  4037d0:	b.eq	4037f0 <ferror@plt+0x2050>  // b.none
  4037d4:	ldr	x0, [sp, #40]
  4037d8:	ldrb	w0, [x0, #17]
  4037dc:	cmp	w0, #0x0
  4037e0:	b.eq	4037f0 <ferror@plt+0x2050>  // b.none
  4037e4:	ldr	w0, [sp, #32]
  4037e8:	cmp	w0, #0x0
  4037ec:	b.lt	403814 <ferror@plt+0x2074>  // b.tstop
  4037f0:	ldr	w0, [sp, #32]
  4037f4:	cmp	w0, #0x0
  4037f8:	b.lt	403808 <ferror@plt+0x2068>  // b.tstop
  4037fc:	ldr	w0, [sp, #32]
  403800:	and	w0, w0, #0xff
  403804:	b	40380c <ferror@plt+0x206c>
  403808:	mov	w0, #0x3                   	// #3
  40380c:	ldr	x1, [sp, #40]
  403810:	strb	w0, [x1, #17]
  403814:	ldr	x0, [sp, #40]
  403818:	ldrb	w0, [x0, #20]
  40381c:	cmp	w0, #0x0
  403820:	b.eq	403840 <ferror@plt+0x20a0>  // b.none
  403824:	ldr	x0, [sp, #40]
  403828:	ldrb	w0, [x0, #20]
  40382c:	cmp	w0, #0x0
  403830:	b.eq	403840 <ferror@plt+0x20a0>  // b.none
  403834:	ldr	w0, [sp, #28]
  403838:	cmp	w0, #0x0
  40383c:	b.lt	403864 <ferror@plt+0x20c4>  // b.tstop
  403840:	ldr	w0, [sp, #28]
  403844:	cmp	w0, #0x0
  403848:	b.lt	403858 <ferror@plt+0x20b8>  // b.tstop
  40384c:	ldr	w0, [sp, #28]
  403850:	and	w0, w0, #0xff
  403854:	b	40385c <ferror@plt+0x20bc>
  403858:	mov	w0, #0x15                  	// #21
  40385c:	ldr	x1, [sp, #40]
  403860:	strb	w0, [x1, #20]
  403864:	nop
  403868:	ldp	x29, x30, [sp], #48
  40386c:	ret
  403870:	sub	sp, sp, #0x10
  403874:	str	x0, [sp, #8]
  403878:	ldr	x0, [sp, #8]
  40387c:	ldr	w0, [x0, #4]
  403880:	orr	w1, w0, #0x4
  403884:	ldr	x0, [sp, #8]
  403888:	str	w1, [x0, #4]
  40388c:	ldr	x0, [sp, #8]
  403890:	ldr	w0, [x0]
  403894:	orr	w1, w0, #0x100
  403898:	ldr	x0, [sp, #8]
  40389c:	str	w1, [x0]
  4038a0:	ldr	x0, [sp, #8]
  4038a4:	ldr	w0, [x0, #12]
  4038a8:	orr	w1, w0, #0x8
  4038ac:	ldr	x0, [sp, #8]
  4038b0:	str	w1, [x0, #12]
  4038b4:	adrp	x0, 415000 <ferror@plt+0x13860>
  4038b8:	ldr	x0, [x0, #4064]
  4038bc:	ldr	x0, [x0]
  4038c0:	ldr	x0, [x0, #32]
  4038c4:	add	x0, x0, #0x338
  4038c8:	ldr	x0, [x0]
  4038cc:	cmn	x0, #0x1
  4038d0:	b.eq	403968 <ferror@plt+0x21c8>  // b.none
  4038d4:	adrp	x0, 415000 <ferror@plt+0x13860>
  4038d8:	ldr	x0, [x0, #4064]
  4038dc:	ldr	x0, [x0]
  4038e0:	ldr	x0, [x0, #32]
  4038e4:	add	x0, x0, #0x338
  4038e8:	ldr	x0, [x0]
  4038ec:	cmp	x0, #0x0
  4038f0:	b.eq	403968 <ferror@plt+0x21c8>  // b.none
  4038f4:	adrp	x0, 415000 <ferror@plt+0x13860>
  4038f8:	ldr	x0, [x0, #4064]
  4038fc:	ldr	x0, [x0]
  403900:	ldr	x0, [x0, #32]
  403904:	add	x0, x0, #0x338
  403908:	ldr	x0, [x0]
  40390c:	ldrb	w0, [x0]
  403910:	cmp	w0, #0xa
  403914:	b.ne	403968 <ferror@plt+0x21c8>  // b.any
  403918:	adrp	x0, 415000 <ferror@plt+0x13860>
  40391c:	ldr	x0, [x0, #4064]
  403920:	ldr	x0, [x0]
  403924:	ldr	x0, [x0, #32]
  403928:	add	x0, x0, #0x338
  40392c:	ldr	x0, [x0]
  403930:	add	x0, x0, #0x1
  403934:	ldrb	w0, [x0]
  403938:	cmp	w0, #0x0
  40393c:	b.ne	403968 <ferror@plt+0x21c8>  // b.any
  403940:	ldr	x0, [sp, #8]
  403944:	ldr	w0, [x0, #4]
  403948:	and	w1, w0, #0xfffffffb
  40394c:	ldr	x0, [sp, #8]
  403950:	str	w1, [x0, #4]
  403954:	ldr	x0, [sp, #8]
  403958:	ldr	w0, [x0]
  40395c:	and	w1, w0, #0xfffffeff
  403960:	ldr	x0, [sp, #8]
  403964:	str	w1, [x0]
  403968:	ldr	x0, [sp, #8]
  40396c:	ldr	w0, [x0, #12]
  403970:	orr	w1, w0, #0x30
  403974:	ldr	x0, [sp, #8]
  403978:	str	w1, [x0, #12]
  40397c:	nop
  403980:	add	sp, sp, #0x10
  403984:	ret
  403988:	stp	x29, x30, [sp, #-48]!
  40398c:	mov	x29, sp
  403990:	str	x0, [sp, #24]
  403994:	strb	wzr, [sp, #47]
  403998:	ldr	x0, [sp, #24]
  40399c:	cmn	x0, #0x1
  4039a0:	b.eq	4039cc <ferror@plt+0x222c>  // b.none
  4039a4:	ldr	x0, [sp, #24]
  4039a8:	cmp	x0, #0x0
  4039ac:	b.eq	4039cc <ferror@plt+0x222c>  // b.none
  4039b0:	adrp	x0, 403000 <ferror@plt+0x1860>
  4039b4:	add	x2, x0, #0x2d0
  4039b8:	mov	w1, #0x0                   	// #0
  4039bc:	ldr	x0, [sp, #24]
  4039c0:	bl	4014a0 <tputs@plt>
  4039c4:	mov	w0, #0x1                   	// #1
  4039c8:	strb	w0, [sp, #47]
  4039cc:	ldrb	w0, [sp, #47]
  4039d0:	ldp	x29, x30, [sp], #48
  4039d4:	ret
  4039d8:	stp	x29, x30, [sp, #-16]!
  4039dc:	mov	x29, sp
  4039e0:	adrp	x0, 415000 <ferror@plt+0x13860>
  4039e4:	ldr	x0, [x0, #4064]
  4039e8:	ldr	x0, [x0]
  4039ec:	ldr	x0, [x0, #32]
  4039f0:	add	x0, x0, #0x10
  4039f4:	ldr	x0, [x0]
  4039f8:	cmn	x0, #0x1
  4039fc:	b.eq	403a40 <ferror@plt+0x22a0>  // b.none
  403a00:	adrp	x0, 415000 <ferror@plt+0x13860>
  403a04:	ldr	x0, [x0, #4064]
  403a08:	ldr	x0, [x0]
  403a0c:	ldr	x0, [x0, #32]
  403a10:	add	x0, x0, #0x10
  403a14:	ldr	x0, [x0]
  403a18:	cmp	x0, #0x0
  403a1c:	b.eq	403a40 <ferror@plt+0x22a0>  // b.none
  403a20:	adrp	x0, 415000 <ferror@plt+0x13860>
  403a24:	ldr	x0, [x0, #4064]
  403a28:	ldr	x0, [x0]
  403a2c:	ldr	x0, [x0, #32]
  403a30:	add	x0, x0, #0x10
  403a34:	ldr	x0, [x0]
  403a38:	bl	403988 <ferror@plt+0x21e8>
  403a3c:	b	403a48 <ferror@plt+0x22a8>
  403a40:	mov	w0, #0xd                   	// #13
  403a44:	bl	4032d0 <ferror@plt+0x1b30>
  403a48:	mov	w0, #0x1                   	// #1
  403a4c:	ldp	x29, x30, [sp], #16
  403a50:	ret
  403a54:	stp	x29, x30, [sp, #-48]!
  403a58:	mov	x29, sp
  403a5c:	str	w0, [sp, #28]
  403a60:	adrp	x0, 415000 <ferror@plt+0x13860>
  403a64:	ldr	x0, [x0, #4064]
  403a68:	ldr	x0, [x0]
  403a6c:	ldr	x0, [x0, #24]
  403a70:	add	x0, x0, #0x2
  403a74:	ldrsh	w0, [x0]
  403a78:	cmp	w0, #0x8
  403a7c:	b.eq	403c8c <ferror@plt+0x24ec>  // b.none
  403a80:	adrp	x0, 415000 <ferror@plt+0x13860>
  403a84:	ldr	x0, [x0, #4064]
  403a88:	ldr	x0, [x0]
  403a8c:	ldr	x0, [x0, #24]
  403a90:	add	x0, x0, #0x2
  403a94:	ldrsh	w0, [x0]
  403a98:	cmp	w0, #0x0
  403a9c:	b.lt	403c8c <ferror@plt+0x24ec>  // b.tstop
  403aa0:	adrp	x0, 415000 <ferror@plt+0x13860>
  403aa4:	ldr	x0, [x0, #4064]
  403aa8:	ldr	x0, [x0]
  403aac:	ldr	x0, [x0, #32]
  403ab0:	add	x0, x0, #0x420
  403ab4:	ldr	x0, [x0]
  403ab8:	cmn	x0, #0x1
  403abc:	b.eq	403c8c <ferror@plt+0x24ec>  // b.none
  403ac0:	adrp	x0, 415000 <ferror@plt+0x13860>
  403ac4:	ldr	x0, [x0, #4064]
  403ac8:	ldr	x0, [x0]
  403acc:	ldr	x0, [x0, #32]
  403ad0:	add	x0, x0, #0x420
  403ad4:	ldr	x0, [x0]
  403ad8:	cmp	x0, #0x0
  403adc:	b.eq	403c8c <ferror@plt+0x24ec>  // b.none
  403ae0:	adrp	x0, 415000 <ferror@plt+0x13860>
  403ae4:	ldr	x0, [x0, #4064]
  403ae8:	ldr	x0, [x0]
  403aec:	ldr	x0, [x0, #32]
  403af0:	add	x0, x0, #0x20
  403af4:	ldr	x0, [x0]
  403af8:	cmn	x0, #0x1
  403afc:	b.eq	403c8c <ferror@plt+0x24ec>  // b.none
  403b00:	adrp	x0, 415000 <ferror@plt+0x13860>
  403b04:	ldr	x0, [x0, #4064]
  403b08:	ldr	x0, [x0]
  403b0c:	ldr	x0, [x0, #32]
  403b10:	add	x0, x0, #0x20
  403b14:	ldr	x0, [x0]
  403b18:	cmp	x0, #0x0
  403b1c:	b.eq	403c8c <ferror@plt+0x24ec>  // b.none
  403b20:	bl	4039d8 <ferror@plt+0x2238>
  403b24:	adrp	x0, 415000 <ferror@plt+0x13860>
  403b28:	ldr	x0, [x0, #4064]
  403b2c:	ldr	x0, [x0]
  403b30:	ldr	x0, [x0, #32]
  403b34:	add	x0, x0, #0x20
  403b38:	ldr	x3, [x0]
  403b3c:	adrp	x0, 403000 <ferror@plt+0x1860>
  403b40:	add	x2, x0, #0x2d0
  403b44:	mov	w1, #0x0                   	// #0
  403b48:	mov	x0, x3
  403b4c:	bl	4014a0 <tputs@plt>
  403b50:	adrp	x0, 415000 <ferror@plt+0x13860>
  403b54:	ldr	x0, [x0, #4064]
  403b58:	ldr	x0, [x0]
  403b5c:	ldr	x0, [x0, #24]
  403b60:	add	x0, x0, #0x2
  403b64:	ldrsh	w0, [x0]
  403b68:	cmp	w0, #0x1
  403b6c:	b.le	403c84 <ferror@plt+0x24e4>
  403b70:	adrp	x0, 415000 <ferror@plt+0x13860>
  403b74:	ldr	x0, [x0, #4064]
  403b78:	ldr	x0, [x0]
  403b7c:	ldr	x0, [x0, #24]
  403b80:	add	x0, x0, #0x2
  403b84:	ldrsh	w0, [x0]
  403b88:	mov	w1, w0
  403b8c:	ldr	w0, [sp, #28]
  403b90:	cmp	w0, w1
  403b94:	b.ge	403bb8 <ferror@plt+0x2418>  // b.tcont
  403b98:	adrp	x0, 415000 <ferror@plt+0x13860>
  403b9c:	ldr	x0, [x0, #4064]
  403ba0:	ldr	x0, [x0]
  403ba4:	ldr	x0, [x0, #24]
  403ba8:	add	x0, x0, #0x2
  403bac:	ldr	w1, [sp, #28]
  403bb0:	sxth	w1, w1
  403bb4:	strh	w1, [x0]
  403bb8:	adrp	x0, 415000 <ferror@plt+0x13860>
  403bbc:	ldr	x0, [x0, #4064]
  403bc0:	ldr	x0, [x0]
  403bc4:	ldr	x0, [x0, #24]
  403bc8:	add	x0, x0, #0x2
  403bcc:	ldrsh	w0, [x0]
  403bd0:	str	w0, [sp, #44]
  403bd4:	b	403c70 <ferror@plt+0x24d0>
  403bd8:	adrp	x0, 416000 <ferror@plt+0x14860>
  403bdc:	add	x0, x0, #0x2e8
  403be0:	ldr	x4, [x0]
  403be4:	adrp	x0, 415000 <ferror@plt+0x13860>
  403be8:	ldr	x0, [x0, #4064]
  403bec:	ldr	x0, [x0]
  403bf0:	ldr	x0, [x0, #24]
  403bf4:	add	x0, x0, #0x2
  403bf8:	ldrsh	w0, [x0]
  403bfc:	mov	w1, w0
  403c00:	adrp	x0, 405000 <ferror@plt+0x3860>
  403c04:	add	x3, x0, #0x1c8
  403c08:	mov	w2, w1
  403c0c:	adrp	x0, 405000 <ferror@plt+0x3860>
  403c10:	add	x1, x0, #0x1d0
  403c14:	mov	x0, x4
  403c18:	bl	401770 <fprintf@plt>
  403c1c:	adrp	x0, 415000 <ferror@plt+0x13860>
  403c20:	ldr	x0, [x0, #4064]
  403c24:	ldr	x0, [x0]
  403c28:	ldr	x0, [x0, #32]
  403c2c:	add	x0, x0, #0x420
  403c30:	ldr	x3, [x0]
  403c34:	adrp	x0, 403000 <ferror@plt+0x1860>
  403c38:	add	x2, x0, #0x2d0
  403c3c:	mov	w1, #0x0                   	// #0
  403c40:	mov	x0, x3
  403c44:	bl	4014a0 <tputs@plt>
  403c48:	adrp	x0, 415000 <ferror@plt+0x13860>
  403c4c:	ldr	x0, [x0, #4064]
  403c50:	ldr	x0, [x0]
  403c54:	ldr	x0, [x0, #24]
  403c58:	add	x0, x0, #0x2
  403c5c:	ldrsh	w0, [x0]
  403c60:	mov	w1, w0
  403c64:	ldr	w0, [sp, #44]
  403c68:	add	w0, w0, w1
  403c6c:	str	w0, [sp, #44]
  403c70:	ldr	w1, [sp, #44]
  403c74:	ldr	w0, [sp, #28]
  403c78:	cmp	w1, w0
  403c7c:	b.lt	403bd8 <ferror@plt+0x2438>  // b.tstop
  403c80:	bl	4039d8 <ferror@plt+0x2238>
  403c84:	mov	w0, #0x1                   	// #1
  403c88:	b	403c90 <ferror@plt+0x24f0>
  403c8c:	mov	w0, #0x0                   	// #0
  403c90:	ldp	x29, x30, [sp], #48
  403c94:	ret
  403c98:	stp	x29, x30, [sp, #-48]!
  403c9c:	mov	x29, sp
  403ca0:	str	w0, [sp, #28]
  403ca4:	str	x1, [sp, #16]
  403ca8:	strb	wzr, [sp, #43]
  403cac:	ldr	x0, [sp, #16]
  403cb0:	cmp	x0, #0x0
  403cb4:	b.eq	403cf8 <ferror@plt+0x2558>  // b.none
  403cb8:	ldr	x0, [sp, #16]
  403cbc:	ldr	w1, [x0, #4]
  403cc0:	mov	w0, #0x182c                	// #6188
  403cc4:	and	w0, w1, w0
  403cc8:	cmp	w0, #0x0
  403ccc:	b.eq	403cf8 <ferror@plt+0x2558>  // b.none
  403cd0:	ldr	x0, [sp, #16]
  403cd4:	ldr	w1, [x0, #4]
  403cd8:	mov	w0, #0x182c                	// #6188
  403cdc:	and	w1, w1, w0
  403ce0:	ldr	x0, [sp, #16]
  403ce4:	str	w1, [x0, #4]
  403ce8:	ldr	x2, [sp, #16]
  403cec:	mov	w1, #0x1                   	// #1
  403cf0:	ldr	w0, [sp, #28]
  403cf4:	bl	401700 <tcsetattr@plt>
  403cf8:	adrp	x0, 416000 <ferror@plt+0x14860>
  403cfc:	add	x0, x0, #0x2f0
  403d00:	ldrb	w0, [x0]
  403d04:	cmp	w0, #0x0
  403d08:	b.ne	403d20 <ferror@plt+0x2580>  // b.any
  403d0c:	adrp	x0, 416000 <ferror@plt+0x14860>
  403d10:	add	x0, x0, #0x2f1
  403d14:	ldrb	w0, [x0]
  403d18:	cmp	w0, #0x0
  403d1c:	b.eq	404414 <ferror@plt+0x2c74>  // b.none
  403d20:	adrp	x0, 415000 <ferror@plt+0x13860>
  403d24:	ldr	x0, [x0, #4064]
  403d28:	ldr	x0, [x0]
  403d2c:	ldr	x0, [x0, #32]
  403d30:	add	x0, x0, #0x450
  403d34:	ldr	x0, [x0]
  403d38:	cmn	x0, #0x1
  403d3c:	b.eq	403d7c <ferror@plt+0x25dc>  // b.none
  403d40:	adrp	x0, 415000 <ferror@plt+0x13860>
  403d44:	ldr	x0, [x0, #4064]
  403d48:	ldr	x0, [x0]
  403d4c:	ldr	x0, [x0, #32]
  403d50:	add	x0, x0, #0x450
  403d54:	ldr	x0, [x0]
  403d58:	cmp	x0, #0x0
  403d5c:	b.eq	403d7c <ferror@plt+0x25dc>  // b.none
  403d60:	adrp	x0, 415000 <ferror@plt+0x13860>
  403d64:	ldr	x0, [x0, #4064]
  403d68:	ldr	x0, [x0]
  403d6c:	ldr	x0, [x0, #32]
  403d70:	add	x0, x0, #0x450
  403d74:	ldr	x0, [x0]
  403d78:	bl	4015b0 <system@plt>
  403d7c:	adrp	x0, 416000 <ferror@plt+0x14860>
  403d80:	add	x0, x0, #0x2f0
  403d84:	ldrb	w0, [x0]
  403d88:	cmp	w0, #0x0
  403d8c:	b.eq	403dc8 <ferror@plt+0x2628>  // b.none
  403d90:	adrp	x0, 415000 <ferror@plt+0x13860>
  403d94:	ldr	x0, [x0, #4064]
  403d98:	ldr	x0, [x0]
  403d9c:	ldr	x0, [x0, #32]
  403da0:	add	x0, x0, #0x3d0
  403da4:	ldr	x0, [x0]
  403da8:	cmp	x0, #0x0
  403dac:	b.eq	403dc8 <ferror@plt+0x2628>  // b.none
  403db0:	adrp	x0, 415000 <ferror@plt+0x13860>
  403db4:	ldr	x0, [x0, #4064]
  403db8:	ldr	x0, [x0]
  403dbc:	ldr	x0, [x0, #32]
  403dc0:	ldr	x0, [x0, #976]
  403dc4:	b	403ddc <ferror@plt+0x263c>
  403dc8:	adrp	x0, 415000 <ferror@plt+0x13860>
  403dcc:	ldr	x0, [x0, #4064]
  403dd0:	ldr	x0, [x0]
  403dd4:	ldr	x0, [x0, #32]
  403dd8:	ldr	x0, [x0, #384]
  403ddc:	bl	403988 <ferror@plt+0x21e8>
  403de0:	and	w1, w0, #0xff
  403de4:	ldrb	w0, [sp, #43]
  403de8:	orr	w0, w1, w0
  403dec:	and	w0, w0, #0xff
  403df0:	cmp	w0, #0x0
  403df4:	cset	w0, ne  // ne = any
  403df8:	strb	w0, [sp, #43]
  403dfc:	adrp	x0, 416000 <ferror@plt+0x14860>
  403e00:	add	x0, x0, #0x2f0
  403e04:	ldrb	w0, [x0]
  403e08:	cmp	w0, #0x0
  403e0c:	b.eq	403e48 <ferror@plt+0x26a8>  // b.none
  403e10:	adrp	x0, 415000 <ferror@plt+0x13860>
  403e14:	ldr	x0, [x0, #4064]
  403e18:	ldr	x0, [x0]
  403e1c:	ldr	x0, [x0, #32]
  403e20:	add	x0, x0, #0x3d8
  403e24:	ldr	x0, [x0]
  403e28:	cmp	x0, #0x0
  403e2c:	b.eq	403e48 <ferror@plt+0x26a8>  // b.none
  403e30:	adrp	x0, 415000 <ferror@plt+0x13860>
  403e34:	ldr	x0, [x0, #4064]
  403e38:	ldr	x0, [x0]
  403e3c:	ldr	x0, [x0, #32]
  403e40:	ldr	x0, [x0, #984]
  403e44:	b	403e5c <ferror@plt+0x26bc>
  403e48:	adrp	x0, 415000 <ferror@plt+0x13860>
  403e4c:	ldr	x0, [x0, #4064]
  403e50:	ldr	x0, [x0]
  403e54:	ldr	x0, [x0, #32]
  403e58:	ldr	x0, [x0, #392]
  403e5c:	bl	403988 <ferror@plt+0x21e8>
  403e60:	and	w1, w0, #0xff
  403e64:	ldrb	w0, [sp, #43]
  403e68:	orr	w0, w1, w0
  403e6c:	and	w0, w0, #0xff
  403e70:	cmp	w0, #0x0
  403e74:	cset	w0, ne  // ne = any
  403e78:	strb	w0, [sp, #43]
  403e7c:	adrp	x0, 415000 <ferror@plt+0x13860>
  403e80:	ldr	x0, [x0, #4064]
  403e84:	ldr	x0, [x0]
  403e88:	ldr	x0, [x0, #32]
  403e8c:	add	x0, x0, #0x870
  403e90:	ldr	x0, [x0]
  403e94:	cmn	x0, #0x1
  403e98:	b.eq	403ef8 <ferror@plt+0x2758>  // b.none
  403e9c:	adrp	x0, 415000 <ferror@plt+0x13860>
  403ea0:	ldr	x0, [x0, #4064]
  403ea4:	ldr	x0, [x0]
  403ea8:	ldr	x0, [x0, #32]
  403eac:	add	x0, x0, #0x870
  403eb0:	ldr	x0, [x0]
  403eb4:	cmp	x0, #0x0
  403eb8:	b.eq	403ef8 <ferror@plt+0x2758>  // b.none
  403ebc:	adrp	x0, 415000 <ferror@plt+0x13860>
  403ec0:	ldr	x0, [x0, #4064]
  403ec4:	ldr	x0, [x0]
  403ec8:	ldr	x0, [x0, #32]
  403ecc:	add	x0, x0, #0x870
  403ed0:	ldr	x0, [x0]
  403ed4:	bl	403988 <ferror@plt+0x21e8>
  403ed8:	and	w1, w0, #0xff
  403edc:	ldrb	w0, [sp, #43]
  403ee0:	orr	w0, w1, w0
  403ee4:	and	w0, w0, #0xff
  403ee8:	cmp	w0, #0x0
  403eec:	cset	w0, ne  // ne = any
  403ef0:	strb	w0, [sp, #43]
  403ef4:	b	4042e0 <ferror@plt+0x2b40>
  403ef8:	adrp	x0, 415000 <ferror@plt+0x13860>
  403efc:	ldr	x0, [x0, #4064]
  403f00:	ldr	x0, [x0]
  403f04:	ldr	x0, [x0, #32]
  403f08:	add	x0, x0, #0xb80
  403f0c:	ldr	x0, [x0]
  403f10:	cmn	x0, #0x1
  403f14:	b.eq	403fa0 <ferror@plt+0x2800>  // b.none
  403f18:	adrp	x0, 415000 <ferror@plt+0x13860>
  403f1c:	ldr	x0, [x0, #4064]
  403f20:	ldr	x0, [x0]
  403f24:	ldr	x0, [x0, #32]
  403f28:	add	x0, x0, #0xb80
  403f2c:	ldr	x0, [x0]
  403f30:	cmp	x0, #0x0
  403f34:	b.eq	403fa0 <ferror@plt+0x2800>  // b.none
  403f38:	adrp	x0, 415000 <ferror@plt+0x13860>
  403f3c:	ldr	x0, [x0, #4064]
  403f40:	ldr	x0, [x0]
  403f44:	ldr	x0, [x0, #32]
  403f48:	add	x0, x0, #0xb80
  403f4c:	ldr	x3, [x0]
  403f50:	adrp	x0, 415000 <ferror@plt+0x13860>
  403f54:	ldr	x0, [x0, #4064]
  403f58:	ldr	x0, [x0]
  403f5c:	ldr	x0, [x0, #24]
  403f60:	ldrsh	w0, [x0]
  403f64:	sub	w0, w0, #0x1
  403f68:	sxtw	x0, w0
  403f6c:	mov	x2, x0
  403f70:	mov	x1, #0x0                   	// #0
  403f74:	mov	x0, x3
  403f78:	bl	401560 <tparm@plt>
  403f7c:	bl	403988 <ferror@plt+0x21e8>
  403f80:	and	w1, w0, #0xff
  403f84:	ldrb	w0, [sp, #43]
  403f88:	orr	w0, w1, w0
  403f8c:	and	w0, w0, #0xff
  403f90:	cmp	w0, #0x0
  403f94:	cset	w0, ne  // ne = any
  403f98:	strb	w0, [sp, #43]
  403f9c:	b	4042e0 <ferror@plt+0x2b40>
  403fa0:	adrp	x0, 415000 <ferror@plt+0x13860>
  403fa4:	ldr	x0, [x0, #4064]
  403fa8:	ldr	x0, [x0]
  403fac:	ldr	x0, [x0, #32]
  403fb0:	add	x0, x0, #0xab0
  403fb4:	ldr	x0, [x0]
  403fb8:	cmn	x0, #0x1
  403fbc:	b.eq	4040c4 <ferror@plt+0x2924>  // b.none
  403fc0:	adrp	x0, 415000 <ferror@plt+0x13860>
  403fc4:	ldr	x0, [x0, #4064]
  403fc8:	ldr	x0, [x0]
  403fcc:	ldr	x0, [x0, #32]
  403fd0:	add	x0, x0, #0xab0
  403fd4:	ldr	x0, [x0]
  403fd8:	cmp	x0, #0x0
  403fdc:	b.eq	4040c4 <ferror@plt+0x2924>  // b.none
  403fe0:	adrp	x0, 415000 <ferror@plt+0x13860>
  403fe4:	ldr	x0, [x0, #4064]
  403fe8:	ldr	x0, [x0]
  403fec:	ldr	x0, [x0, #32]
  403ff0:	add	x0, x0, #0xab8
  403ff4:	ldr	x0, [x0]
  403ff8:	cmn	x0, #0x1
  403ffc:	b.eq	4040c4 <ferror@plt+0x2924>  // b.none
  404000:	adrp	x0, 415000 <ferror@plt+0x13860>
  404004:	ldr	x0, [x0, #4064]
  404008:	ldr	x0, [x0]
  40400c:	ldr	x0, [x0, #32]
  404010:	add	x0, x0, #0xab8
  404014:	ldr	x0, [x0]
  404018:	cmp	x0, #0x0
  40401c:	b.eq	4040c4 <ferror@plt+0x2924>  // b.none
  404020:	adrp	x0, 415000 <ferror@plt+0x13860>
  404024:	ldr	x0, [x0, #4064]
  404028:	ldr	x0, [x0]
  40402c:	ldr	x0, [x0, #32]
  404030:	add	x0, x0, #0xab0
  404034:	ldr	x0, [x0]
  404038:	mov	x1, #0x0                   	// #0
  40403c:	bl	401560 <tparm@plt>
  404040:	bl	403988 <ferror@plt+0x21e8>
  404044:	and	w1, w0, #0xff
  404048:	ldrb	w0, [sp, #43]
  40404c:	orr	w0, w1, w0
  404050:	and	w0, w0, #0xff
  404054:	cmp	w0, #0x0
  404058:	cset	w0, ne  // ne = any
  40405c:	strb	w0, [sp, #43]
  404060:	adrp	x0, 415000 <ferror@plt+0x13860>
  404064:	ldr	x0, [x0, #4064]
  404068:	ldr	x0, [x0]
  40406c:	ldr	x0, [x0, #32]
  404070:	add	x0, x0, #0xab8
  404074:	ldr	x2, [x0]
  404078:	adrp	x0, 415000 <ferror@plt+0x13860>
  40407c:	ldr	x0, [x0, #4064]
  404080:	ldr	x0, [x0]
  404084:	ldr	x0, [x0, #24]
  404088:	ldrsh	w0, [x0]
  40408c:	sub	w0, w0, #0x1
  404090:	sxtw	x0, w0
  404094:	mov	x1, x0
  404098:	mov	x0, x2
  40409c:	bl	401560 <tparm@plt>
  4040a0:	bl	403988 <ferror@plt+0x21e8>
  4040a4:	and	w1, w0, #0xff
  4040a8:	ldrb	w0, [sp, #43]
  4040ac:	orr	w0, w1, w0
  4040b0:	and	w0, w0, #0xff
  4040b4:	cmp	w0, #0x0
  4040b8:	cset	w0, ne  // ne = any
  4040bc:	strb	w0, [sp, #43]
  4040c0:	b	4042e0 <ferror@plt+0x2b40>
  4040c4:	adrp	x0, 415000 <ferror@plt+0x13860>
  4040c8:	ldr	x0, [x0, #4064]
  4040cc:	ldr	x0, [x0]
  4040d0:	ldr	x0, [x0, #32]
  4040d4:	add	x0, x0, #0x878
  4040d8:	ldr	x0, [x0]
  4040dc:	cmn	x0, #0x1
  4040e0:	b.eq	4042e0 <ferror@plt+0x2b40>  // b.none
  4040e4:	adrp	x0, 415000 <ferror@plt+0x13860>
  4040e8:	ldr	x0, [x0, #4064]
  4040ec:	ldr	x0, [x0]
  4040f0:	ldr	x0, [x0, #32]
  4040f4:	add	x0, x0, #0x878
  4040f8:	ldr	x0, [x0]
  4040fc:	cmp	x0, #0x0
  404100:	b.eq	4042e0 <ferror@plt+0x2b40>  // b.none
  404104:	adrp	x0, 415000 <ferror@plt+0x13860>
  404108:	ldr	x0, [x0, #4064]
  40410c:	ldr	x0, [x0]
  404110:	ldr	x0, [x0, #32]
  404114:	add	x0, x0, #0x880
  404118:	ldr	x0, [x0]
  40411c:	cmn	x0, #0x1
  404120:	b.eq	4042e0 <ferror@plt+0x2b40>  // b.none
  404124:	adrp	x0, 415000 <ferror@plt+0x13860>
  404128:	ldr	x0, [x0, #4064]
  40412c:	ldr	x0, [x0]
  404130:	ldr	x0, [x0, #32]
  404134:	add	x0, x0, #0x880
  404138:	ldr	x0, [x0]
  40413c:	cmp	x0, #0x0
  404140:	b.eq	4042e0 <ferror@plt+0x2b40>  // b.none
  404144:	bl	4039d8 <ferror@plt+0x2238>
  404148:	and	w1, w0, #0xff
  40414c:	ldrb	w0, [sp, #43]
  404150:	orr	w0, w1, w0
  404154:	and	w0, w0, #0xff
  404158:	cmp	w0, #0x0
  40415c:	cset	w0, ne  // ne = any
  404160:	strb	w0, [sp, #43]
  404164:	adrp	x0, 415000 <ferror@plt+0x13860>
  404168:	ldr	x0, [x0, #4064]
  40416c:	ldr	x0, [x0]
  404170:	ldr	x0, [x0, #32]
  404174:	add	x0, x0, #0x878
  404178:	ldr	x0, [x0]
  40417c:	bl	403988 <ferror@plt+0x21e8>
  404180:	and	w1, w0, #0xff
  404184:	ldrb	w0, [sp, #43]
  404188:	orr	w0, w1, w0
  40418c:	and	w0, w0, #0xff
  404190:	cmp	w0, #0x0
  404194:	cset	w0, ne  // ne = any
  404198:	strb	w0, [sp, #43]
  40419c:	adrp	x0, 415000 <ferror@plt+0x13860>
  4041a0:	ldr	x0, [x0, #4064]
  4041a4:	ldr	x0, [x0]
  4041a8:	ldr	x0, [x0, #32]
  4041ac:	add	x0, x0, #0x380
  4041b0:	ldr	x0, [x0]
  4041b4:	cmn	x0, #0x1
  4041b8:	b.eq	404240 <ferror@plt+0x2aa0>  // b.none
  4041bc:	adrp	x0, 415000 <ferror@plt+0x13860>
  4041c0:	ldr	x0, [x0, #4064]
  4041c4:	ldr	x0, [x0]
  4041c8:	ldr	x0, [x0, #32]
  4041cc:	add	x0, x0, #0x380
  4041d0:	ldr	x0, [x0]
  4041d4:	cmp	x0, #0x0
  4041d8:	b.eq	404240 <ferror@plt+0x2aa0>  // b.none
  4041dc:	adrp	x0, 415000 <ferror@plt+0x13860>
  4041e0:	ldr	x0, [x0, #4064]
  4041e4:	ldr	x0, [x0]
  4041e8:	ldr	x0, [x0, #32]
  4041ec:	add	x0, x0, #0x380
  4041f0:	ldr	x2, [x0]
  4041f4:	adrp	x0, 415000 <ferror@plt+0x13860>
  4041f8:	ldr	x0, [x0, #4064]
  4041fc:	ldr	x0, [x0]
  404200:	ldr	x0, [x0, #24]
  404204:	ldrsh	w0, [x0]
  404208:	sub	w0, w0, #0x1
  40420c:	sxtw	x0, w0
  404210:	mov	x1, x0
  404214:	mov	x0, x2
  404218:	bl	401560 <tparm@plt>
  40421c:	bl	403988 <ferror@plt+0x21e8>
  404220:	and	w1, w0, #0xff
  404224:	ldrb	w0, [sp, #43]
  404228:	orr	w0, w1, w0
  40422c:	and	w0, w0, #0xff
  404230:	cmp	w0, #0x0
  404234:	cset	w0, ne  // ne = any
  404238:	strb	w0, [sp, #43]
  40423c:	b	404288 <ferror@plt+0x2ae8>
  404240:	str	wzr, [sp, #44]
  404244:	b	404264 <ferror@plt+0x2ac4>
  404248:	mov	w0, #0x20                  	// #32
  40424c:	bl	4032d0 <ferror@plt+0x1b30>
  404250:	mov	w0, #0x1                   	// #1
  404254:	strb	w0, [sp, #43]
  404258:	ldr	w0, [sp, #44]
  40425c:	add	w0, w0, #0x1
  404260:	str	w0, [sp, #44]
  404264:	adrp	x0, 415000 <ferror@plt+0x13860>
  404268:	ldr	x0, [x0, #4064]
  40426c:	ldr	x0, [x0]
  404270:	ldr	x0, [x0, #24]
  404274:	ldrsh	w0, [x0]
  404278:	sub	w0, w0, #0x1
  40427c:	ldr	w1, [sp, #44]
  404280:	cmp	w1, w0
  404284:	b.lt	404248 <ferror@plt+0x2aa8>  // b.tstop
  404288:	adrp	x0, 415000 <ferror@plt+0x13860>
  40428c:	ldr	x0, [x0, #4064]
  404290:	ldr	x0, [x0]
  404294:	ldr	x0, [x0, #32]
  404298:	add	x0, x0, #0x880
  40429c:	ldr	x0, [x0]
  4042a0:	bl	403988 <ferror@plt+0x21e8>
  4042a4:	and	w1, w0, #0xff
  4042a8:	ldrb	w0, [sp, #43]
  4042ac:	orr	w0, w1, w0
  4042b0:	and	w0, w0, #0xff
  4042b4:	cmp	w0, #0x0
  4042b8:	cset	w0, ne  // ne = any
  4042bc:	strb	w0, [sp, #43]
  4042c0:	bl	4039d8 <ferror@plt+0x2238>
  4042c4:	and	w1, w0, #0xff
  4042c8:	ldrb	w0, [sp, #43]
  4042cc:	orr	w0, w1, w0
  4042d0:	and	w0, w0, #0xff
  4042d4:	cmp	w0, #0x0
  4042d8:	cset	w0, ne  // ne = any
  4042dc:	strb	w0, [sp, #43]
  4042e0:	adrp	x0, 415000 <ferror@plt+0x13860>
  4042e4:	ldr	x0, [x0, #4064]
  4042e8:	ldr	x0, [x0]
  4042ec:	ldr	x0, [x0, #24]
  4042f0:	ldrsh	w0, [x0]
  4042f4:	bl	403a54 <ferror@plt+0x22b4>
  4042f8:	and	w1, w0, #0xff
  4042fc:	ldrb	w0, [sp, #43]
  404300:	orr	w0, w1, w0
  404304:	and	w0, w0, #0xff
  404308:	cmp	w0, #0x0
  40430c:	cset	w0, ne  // ne = any
  404310:	strb	w0, [sp, #43]
  404314:	adrp	x0, 416000 <ferror@plt+0x14860>
  404318:	add	x0, x0, #0x2f0
  40431c:	ldrb	w0, [x0]
  404320:	cmp	w0, #0x0
  404324:	b.eq	404360 <ferror@plt+0x2bc0>  // b.none
  404328:	adrp	x0, 415000 <ferror@plt+0x13860>
  40432c:	ldr	x0, [x0, #4064]
  404330:	ldr	x0, [x0]
  404334:	ldr	x0, [x0, #32]
  404338:	add	x0, x0, #0x3e8
  40433c:	ldr	x0, [x0]
  404340:	cmp	x0, #0x0
  404344:	b.eq	404360 <ferror@plt+0x2bc0>  // b.none
  404348:	adrp	x0, 415000 <ferror@plt+0x13860>
  40434c:	ldr	x0, [x0, #4064]
  404350:	ldr	x0, [x0]
  404354:	ldr	x0, [x0, #32]
  404358:	ldr	x0, [x0, #1000]
  40435c:	b	404374 <ferror@plt+0x2bd4>
  404360:	adrp	x0, 415000 <ferror@plt+0x13860>
  404364:	ldr	x0, [x0, #4064]
  404368:	ldr	x0, [x0]
  40436c:	ldr	x0, [x0, #32]
  404370:	ldr	x0, [x0, #408]
  404374:	bl	4031f4 <ferror@plt+0x1a54>
  404378:	and	w1, w0, #0xff
  40437c:	ldrb	w0, [sp, #43]
  404380:	orr	w0, w1, w0
  404384:	and	w0, w0, #0xff
  404388:	cmp	w0, #0x0
  40438c:	cset	w0, ne  // ne = any
  404390:	strb	w0, [sp, #43]
  404394:	adrp	x0, 416000 <ferror@plt+0x14860>
  404398:	add	x0, x0, #0x2f0
  40439c:	ldrb	w0, [x0]
  4043a0:	cmp	w0, #0x0
  4043a4:	b.eq	4043e0 <ferror@plt+0x2c40>  // b.none
  4043a8:	adrp	x0, 415000 <ferror@plt+0x13860>
  4043ac:	ldr	x0, [x0, #4064]
  4043b0:	ldr	x0, [x0]
  4043b4:	ldr	x0, [x0, #32]
  4043b8:	add	x0, x0, #0x3e0
  4043bc:	ldr	x0, [x0]
  4043c0:	cmp	x0, #0x0
  4043c4:	b.eq	4043e0 <ferror@plt+0x2c40>  // b.none
  4043c8:	adrp	x0, 415000 <ferror@plt+0x13860>
  4043cc:	ldr	x0, [x0, #4064]
  4043d0:	ldr	x0, [x0]
  4043d4:	ldr	x0, [x0, #32]
  4043d8:	ldr	x0, [x0, #992]
  4043dc:	b	4043f4 <ferror@plt+0x2c54>
  4043e0:	adrp	x0, 415000 <ferror@plt+0x13860>
  4043e4:	ldr	x0, [x0, #4064]
  4043e8:	ldr	x0, [x0]
  4043ec:	ldr	x0, [x0, #32]
  4043f0:	ldr	x0, [x0, #400]
  4043f4:	bl	403988 <ferror@plt+0x21e8>
  4043f8:	and	w1, w0, #0xff
  4043fc:	ldrb	w0, [sp, #43]
  404400:	orr	w0, w1, w0
  404404:	and	w0, w0, #0xff
  404408:	cmp	w0, #0x0
  40440c:	cset	w0, ne  // ne = any
  404410:	strb	w0, [sp, #43]
  404414:	ldrb	w0, [sp, #43]
  404418:	ldp	x29, x30, [sp], #48
  40441c:	ret
  404420:	stp	x29, x30, [sp, #-64]!
  404424:	mov	x29, sp
  404428:	str	x0, [sp, #40]
  40442c:	str	x1, [sp, #32]
  404430:	str	x2, [sp, #24]
  404434:	str	w3, [sp, #20]
  404438:	str	w4, [sp, #16]
  40443c:	ldr	x1, [sp, #32]
  404440:	ldrsw	x0, [sp, #20]
  404444:	add	x0, x1, x0
  404448:	ldrb	w0, [x0, #17]
  40444c:	str	w0, [sp, #60]
  404450:	ldr	x1, [sp, #40]
  404454:	ldrsw	x0, [sp, #20]
  404458:	add	x0, x1, x0
  40445c:	ldrb	w0, [x0, #17]
  404460:	str	w0, [sp, #56]
  404464:	ldr	w1, [sp, #56]
  404468:	ldr	w0, [sp, #60]
  40446c:	cmp	w1, w0
  404470:	b.ne	404484 <ferror@plt+0x2ce4>  // b.any
  404474:	ldr	w1, [sp, #56]
  404478:	ldr	w0, [sp, #16]
  40447c:	cmp	w1, w0
  404480:	b.eq	404638 <ferror@plt+0x2e98>  // b.none
  404484:	adrp	x0, 415000 <ferror@plt+0x13860>
  404488:	ldr	x0, [x0, #4000]
  40448c:	ldr	x4, [x0]
  404490:	ldr	w1, [sp, #56]
  404494:	ldr	w0, [sp, #60]
  404498:	cmp	w1, w0
  40449c:	b.ne	4044ac <ferror@plt+0x2d0c>  // b.any
  4044a0:	adrp	x0, 405000 <ferror@plt+0x3860>
  4044a4:	add	x0, x0, #0x1d8
  4044a8:	b	4044b4 <ferror@plt+0x2d14>
  4044ac:	adrp	x0, 405000 <ferror@plt+0x3860>
  4044b0:	add	x0, x0, #0x1e0
  4044b4:	mov	x3, x0
  4044b8:	ldr	x2, [sp, #24]
  4044bc:	adrp	x0, 405000 <ferror@plt+0x3860>
  4044c0:	add	x1, x0, #0x1e8
  4044c4:	mov	x0, x4
  4044c8:	bl	401770 <fprintf@plt>
  4044cc:	ldr	w0, [sp, #60]
  4044d0:	cmp	w0, #0x0
  4044d4:	b.eq	4044e4 <ferror@plt+0x2d44>  // b.none
  4044d8:	ldr	w0, [sp, #60]
  4044dc:	cmp	w0, #0x0
  4044e0:	b.ne	40450c <ferror@plt+0x2d6c>  // b.any
  4044e4:	adrp	x0, 415000 <ferror@plt+0x13860>
  4044e8:	ldr	x0, [x0, #4000]
  4044ec:	ldr	x0, [x0]
  4044f0:	mov	x3, x0
  4044f4:	mov	x2, #0x7                   	// #7
  4044f8:	mov	x1, #0x1                   	// #1
  4044fc:	adrp	x0, 405000 <ferror@plt+0x3860>
  404500:	add	x0, x0, #0x1f0
  404504:	bl	4016a0 <fwrite@plt>
  404508:	b	40463c <ferror@plt+0x2e9c>
  40450c:	ldr	w0, [sp, #60]
  404510:	cmp	w0, #0x7f
  404514:	b.ne	404540 <ferror@plt+0x2da0>  // b.any
  404518:	adrp	x0, 415000 <ferror@plt+0x13860>
  40451c:	ldr	x0, [x0, #4000]
  404520:	ldr	x0, [x0]
  404524:	mov	x3, x0
  404528:	mov	x2, #0x8                   	// #8
  40452c:	mov	x1, #0x1                   	// #1
  404530:	adrp	x0, 405000 <ferror@plt+0x3860>
  404534:	add	x0, x0, #0x1f8
  404538:	bl	4016a0 <fwrite@plt>
  40453c:	b	40463c <ferror@plt+0x2e9c>
  404540:	adrp	x0, 415000 <ferror@plt+0x13860>
  404544:	ldr	x0, [x0, #4064]
  404548:	ldr	x0, [x0]
  40454c:	ldr	x0, [x0, #32]
  404550:	ldr	x0, [x0, #440]
  404554:	str	x0, [sp, #48]
  404558:	ldr	x0, [sp, #48]
  40455c:	cmp	x0, #0x0
  404560:	b.eq	4045b8 <ferror@plt+0x2e18>  // b.none
  404564:	ldr	x0, [sp, #48]
  404568:	ldrb	w0, [x0]
  40456c:	mov	w1, w0
  404570:	ldr	w0, [sp, #60]
  404574:	cmp	w0, w1
  404578:	b.ne	4045b8 <ferror@plt+0x2e18>  // b.any
  40457c:	ldr	x0, [sp, #48]
  404580:	add	x0, x0, #0x1
  404584:	ldrb	w0, [x0]
  404588:	cmp	w0, #0x0
  40458c:	b.ne	4045b8 <ferror@plt+0x2e18>  // b.any
  404590:	adrp	x0, 415000 <ferror@plt+0x13860>
  404594:	ldr	x0, [x0, #4000]
  404598:	ldr	x0, [x0]
  40459c:	mov	x3, x0
  4045a0:	mov	x2, #0xb                   	// #11
  4045a4:	mov	x1, #0x1                   	// #1
  4045a8:	adrp	x0, 405000 <ferror@plt+0x3860>
  4045ac:	add	x0, x0, #0x208
  4045b0:	bl	4016a0 <fwrite@plt>
  4045b4:	b	40463c <ferror@plt+0x2e9c>
  4045b8:	ldr	w0, [sp, #60]
  4045bc:	cmp	w0, #0x1f
  4045c0:	b.hi	40460c <ferror@plt+0x2e6c>  // b.pmore
  4045c4:	ldr	w0, [sp, #60]
  4045c8:	eor	w0, w0, #0x40
  4045cc:	str	w0, [sp, #60]
  4045d0:	adrp	x0, 415000 <ferror@plt+0x13860>
  4045d4:	ldr	x0, [x0, #4000]
  4045d8:	ldr	x4, [x0]
  4045dc:	ldr	w0, [sp, #60]
  4045e0:	and	w0, w0, #0xff
  4045e4:	mov	w1, w0
  4045e8:	ldr	w0, [sp, #60]
  4045ec:	and	w0, w0, #0xff
  4045f0:	mov	w3, w0
  4045f4:	mov	w2, w1
  4045f8:	adrp	x0, 405000 <ferror@plt+0x3860>
  4045fc:	add	x1, x0, #0x218
  404600:	mov	x0, x4
  404604:	bl	401770 <fprintf@plt>
  404608:	b	40463c <ferror@plt+0x2e9c>
  40460c:	adrp	x0, 415000 <ferror@plt+0x13860>
  404610:	ldr	x0, [x0, #4000]
  404614:	ldr	x3, [x0]
  404618:	ldr	w0, [sp, #60]
  40461c:	and	w0, w0, #0xff
  404620:	mov	w2, w0
  404624:	adrp	x0, 405000 <ferror@plt+0x3860>
  404628:	add	x1, x0, #0x230
  40462c:	mov	x0, x3
  404630:	bl	401770 <fprintf@plt>
  404634:	b	40463c <ferror@plt+0x2e9c>
  404638:	nop
  40463c:	ldp	x29, x30, [sp], #64
  404640:	ret
  404644:	sub	sp, sp, #0x10
  404648:	str	x0, [sp, #8]
  40464c:	strb	w1, [sp, #7]
  404650:	strb	w2, [sp, #6]
  404654:	adrp	x0, 416000 <ferror@plt+0x14860>
  404658:	add	x0, x0, #0x2e8
  40465c:	ldr	x1, [sp, #8]
  404660:	str	x1, [x0]
  404664:	adrp	x0, 416000 <ferror@plt+0x14860>
  404668:	add	x0, x0, #0x2f0
  40466c:	ldrb	w1, [sp, #7]
  404670:	strb	w1, [x0]
  404674:	adrp	x0, 416000 <ferror@plt+0x14860>
  404678:	add	x0, x0, #0x2f1
  40467c:	ldrb	w1, [sp, #6]
  404680:	strb	w1, [x0]
  404684:	nop
  404688:	add	sp, sp, #0x10
  40468c:	ret
  404690:	stp	x29, x30, [sp, #-16]!
  404694:	mov	x29, sp
  404698:	adrp	x0, 416000 <ferror@plt+0x14860>
  40469c:	add	x0, x0, #0x2e8
  4046a0:	ldr	x0, [x0]
  4046a4:	cmp	x0, #0x0
  4046a8:	b.eq	4046bc <ferror@plt+0x2f1c>  // b.none
  4046ac:	adrp	x0, 416000 <ferror@plt+0x14860>
  4046b0:	add	x0, x0, #0x2e8
  4046b4:	ldr	x0, [x0]
  4046b8:	bl	4016c0 <fflush@plt>
  4046bc:	nop
  4046c0:	ldp	x29, x30, [sp], #16
  4046c4:	ret
  4046c8:	stp	x29, x30, [sp, #-32]!
  4046cc:	mov	x29, sp
  4046d0:	str	x0, [sp, #24]
  4046d4:	str	x1, [sp, #16]
  4046d8:	mov	w4, #0x7f                  	// #127
  4046dc:	mov	w3, #0x2                   	// #2
  4046e0:	adrp	x0, 405000 <ferror@plt+0x3860>
  4046e4:	add	x2, x0, #0x238
  4046e8:	ldr	x1, [sp, #16]
  4046ec:	ldr	x0, [sp, #24]
  4046f0:	bl	404420 <ferror@plt+0x2c80>
  4046f4:	mov	w4, #0x15                  	// #21
  4046f8:	mov	w3, #0x3                   	// #3
  4046fc:	adrp	x0, 405000 <ferror@plt+0x3860>
  404700:	add	x2, x0, #0x240
  404704:	ldr	x1, [sp, #16]
  404708:	ldr	x0, [sp, #24]
  40470c:	bl	404420 <ferror@plt+0x2c80>
  404710:	mov	w4, #0x3                   	// #3
  404714:	mov	w3, #0x0                   	// #0
  404718:	adrp	x0, 405000 <ferror@plt+0x3860>
  40471c:	add	x2, x0, #0x248
  404720:	ldr	x1, [sp, #16]
  404724:	ldr	x0, [sp, #24]
  404728:	bl	404420 <ferror@plt+0x2c80>
  40472c:	nop
  404730:	ldp	x29, x30, [sp], #32
  404734:	ret
  404738:	stp	x29, x30, [sp, #-64]!
  40473c:	mov	x29, sp
  404740:	str	w0, [sp, #44]
  404744:	str	x1, [sp, #32]
  404748:	str	x2, [sp, #24]
  40474c:	add	x0, sp, #0x38
  404750:	mov	x2, x0
  404754:	mov	x1, #0x5413                	// #21523
  404758:	ldr	w0, [sp, #44]
  40475c:	bl	401790 <ioctl@plt>
  404760:	ldrh	w0, [sp, #56]
  404764:	cmp	w0, #0x0
  404768:	b.ne	4047d0 <ferror@plt+0x3030>  // b.any
  40476c:	ldrh	w0, [sp, #58]
  404770:	cmp	w0, #0x0
  404774:	b.ne	4047d0 <ferror@plt+0x3030>  // b.any
  404778:	ldr	x0, [sp, #32]
  40477c:	ldrsh	w0, [x0]
  404780:	cmp	w0, #0x0
  404784:	b.le	40480c <ferror@plt+0x306c>
  404788:	ldr	x0, [sp, #24]
  40478c:	ldrsh	w0, [x0]
  404790:	cmp	w0, #0x0
  404794:	b.le	40480c <ferror@plt+0x306c>
  404798:	ldr	x0, [sp, #32]
  40479c:	ldrsh	w0, [x0]
  4047a0:	and	w0, w0, #0xffff
  4047a4:	strh	w0, [sp, #56]
  4047a8:	ldr	x0, [sp, #24]
  4047ac:	ldrsh	w0, [x0]
  4047b0:	and	w0, w0, #0xffff
  4047b4:	strh	w0, [sp, #58]
  4047b8:	add	x0, sp, #0x38
  4047bc:	mov	x2, x0
  4047c0:	mov	x1, #0x5414                	// #21524
  4047c4:	ldr	w0, [sp, #44]
  4047c8:	bl	401790 <ioctl@plt>
  4047cc:	b	40480c <ferror@plt+0x306c>
  4047d0:	ldrh	w0, [sp, #56]
  4047d4:	cmp	w0, #0x0
  4047d8:	b.eq	404810 <ferror@plt+0x3070>  // b.none
  4047dc:	ldrh	w0, [sp, #58]
  4047e0:	cmp	w0, #0x0
  4047e4:	b.eq	404810 <ferror@plt+0x3070>  // b.none
  4047e8:	ldrh	w0, [sp, #56]
  4047ec:	sxth	w1, w0
  4047f0:	ldr	x0, [sp, #32]
  4047f4:	strh	w1, [x0]
  4047f8:	ldrh	w0, [sp, #58]
  4047fc:	sxth	w1, w0
  404800:	ldr	x0, [sp, #24]
  404804:	strh	w1, [x0]
  404808:	b	404810 <ferror@plt+0x3070>
  40480c:	nop
  404810:	nop
  404814:	ldp	x29, x30, [sp], #64
  404818:	ret
  40481c:	stp	x29, x30, [sp, #-48]!
  404820:	mov	x29, sp
  404824:	str	x0, [sp, #24]
  404828:	str	x1, [sp, #16]
  40482c:	ldr	x0, [sp, #24]
  404830:	bl	401440 <strlen@plt>
  404834:	str	x0, [sp, #40]
  404838:	ldr	x0, [sp, #16]
  40483c:	bl	401440 <strlen@plt>
  404840:	str	x0, [sp, #32]
  404844:	ldr	x1, [sp, #40]
  404848:	ldr	x0, [sp, #32]
  40484c:	cmp	x1, x0
  404850:	b.ne	404874 <ferror@plt+0x30d4>  // b.any
  404854:	ldr	x2, [sp, #40]
  404858:	ldr	x1, [sp, #16]
  40485c:	ldr	x0, [sp, #24]
  404860:	bl	401570 <strncmp@plt>
  404864:	cmp	w0, #0x0
  404868:	b.ne	404874 <ferror@plt+0x30d4>  // b.any
  40486c:	mov	w0, #0x1                   	// #1
  404870:	b	404878 <ferror@plt+0x30d8>
  404874:	mov	w0, #0x0                   	// #0
  404878:	and	w0, w0, #0x1
  40487c:	and	w0, w0, #0xff
  404880:	ldp	x29, x30, [sp], #48
  404884:	ret
  404888:	stp	x29, x30, [sp, #-64]!
  40488c:	mov	x29, sp
  404890:	stp	x19, x20, [sp, #16]
  404894:	str	x0, [sp, #40]
  404898:	bl	401740 <__errno_location@plt>
  40489c:	ldr	w0, [x0]
  4048a0:	str	w0, [sp, #60]
  4048a4:	adrp	x0, 415000 <ferror@plt+0x13860>
  4048a8:	ldr	x0, [x0, #4000]
  4048ac:	ldr	x19, [x0]
  4048b0:	adrp	x0, 415000 <ferror@plt+0x13860>
  4048b4:	ldr	x0, [x0, #4048]
  4048b8:	ldr	x20, [x0]
  4048bc:	ldr	w0, [sp, #60]
  4048c0:	bl	4015d0 <strerror@plt>
  4048c4:	mov	x4, x0
  4048c8:	ldr	x3, [sp, #40]
  4048cc:	mov	x2, x20
  4048d0:	adrp	x0, 405000 <ferror@plt+0x3860>
  4048d4:	add	x1, x0, #0x258
  4048d8:	mov	x0, x19
  4048dc:	bl	401770 <fprintf@plt>
  4048e0:	bl	404a9c <ferror@plt+0x32fc>
  4048e4:	adrp	x0, 415000 <ferror@plt+0x13860>
  4048e8:	ldr	x0, [x0, #4000]
  4048ec:	ldr	x0, [x0]
  4048f0:	mov	x1, x0
  4048f4:	mov	w0, #0xa                   	// #10
  4048f8:	bl	4014d0 <fputc@plt>
  4048fc:	ldr	w0, [sp, #60]
  404900:	add	w0, w0, #0x4
  404904:	bl	401460 <exit@plt>
  404908:	stp	x29, x30, [sp, #-48]!
  40490c:	mov	x29, sp
  404910:	str	w0, [sp, #28]
  404914:	str	x1, [sp, #16]
  404918:	mov	w0, #0x1                   	// #1
  40491c:	strb	w0, [sp, #47]
  404920:	adrp	x0, 416000 <ferror@plt+0x14860>
  404924:	add	x0, x0, #0x2f8
  404928:	ldr	w1, [sp, #28]
  40492c:	str	w1, [x0]
  404930:	ldr	w0, [sp, #28]
  404934:	cmp	w0, #0x0
  404938:	b.lt	404958 <ferror@plt+0x31b8>  // b.tstop
  40493c:	adrp	x0, 416000 <ferror@plt+0x14860>
  404940:	add	x0, x0, #0x2f8
  404944:	ldr	w0, [x0]
  404948:	ldr	x1, [sp, #16]
  40494c:	bl	4014f0 <tcgetattr@plt>
  404950:	cmp	w0, #0x0
  404954:	b.ge	40495c <ferror@plt+0x31bc>  // b.tcont
  404958:	strb	wzr, [sp, #47]
  40495c:	ldrb	w0, [sp, #47]
  404960:	ldp	x29, x30, [sp], #48
  404964:	ret
  404968:	stp	x29, x30, [sp, #-32]!
  40496c:	mov	x29, sp
  404970:	str	x0, [sp, #24]
  404974:	strb	w1, [sp, #23]
  404978:	ldr	x1, [sp, #24]
  40497c:	mov	w0, #0x2                   	// #2
  404980:	bl	404908 <ferror@plt+0x3168>
  404984:	and	w0, w0, #0xff
  404988:	eor	w0, w0, #0x1
  40498c:	and	w0, w0, #0xff
  404990:	cmp	w0, #0x0
  404994:	b.eq	404a44 <ferror@plt+0x32a4>  // b.none
  404998:	ldr	x1, [sp, #24]
  40499c:	mov	w0, #0x1                   	// #1
  4049a0:	bl	404908 <ferror@plt+0x3168>
  4049a4:	and	w0, w0, #0xff
  4049a8:	eor	w0, w0, #0x1
  4049ac:	and	w0, w0, #0xff
  4049b0:	cmp	w0, #0x0
  4049b4:	b.eq	404a44 <ferror@plt+0x32a4>  // b.none
  4049b8:	ldr	x1, [sp, #24]
  4049bc:	mov	w0, #0x0                   	// #0
  4049c0:	bl	404908 <ferror@plt+0x3168>
  4049c4:	and	w0, w0, #0xff
  4049c8:	eor	w0, w0, #0x1
  4049cc:	and	w0, w0, #0xff
  4049d0:	cmp	w0, #0x0
  4049d4:	b.eq	404a44 <ferror@plt+0x32a4>  // b.none
  4049d8:	mov	w1, #0x2                   	// #2
  4049dc:	adrp	x0, 405000 <ferror@plt+0x3860>
  4049e0:	add	x0, x0, #0x268
  4049e4:	bl	401550 <open@plt>
  4049e8:	ldr	x1, [sp, #24]
  4049ec:	bl	404908 <ferror@plt+0x3168>
  4049f0:	and	w0, w0, #0xff
  4049f4:	eor	w0, w0, #0x1
  4049f8:	and	w0, w0, #0xff
  4049fc:	cmp	w0, #0x0
  404a00:	b.eq	404a44 <ferror@plt+0x32a4>  // b.none
  404a04:	ldrb	w0, [sp, #23]
  404a08:	cmp	w0, #0x0
  404a0c:	b.eq	404a20 <ferror@plt+0x3280>  // b.none
  404a10:	adrp	x0, 405000 <ferror@plt+0x3860>
  404a14:	add	x0, x0, #0x278
  404a18:	bl	404888 <ferror@plt+0x30e8>
  404a1c:	b	404a88 <ferror@plt+0x32e8>
  404a20:	adrp	x0, 415000 <ferror@plt+0x13860>
  404a24:	ldr	x0, [x0, #4024]
  404a28:	ldr	x0, [x0]
  404a2c:	bl	401500 <fileno@plt>
  404a30:	mov	w1, w0
  404a34:	adrp	x0, 416000 <ferror@plt+0x14860>
  404a38:	add	x0, x0, #0x2f8
  404a3c:	str	w1, [x0]
  404a40:	b	404a88 <ferror@plt+0x32e8>
  404a44:	adrp	x0, 416000 <ferror@plt+0x14860>
  404a48:	add	x0, x0, #0x33c
  404a4c:	mov	w1, #0x1                   	// #1
  404a50:	strb	w1, [x0]
  404a54:	adrp	x0, 416000 <ferror@plt+0x14860>
  404a58:	add	x0, x0, #0x300
  404a5c:	ldr	x1, [sp, #24]
  404a60:	ldp	x2, x3, [x1]
  404a64:	stp	x2, x3, [x0]
  404a68:	ldp	x2, x3, [x1, #16]
  404a6c:	stp	x2, x3, [x0, #16]
  404a70:	ldp	x2, x3, [x1, #32]
  404a74:	stp	x2, x3, [x0, #32]
  404a78:	ldr	x2, [x1, #48]
  404a7c:	str	x2, [x0, #48]
  404a80:	ldr	w1, [x1, #56]
  404a84:	str	w1, [x0, #56]
  404a88:	adrp	x0, 416000 <ferror@plt+0x14860>
  404a8c:	add	x0, x0, #0x2f8
  404a90:	ldr	w0, [x0]
  404a94:	ldp	x29, x30, [sp], #32
  404a98:	ret
  404a9c:	stp	x29, x30, [sp, #-16]!
  404aa0:	mov	x29, sp
  404aa4:	adrp	x0, 416000 <ferror@plt+0x14860>
  404aa8:	add	x0, x0, #0x33c
  404aac:	ldrb	w0, [x0]
  404ab0:	cmp	w0, #0x0
  404ab4:	b.eq	404ad8 <ferror@plt+0x3338>  // b.none
  404ab8:	adrp	x0, 416000 <ferror@plt+0x14860>
  404abc:	add	x0, x0, #0x2f8
  404ac0:	ldr	w3, [x0]
  404ac4:	adrp	x0, 416000 <ferror@plt+0x14860>
  404ac8:	add	x2, x0, #0x300
  404acc:	mov	w1, #0x1                   	// #1
  404ad0:	mov	w0, w3
  404ad4:	bl	401700 <tcsetattr@plt>
  404ad8:	nop
  404adc:	ldp	x29, x30, [sp], #16
  404ae0:	ret
  404ae4:	stp	x29, x30, [sp, #-32]!
  404ae8:	mov	x29, sp
  404aec:	str	x0, [sp, #24]
  404af0:	str	x1, [sp, #16]
  404af4:	mov	x2, #0x3c                  	// #60
  404af8:	ldr	x1, [sp, #24]
  404afc:	ldr	x0, [sp, #16]
  404b00:	bl	401620 <memcmp@plt>
  404b04:	cmp	w0, #0x0
  404b08:	b.eq	404b24 <ferror@plt+0x3384>  // b.none
  404b0c:	adrp	x0, 416000 <ferror@plt+0x14860>
  404b10:	add	x0, x0, #0x2f8
  404b14:	ldr	w0, [x0]
  404b18:	ldr	x2, [sp, #16]
  404b1c:	mov	w1, #0x1                   	// #1
  404b20:	bl	401700 <tcsetattr@plt>
  404b24:	nop
  404b28:	ldp	x29, x30, [sp], #32
  404b2c:	ret
  404b30:	stp	x29, x30, [sp, #-64]!
  404b34:	mov	x29, sp
  404b38:	stp	x19, x20, [sp, #16]
  404b3c:	adrp	x20, 415000 <ferror@plt+0x13860>
  404b40:	add	x20, x20, #0xd98
  404b44:	stp	x21, x22, [sp, #32]
  404b48:	adrp	x21, 415000 <ferror@plt+0x13860>
  404b4c:	add	x21, x21, #0xd90
  404b50:	sub	x20, x20, x21
  404b54:	mov	w22, w0
  404b58:	stp	x23, x24, [sp, #48]
  404b5c:	mov	x23, x1
  404b60:	mov	x24, x2
  404b64:	bl	401408 <strlen@plt-0x38>
  404b68:	cmp	xzr, x20, asr #3
  404b6c:	b.eq	404b98 <ferror@plt+0x33f8>  // b.none
  404b70:	asr	x20, x20, #3
  404b74:	mov	x19, #0x0                   	// #0
  404b78:	ldr	x3, [x21, x19, lsl #3]
  404b7c:	mov	x2, x24
  404b80:	add	x19, x19, #0x1
  404b84:	mov	x1, x23
  404b88:	mov	w0, w22
  404b8c:	blr	x3
  404b90:	cmp	x20, x19
  404b94:	b.ne	404b78 <ferror@plt+0x33d8>  // b.any
  404b98:	ldp	x19, x20, [sp, #16]
  404b9c:	ldp	x21, x22, [sp, #32]
  404ba0:	ldp	x23, x24, [sp, #48]
  404ba4:	ldp	x29, x30, [sp], #64
  404ba8:	ret
  404bac:	nop
  404bb0:	ret

Disassembly of section .fini:

0000000000404bb4 <.fini>:
  404bb4:	stp	x29, x30, [sp, #-16]!
  404bb8:	mov	x29, sp
  404bbc:	ldp	x29, x30, [sp], #16
  404bc0:	ret
