# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
do runrtl_InstuctionMemory.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:18 on May 26,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 15:44:19 on May 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:19 on May 26,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 15:44:19 on May 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Instruction_Mem_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Instruction_Mem_tb 
# Start time: 15:44:20 on May 26,2020
# Loading sv_std.std
# Loading work.Instruction_Mem_tb
# Loading work.Instruction_Mem
# ** Error: (vsim-3033) ./Instruction_Mem.sv(16): Instantiation of 'TestVerilog' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Instruction_Mem_tb/DUT File: ./Instruction_Mem.sv
#         Searched libraries:
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/19.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/taras/Documents/GitHub/ProjectB/rtl_work
#             C:/Users/taras/Documents/GitHub/ProjectB/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runrtl_InstuctionMemory.do PAUSED at line 22
do runrtl_InstuctionMemory.do
# turn on verbage
# transcript on
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Instruction_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:49 on May 26,2020
# vlog -reportprogress 300 -work work "+acc" ./Instruction_Mem.sv 
# -- Compiling module Instruction_Mem
# -- Compiling module Instruction_Mem_tb
# 
# Top level modules:
# 	Instruction_Mem_tb
# End time: 15:44:49 on May 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./InstructionMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:44:50 on May 26,2020
# vlog -reportprogress 300 -work work "+acc" ./InstructionMem.v 
# -- Compiling module InstructionMem
# 
# Top level modules:
# 	InstructionMem
# End time: 15:44:50 on May 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Instruction_Mem_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Instruction_Mem_tb 
# Start time: 15:44:20 on May 26,2020
# Loading sv_std.std
# Loading work.Instruction_Mem_tb
# Loading work.Instruction_Mem
# Loading work.InstructionMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./Instruction_Mem.sv(16): [PCDPC] - Port size (16) does not match connection size (7) for port 'q'. The port definition is at: ./InstructionMem.v(43).
#    Time: 0 ps  Iteration: 0  Instance: /Instruction_Mem_tb/DUT/u1 File: ./InstructionMem.v
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do Instruction_Mem_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Instruc_Mem_tb/Clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: taras  Hostname: LAPTOP-3FLST6HL  ProcessID: 141216
#           Attempting to use alternate WLF file "./wlftkdxa0s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkdxa0s
# ** Error: (vish-4014) No objects found matching '/Instruc_Mem_tb/Clk'.
# Executing ONERROR command at macro ./Instruction_Mem_wave.do line 3
# add wave -noupdate /Instruc_Mem_tb/Reset
# ** Error: (vish-4014) No objects found matching '/Instruc_Mem_tb/Reset'.
# Executing ONERROR command at macro ./Instruction_Mem_wave.do line 4
# add wave -noupdate /Instruc_Mem_tb/Dout
# ** Error: (vish-4014) No objects found matching '/Instruc_Mem_tb/Dout'.
# Executing ONERROR command at macro ./Instruction_Mem_wave.do line 5
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {79 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../../Users/taras/Documents/GitHub/ProjectB/A.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /Instruction_Mem_tb/DUT/u1/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../../Users/taras/Documents/GitHub/ProjectB/A.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../../Users/taras/Documents/GitHub/ProjectB/A.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /Instruction_Mem_tb/DUT/u1/altsyncram_component/m_default/altsyncram_inst
#           0                  75  0
#           1                  95  0
#           2                 115  0
#           3                 135  0
#           4                 155  0
#           5                 175  0
#           6                 195  0
#           7                 215  0
#           8                 235  0
#           9                 255  0
#          10                 275  0
#          11                 295  0
#          12                 315  0
#          13                 335  0
#          14                 355  0
#          15                 375  0
#          16                 395  0
#          17                 415  0
#          18                 435  0
#          # End time: 15:46:23 on May 26,2020, Elapsed time: 0:13:27
# Errors: 0, Warnings: 3
         495  0
#          22                 515  0
#          23                 535  0
#          24                 555  0
#          25                 575  0
#          26                 595  0
#          27                 615  0
#          28                 635  0
#          29                 655  0
#          30                 675  0
#          31                 695  0
#          32                 715  0
#          33                 735  0
#          34                 755  0
#          35                 775  0
#          36                 795  0
#          37                 815  0
#          38                 835  0
#          39                 855  0
#          40                 875  0
#          41                 895  0
#          42                 915  0
#          43                 935  0
#          44                 955  0
#          45                 975  0
#          46                 995  0
#          47                1015  0
#          48                1035  0
#          49                1055  0
#          50                1075  0
#          51                1095  0
#          52                1115  0
#          53                1135  0
#          54                1155  0
#          55                1175  0
#          56                1195  0
#          57                1215  0
#          58                1235  0
#          59                1255  0
#          60                1275  0
#          61                1295  0
#          62                1315  0
#          63                1335  0
#          64                1355  0
#          65                1375  0
#          66                1395  0
#          67                1415  0
#          68                1435  0
#          69                1455  0
#          70                1475  0
#          71                1495  0
#          72                1515  0
#          73                1535  0
#          74                1555  0
#          75                1575  0
#          76                1595  0
#          77                1615  0
#          78                1635  0
#          79                1655  0
#          80                1675  0
#          81                1695  0
#          82                1715  0
#          83                1735  0
#          84                1755  0
#          85                1775  0
#          86                1795  0
#          87                1815  0
#          88                1835  0
#          89                1855  0
#          90                1875  0
#          91                1895  0
#          92                1915  0
#          93                1935  0
#          94                1955  0
#          95                1975  0
#          96                1995  0
#          97                2015  0
#          98                2035  0
#          99                2055  0
#         100                2075  0
#         101                2095  0
#         102                2115  0
#         103                2135  0
#         104                2155  0
#         105                2175  0
#         106                2195  0
#         107                2215  0
#         108                2235  0
#         109                2255  0
#         110                2275  0
#         111                2295  0
#         112                2315  0
#         113                2335  0
#         114                2355  0
#         115                2375  0
#         116                2395  0
#         117                2415  0
#         118                2435  0
#         119                2455  0
#         120                2475  0
#         121                2495  0
#         122                2515  0
#         123                2535  0
#         124                2555  0
#         125                2575  0
#         126                2595  0
#         127                2615  0
# ** Note: $stop    : ./Instruction_Mem.sv(62)
#    Time: 2615 ns  Iteration: 0  Instance: /Instruction_Mem_tb
# Break in Module Instruction_Mem_tb at ./Instruction_Mem.sv line 62
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 2745750 ps
# 
# End
# End time: 15:45:54 on May 26,2020, Elapsed time: 0:01:34
# Errors: 10, Warnings: 5
