// Seed: 911303622
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_5(
      .id_0(1 - id_4),
      .id_1(1'b0 & 1),
      .id_2(1),
      .id_3(1),
      .id_4(),
      .id_5(1'b0),
      .id_6(id_2[1]),
      .id_7(1),
      .id_8(id_1),
      .id_9(id_1),
      .id_10(!id_4),
      .id_11(id_4)
  );
  wire id_6;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_6,
      id_6,
      id_3
  );
endmodule
