$date
	Sat Oct 22 20:50:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#211657
b1101 !
1"
#211658
b1101 &
b1101 %
1$
#211659
0"
#211662
b101000 &
b101000 %
#211666
b10100 &
b10100 %
#211670
b1010 &
b1010 %
#211674
b101 &
b101 %
#211678
b10000 &
b10000 %
#211682
b1000 &
b1000 %
#211686
b100 &
b100 %
#211690
b10 &
b10 %
#211694
b1 &
1#
b1 %
#211698
b0 &
b0 %
0#
0$
#1160132
b11 !
1"
#1160134
b11 &
b11 %
1$
#1160135
0"
#1160138
b1010 &
b1010 %
#1160142
b101 &
b101 %
#1160146
b10000 &
b10000 %
#1160150
b1000 &
b1000 %
#1160154
b100 &
b100 %
#1160158
b10 &
b10 %
#1160162
b1 &
b1 %
1#
#1160166
b0 &
0#
b0 %
0$
#2247176
b1100 !
1"
#2247178
b1100 &
b1100 %
1$
#2247179
0"
#2247182
b110 &
b110 %
#2247186
b11 &
b11 %
#2247190
b1010 &
b1010 %
#2247194
b101 &
b101 %
#2247198
b10000 &
b10000 %
#2247202
b1000 &
b1000 %
#2247206
b100 &
b100 %
#2247210
b10 &
b10 %
#2247214
b1 &
1#
b1 %
#2247218
b0 &
b0 %
0#
0$
#4500012
