#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sun Sep 21 20:57:06 2025
# Process ID         : 21380
# Current directory  : C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1
# Command line       : vivado.exe -log base_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_wrapper.tcl
# Log file           : C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/base_wrapper.vds
# Journal file       : C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1\vivado.jou
# Running On         : GI240817-JohnAlamina
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 PRO 6850H with Radeon Graphics     
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33592 MB
# Swap memory        : 99556 MB
# Total Virtual      : 133148 MB
# Available Virtual  : 60822 MB
#-----------------------------------------------------------
source base_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/dev/PYNQ/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'd:/Xilinx/2025.1/Vivado/data/ip'.
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/base.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 base_concat_interrupts_0
base_concat_pmodb_0
base_concat_rp_0
base_constant_8bit_0_0
base_interrupt_concat_0
base_logic_1_0
base_mb3_timer_capture_0_0
base_mb3_timer_capture_1_0
base_mb3_timer_capture_2_0
base_mb3_timer_capture_3_0
base_mb3_timer_capture_4_0
base_mb3_timer_capture_5_0
base_mb3_timer_capture_6_0
base_mb3_timer_capture_7_0
base_mb3_timer_generate_0
base_mb3_timer_pwm_0
base_mb3_timers_interrupt_0
base_iop_interrupts_0
base_intr_concat_0
base_logic_1_1
base_intr_concat_1
base_logic_1_2
base_intr_concat_2
base_logic_1_3
base_mb4_timer_pwm_0
base_mb4_timers_interrupt_0
base_logic_1_4
base_mb_iop_arduino_intr_ack_0
base_mb_iop_arduino_reset_0
base_mb_iop_pmoda_intr_ack_0
base_mb_iop_pmoda_reset_0
base_mb_iop_pmodb_intr_ack_0
base_mb_iop_pmodb_reset_0
base_mb_iop_rpi_intr_ack_0
base_mb_iop_rpi_reset_0
base_pmoda_rp_pin_sel_0
base_constant_tkeep_tstrb_0
base_constant_tkeep_tstrb_1
base_xlconcat_0_0
base_rpi_i_27_0_0
base_pmoda_rpi_1_0_0
base_pmoda_rpi_3_2_0
base_pmoda_rpi_5_4_0
base_pmoda_rpi_7_6_0
base_rpi2pmoda_0
base_rpi_o_27_8_0
base_rpi2pmoda_1
base_rpi_1_0_0
base_rpi_3_2_0
base_rpi_5_4_0
base_rpi_7_6_0
base_rpi_t_27_8_0
base_rpi2pmoda_2
base_rpi_1_0_1
base_rpi_3_2_1
base_rpi_5_4_1
base_rpi_7_6_1
base_xlconcat_0_1
add_files: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 666.473 ; gain = 166.152
Command: read_checkpoint -auto_incremental -incremental C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.srcs/utils_1/imports/synth_1/base_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.srcs/utils_1/imports/synth_1/base_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top base_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 44616
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1403.004 ; gain = 495.305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_wrapper' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/hdl/base_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [d:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:81434]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [d:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:81434]
INFO: [Synth 8-6157] synthesizing module 'base' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:13]
INFO: [Synth 8-6157] synthesizing module 'base_address_remap_0_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_address_remap_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_address_remap_0_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_address_remap_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_out_awuser' of module 'base_address_remap_0_0' is unconnected for instance 'address_remap_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:1114]
WARNING: [Synth 8-7071] port 'm_axi_out_wuser' of module 'base_address_remap_0_0' is unconnected for instance 'address_remap_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:1114]
WARNING: [Synth 8-7071] port 'm_axi_out_aruser' of module 'base_address_remap_0_0' is unconnected for instance 'address_remap_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:1114]
WARNING: [Synth 8-7023] instance 'address_remap_0' of module 'base_address_remap_0_0' has 81 connections declared, but only 78 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:1114]
INFO: [Synth 8-6157] synthesizing module 'base_audio_codec_ctrl_0_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_audio_codec_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_audio_codec_ctrl_0_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_audio_codec_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_axi_interconnect_0_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:3022]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1QJ9JNT' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22622]
INFO: [Synth 8-6157] synthesizing module 'base_axi_interconnect_0_imp_auto_pc_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_axi_interconnect_0_imp_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_interconnect_0_imp_auto_pc_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_axi_interconnect_0_imp_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1QJ9JNT' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22622]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_B18IYK' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:36746]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_B18IYK' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:36746]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1FTU5CA' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:37998]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1FTU5CA' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:37998]
INFO: [Synth 8-6157] synthesizing module 's02_couplers_imp_1J4F2HD' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:38125]
INFO: [Synth 8-6155] done synthesizing module 's02_couplers_imp_1J4F2HD' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:38125]
INFO: [Synth 8-6157] synthesizing module 's03_couplers_imp_PFFO6F' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:38252]
INFO: [Synth 8-6155] done synthesizing module 's03_couplers_imp_PFFO6F' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:38252]
INFO: [Synth 8-6157] synthesizing module 'base_axi_interconnect_0_imp_xbar_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_axi_interconnect_0_imp_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_interconnect_0_imp_xbar_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_axi_interconnect_0_imp_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_interconnect_0_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:3022]
INFO: [Synth 8-6157] synthesizing module 'base_axi_mem_intercon_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:5114]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1UXCXRT' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:23097]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1UXCXRT' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:23097]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_FF1AKS' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:37030]
INFO: [Synth 8-6157] synthesizing module 'base_axi_mem_intercon_imp_auto_pc_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_axi_mem_intercon_imp_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_mem_intercon_imp_auto_pc_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_axi_mem_intercon_imp_auto_pc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_axi_mem_intercon_imp_auto_us_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_axi_mem_intercon_imp_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_mem_intercon_imp_auto_us_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_axi_mem_intercon_imp_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_FF1AKS' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:37030]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_1BCAG1M' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:37660]
INFO: [Synth 8-6157] synthesizing module 'base_axi_mem_intercon_imp_auto_pc_1' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_axi_mem_intercon_imp_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_mem_intercon_imp_auto_pc_1' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_axi_mem_intercon_imp_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_1BCAG1M' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:37660]
INFO: [Synth 8-6157] synthesizing module 'base_axi_mem_intercon_imp_xbar_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_axi_mem_intercon_imp_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_mem_intercon_imp_xbar_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_axi_mem_intercon_imp_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'base_axi_mem_intercon_imp_xbar_0' is unconnected for instance 'xbar' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:5584]
WARNING: [Synth 8-7071] port 's_axi_arready' of module 'base_axi_mem_intercon_imp_xbar_0' is unconnected for instance 'xbar' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:5584]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'base_axi_mem_intercon_imp_xbar_0' is unconnected for instance 'xbar' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:5584]
WARNING: [Synth 8-7071] port 's_axi_rdata' of module 'base_axi_mem_intercon_imp_xbar_0' is unconnected for instance 'xbar' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:5584]
WARNING: [Synth 8-7071] port 's_axi_rresp' of module 'base_axi_mem_intercon_imp_xbar_0' is unconnected for instance 'xbar' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:5584]
WARNING: [Synth 8-7071] port 's_axi_rlast' of module 'base_axi_mem_intercon_imp_xbar_0' is unconnected for instance 'xbar' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:5584]
WARNING: [Synth 8-7071] port 's_axi_rvalid' of module 'base_axi_mem_intercon_imp_xbar_0' is unconnected for instance 'xbar' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:5584]
WARNING: [Synth 8-7023] instance 'xbar' of module 'base_axi_mem_intercon_imp_xbar_0' has 78 connections declared, but only 71 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:5584]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_mem_intercon_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:5114]
INFO: [Synth 8-6157] synthesizing module 'base_axi_protocol_convert_0_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_axi_protocol_convert_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_axi_protocol_convert_0_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_axi_protocol_convert_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_btns_gpio_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_btns_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_btns_gpio_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_btns_gpio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_clk_wiz_10MHz_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_clk_wiz_10MHz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_clk_wiz_10MHz_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_clk_wiz_10MHz_0_stub.v:6]
WARNING: [Synth 8-7071] port 'locked' of module 'base_clk_wiz_10MHz_0' is unconnected for instance 'clk_wiz_10MHz' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:1523]
WARNING: [Synth 8-7023] instance 'clk_wiz_10MHz' of module 'base_clk_wiz_10MHz_0' has 4 connections declared, but only 3 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:1523]
INFO: [Synth 8-6157] synthesizing module 'base_concat_interrupts_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_concat_interrupts_0/synth/base_concat_interrupts_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_7_xlconcat' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_7_xlconcat' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'base_concat_interrupts_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_concat_interrupts_0/synth/base_concat_interrupts_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_concat_pmodb_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_concat_pmodb_0/synth/base_concat_pmodb_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_7_xlconcat__parameterized0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_7_xlconcat__parameterized0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'base_concat_pmodb_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_concat_pmodb_0/synth/base_concat_pmodb_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_concat_rp_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_concat_rp_0/synth/base_concat_rp_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_7_xlconcat__parameterized1' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_7_xlconcat__parameterized1' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'base_concat_rp_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_concat_rp_0/synth/base_concat_rp_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_constant_8bit_0_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_constant_8bit_0_0/synth/base_constant_8bit_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_10_xlconstant' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_10_xlconstant' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'base_constant_8bit_0_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_constant_8bit_0_0/synth/base_constant_8bit_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'iop_arduino_imp_HQH550' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:17002]
INFO: [Synth 8-6157] synthesizing module 'base_arduino_gpio_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_arduino_gpio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_arduino_gpio_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_arduino_gpio_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_dff_en_reset_vector_0_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_dff_en_reset_vector_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_dff_en_reset_vector_0_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_dff_en_reset_vector_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_iic_direct_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_iic_direct_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_iic_direct_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_iic_direct_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpo' of module 'base_iic_direct_0' is unconnected for instance 'iic_direct' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:17672]
WARNING: [Synth 8-7023] instance 'iic_direct' of module 'base_iic_direct_0' has 27 connections declared, but only 26 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:17672]
INFO: [Synth 8-6157] synthesizing module 'base_intc_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_intc_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_interrupt_concat_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_interrupt_concat_0/synth/base_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_7_xlconcat__parameterized2' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_7_xlconcat__parameterized2' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'base_interrupt_concat_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_interrupt_concat_0/synth/base_interrupt_concat_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_intr_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_intr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_intr_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_intr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_io_switch_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_io_switch_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_io_switch_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_io_switch_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'lmb_imp_1LYQ59K' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22030]
INFO: [Synth 8-6157] synthesizing module 'base_dlmb_v10_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_dlmb_v10_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22146]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_0' has 25 connections declared, but only 24 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22146]
INFO: [Synth 8-6157] synthesizing module 'base_ilmb_v10_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_ilmb_v10_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22171]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_0' has 25 connections declared, but only 24 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22171]
INFO: [Synth 8-6157] synthesizing module 'base_lmb_bram_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_lmb_bram_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'base_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22196]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'base_lmb_bram_0' is unconnected for instance 'lmb_bram' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22196]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_0' has 16 connections declared, but only 14 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22196]
INFO: [Synth 8-6157] synthesizing module 'base_lmb_bram_if_cntlr_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_lmb_bram_if_cntlr_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_lmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lmb_imp_1LYQ59K' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22030]
INFO: [Synth 8-6157] synthesizing module 'base_logic_1_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_logic_1_0/synth/base_logic_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_10_xlconstant__parameterized0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_10_xlconstant__parameterized0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'base_logic_1_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_logic_1_0/synth/base_logic_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_mb_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_mb_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'base_mb_0' is unconnected for instance 'mb' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:17827]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_0' has 52 connections declared, but only 51 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:17827]
INFO: [Synth 8-6157] synthesizing module 'base_mb_bram_ctrl_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_mb_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_mb_bram_ctrl_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_mb_bram_ctrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:6194]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_83OWNR' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:23735]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m00_regslice_4' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m00_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m00_regslice_4' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m00_regslice_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m00_regslice_4' is unconnected for instance 'm00_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:23856]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m00_regslice_4' is unconnected for instance 'm00_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:23856]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_microblaze_0_axi_periph_imp_m00_regslice_4' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:23856]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_83OWNR' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:23735]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_ZKWTUP' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:25536]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m01_regslice_4' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m01_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m01_regslice_4' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m01_regslice_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m01_regslice_4' is unconnected for instance 'm01_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:25657]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m01_regslice_4' is unconnected for instance 'm01_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:25657]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_microblaze_0_axi_periph_imp_m01_regslice_4' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:25657]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_ZKWTUP' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:25536]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1Y0SZJU' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:26652]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m02_regslice_4' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m02_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m02_regslice_4' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m02_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1Y0SZJU' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:26652]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_R04NF0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28492]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m03_regslice_4' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m03_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m03_regslice_4' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m03_regslice_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m03_regslice_4' is unconnected for instance 'm03_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28613]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m03_regslice_4' is unconnected for instance 'm03_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28613]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_microblaze_0_axi_periph_imp_m03_regslice_4' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28613]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_R04NF0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28492]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1A5ZKC' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28978]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m04_regslice_4' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m04_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m04_regslice_4' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m04_regslice_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m04_regslice_4' is unconnected for instance 'm04_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29099]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m04_regslice_4' is unconnected for instance 'm04_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29099]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_microblaze_0_axi_periph_imp_m04_regslice_4' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29099]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1A5ZKC' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28978]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_16LXAGQ' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29950]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m05_regslice_4' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m05_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m05_regslice_4' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m05_regslice_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m05_regslice_4' is unconnected for instance 'm05_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:30071]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m05_regslice_4' is unconnected for instance 'm05_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:30071]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_microblaze_0_axi_periph_imp_m05_regslice_4' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:30071]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_16LXAGQ' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29950]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_1RSUW2P' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:31428]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m06_regslice_4' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m06_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m06_regslice_4' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m06_regslice_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m06_regslice_4' is unconnected for instance 'm06_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:31549]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m06_regslice_4' is unconnected for instance 'm06_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:31549]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_microblaze_0_axi_periph_imp_m06_regslice_4' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:31549]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_1RSUW2P' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:31428]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_XKK68N' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:32868]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m07_regslice_4' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m07_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m07_regslice_4' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m07_regslice_4_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m07_regslice_4' is unconnected for instance 'm07_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:32989]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m07_regslice_4' is unconnected for instance 'm07_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:32989]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'base_microblaze_0_axi_periph_imp_m07_regslice_4' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:32989]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_XKK68N' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:32868]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_CVN3HD' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:33192]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m08_regslice_2' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m08_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m08_regslice_2' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m08_regslice_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m08_regslice_2' is unconnected for instance 'm08_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:33313]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m08_regslice_2' is unconnected for instance 'm08_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:33313]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'base_microblaze_0_axi_periph_imp_m08_regslice_2' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:33313]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_CVN3HD' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:33192]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1DRXJPZ' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:33516]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m09_regslice_2' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m09_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m09_regslice_2' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m09_regslice_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m09_regslice_2' is unconnected for instance 'm09_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:33637]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m09_regslice_2' is unconnected for instance 'm09_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:33637]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'base_microblaze_0_axi_periph_imp_m09_regslice_2' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:33637]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1DRXJPZ' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:33516]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_19PYWFZ' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34002]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m10_regslice_2' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m10_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m10_regslice_2' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m10_regslice_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m10_regslice_2' is unconnected for instance 'm10_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34123]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m10_regslice_2' is unconnected for instance 'm10_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34123]
WARNING: [Synth 8-7023] instance 'm10_regslice' of module 'base_microblaze_0_axi_periph_imp_m10_regslice_2' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34123]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_19PYWFZ' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34002]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_G15421' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34326]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m11_regslice_2' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m11_regslice_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m11_regslice_2' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m11_regslice_2_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m11_regslice_2' is unconnected for instance 'm11_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34447]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m11_regslice_2' is unconnected for instance 'm11_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34447]
WARNING: [Synth 8-7023] instance 'm11_regslice' of module 'base_microblaze_0_axi_periph_imp_m11_regslice_2' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34447]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_G15421' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34326]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_JBQ1HU' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34658]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m12_regslice_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m12_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m12_regslice_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m12_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m12_regslice_0' is unconnected for instance 'm12_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34779]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m12_regslice_0' is unconnected for instance 'm12_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34779]
WARNING: [Synth 8-7023] instance 'm12_regslice' of module 'base_microblaze_0_axi_periph_imp_m12_regslice_0' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34779]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_JBQ1HU' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34658]
INFO: [Synth 8-6157] synthesizing module 'm13_couplers_imp_1O461D0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34820]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m13_regslice_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m13_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m13_regslice_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m13_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m13_regslice_0' is unconnected for instance 'm13_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34941]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m13_regslice_0' is unconnected for instance 'm13_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34941]
WARNING: [Synth 8-7023] instance 'm13_regslice' of module 'base_microblaze_0_axi_periph_imp_m13_regslice_0' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34941]
INFO: [Synth 8-6155] done synthesizing module 'm13_couplers_imp_1O461D0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34820]
INFO: [Synth 8-6157] synthesizing module 'm14_couplers_imp_1GJT0H0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34982]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m14_regslice_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m14_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m14_regslice_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m14_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm14_couplers_imp_1GJT0H0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34982]
INFO: [Synth 8-6157] synthesizing module 'm15_couplers_imp_8ZTDCI' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:35152]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_m15_regslice_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m15_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_m15_regslice_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_m15_regslice_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m15_regslice_0' is unconnected for instance 'm15_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:35273]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m15_regslice_0' is unconnected for instance 'm15_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:35273]
WARNING: [Synth 8-7023] instance 'm15_regslice' of module 'base_microblaze_0_axi_periph_imp_m15_regslice_0' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:35273]
INFO: [Synth 8-6155] done synthesizing module 'm15_couplers_imp_8ZTDCI' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:35152]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1OXEFDU' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:36043]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_s00_regslice_4' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_s00_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_s00_regslice_4' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_s00_regslice_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1OXEFDU' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:36043]
INFO: [Synth 8-6157] synthesizing module 'base_microblaze_0_axi_periph_imp_xbar_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_imp_xbar_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_microblaze_0_axi_periph_imp_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_microblaze_0_axi_periph_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:6194]
INFO: [Synth 8-6157] synthesizing module 'base_rst_clk_wiz_1_100M_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_rst_clk_wiz_1_100M_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'base_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:18254]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 9 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:18254]
INFO: [Synth 8-6157] synthesizing module 'spi_subsystem_imp_O4QPRN' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:38635]
INFO: [Synth 8-6157] synthesizing module 'base_spi_direct_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_spi_direct_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_spi_direct_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_spi_direct_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'base_spi_shared_0' [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_spi_shared_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'base_spi_shared_0' (0#1) [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/.Xil/Vivado-21380-GI240817-JohnAlamina/realtime/base_spi_shared_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'spi_subsystem_imp_O4QPRN' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:38635]
INFO: [Synth 8-6157] synthesizing module 'timers_subsystem_imp_1NTZ26T' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:38894]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_0_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_0_0/synth/base_mb3_timer_capture_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_0_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_0_0/synth/base_mb3_timer_capture_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_1_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_1_0/synth/base_mb3_timer_capture_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_1_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_1_0/synth/base_mb3_timer_capture_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_2_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_2_0/synth/base_mb3_timer_capture_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized1' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_2_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_2_0/synth/base_mb3_timer_capture_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_3_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_3_0/synth/base_mb3_timer_capture_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized2' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_3_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_3_0/synth/base_mb3_timer_capture_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'base_mb3_timer_capture_4_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_4_0/synth/base_mb3_timer_capture_4_0.v:53]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized3' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_4_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_4_0/synth/base_mb3_timer_capture_4_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized4' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Synth 8-6155] done synthesizing module 'base_mb3_timer_capture_5_0' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb3_timer_capture_5_0/synth/base_mb3_timer_capture_5_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_5_xlslice__parameterized5' (0#1) [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/6792/hdl/xlslice_v1_0_vl_rfs.v:58]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_0_0' is unconnected for instance 'timer_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:39302]
WARNING: [Synth 8-7023] instance 'timer_0' of module 'base_timer_0_0' has 26 connections declared, but only 25 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:39302]
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_3_0' is unconnected for instance 'timer_3' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:39382]
WARNING: [Synth 8-7023] instance 'timer_3' of module 'base_timer_3_0' has 26 connections declared, but only 25 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:39382]
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_4_0' is unconnected for instance 'timer_4' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:39408]
WARNING: [Synth 8-7023] instance 'timer_4' of module 'base_timer_4_0' has 26 connections declared, but only 25 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:39408]
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_5_0' is unconnected for instance 'timer_5' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:39434]
WARNING: [Synth 8-7023] instance 'timer_5' of module 'base_timer_5_0' has 26 connections declared, but only 25 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:39434]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'base_xadc_0' is unconnected for instance 'xadc' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:18460]
WARNING: [Synth 8-7071] port 'channel_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:18460]
WARNING: [Synth 8-7071] port 'busy_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:18460]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:18460]
WARNING: [Synth 8-7071] port 'eos_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:18460]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'base_xadc_0' is unconnected for instance 'xadc' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:18460]
WARNING: [Synth 8-7023] instance 'xadc' of module 'base_xadc_0' has 39 connections declared, but only 33 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:18460]
WARNING: [Synth 8-7071] port 'gpo' of module 'base_iic_0' is unconnected for instance 'iic' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:18934]
WARNING: [Synth 8-7023] instance 'iic' of module 'base_iic_0' has 27 connections declared, but only 26 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:18934]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_dlmb_v10_1' is unconnected for instance 'dlmb_v10' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21712]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_1' has 25 connections declared, but only 24 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21712]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_ilmb_v10_1' is unconnected for instance 'ilmb_v10' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21737]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_1' has 25 connections declared, but only 24 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21737]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'base_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21762]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'base_lmb_bram_1' is unconnected for instance 'lmb_bram' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21762]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_1' has 16 connections declared, but only 14 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21762]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'base_mb_1' is unconnected for instance 'mb' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:19090]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_1' has 52 connections declared, but only 51 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:19090]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m00_regslice_5' is unconnected for instance 'm00_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:24180]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m00_regslice_5' is unconnected for instance 'm00_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:24180]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_microblaze_0_axi_periph_imp_m00_regslice_5' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:24180]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m01_regslice_5' is unconnected for instance 'm01_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:24828]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m01_regslice_5' is unconnected for instance 'm01_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:24828]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_microblaze_0_axi_periph_imp_m01_regslice_5' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:24828]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m03_regslice_5' is unconnected for instance 'm03_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28007]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m03_regslice_5' is unconnected for instance 'm03_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28007]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_microblaze_0_axi_periph_imp_m03_regslice_5' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28007]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m04_regslice_5' is unconnected for instance 'm04_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29423]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m04_regslice_5' is unconnected for instance 'm04_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29423]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_microblaze_0_axi_periph_imp_m04_regslice_5' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29423]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m05_regslice_5' is unconnected for instance 'm05_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:30395]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m05_regslice_5' is unconnected for instance 'm05_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:30395]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_microblaze_0_axi_periph_imp_m05_regslice_5' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:30395]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m06_regslice_5' is unconnected for instance 'm06_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:31043]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m06_regslice_5' is unconnected for instance 'm06_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:31043]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_microblaze_0_axi_periph_imp_m06_regslice_5' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:31043]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'base_rst_clk_wiz_1_100M_1' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:19365]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_1' has 10 connections declared, but only 9 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:19365]
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_6' is unconnected for instance 'timer' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:19409]
WARNING: [Synth 8-7023] instance 'timer' of module 'base_timer_6' has 26 connections declared, but only 25 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:19409]
WARNING: [Synth 8-7071] port 'gpo' of module 'base_iic_1' is unconnected for instance 'iic' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:19875]
WARNING: [Synth 8-7023] instance 'iic' of module 'base_iic_1' has 27 connections declared, but only 26 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:19875]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_dlmb_v10_2' is unconnected for instance 'dlmb_v10' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21929]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_2' has 25 connections declared, but only 24 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21929]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_ilmb_v10_2' is unconnected for instance 'ilmb_v10' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21954]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_2' has 25 connections declared, but only 24 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21954]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'base_lmb_bram_2' is unconnected for instance 'lmb_bram' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21979]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'base_lmb_bram_2' is unconnected for instance 'lmb_bram' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21979]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_2' has 16 connections declared, but only 14 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21979]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'base_mb_2' is unconnected for instance 'mb' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:20031]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_2' has 52 connections declared, but only 51 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:20031]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m00_regslice_6' is unconnected for instance 'm00_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:24504]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m00_regslice_6' is unconnected for instance 'm00_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:24504]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_microblaze_0_axi_periph_imp_m00_regslice_6' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:24504]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m01_regslice_6' is unconnected for instance 'm01_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:24666]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m01_regslice_6' is unconnected for instance 'm01_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:24666]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_microblaze_0_axi_periph_imp_m01_regslice_6' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:24666]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m03_regslice_6' is unconnected for instance 'm03_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28775]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m03_regslice_6' is unconnected for instance 'm03_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28775]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_microblaze_0_axi_periph_imp_m03_regslice_6' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28775]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m04_regslice_6' is unconnected for instance 'm04_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29261]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m04_regslice_6' is unconnected for instance 'm04_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29261]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_microblaze_0_axi_periph_imp_m04_regslice_6' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29261]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m05_regslice_6' is unconnected for instance 'm05_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29909]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m05_regslice_6' is unconnected for instance 'm05_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29909]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_microblaze_0_axi_periph_imp_m05_regslice_6' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29909]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'base_microblaze_0_axi_periph_imp_m06_regslice_6' is unconnected for instance 'm06_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:31711]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'base_microblaze_0_axi_periph_imp_m06_regslice_6' is unconnected for instance 'm06_regslice' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:31711]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_microblaze_0_axi_periph_imp_m06_regslice_6' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:31711]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'base_rst_clk_wiz_1_100M_2' is unconnected for instance 'rst_clk_wiz_1_100M' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:20306]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_2' has 10 connections declared, but only 9 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:20306]
WARNING: [Synth 8-7071] port 'generateout1' of module 'base_timer_7' is unconnected for instance 'timer' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:20350]
WARNING: [Synth 8-7023] instance 'timer' of module 'base_timer_7' has 26 connections declared, but only 25 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:20350]
WARNING: [Synth 8-7071] port 'gpo' of module 'base_iic_0_0' is unconnected for instance 'iic_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:16946]
WARNING: [Synth 8-7023] instance 'iic_0' of module 'base_iic_0_0' has 27 connections declared, but only 26 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:16946]
WARNING: [Synth 8-7071] port 'gpo' of module 'base_iic_1_0' is unconnected for instance 'iic_1' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:16973]
WARNING: [Synth 8-7023] instance 'iic_1' of module 'base_iic_1_0' has 27 connections declared, but only 26 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:16973]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_dlmb_v10_3' is unconnected for instance 'dlmb_v10' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22363]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'base_dlmb_v10_3' has 25 connections declared, but only 24 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22363]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'base_ilmb_v10_3' is unconnected for instance 'ilmb_v10' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22388]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'base_ilmb_v10_3' has 25 connections declared, but only 24 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22388]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'base_lmb_bram_3' has 16 connections declared, but only 14 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22413]
WARNING: [Synth 8-7023] instance 'mb' of module 'base_mb_3' has 52 connections declared, but only 51 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21084]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_microblaze_0_axi_periph_imp_m00_regslice_7' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:24342]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_microblaze_0_axi_periph_imp_m01_regslice_7' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:25160]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_microblaze_0_axi_periph_imp_m03_regslice_7' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:27845]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_microblaze_0_axi_periph_imp_m04_regslice_7' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29747]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_microblaze_0_axi_periph_imp_m05_regslice_7' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:30557]
WARNING: [Synth 8-7023] instance 'm06_regslice' of module 'base_microblaze_0_axi_periph_imp_m06_regslice_7' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:30881]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'base_microblaze_0_axi_periph_imp_m07_regslice_7' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:32325]
WARNING: [Synth 8-7023] instance 'm08_regslice' of module 'base_microblaze_0_axi_periph_imp_m08_regslice_3' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:33475]
WARNING: [Synth 8-7023] instance 'm09_regslice' of module 'base_microblaze_0_axi_periph_imp_m09_regslice_3' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:33799]
WARNING: [Synth 8-7023] instance 'm10_regslice' of module 'base_microblaze_0_axi_periph_imp_m10_regslice_3' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:34285]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'base_rst_clk_wiz_1_100M_3' has 10 connections declared, but only 9 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:21459]
WARNING: [Synth 8-7023] instance 'timer_0' of module 'base_timer_0_1' has 26 connections declared, but only 24 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:39594]
WARNING: [Synth 8-7023] instance 'timer_1' of module 'base_timer_1_1' has 26 connections declared, but only 24 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:39619]
WARNING: [Synth 8-7023] instance 'ps7_0' of module 'base_ps7_0_0' has 246 connections declared, but only 235 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:1958]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_ps7_0_axi_periph_imp_m00_regslice_0' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:24018]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'base_ps7_0_axi_periph_imp_m02_regslice_0' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:26271]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_ps7_0_axi_periph_imp_m03_regslice_0' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28169]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_ps7_0_axi_periph_imp_m04_regslice_0' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:29585]
WARNING: [Synth 8-7023] instance 'm05_regslice' of module 'base_ps7_0_axi_periph_imp_m05_regslice_0' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:30233]
WARNING: [Synth 8-7023] instance 'm07_regslice' of module 'base_ps7_0_axi_periph_imp_m07_regslice_0' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:32487]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_ps7_0_axi_periph1_imp_m00_regslice_0' has 72 connections declared, but only 68 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:23664]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_ps7_0_axi_periph1_imp_m01_regslice_0' has 72 connections declared, but only 68 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:25909]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'base_ps7_0_axi_periph1_imp_m02_regslice_0' has 72 connections declared, but only 68 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:27033]
WARNING: [Synth 8-7023] instance 'm03_regslice' of module 'base_ps7_0_axi_periph1_imp_m03_regslice_0' has 72 connections declared, but only 68 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28421]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'base_ps7_0_axi_periph1_imp_s00_regslice_0' has 72 connections declared, but only 70 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:35970]
WARNING: [Synth 8-689] width (12) of port connection 'm_axi_wstrb' does not match port width (16) of module 'base_ps7_0_axi_periph_1_imp_xbar_0' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:15171]
WARNING: [Synth 8-7023] instance 'xbar' of module 'base_ps7_0_axi_periph_1_imp_xbar_0' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:15153]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk0' of module 'base_rst_ps7_0_fclk0_0' has 10 connections declared, but only 7 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:2719]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk1' of module 'base_rst_ps7_0_fclk1_0' has 10 connections declared, but only 7 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:2727]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_fclk3' of module 'base_rst_ps7_0_fclk3_0' has 10 connections declared, but only 7 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:2735]
WARNING: [Synth 8-7023] instance 'slice_pmodb_gpio' of module 'base_slice_pmodb_gpio_0' has 6 connections declared, but only 5 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:2743]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'base_axi_dma_0_0' has 43 connections declared, but only 41 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:39826]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'base_axis_data_fifo_0_0' has 22 connections declared, but only 16 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:39868]
WARNING: [Synth 8-7023] instance 'trace_cntrl_64_0' of module 'base_trace_cntrl_64_0_0' has 38 connections declared, but only 36 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:39887]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'base_axi_dma_0_1' has 43 connections declared, but only 41 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:40106]
WARNING: [Synth 8-7023] instance 'axis_data_fifo_0' of module 'base_axis_data_fifo_0_1' has 22 connections declared, but only 16 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:40148]
WARNING: [Synth 8-7023] instance 'trace_cntrl_32_0' of module 'base_trace_cntrl_32_0_0' has 38 connections declared, but only 36 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:40167]
WARNING: [Synth 8-7023] instance 'm00_regslice' of module 'base_axi_interconnect_0_imp_m00_regslice_0' has 40 connections declared, but only 37 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:22582]
WARNING: [Synth 8-7023] instance 'm01_regslice' of module 'base_axi_interconnect_0_imp_m01_regslice_0' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:25386]
WARNING: [Synth 8-7023] instance 'm02_regslice' of module 'base_axi_interconnect_0_imp_m02_regslice_0' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:27404]
WARNING: [Synth 8-7023] instance 'm04_regslice' of module 'base_axi_interconnect_0_imp_m04_regslice_0' has 40 connections declared, but only 38 given [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:28937]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (1) of port connection 's_axi_awready' does not match port width (2) of module 'base_axi_mem_intercon_imp_xbar_1' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:6175]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_bresp' does not match port width (4) of module 'base_axi_mem_intercon_imp_xbar_1' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:6179]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_bvalid' does not match port width (2) of module 'base_axi_mem_intercon_imp_xbar_1' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:6180]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_wready' does not match port width (2) of module 'base_axi_mem_intercon_imp_xbar_1' [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/synth/base.v:6189]
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In108[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In109[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In110[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In111[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In112[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In113[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In114[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port In115[0] in module xlconcat_v2_1_7_xlconcat__parameterized11 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1631.973 ; gain = 724.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1631.973 ; gain = 724.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1631.973 ; gain = 724.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.377 . Memory (MB): peak = 1631.973 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_address_remap_0_0/base_address_remap_0_0/base_address_remap_0_0_in_context.xdc] for cell 'base_i/address_remap_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_address_remap_0_0/base_address_remap_0_0/base_address_remap_0_0_in_context.xdc] for cell 'base_i/address_remap_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0_in_context.xdc] for cell 'base_i/audio_codec_ctrl_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0/base_audio_codec_ctrl_0_0_in_context.xdc] for cell 'base_i/audio_codec_ctrl_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_xbar_0/base_axi_interconnect_0_imp_xbar_0/base_axi_interconnect_0_imp_xbar_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_xbar_0/base_axi_interconnect_0_imp_xbar_0/base_axi_interconnect_0_imp_xbar_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/xbar'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_pc_0/base_axi_interconnect_0_imp_auto_pc_0/base_axi_interconnect_0_imp_auto_pc_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_pc_0/base_axi_interconnect_0_imp_auto_pc_0/base_axi_interconnect_0_imp_auto_pc_0_in_context.xdc] for cell 'base_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_xbar_0/base_axi_mem_intercon_imp_xbar_0/base_axi_mem_intercon_imp_xbar_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_xbar_0/base_axi_mem_intercon_imp_xbar_0/base_axi_mem_intercon_imp_xbar_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/xbar'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_pc_0/base_axi_mem_intercon_imp_auto_pc_0/base_axi_mem_intercon_imp_auto_pc_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_pc_0/base_axi_mem_intercon_imp_auto_pc_0/base_axi_mem_intercon_imp_auto_pc_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_pc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_us_0/base_axi_mem_intercon_imp_auto_us_0/base_axi_mem_intercon_imp_auto_us_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_us_0/base_axi_mem_intercon_imp_auto_us_0/base_axi_mem_intercon_imp_auto_us_0_in_context.xdc] for cell 'base_i/axi_mem_intercon/s00_couplers/auto_us'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_pc_1/base_axi_mem_intercon_imp_auto_pc_1/base_axi_mem_intercon_imp_auto_pc_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_pc_1/base_axi_mem_intercon_imp_auto_pc_1/base_axi_mem_intercon_imp_auto_pc_1_in_context.xdc] for cell 'base_i/axi_mem_intercon/s01_couplers/auto_pc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_protocol_convert_0_0/base_axi_protocol_convert_0_0/base_axi_protocol_convert_0_0_in_context.xdc] for cell 'base_i/axi_protocol_convert_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_protocol_convert_0_0/base_axi_protocol_convert_0_0/base_axi_protocol_convert_0_0_in_context.xdc] for cell 'base_i/axi_protocol_convert_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0/base_btns_gpio_0_in_context.xdc] for cell 'base_i/btns_gpio'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_btns_gpio_0/base_btns_gpio_0/base_btns_gpio_0_in_context.xdc] for cell 'base_i/btns_gpio'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_in_context.xdc] for cell 'base_i/clk_wiz_10MHz'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0/base_clk_wiz_10MHz_0_in_context.xdc] for cell 'base_i/clk_wiz_10MHz'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0/base_arduino_gpio_0_in_context.xdc] for cell 'base_i/iop_arduino/arduino_gpio'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_arduino_gpio_0/base_arduino_gpio_0/base_arduino_gpio_0_in_context.xdc] for cell 'base_i/iop_arduino/arduino_gpio'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_arduino/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_arduino/dff_en_reset_vector_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/iic_direct'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_direct_0/base_iic_direct_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_arduino/iic_direct'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_0/base_intc_0/base_intc_0_in_context.xdc] for cell 'base_i/iop_arduino/intc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_0/base_intc_0/base_intc_0_in_context.xdc] for cell 'base_i/iop_arduino/intc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_0/base_intr_0/base_intr_0_in_context.xdc] for cell 'base_i/iop_arduino/intr'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_0/base_intr_0/base_intr_0_in_context.xdc] for cell 'base_i/iop_arduino/intr'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_io_switch_0/base_io_switch_0/base_io_switch_0_in_context.xdc] for cell 'base_i/iop_arduino/io_switch'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_io_switch_0/base_io_switch_0/base_io_switch_0_in_context.xdc] for cell 'base_i/iop_arduino/io_switch'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dlmb_v10_0/base_dlmb_v10_0/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/dlmb_v10'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dlmb_v10_0/base_dlmb_v10_0/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/dlmb_v10'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ilmb_v10_0/base_ilmb_v10_0/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/ilmb_v10'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ilmb_v10_0/base_ilmb_v10_0/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/ilmb_v10'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_0/base_lmb_bram_0/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_0/base_lmb_bram_0/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_arduino/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0/base_mb_0_in_context.xdc] for cell 'base_i/iop_arduino/mb'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_0/base_mb_0/base_mb_0_in_context.xdc] for cell 'base_i/iop_arduino/mb'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_arduino/mb_bram_ctrl'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_arduino/mb_bram_ctrl'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_xbar_0/base_microblaze_0_axi_periph_imp_xbar_0/base_microblaze_0_axi_periph_imp_xbar_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_xbar_0/base_microblaze_0_axi_periph_imp_xbar_0/base_microblaze_0_axi_periph_imp_xbar_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_4/base_microblaze_0_axi_periph_imp_s00_regslice_4/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_4/base_microblaze_0_axi_periph_imp_s00_regslice_4/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_4/base_microblaze_0_axi_periph_imp_m00_regslice_4/base_microblaze_0_axi_periph_imp_m06_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_4/base_microblaze_0_axi_periph_imp_m00_regslice_4/base_microblaze_0_axi_periph_imp_m06_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_4/base_microblaze_0_axi_periph_imp_m01_regslice_4/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_4/base_microblaze_0_axi_periph_imp_m01_regslice_4/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_4/base_microblaze_0_axi_periph_imp_m02_regslice_4/base_microblaze_0_axi_periph_imp_m02_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_4/base_microblaze_0_axi_periph_imp_m02_regslice_4/base_microblaze_0_axi_periph_imp_m02_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_4/base_microblaze_0_axi_periph_imp_m03_regslice_4/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_4/base_microblaze_0_axi_periph_imp_m03_regslice_4/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_4/base_microblaze_0_axi_periph_imp_m04_regslice_4/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_4/base_microblaze_0_axi_periph_imp_m04_regslice_4/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_4/base_microblaze_0_axi_periph_imp_m05_regslice_4/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_4/base_microblaze_0_axi_periph_imp_m05_regslice_4/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_4/base_microblaze_0_axi_periph_imp_m06_regslice_4/base_microblaze_0_axi_periph_imp_m06_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_4/base_microblaze_0_axi_periph_imp_m06_regslice_4/base_microblaze_0_axi_periph_imp_m06_regslice_7_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_4/base_microblaze_0_axi_periph_imp_m07_regslice_4/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_4/base_microblaze_0_axi_periph_imp_m07_regslice_4/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m08_regslice_2/base_microblaze_0_axi_periph_imp_m08_regslice_2/base_microblaze_0_axi_periph_imp_m08_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m08_regslice_2/base_microblaze_0_axi_periph_imp_m08_regslice_2/base_microblaze_0_axi_periph_imp_m08_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m09_regslice_2/base_microblaze_0_axi_periph_imp_m09_regslice_2/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m09_regslice_2/base_microblaze_0_axi_periph_imp_m09_regslice_2/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m10_regslice_2/base_microblaze_0_axi_periph_imp_m10_regslice_2/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m10_regslice_2/base_microblaze_0_axi_periph_imp_m10_regslice_2/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m11_regslice_2/base_microblaze_0_axi_periph_imp_m11_regslice_2/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m11_regslice_2/base_microblaze_0_axi_periph_imp_m11_regslice_2/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m12_regslice_0/base_microblaze_0_axi_periph_imp_m12_regslice_0/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m12_regslice_0/base_microblaze_0_axi_periph_imp_m12_regslice_0/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m12_couplers/m12_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m13_regslice_0/base_microblaze_0_axi_periph_imp_m13_regslice_0/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m13_regslice_0/base_microblaze_0_axi_periph_imp_m13_regslice_0/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m13_couplers/m13_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m14_regslice_0/base_microblaze_0_axi_periph_imp_m14_regslice_0/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m14_regslice_0/base_microblaze_0_axi_periph_imp_m14_regslice_0/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m14_couplers/m14_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m15_regslice_0/base_microblaze_0_axi_periph_imp_m15_regslice_0/base_microblaze_0_axi_periph_imp_m15_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m15_regslice_0/base_microblaze_0_axi_periph_imp_m15_regslice_0/base_microblaze_0_axi_periph_imp_m15_regslice_0_in_context.xdc] for cell 'base_i/iop_arduino/microblaze_0_axi_periph/m15_couplers/m15_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_3_in_context.xdc] for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_0/base_rst_clk_wiz_1_100M_3_in_context.xdc] for cell 'base_i/iop_arduino/rst_clk_wiz_1_100M'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_direct_0/base_spi_direct_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_direct'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_shared_0/base_spi_shared_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_arduino/spi_subsystem/spi_shared'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_0_0/base_timer_0_0/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_0_0/base_timer_0_0/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_1_0/base_timer_1_0/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_1'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_1_0/base_timer_1_0/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_1'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_2_0/base_timer_2_0/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_2'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_2_0/base_timer_2_0/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_2'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_3_0/base_timer_3_0/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_3'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_3_0/base_timer_3_0/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_3'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_4_0/base_timer_4_0/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_4'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_4_0/base_timer_4_0/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_4'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_5_0/base_timer_5_0/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_5'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_5_0/base_timer_5_0/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_arduino/timers_subsystem/timer_5'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0/base_uartlite_1_in_context.xdc] for cell 'base_i/iop_arduino/uartlite'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_uartlite_0/base_uartlite_0/base_uartlite_1_in_context.xdc] for cell 'base_i/iop_arduino/uartlite'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_xadc_0/base_xadc_0/base_xadc_0_in_context.xdc] for cell 'base_i/iop_arduino/xadc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_xadc_0/base_xadc_0/base_xadc_0_in_context.xdc] for cell 'base_i/iop_arduino/xadc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmoda/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_1/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmoda/dff_en_reset_vector_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_0/base_gpio_0/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmoda/gpio'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_0/base_gpio_0/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmoda/gpio'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_0/base_iic_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmoda/iic'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_0/base_iic_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmoda/iic'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_1/base_intc_1/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmoda/intc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_1/base_intc_1/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmoda/intc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_1/base_intr_1/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmoda/intr'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_1/base_intr_1/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmoda/intr'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_io_switch_1/base_io_switch_1/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmoda/io_switch'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_io_switch_1/base_io_switch_1/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmoda/io_switch'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dlmb_v10_1/base_dlmb_v10_1/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/dlmb_v10'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dlmb_v10_1/base_dlmb_v10_1/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/dlmb_v10'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ilmb_v10_1/base_ilmb_v10_1/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/ilmb_v10'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ilmb_v10_1/base_ilmb_v10_1/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/ilmb_v10'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_1/base_lmb_bram_1/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_1/base_lmb_bram_1/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_1/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_pmoda/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1/base_mb_0_in_context.xdc] for cell 'base_i/iop_pmoda/mb'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_1/base_mb_1/base_mb_0_in_context.xdc] for cell 'base_i/iop_pmoda/mb'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_pmoda/mb_bram_ctrl'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_1/base_mb_bram_ctrl_1/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_pmoda/mb_bram_ctrl'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_xbar_1/base_microblaze_0_axi_periph_imp_xbar_1/base_microblaze_0_axi_periph_imp_xbar_1_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_xbar_1/base_microblaze_0_axi_periph_imp_xbar_1/base_microblaze_0_axi_periph_imp_xbar_1_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_5/base_microblaze_0_axi_periph_imp_s00_regslice_5/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_5/base_microblaze_0_axi_periph_imp_s00_regslice_5/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_5/base_microblaze_0_axi_periph_imp_m00_regslice_5/base_microblaze_0_axi_periph_imp_m06_regslice_7_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_5/base_microblaze_0_axi_periph_imp_m00_regslice_5/base_microblaze_0_axi_periph_imp_m06_regslice_7_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_5/base_microblaze_0_axi_periph_imp_m01_regslice_5/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_5/base_microblaze_0_axi_periph_imp_m01_regslice_5/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_5/base_microblaze_0_axi_periph_imp_m02_regslice_5/base_microblaze_0_axi_periph_imp_m02_regslice_7_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_5/base_microblaze_0_axi_periph_imp_m02_regslice_5/base_microblaze_0_axi_periph_imp_m02_regslice_7_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_5/base_microblaze_0_axi_periph_imp_m03_regslice_5/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_5/base_microblaze_0_axi_periph_imp_m03_regslice_5/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_5/base_microblaze_0_axi_periph_imp_m04_regslice_5/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_5/base_microblaze_0_axi_periph_imp_m04_regslice_5/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_5/base_microblaze_0_axi_periph_imp_m05_regslice_5/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_5/base_microblaze_0_axi_periph_imp_m05_regslice_5/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_5/base_microblaze_0_axi_periph_imp_m06_regslice_5/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_5/base_microblaze_0_axi_periph_imp_m06_regslice_5/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_5/base_microblaze_0_axi_periph_imp_m07_regslice_5/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_5/base_microblaze_0_axi_periph_imp_m07_regslice_5/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_pmoda/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_3_in_context.xdc] for cell 'base_i/iop_pmoda/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_1/base_rst_clk_wiz_1_100M_3_in_context.xdc] for cell 'base_i/iop_pmoda/rst_clk_wiz_1_100M'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_pmoda/spi'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0/base_spi_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_pmoda/spi'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_6/base_timer_6/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_pmoda/timer'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_6/base_timer_6/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_pmoda/timer'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmodb/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_2/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_pmodb/dff_en_reset_vector_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_1/base_gpio_1/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmodb/gpio'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_gpio_1/base_gpio_1/base_gpio_0_in_context.xdc] for cell 'base_i/iop_pmodb/gpio'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_1/base_iic_1/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmodb/iic'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_1/base_iic_1/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_pmodb/iic'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_2/base_intc_2/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmodb/intc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_2/base_intc_2/base_intc_1_in_context.xdc] for cell 'base_i/iop_pmodb/intc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_2/base_intr_2/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmodb/intr'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_2/base_intr_2/base_intr_0_in_context.xdc] for cell 'base_i/iop_pmodb/intr'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_io_switch_2/base_io_switch_2/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmodb/io_switch'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_io_switch_2/base_io_switch_2/base_io_switch_1_in_context.xdc] for cell 'base_i/iop_pmodb/io_switch'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dlmb_v10_2/base_dlmb_v10_2/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/dlmb_v10'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dlmb_v10_2/base_dlmb_v10_2/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/dlmb_v10'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ilmb_v10_2/base_ilmb_v10_2/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/ilmb_v10'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ilmb_v10_2/base_ilmb_v10_2/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/ilmb_v10'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_2/base_lmb_bram_2/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_2/base_lmb_bram_2/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_2/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_pmodb/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2/base_mb_0_in_context.xdc] for cell 'base_i/iop_pmodb/mb'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_2/base_mb_2/base_mb_0_in_context.xdc] for cell 'base_i/iop_pmodb/mb'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_2/base_mb_bram_ctrl_2/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_pmodb/mb_bram_ctrl'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_2/base_mb_bram_ctrl_2/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_pmodb/mb_bram_ctrl'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_xbar_2/base_microblaze_0_axi_periph_imp_xbar_2/base_microblaze_0_axi_periph_imp_xbar_1_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_xbar_2/base_microblaze_0_axi_periph_imp_xbar_2/base_microblaze_0_axi_periph_imp_xbar_1_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_6/base_microblaze_0_axi_periph_imp_s00_regslice_6/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_6/base_microblaze_0_axi_periph_imp_s00_regslice_6/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_6/base_microblaze_0_axi_periph_imp_m00_regslice_6/base_microblaze_0_axi_periph_imp_m06_regslice_7_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_6/base_microblaze_0_axi_periph_imp_m00_regslice_6/base_microblaze_0_axi_periph_imp_m06_regslice_7_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_6/base_microblaze_0_axi_periph_imp_m01_regslice_6/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_6/base_microblaze_0_axi_periph_imp_m01_regslice_6/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_6/base_microblaze_0_axi_periph_imp_m02_regslice_6/base_microblaze_0_axi_periph_imp_m02_regslice_7_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_6/base_microblaze_0_axi_periph_imp_m02_regslice_6/base_microblaze_0_axi_periph_imp_m02_regslice_7_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_6/base_microblaze_0_axi_periph_imp_m03_regslice_6/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_6/base_microblaze_0_axi_periph_imp_m03_regslice_6/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_6/base_microblaze_0_axi_periph_imp_m04_regslice_6/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_6/base_microblaze_0_axi_periph_imp_m04_regslice_6/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_6/base_microblaze_0_axi_periph_imp_m05_regslice_6/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_6/base_microblaze_0_axi_periph_imp_m05_regslice_6/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_6/base_microblaze_0_axi_periph_imp_m06_regslice_6/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_6/base_microblaze_0_axi_periph_imp_m06_regslice_6/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_6/base_microblaze_0_axi_periph_imp_m07_regslice_6/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_6/base_microblaze_0_axi_periph_imp_m07_regslice_6/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_pmodb/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_3_in_context.xdc] for cell 'base_i/iop_pmodb/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_2/base_rst_clk_wiz_1_100M_3_in_context.xdc] for cell 'base_i/iop_pmodb/rst_clk_wiz_1_100M'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_pmodb/spi'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1/base_spi_1/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_pmodb/spi'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_7/base_timer_7/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_pmodb/timer'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_7/base_timer_7/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_pmodb/timer'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_rpi/dff_en_reset_vector_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_3/base_dff_en_reset_vector_0_0_in_context.xdc] for cell 'base_i/iop_rpi/dff_en_reset_vector_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_0_0/base_iic_0_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_0_0/base_iic_0_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_1_0/base_iic_1_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_1'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_iic_1_0/base_iic_1_0/base_iic_direct_0_in_context.xdc] for cell 'base_i/iop_rpi/iic_subsystem/iic_1'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_3/base_intc_3/base_intc_3_in_context.xdc] for cell 'base_i/iop_rpi/intc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intc_3/base_intc_3/base_intc_3_in_context.xdc] for cell 'base_i/iop_rpi/intc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_3/base_intr_3/base_intr_0_in_context.xdc] for cell 'base_i/iop_rpi/intr'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_intr_3/base_intr_3/base_intr_0_in_context.xdc] for cell 'base_i/iop_rpi/intr'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_io_switch_3/base_io_switch_3/base_io_switch_3_in_context.xdc] for cell 'base_i/iop_rpi/io_switch'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_io_switch_3/base_io_switch_3/base_io_switch_3_in_context.xdc] for cell 'base_i/iop_rpi/io_switch'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dlmb_v10_3/base_dlmb_v10_3/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/dlmb_v10'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dlmb_v10_3/base_dlmb_v10_3/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/dlmb_v10'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ilmb_v10_3/base_ilmb_v10_3/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/ilmb_v10'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ilmb_v10_3/base_ilmb_v10_3/base_dlmb_v10_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/ilmb_v10'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_3/base_lmb_bram_3/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_3/base_lmb_bram_3/base_lmb_bram_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram_if_cntlr'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_3/base_lmb_bram_if_cntlr_0_in_context.xdc] for cell 'base_i/iop_rpi/lmb/lmb_bram_if_cntlr'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3/base_mb_0_in_context.xdc] for cell 'base_i/iop_rpi/mb'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_3/base_mb_3/base_mb_0_in_context.xdc] for cell 'base_i/iop_rpi/mb'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_3/base_mb_bram_ctrl_3/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_rpi/mb_bram_ctrl'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mb_bram_ctrl_3/base_mb_bram_ctrl_3/base_mb_bram_ctrl_0_in_context.xdc] for cell 'base_i/iop_rpi/mb_bram_ctrl'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_xbar_3/base_microblaze_0_axi_periph_imp_xbar_3/base_microblaze_0_axi_periph_imp_xbar_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_xbar_3/base_microblaze_0_axi_periph_imp_xbar_3/base_microblaze_0_axi_periph_imp_xbar_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_7/base_microblaze_0_axi_periph_imp_s00_regslice_7/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_s00_regslice_7/base_microblaze_0_axi_periph_imp_s00_regslice_7/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_7/base_microblaze_0_axi_periph_imp_m00_regslice_7/base_microblaze_0_axi_periph_imp_m06_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m00_regslice_7/base_microblaze_0_axi_periph_imp_m00_regslice_7/base_microblaze_0_axi_periph_imp_m06_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_7/base_microblaze_0_axi_periph_imp_m01_regslice_7/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m01_regslice_7/base_microblaze_0_axi_periph_imp_m01_regslice_7/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_7/base_microblaze_0_axi_periph_imp_m02_regslice_7/base_microblaze_0_axi_periph_imp_m02_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m02_regslice_7/base_microblaze_0_axi_periph_imp_m02_regslice_7/base_microblaze_0_axi_periph_imp_m02_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_7/base_microblaze_0_axi_periph_imp_m03_regslice_7/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m03_regslice_7/base_microblaze_0_axi_periph_imp_m03_regslice_7/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_7/base_microblaze_0_axi_periph_imp_m04_regslice_7/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m04_regslice_7/base_microblaze_0_axi_periph_imp_m04_regslice_7/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_7/base_microblaze_0_axi_periph_imp_m05_regslice_7/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m05_regslice_7/base_microblaze_0_axi_periph_imp_m05_regslice_7/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_7/base_microblaze_0_axi_periph_imp_m06_regslice_7/base_microblaze_0_axi_periph_imp_m06_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m06_regslice_7/base_microblaze_0_axi_periph_imp_m06_regslice_7/base_microblaze_0_axi_periph_imp_m06_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_7/base_microblaze_0_axi_periph_imp_m07_regslice_7/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m07_regslice_7/base_microblaze_0_axi_periph_imp_m07_regslice_7/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m08_regslice_3/base_microblaze_0_axi_periph_imp_m08_regslice_3/base_microblaze_0_axi_periph_imp_m08_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m08_regslice_3/base_microblaze_0_axi_periph_imp_m08_regslice_3/base_microblaze_0_axi_periph_imp_m08_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m08_couplers/m08_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m09_regslice_3/base_microblaze_0_axi_periph_imp_m09_regslice_3/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m09_regslice_3/base_microblaze_0_axi_periph_imp_m09_regslice_3/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m09_couplers/m09_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m10_regslice_3/base_microblaze_0_axi_periph_imp_m10_regslice_3/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m10_regslice_3/base_microblaze_0_axi_periph_imp_m10_regslice_3/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m10_couplers/m10_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m11_regslice_3/base_microblaze_0_axi_periph_imp_m11_regslice_3/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_microblaze_0_axi_periph_imp_m11_regslice_3/base_microblaze_0_axi_periph_imp_m11_regslice_3/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/iop_rpi/microblaze_0_axi_periph/m11_couplers/m11_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rpi_gpio_0/base_rpi_gpio_0/base_rpi_gpio_0_in_context.xdc] for cell 'base_i/iop_rpi/rpi_gpio'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rpi_gpio_0/base_rpi_gpio_0/base_rpi_gpio_0_in_context.xdc] for cell 'base_i/iop_rpi/rpi_gpio'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_3_in_context.xdc] for cell 'base_i/iop_rpi/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_3/base_rst_clk_wiz_1_100M_3_in_context.xdc] for cell 'base_i/iop_rpi/rst_clk_wiz_1_100M'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0_0/base_spi_0_0/base_spi_0_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_0_0/base_spi_0_0/base_spi_0_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1_0/base_spi_1_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_1'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_spi_1_0/base_spi_1_0/base_spi_1_0_in_context.xdc] for cell 'base_i/iop_rpi/spi_subsystem/spi_1'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_0_1/base_timer_0_1/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_0_1/base_timer_0_1/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_1_1/base_timer_1_1/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_1'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_timer_1_1/base_timer_1_1/base_timer_1_1_in_context.xdc] for cell 'base_i/iop_rpi/timers_subsystem/timer_1'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_uartlite_1/base_uartlite_1/base_uartlite_1_in_context.xdc] for cell 'base_i/iop_rpi/uartlite'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_uartlite_1/base_uartlite_1/base_uartlite_1_in_context.xdc] for cell 'base_i/iop_rpi/uartlite'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0/base_leds_gpio_0_in_context.xdc] for cell 'base_i/leds_gpio'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_leds_gpio_0/base_leds_gpio_0/base_leds_gpio_0_in_context.xdc] for cell 'base_i/leds_gpio'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0/base_mdm_1_0_in_context.xdc] for cell 'base_i/mdm_1'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_mdm_1_0/base_mdm_1_0/base_mdm_1_0_in_context.xdc] for cell 'base_i/mdm_1'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc] for cell 'base_i/ps7_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_0/base_ps7_0_0/base_ps7_0_0_in_context.xdc] for cell 'base_i/ps7_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/base_ps7_0_axi_periph_imp_xbar_0/base_ps7_0_axi_periph_imp_xbar_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_xbar_0/base_ps7_0_axi_periph_imp_xbar_0/base_ps7_0_axi_periph_imp_xbar_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/xbar'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_s00_regslice_0/base_ps7_0_axi_periph_imp_s00_regslice_0/base_ps7_0_axi_periph_imp_s00_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_s00_regslice_0/base_ps7_0_axi_periph_imp_s00_regslice_0/base_ps7_0_axi_periph_imp_s00_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/s00_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_auto_pc_1/base_ps7_0_axi_periph_imp_auto_pc_1/base_ps7_0_axi_periph_1_imp_auto_pc_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_auto_pc_1/base_ps7_0_axi_periph_imp_auto_pc_1/base_ps7_0_axi_periph_1_imp_auto_pc_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m00_regslice_0/base_ps7_0_axi_periph_imp_m00_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m00_regslice_0/base_ps7_0_axi_periph_imp_m00_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m00_couplers/m00_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m01_regslice_0/base_ps7_0_axi_periph_imp_m01_regslice_0/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m01_regslice_0/base_ps7_0_axi_periph_imp_m01_regslice_0/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m01_couplers/m01_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m02_regslice_0/base_ps7_0_axi_periph_imp_m02_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m02_regslice_0/base_ps7_0_axi_periph_imp_m02_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m02_couplers/m02_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m03_regslice_0/base_ps7_0_axi_periph_imp_m03_regslice_0/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m03_regslice_0/base_ps7_0_axi_periph_imp_m03_regslice_0/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m03_couplers/m03_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m04_regslice_0/base_ps7_0_axi_periph_imp_m04_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m04_regslice_0/base_ps7_0_axi_periph_imp_m04_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m04_couplers/m04_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m05_regslice_0/base_ps7_0_axi_periph_imp_m05_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m05_regslice_0/base_ps7_0_axi_periph_imp_m05_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m05_couplers/m05_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m06_regslice_0/base_ps7_0_axi_periph_imp_m06_regslice_0/base_ps7_0_axi_periph_imp_m06_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m06_regslice_0/base_ps7_0_axi_periph_imp_m06_regslice_0/base_ps7_0_axi_periph_imp_m06_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/m06_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_auto_pc_0/base_ps7_0_axi_periph_imp_auto_pc_0/base_ps7_0_axi_periph_imp_auto_pc_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/auto_pc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_auto_pc_0/base_ps7_0_axi_periph_imp_auto_pc_0/base_ps7_0_axi_periph_imp_auto_pc_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m06_couplers/auto_pc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m07_regslice_0/base_ps7_0_axi_periph_imp_m07_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_imp_m07_regslice_0/base_ps7_0_axi_periph_imp_m07_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/ps7_0_axi_periph/m07_couplers/m07_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_xbar_0/base_ps7_0_axi_periph1_imp_xbar_0/base_ps7_0_axi_periph1_imp_xbar_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/xbar'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_xbar_0/base_ps7_0_axi_periph1_imp_xbar_0/base_ps7_0_axi_periph1_imp_xbar_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/xbar'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_s00_regslice_0/base_ps7_0_axi_periph1_imp_s00_regslice_0/base_ps7_0_axi_periph_imp_m06_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_s00_regslice_0/base_ps7_0_axi_periph1_imp_s00_regslice_0/base_ps7_0_axi_periph_imp_m06_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/s00_couplers/s00_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m00_regslice_0/base_ps7_0_axi_periph1_imp_m00_regslice_0/base_ps7_0_axi_periph1_imp_m01_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m00_regslice_0/base_ps7_0_axi_periph1_imp_m00_regslice_0/base_ps7_0_axi_periph1_imp_m01_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m00_couplers/m00_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m01_regslice_0/base_ps7_0_axi_periph1_imp_m01_regslice_0/base_ps7_0_axi_periph1_imp_m01_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m01_regslice_0/base_ps7_0_axi_periph1_imp_m01_regslice_0/base_ps7_0_axi_periph1_imp_m01_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m01_couplers/m01_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m02_regslice_0/base_ps7_0_axi_periph1_imp_m02_regslice_0/base_ps7_0_axi_periph1_imp_m01_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m02_regslice_0/base_ps7_0_axi_periph1_imp_m02_regslice_0/base_ps7_0_axi_periph1_imp_m01_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m02_couplers/m02_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m03_regslice_0/base_ps7_0_axi_periph1_imp_m03_regslice_0/base_ps7_0_axi_periph1_imp_m01_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph1_imp_m03_regslice_0/base_ps7_0_axi_periph1_imp_m03_regslice_0/base_ps7_0_axi_periph1_imp_m01_regslice_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph1/m03_couplers/m03_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_1_imp_xbar_0/base_ps7_0_axi_periph_1_imp_xbar_0/base_ps7_0_axi_periph_1_imp_xbar_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/xbar'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_1_imp_xbar_0/base_ps7_0_axi_periph_1_imp_xbar_0/base_ps7_0_axi_periph_1_imp_xbar_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/xbar'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_1_imp_auto_pc_0/base_ps7_0_axi_periph_1_imp_auto_pc_0/base_ps7_0_axi_periph_1_imp_auto_pc_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_ps7_0_axi_periph_1_imp_auto_pc_0/base_ps7_0_axi_periph_1_imp_auto_pc_0/base_ps7_0_axi_periph_1_imp_auto_pc_0_in_context.xdc] for cell 'base_i/ps7_0_axi_periph_1/s00_couplers/auto_pc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0/base_rgbleds_gpio_0_in_context.xdc] for cell 'base_i/rgbleds_gpio'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rgbleds_gpio_0/base_rgbleds_gpio_0/base_rgbleds_gpio_0_in_context.xdc] for cell 'base_i/rgbleds_gpio'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0/base_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk0_0/base_rst_ps7_0_fclk0_0/base_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk1'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0/base_rst_ps7_0_fclk1_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk1'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0/base_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk3'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rst_ps7_0_fclk3_0/base_rst_ps7_0_fclk3_0/base_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'base_i/rst_ps7_0_fclk3'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0_in_context.xdc] for cell 'base_i/slice_pmodb_gpio'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0/base_slice_pmodb_gpio_0_in_context.xdc] for cell 'base_i/slice_pmodb_gpio'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0/base_switches_gpio_0_in_context.xdc] for cell 'base_i/switches_gpio'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_switches_gpio_0/base_switches_gpio_0/base_switches_gpio_0_in_context.xdc] for cell 'base_i/switches_gpio'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0/base_system_interrupts_0_in_context.xdc] for cell 'base_i/system_interrupts'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_system_interrupts_0/base_system_interrupts_0/base_system_interrupts_0_in_context.xdc] for cell 'base_i/system_interrupts'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0/base_axi_dma_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axi_dma_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0_0/base_axi_dma_0_0/base_axi_dma_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axi_dma_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axis_data_fifo_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0/base_axis_data_fifo_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/axis_data_fifo_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/trace_cntrl_64_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0/base_trace_cntrl_64_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pi/trace_cntrl_64_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0_1/base_axi_dma_0_1/base_axi_dma_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axi_dma_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dma_0_1/base_axi_dma_0_1/base_axi_dma_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axi_dma_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axis_data_fifo_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1/base_axis_data_fifo_0_1_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/axis_data_fifo_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/trace_cntrl_32_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0/base_trace_cntrl_32_0_0_in_context.xdc] for cell 'base_i/trace_analyzer_pmodb/trace_cntrl_32_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_xbar_1/base_axi_interconnect_0_imp_xbar_1/base_axi_interconnect_0_imp_xbar_1_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/xbar'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_xbar_1/base_axi_interconnect_0_imp_xbar_1/base_axi_interconnect_0_imp_xbar_1_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/xbar'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_s00_regslice_0/base_axi_interconnect_0_imp_s00_regslice_0/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_s00_regslice_0/base_axi_interconnect_0_imp_s00_regslice_0/base_microblaze_0_axi_periph_imp_m11_regslice_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/s00_couplers/s00_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m00_regslice_0/base_axi_interconnect_0_imp_m00_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m00_regslice_0/base_axi_interconnect_0_imp_m00_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m00_couplers/m00_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m01_regslice_0/base_axi_interconnect_0_imp_m01_regslice_0/base_axi_interconnect_0_imp_m07_regslice_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m01_regslice_0/base_axi_interconnect_0_imp_m01_regslice_0/base_axi_interconnect_0_imp_m07_regslice_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/m01_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_0/base_axi_interconnect_0_imp_auto_cc_0/base_axi_interconnect_0_imp_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_0/base_axi_interconnect_0_imp_auto_cc_0/base_axi_interconnect_0_imp_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m01_couplers/auto_cc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m02_regslice_0/base_axi_interconnect_0_imp_m02_regslice_0/base_axi_interconnect_0_imp_m06_regslice_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m02_regslice_0/base_axi_interconnect_0_imp_m02_regslice_0/base_axi_interconnect_0_imp_m06_regslice_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/m02_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_1/base_axi_interconnect_0_imp_auto_cc_1/base_axi_interconnect_0_imp_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_1/base_axi_interconnect_0_imp_auto_cc_1/base_axi_interconnect_0_imp_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m02_couplers/auto_cc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m03_regslice_0/base_axi_interconnect_0_imp_m03_regslice_0/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m03_regslice_0/base_axi_interconnect_0_imp_m03_regslice_0/base_microblaze_0_axi_periph_imp_m10_regslice_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m03_couplers/m03_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m04_regslice_0/base_axi_interconnect_0_imp_m04_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m04_regslice_0/base_axi_interconnect_0_imp_m04_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m04_couplers/m04_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m05_regslice_0/base_axi_interconnect_0_imp_m05_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m05_regslice_0/base_axi_interconnect_0_imp_m05_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m05_couplers/m05_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m06_regslice_0/base_axi_interconnect_0_imp_m06_regslice_0/base_axi_interconnect_0_imp_m06_regslice_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m06_regslice_0/base_axi_interconnect_0_imp_m06_regslice_0/base_axi_interconnect_0_imp_m06_regslice_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/m06_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_2/base_axi_interconnect_0_imp_auto_cc_2/base_axi_interconnect_0_imp_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_2/base_axi_interconnect_0_imp_auto_cc_2/base_axi_interconnect_0_imp_auto_cc_2_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m06_couplers/auto_cc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m07_regslice_0/base_axi_interconnect_0_imp_m07_regslice_0/base_axi_interconnect_0_imp_m07_regslice_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m07_regslice_0/base_axi_interconnect_0_imp_m07_regslice_0/base_axi_interconnect_0_imp_m07_regslice_0_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/m07_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_3/base_axi_interconnect_0_imp_auto_cc_3/base_axi_interconnect_0_imp_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_auto_cc_3/base_axi_interconnect_0_imp_auto_cc_3/base_axi_interconnect_0_imp_auto_cc_3_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m07_couplers/auto_cc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m08_regslice_0/base_axi_interconnect_0_imp_m08_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m08_regslice_0/base_axi_interconnect_0_imp_m08_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m08_couplers/m08_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m09_regslice_0/base_axi_interconnect_0_imp_m09_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_interconnect_0_imp_m09_regslice_0/base_axi_interconnect_0_imp_m09_regslice_0/base_microblaze_0_axi_periph_imp_m05_regslice_7_in_context.xdc] for cell 'base_i/video/axi_interconnect_0/m09_couplers/m09_regslice'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_xbar_1/base_axi_mem_intercon_imp_xbar_1/base_axi_mem_intercon_imp_xbar_1_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/xbar'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_xbar_1/base_axi_mem_intercon_imp_xbar_1/base_axi_mem_intercon_imp_xbar_1_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/xbar'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_pc_2/base_axi_mem_intercon_imp_auto_pc_2/base_axi_mem_intercon_imp_auto_pc_2_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_pc_2/base_axi_mem_intercon_imp_auto_pc_2/base_axi_mem_intercon_imp_auto_pc_2_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s00_couplers/auto_pc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_pc_3/base_axi_mem_intercon_imp_auto_pc_3/base_axi_mem_intercon_imp_auto_pc_3_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_pc_3/base_axi_mem_intercon_imp_auto_pc_3/base_axi_mem_intercon_imp_auto_pc_3_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_pc'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_us_1/base_axi_mem_intercon_imp_auto_us_1/base_axi_mem_intercon_imp_auto_us_1_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_us'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_mem_intercon_imp_auto_us_1/base_axi_mem_intercon_imp_auto_us_1/base_axi_mem_intercon_imp_auto_us_1_in_context.xdc] for cell 'base_i/video/axi_mem_intercon/s01_couplers/auto_us'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0/base_axi_vdma_0_in_context.xdc] for cell 'base_i/video/axi_vdma'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_vdma_0/base_axi_vdma_0/base_axi_vdma_0_in_context.xdc] for cell 'base_i/video/axi_vdma'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_0/base_axis_register_slice_0_0/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_in/axis_register_slice_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_0/base_axis_register_slice_0_0/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_in/axis_register_slice_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_color_convert_0/base_color_convert_0/base_color_convert_0_in_context.xdc] for cell 'base_i/video/hdmi_in/color_convert'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_color_convert_0/base_color_convert_0/base_color_convert_0_in_context.xdc] for cell 'base_i/video/hdmi_in/color_convert'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0/base_axi_gpio_hdmiin_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/axi_gpio_hdmiin'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_color_swap_0_0/base_color_swap_0_0/base_color_swap_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/color_swap_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_color_swap_0_0/base_color_swap_0_0/base_color_swap_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/color_swap_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/dvi2rgb_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_dvi2rgb_0_0/base_dvi2rgb_0_0/base_dvi2rgb_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/dvi2rgb_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0/base_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0/base_vtc_in_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/vtc_in'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_vtc_in_0/base_vtc_in_0/base_vtc_in_0_in_context.xdc] for cell 'base_i/video/hdmi_in/frontend/vtc_in'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_pack_0/base_pixel_pack_0/base_pixel_pack_0_in_context.xdc] for cell 'base_i/video/hdmi_in/pixel_pack'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_pack_0/base_pixel_pack_0/base_pixel_pack_0_in_context.xdc] for cell 'base_i/video/hdmi_in/pixel_pack'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_1/base_axis_register_slice_0_1/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/axis_register_slice_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axis_register_slice_0_1/base_axis_register_slice_0_1/base_axis_register_slice_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/axis_register_slice_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_color_convert_1/base_color_convert_1/base_color_convert_0_in_context.xdc] for cell 'base_i/video/hdmi_out/color_convert'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_color_convert_1/base_color_convert_1/base_color_convert_0_in_context.xdc] for cell 'base_i/video/hdmi_out/color_convert'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dynclk_0/base_axi_dynclk_0/base_axi_dynclk_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/axi_dynclk'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_axi_dynclk_0/base_axi_dynclk_0/base_axi_dynclk_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/axi_dynclk'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_color_swap_0_1/base_color_swap_0_1/base_color_swap_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/color_swap_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_color_swap_0_1/base_color_swap_0_1/base_color_swap_0_1_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/color_swap_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0/base_hdmi_out_hpd_video_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/hdmi_out_hpd_video'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_rgb2dvi_0_0/base_rgb2dvi_0_0/base_rgb2dvi_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/rgb2dvi_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0/base_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/v_axi4s_vid_out_0'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_vtc_out_0/base_vtc_out_0/base_vtc_out_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/vtc_out'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_vtc_out_0/base_vtc_out_0/base_vtc_out_0_in_context.xdc] for cell 'base_i/video/hdmi_out/frontend/vtc_out'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/base_pixel_unpack_0/base_pixel_unpack_0_in_context.xdc] for cell 'base_i/video/hdmi_out/pixel_unpack'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pixel_unpack_0/base_pixel_unpack_0/base_pixel_unpack_0_in_context.xdc] for cell 'base_i/video/hdmi_out/pixel_unpack'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'base_i/video/proc_sys_reset_pixelclk'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0/base_proc_sys_reset_pixelclk_0_in_context.xdc] for cell 'base_i/video/proc_sys_reset_pixelclk'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_pmoda_rpi'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0/base_collector_pmoda_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_pmoda_rpi'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_rpi_27_8'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0/base_collector_rpi_27_8_0_in_context.xdc] for cell 'base_i/wire_distribution_network/collector_rpi_27_8'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_distributor_pmoda_0/base_distributor_pmoda_0/base_distributor_pmoda_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_pmoda'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_distributor_pmoda_0/base_distributor_pmoda_0/base_distributor_pmoda_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_pmoda'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_distributor_rpi_0/base_distributor_rpi_0/base_distributor_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_rpi'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_distributor_rpi_0/base_distributor_rpi_0/base_distributor_rpi_0_in_context.xdc] for cell 'base_i/wire_distribution_network/distributor_rpi'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_o_sel'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_o_sel'
Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_t_sel'
Finished Parsing XDC File [c:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_t_sel_0/base_pmoda_rpi_o_sel_0_in_context.xdc] for cell 'base_i/wire_distribution_network/pmoda_rpi_t_sel'
Parsing XDC File [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1733.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 66 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1733.012 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/spi_subsystem/spi_direct' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_arduino/spi_subsystem/spi_shared' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmoda/spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmoda/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmodb/spi' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_pmodb/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_rpi/lmb/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_rpi/spi_subsystem/spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'base_i/iop_rpi/spi_subsystem/spi_1' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/proc_sys_reset_pixelclk' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/hdmi_in/frontend/v_vid_in_axi4s_0' at clock pin 'vid_io_in_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'base_i/video/hdmi_in/frontend/vtc_in' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1736.695 ; gain = 828.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1736.695 ; gain = 828.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1736.695 ; gain = 828.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1736.695 ; gain = 828.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1736.695 ; gain = 828.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1766.645 ; gain = 858.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1785.176 ; gain = 877.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1798.836 ; gain = 891.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2020.832 ; gain = 1113.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2020.832 ; gain = 1113.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2020.832 ; gain = 1113.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2020.832 ; gain = 1113.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2020.832 ; gain = 1113.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2020.832 ; gain = 1113.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------------+----------+
|      |BlackBox name                                   |Instances |
+------+------------------------------------------------+----------+
|1     |base_address_remap_0_0                          |         1|
|2     |base_audio_codec_ctrl_0_0                       |         1|
|3     |base_axi_interconnect_0_imp_xbar_0              |         1|
|4     |base_axi_interconnect_0_imp_auto_pc_0           |         1|
|5     |base_axi_mem_intercon_imp_xbar_0                |         1|
|6     |base_axi_mem_intercon_imp_auto_pc_0             |         1|
|7     |base_axi_mem_intercon_imp_auto_us_0             |         1|
|8     |base_axi_mem_intercon_imp_auto_pc_1             |         1|
|9     |base_axi_protocol_convert_0_0                   |         1|
|10    |base_btns_gpio_0                                |         1|
|11    |base_clk_wiz_10MHz_0                            |         1|
|12    |base_leds_gpio_0                                |         1|
|13    |base_mdm_1_0                                    |         1|
|14    |base_ps7_0_0                                    |         1|
|15    |base_ps7_0_axi_periph_imp_xbar_0                |         1|
|16    |base_ps7_0_axi_periph_imp_m00_regslice_0        |         1|
|17    |base_ps7_0_axi_periph_imp_m01_regslice_0        |         1|
|18    |base_ps7_0_axi_periph_imp_m02_regslice_0        |         1|
|19    |base_ps7_0_axi_periph_imp_m03_regslice_0        |         1|
|20    |base_ps7_0_axi_periph_imp_m04_regslice_0        |         1|
|21    |base_ps7_0_axi_periph_imp_m05_regslice_0        |         1|
|22    |base_ps7_0_axi_periph_imp_auto_pc_0             |         1|
|23    |base_ps7_0_axi_periph_imp_m06_regslice_0        |         1|
|24    |base_ps7_0_axi_periph_imp_m07_regslice_0        |         1|
|25    |base_ps7_0_axi_periph_imp_auto_pc_1             |         1|
|26    |base_ps7_0_axi_periph_imp_s00_regslice_0        |         1|
|27    |base_ps7_0_axi_periph1_imp_xbar_0               |         1|
|28    |base_ps7_0_axi_periph1_imp_m00_regslice_0       |         1|
|29    |base_ps7_0_axi_periph1_imp_m01_regslice_0       |         1|
|30    |base_ps7_0_axi_periph1_imp_m02_regslice_0       |         1|
|31    |base_ps7_0_axi_periph1_imp_m03_regslice_0       |         1|
|32    |base_ps7_0_axi_periph1_imp_s00_regslice_0       |         1|
|33    |base_ps7_0_axi_periph_1_imp_xbar_0              |         1|
|34    |base_ps7_0_axi_periph_1_imp_auto_pc_0           |         1|
|35    |base_rgbleds_gpio_0                             |         1|
|36    |base_rst_ps7_0_fclk0_0                          |         1|
|37    |base_rst_ps7_0_fclk1_0                          |         1|
|38    |base_rst_ps7_0_fclk3_0                          |         1|
|39    |base_slice_pmodb_gpio_0                         |         1|
|40    |base_switches_gpio_0                            |         1|
|41    |base_system_interrupts_0                        |         1|
|42    |base_arduino_gpio_0                             |         1|
|43    |base_dff_en_reset_vector_0_0                    |         1|
|44    |base_iic_direct_0                               |         1|
|45    |base_intc_0                                     |         1|
|46    |base_intr_0                                     |         1|
|47    |base_io_switch_0                                |         1|
|48    |base_mb_0                                       |         1|
|49    |base_mb_bram_ctrl_0                             |         1|
|50    |base_microblaze_0_axi_periph_imp_xbar_0         |         1|
|51    |base_microblaze_0_axi_periph_imp_m00_regslice_4 |         1|
|52    |base_microblaze_0_axi_periph_imp_m01_regslice_4 |         1|
|53    |base_microblaze_0_axi_periph_imp_m02_regslice_4 |         1|
|54    |base_microblaze_0_axi_periph_imp_m03_regslice_4 |         1|
|55    |base_microblaze_0_axi_periph_imp_m04_regslice_4 |         1|
|56    |base_microblaze_0_axi_periph_imp_m05_regslice_4 |         1|
|57    |base_microblaze_0_axi_periph_imp_m06_regslice_4 |         1|
|58    |base_microblaze_0_axi_periph_imp_m07_regslice_4 |         1|
|59    |base_microblaze_0_axi_periph_imp_m08_regslice_2 |         1|
|60    |base_microblaze_0_axi_periph_imp_m09_regslice_2 |         1|
|61    |base_microblaze_0_axi_periph_imp_m10_regslice_2 |         1|
|62    |base_microblaze_0_axi_periph_imp_m11_regslice_2 |         1|
|63    |base_microblaze_0_axi_periph_imp_m12_regslice_0 |         1|
|64    |base_microblaze_0_axi_periph_imp_m13_regslice_0 |         1|
|65    |base_microblaze_0_axi_periph_imp_m14_regslice_0 |         1|
|66    |base_microblaze_0_axi_periph_imp_m15_regslice_0 |         1|
|67    |base_microblaze_0_axi_periph_imp_s00_regslice_4 |         1|
|68    |base_rst_clk_wiz_1_100M_0                       |         1|
|69    |base_uartlite_0                                 |         1|
|70    |base_xadc_0                                     |         1|
|71    |base_dlmb_v10_0                                 |         1|
|72    |base_ilmb_v10_0                                 |         1|
|73    |base_lmb_bram_0                                 |         1|
|74    |base_lmb_bram_if_cntlr_0                        |         1|
|75    |base_spi_direct_0                               |         1|
|76    |base_spi_shared_0                               |         1|
|77    |base_timer_0_0                                  |         1|
|78    |base_timer_1_0                                  |         1|
|79    |base_timer_2_0                                  |         1|
|80    |base_timer_3_0                                  |         1|
|81    |base_timer_4_0                                  |         1|
|82    |base_timer_5_0                                  |         1|
|83    |base_dff_en_reset_vector_0_1                    |         1|
|84    |base_gpio_0                                     |         1|
|85    |base_iic_0                                      |         1|
|86    |base_intc_1                                     |         1|
|87    |base_intr_1                                     |         1|
|88    |base_io_switch_1                                |         1|
|89    |base_mb_1                                       |         1|
|90    |base_mb_bram_ctrl_1                             |         1|
|91    |base_microblaze_0_axi_periph_imp_xbar_1         |         1|
|92    |base_microblaze_0_axi_periph_imp_m00_regslice_5 |         1|
|93    |base_microblaze_0_axi_periph_imp_m01_regslice_5 |         1|
|94    |base_microblaze_0_axi_periph_imp_m02_regslice_5 |         1|
|95    |base_microblaze_0_axi_periph_imp_m03_regslice_5 |         1|
|96    |base_microblaze_0_axi_periph_imp_m04_regslice_5 |         1|
|97    |base_microblaze_0_axi_periph_imp_m05_regslice_5 |         1|
|98    |base_microblaze_0_axi_periph_imp_m06_regslice_5 |         1|
|99    |base_microblaze_0_axi_periph_imp_m07_regslice_5 |         1|
|100   |base_microblaze_0_axi_periph_imp_s00_regslice_5 |         1|
|101   |base_rst_clk_wiz_1_100M_1                       |         1|
|102   |base_spi_0                                      |         1|
|103   |base_timer_6                                    |         1|
|104   |base_dlmb_v10_1                                 |         1|
|105   |base_ilmb_v10_1                                 |         1|
|106   |base_lmb_bram_1                                 |         1|
|107   |base_lmb_bram_if_cntlr_1                        |         1|
|108   |base_dff_en_reset_vector_0_2                    |         1|
|109   |base_gpio_1                                     |         1|
|110   |base_iic_1                                      |         1|
|111   |base_intc_2                                     |         1|
|112   |base_intr_2                                     |         1|
|113   |base_io_switch_2                                |         1|
|114   |base_mb_2                                       |         1|
|115   |base_mb_bram_ctrl_2                             |         1|
|116   |base_microblaze_0_axi_periph_imp_xbar_2         |         1|
|117   |base_microblaze_0_axi_periph_imp_m00_regslice_6 |         1|
|118   |base_microblaze_0_axi_periph_imp_m01_regslice_6 |         1|
|119   |base_microblaze_0_axi_periph_imp_m02_regslice_6 |         1|
|120   |base_microblaze_0_axi_periph_imp_m03_regslice_6 |         1|
|121   |base_microblaze_0_axi_periph_imp_m04_regslice_6 |         1|
|122   |base_microblaze_0_axi_periph_imp_m05_regslice_6 |         1|
|123   |base_microblaze_0_axi_periph_imp_m06_regslice_6 |         1|
|124   |base_microblaze_0_axi_periph_imp_m07_regslice_6 |         1|
|125   |base_microblaze_0_axi_periph_imp_s00_regslice_6 |         1|
|126   |base_rst_clk_wiz_1_100M_2                       |         1|
|127   |base_spi_1                                      |         1|
|128   |base_timer_7                                    |         1|
|129   |base_dlmb_v10_2                                 |         1|
|130   |base_ilmb_v10_2                                 |         1|
|131   |base_lmb_bram_2                                 |         1|
|132   |base_lmb_bram_if_cntlr_2                        |         1|
|133   |base_dff_en_reset_vector_0_3                    |         1|
|134   |base_intc_3                                     |         1|
|135   |base_intr_3                                     |         1|
|136   |base_io_switch_3                                |         1|
|137   |base_mb_3                                       |         1|
|138   |base_mb_bram_ctrl_3                             |         1|
|139   |base_microblaze_0_axi_periph_imp_xbar_3         |         1|
|140   |base_microblaze_0_axi_periph_imp_m00_regslice_7 |         1|
|141   |base_microblaze_0_axi_periph_imp_m01_regslice_7 |         1|
|142   |base_microblaze_0_axi_periph_imp_m02_regslice_7 |         1|
|143   |base_microblaze_0_axi_periph_imp_m03_regslice_7 |         1|
|144   |base_microblaze_0_axi_periph_imp_m04_regslice_7 |         1|
|145   |base_microblaze_0_axi_periph_imp_m05_regslice_7 |         1|
|146   |base_microblaze_0_axi_periph_imp_m06_regslice_7 |         1|
|147   |base_microblaze_0_axi_periph_imp_m07_regslice_7 |         1|
|148   |base_microblaze_0_axi_periph_imp_m08_regslice_3 |         1|
|149   |base_microblaze_0_axi_periph_imp_m09_regslice_3 |         1|
|150   |base_microblaze_0_axi_periph_imp_m10_regslice_3 |         1|
|151   |base_microblaze_0_axi_periph_imp_m11_regslice_3 |         1|
|152   |base_microblaze_0_axi_periph_imp_s00_regslice_7 |         1|
|153   |base_rpi_gpio_0                                 |         1|
|154   |base_rst_clk_wiz_1_100M_3                       |         1|
|155   |base_uartlite_1                                 |         1|
|156   |base_iic_0_0                                    |         1|
|157   |base_iic_1_0                                    |         1|
|158   |base_dlmb_v10_3                                 |         1|
|159   |base_ilmb_v10_3                                 |         1|
|160   |base_lmb_bram_3                                 |         1|
|161   |base_lmb_bram_if_cntlr_3                        |         1|
|162   |base_spi_0_0                                    |         1|
|163   |base_spi_1_0                                    |         1|
|164   |base_timer_0_1                                  |         1|
|165   |base_timer_1_1                                  |         1|
|166   |base_axi_dma_0_0                                |         1|
|167   |base_axis_data_fifo_0_0                         |         1|
|168   |base_trace_cntrl_64_0_0                         |         1|
|169   |base_axi_dma_0_1                                |         1|
|170   |base_axis_data_fifo_0_1                         |         1|
|171   |base_trace_cntrl_32_0_0                         |         1|
|172   |base_axi_interconnect_0_imp_xbar_1              |         1|
|173   |base_axi_interconnect_0_imp_m00_regslice_0      |         1|
|174   |base_axi_interconnect_0_imp_auto_cc_0           |         1|
|175   |base_axi_interconnect_0_imp_m01_regslice_0      |         1|
|176   |base_axi_interconnect_0_imp_auto_cc_1           |         1|
|177   |base_axi_interconnect_0_imp_m02_regslice_0      |         1|
|178   |base_axi_interconnect_0_imp_m03_regslice_0      |         1|
|179   |base_axi_interconnect_0_imp_m04_regslice_0      |         1|
|180   |base_axi_interconnect_0_imp_m05_regslice_0      |         1|
|181   |base_axi_interconnect_0_imp_auto_cc_2           |         1|
|182   |base_axi_interconnect_0_imp_m06_regslice_0      |         1|
|183   |base_axi_interconnect_0_imp_auto_cc_3           |         1|
|184   |base_axi_interconnect_0_imp_m07_regslice_0      |         1|
|185   |base_axi_interconnect_0_imp_m08_regslice_0      |         1|
|186   |base_axi_interconnect_0_imp_m09_regslice_0      |         1|
|187   |base_axi_interconnect_0_imp_s00_regslice_0      |         1|
|188   |base_axi_mem_intercon_imp_xbar_1                |         1|
|189   |base_axi_mem_intercon_imp_auto_pc_2             |         1|
|190   |base_axi_mem_intercon_imp_auto_pc_3             |         1|
|191   |base_axi_mem_intercon_imp_auto_us_1             |         1|
|192   |base_axi_vdma_0                                 |         1|
|193   |base_proc_sys_reset_pixelclk_0                  |         1|
|194   |base_axis_register_slice_0_0                    |         1|
|195   |base_color_convert_0                            |         1|
|196   |base_pixel_pack_0                               |         1|
|197   |base_axi_gpio_hdmiin_0                          |         1|
|198   |base_color_swap_0_0                             |         1|
|199   |base_dvi2rgb_0_0                                |         1|
|200   |base_v_vid_in_axi4s_0_0                         |         1|
|201   |base_vtc_in_0                                   |         1|
|202   |base_axis_register_slice_0_1                    |         1|
|203   |base_color_convert_1                            |         1|
|204   |base_pixel_unpack_0                             |         1|
|205   |base_axi_dynclk_0                               |         1|
|206   |base_color_swap_0_1                             |         1|
|207   |base_hdmi_out_hpd_video_0                       |         1|
|208   |base_rgb2dvi_0_0                                |         1|
|209   |base_v_axi4s_vid_out_0_0                        |         1|
|210   |base_vtc_out_0                                  |         1|
|211   |base_collector_pmoda_rpi_0                      |         1|
|212   |base_collector_rpi_27_8_0                       |         1|
|213   |base_distributor_pmoda_0                        |         1|
|214   |base_distributor_rpi_0                          |         1|
|215   |base_pmoda_rpi_o_sel_0                          |         1|
|216   |base_pmoda_rpi_t_sel_0                          |         1|
+------+------------------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |base_address_remap_0                          |     1|
|2     |base_arduino_gpio                             |     1|
|3     |base_audio_codec_ctrl_0                       |     1|
|4     |base_axi_dma_0                                |     2|
|6     |base_axi_dynclk                               |     1|
|7     |base_axi_gpio_hdmiin                          |     1|
|8     |base_axi_interconnect_0_imp_auto_cc           |     4|
|12    |base_axi_interconnect_0_imp_auto_pc           |     1|
|13    |base_axi_interconnect_0_imp_m00_regslice      |     1|
|14    |base_axi_interconnect_0_imp_m01_regslice      |     1|
|15    |base_axi_interconnect_0_imp_m02_regslice      |     1|
|16    |base_axi_interconnect_0_imp_m03_regslice      |     1|
|17    |base_axi_interconnect_0_imp_m04_regslice      |     1|
|18    |base_axi_interconnect_0_imp_m05_regslice      |     1|
|19    |base_axi_interconnect_0_imp_m06_regslice      |     1|
|20    |base_axi_interconnect_0_imp_m07_regslice      |     1|
|21    |base_axi_interconnect_0_imp_m08_regslice      |     1|
|22    |base_axi_interconnect_0_imp_m09_regslice      |     1|
|23    |base_axi_interconnect_0_imp_s00_regslice      |     1|
|24    |base_axi_interconnect_0_imp_xbar              |     2|
|26    |base_axi_mem_intercon_imp_auto_pc             |     4|
|30    |base_axi_mem_intercon_imp_auto_us             |     2|
|32    |base_axi_mem_intercon_imp_xbar                |     2|
|34    |base_axi_protocol_convert_0                   |     1|
|35    |base_axi_vdma                                 |     1|
|36    |base_axis_data_fifo_0                         |     2|
|38    |base_axis_register_slice_0                    |     2|
|40    |base_btns_gpio                                |     1|
|41    |base_clk_wiz_10MHz                            |     1|
|42    |base_collector_pmoda_rpi                      |     1|
|43    |base_collector_rpi_27_8                       |     1|
|44    |base_color_convert                            |     2|
|46    |base_color_swap_0                             |     2|
|48    |base_dff_en_reset_vector_0                    |     4|
|52    |base_distributor_pmoda                        |     1|
|53    |base_distributor_rpi                          |     1|
|54    |base_dlmb_v10                                 |     4|
|58    |base_dvi2rgb_0                                |     1|
|59    |base_gpio                                     |     2|
|61    |base_hdmi_out_hpd_video                       |     1|
|62    |base_iic                                      |     1|
|63    |base_iic_0                                    |     1|
|64    |base_iic                                      |     1|
|65    |base_iic_1                                    |     1|
|66    |base_iic_direct                               |     1|
|67    |base_ilmb_v10                                 |     4|
|71    |base_intc                                     |     4|
|75    |base_intr                                     |     4|
|79    |base_io_switch                                |     4|
|83    |base_leds_gpio                                |     1|
|84    |base_lmb_bram                                 |     4|
|88    |base_lmb_bram_if_cntlr                        |     4|
|92    |base_mb                                       |     4|
|96    |base_mb_bram_ctrl                             |     4|
|100   |base_mdm_1                                    |     1|
|101   |base_microblaze_0_axi_periph_imp_m00_regslice |     4|
|105   |base_microblaze_0_axi_periph_imp_m01_regslice |     4|
|109   |base_microblaze_0_axi_periph_imp_m02_regslice |     4|
|113   |base_microblaze_0_axi_periph_imp_m03_regslice |     4|
|117   |base_microblaze_0_axi_periph_imp_m04_regslice |     4|
|121   |base_microblaze_0_axi_periph_imp_m05_regslice |     4|
|125   |base_microblaze_0_axi_periph_imp_m06_regslice |     4|
|129   |base_microblaze_0_axi_periph_imp_m07_regslice |     4|
|133   |base_microblaze_0_axi_periph_imp_m08_regslice |     2|
|135   |base_microblaze_0_axi_periph_imp_m09_regslice |     2|
|137   |base_microblaze_0_axi_periph_imp_m10_regslice |     2|
|139   |base_microblaze_0_axi_periph_imp_m11_regslice |     2|
|141   |base_microblaze_0_axi_periph_imp_m12_regslice |     1|
|142   |base_microblaze_0_axi_periph_imp_m13_regslice |     1|
|143   |base_microblaze_0_axi_periph_imp_m14_regslice |     1|
|144   |base_microblaze_0_axi_periph_imp_m15_regslice |     1|
|145   |base_microblaze_0_axi_periph_imp_s00_regslice |     4|
|149   |base_microblaze_0_axi_periph_imp_xbar         |     4|
|153   |base_pixel_pack                               |     1|
|154   |base_pixel_unpack                             |     1|
|155   |base_pmoda_rpi_o_sel                          |     1|
|156   |base_pmoda_rpi_t_sel                          |     1|
|157   |base_proc_sys_reset_pixelclk                  |     1|
|158   |base_ps7_0                                    |     1|
|159   |base_ps7_0_axi_periph1_imp_m00_regslice       |     1|
|160   |base_ps7_0_axi_periph1_imp_m01_regslice       |     1|
|161   |base_ps7_0_axi_periph1_imp_m02_regslice       |     1|
|162   |base_ps7_0_axi_periph1_imp_m03_regslice       |     1|
|163   |base_ps7_0_axi_periph1_imp_s00_regslice       |     1|
|164   |base_ps7_0_axi_periph1_imp_xbar               |     1|
|165   |base_ps7_0_axi_periph_1_imp_auto_pc           |     1|
|166   |base_ps7_0_axi_periph_1_imp_xbar              |     1|
|167   |base_ps7_0_axi_periph_imp_auto_pc             |     2|
|169   |base_ps7_0_axi_periph_imp_m00_regslice        |     1|
|170   |base_ps7_0_axi_periph_imp_m01_regslice        |     1|
|171   |base_ps7_0_axi_periph_imp_m02_regslice        |     1|
|172   |base_ps7_0_axi_periph_imp_m03_regslice        |     1|
|173   |base_ps7_0_axi_periph_imp_m04_regslice        |     1|
|174   |base_ps7_0_axi_periph_imp_m05_regslice        |     1|
|175   |base_ps7_0_axi_periph_imp_m06_regslice        |     1|
|176   |base_ps7_0_axi_periph_imp_m07_regslice        |     1|
|177   |base_ps7_0_axi_periph_imp_s00_regslice        |     1|
|178   |base_ps7_0_axi_periph_imp_xbar                |     1|
|179   |base_rgb2dvi_0                                |     1|
|180   |base_rgbleds_gpio                             |     1|
|181   |base_rpi_gpio                                 |     1|
|182   |base_rst_clk_wiz_1_100M                       |     4|
|186   |base_rst_ps7_0_fclk0                          |     1|
|187   |base_rst_ps7_0_fclk1                          |     1|
|188   |base_rst_ps7_0_fclk3                          |     1|
|189   |base_slice_pmodb_gpio                         |     1|
|190   |base_spi                                      |     1|
|191   |base_spi_0                                    |     1|
|192   |base_spi                                      |     1|
|193   |base_spi_1                                    |     1|
|194   |base_spi_direct                               |     1|
|195   |base_spi_shared                               |     1|
|196   |base_switches_gpio                            |     1|
|197   |base_system_interrupts                        |     1|
|198   |base_timer_0                                  |     2|
|200   |base_timer_1                                  |     2|
|202   |base_timer_2                                  |     1|
|203   |base_timer_3                                  |     1|
|204   |base_timer_4                                  |     1|
|205   |base_timer_5                                  |     1|
|206   |base_timer                                    |     2|
|208   |base_trace_cntrl_32_0                         |     1|
|209   |base_trace_cntrl_64_0                         |     1|
|210   |base_uartlite                                 |     2|
|212   |base_v_axi4s_vid_out_0                        |     1|
|213   |base_v_vid_in_axi4s_0                         |     1|
|214   |base_vtc_in                                   |     1|
|215   |base_vtc_out                                  |     1|
|216   |base_xadc                                     |     1|
|217   |IBUF                                          |    21|
|218   |IOBUF                                         |    66|
|219   |OBUF                                          |    18|
+------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 2020.832 ; gain = 1113.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 428 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:36 . Memory (MB): peak = 2020.832 ; gain = 1008.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2020.832 ; gain = 1113.133
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.366 . Memory (MB): peak = 2020.832 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2045.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 66 instances

Synth Design complete | Checksum: 5a55babf
INFO: [Common 17-83] Releasing license: Synthesis
231 Infos, 319 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:00 . Memory (MB): peak = 2045.816 ; gain = 1373.566
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2045.816 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/work/dev/PYNQ/boards/Pynq-Z2/base/base/base.runs/synth_1/base_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file base_wrapper_utilization_synth.rpt -pb base_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 21 20:58:38 2025...
