# RISC-V_MYTH_Workshop

This repository contains all of the information required to create your own 5stage RISC-V pipelined core with support for the Base integer RV32I instruction format using TL-Verilog (Transaction-Level Verilog) on the Makerchip platform conducted by VSD Corp and Redwood EDA.
