## Memory
---
This directory contains memory files (text files) to be read through the Verilog command $readmemb or $readmemh, and is used to set up read-only memory efficiently (since the COE interface takes a lot of manual effort)
