#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5630a3a21a50 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v0x5630a3a5eda0_0 .var "CLK", 0 0;
v0x5630a3a5ee60_0 .var "INSTRUCTION", 31 0;
v0x5630a3a5ef70_0 .net "PC", 31 0, v0x5630a3a5b940_0;  1 drivers
v0x5630a3a5f060_0 .var "RESET", 0 0;
v0x5630a3a5f100 .array "instr_mem", 0 1023, 7 0;
E_0x5630a3a20ae0 .event anyedge, v0x5630a3a5b940_0;
S_0x5630a3a21be0 .scope module, "mycpu" "cpu" 2 51, 3 9 0, S_0x5630a3a21a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0x5630a3a5dc20_0 .net "ALUOP", 2 0, v0x5630a3a5d250_0;  1 drivers
v0x5630a3a5dce0_0 .net "ALUSRC", 0 0, v0x5630a3a5d380_0;  1 drivers
v0x5630a3a5ddf0_0 .net "CLK", 0 0, v0x5630a3a5eda0_0;  1 drivers
v0x5630a3a5dee0_0 .net "IMMEDIATE", 7 0, v0x5630a3a5a2d0_0;  1 drivers
v0x5630a3a5dfd0_0 .net "INSTRUCTION", 31 0, v0x5630a3a5ee60_0;  1 drivers
v0x5630a3a5e0c0_0 .net/s "NEGATIVENUMBER", 7 0, v0x5630a3a5db20_0;  1 drivers
v0x5630a3a5e1b0_0 .net "NEMUX", 0 0, v0x5630a3a5d440_0;  1 drivers
v0x5630a3a5e2a0_0 .net "OPCODE", 7 0, v0x5630a3a5a4b0_0;  1 drivers
v0x5630a3a5e3b0_0 .net "PC", 31 0, v0x5630a3a5b940_0;  alias, 1 drivers
v0x5630a3a5e470_0 .net "READREG1", 2 0, v0x5630a3a5a570_0;  1 drivers
v0x5630a3a5e510_0 .net "READREG2", 2 0, v0x5630a3a5a650_0;  1 drivers
v0x5630a3a5e620_0 .net/s "REGOUT1", 7 0, v0x5630a3a5c310_0;  1 drivers
v0x5630a3a5e6e0_0 .net/s "REGOUT2", 7 0, v0x5630a3a5c470_0;  1 drivers
v0x5630a3a5e7a0_0 .net "RESET", 0 0, v0x5630a3a5f060_0;  1 drivers
v0x5630a3a5e890_0 .net/s "WRITEDATA", 7 0, v0x5630a3a58b80_0;  1 drivers
v0x5630a3a5e950_0 .net "WRITEENABLE", 0 0, v0x5630a3a5d610_0;  1 drivers
v0x5630a3a5ea40_0 .net "WRITEREG", 2 0, v0x5630a3a5a780_0;  1 drivers
v0x5630a3a5eb50_0 .net/s "mux1_out", 7 0, L_0x5630a3a6f530;  1 drivers
v0x5630a3a5ec60_0 .net/s "mux2_out", 7 0, L_0x5630a3a6f5d0;  1 drivers
S_0x5630a3a1ebf0 .scope module, "ALU" "alu" 3 70, 4 85 0, S_0x5630a3a21be0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v0x5630a3a59830_0 .net/s "DATA1", 7 0, v0x5630a3a5c310_0;  alias, 1 drivers
v0x5630a3a598f0_0 .net/s "DATA2", 7 0, L_0x5630a3a6f5d0;  alias, 1 drivers
v0x5630a3a599b0_0 .net/s "I0", 7 0, v0x5630a3a59730_0;  1 drivers
v0x5630a3a59a50_0 .net/s "I1", 7 0, v0x5630a3a3af90_0;  1 drivers
v0x5630a3a59b60_0 .net/s "I2", 7 0, v0x5630a3a583e0_0;  1 drivers
v0x5630a3a59cc0_0 .net/s "I3", 7 0, v0x5630a3a592e0_0;  1 drivers
v0x5630a3a59dd0_0 .net/s "RESULT", 7 0, v0x5630a3a58b80_0;  alias, 1 drivers
v0x5630a3a59e90_0 .net "SELECT", 2 0, v0x5630a3a5d250_0;  alias, 1 drivers
S_0x5630a3a1edd0 .scope module, "add_unit" "ADD" 4 96, 4 17 0, S_0x5630a3a1ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x5630a3a368c0_0 .net/s "DATA1", 7 0, v0x5630a3a5c310_0;  alias, 1 drivers
v0x5630a3a3ae90_0 .net/s "DATA2", 7 0, L_0x5630a3a6f5d0;  alias, 1 drivers
v0x5630a3a3af90_0 .var/s "RESULT", 7 0;
E_0x5630a3a20d70 .event anyedge, v0x5630a3a3ae90_0, v0x5630a3a368c0_0;
S_0x5630a3a58170 .scope module, "and_unit" "AND" 4 97, 4 33 0, S_0x5630a3a1ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x5630a3a3a830_0 .net/s "DATA1", 7 0, v0x5630a3a5c310_0;  alias, 1 drivers
v0x5630a3a3a930_0 .net/s "DATA2", 7 0, L_0x5630a3a6f5d0;  alias, 1 drivers
v0x5630a3a583e0_0 .var/s "RESULT", 7 0;
S_0x5630a3a58530 .scope module, "mux_unit" "mux" 4 102, 4 64 0, S_0x5630a3a1ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I0";
    .port_info 1 /INPUT 8 "I1";
    .port_info 2 /INPUT 8 "I2";
    .port_info 3 /INPUT 8 "I3";
    .port_info 4 /INPUT 3 "SELECT";
    .port_info 5 /OUTPUT 8 "RESULT";
v0x5630a3a58810_0 .net/s "I0", 7 0, v0x5630a3a59730_0;  alias, 1 drivers
v0x5630a3a588f0_0 .net/s "I1", 7 0, v0x5630a3a3af90_0;  alias, 1 drivers
v0x5630a3a589e0_0 .net/s "I2", 7 0, v0x5630a3a583e0_0;  alias, 1 drivers
v0x5630a3a58ae0_0 .net/s "I3", 7 0, v0x5630a3a592e0_0;  alias, 1 drivers
v0x5630a3a58b80_0 .var/s "RESULT", 7 0;
v0x5630a3a58cb0_0 .net "SELECT", 2 0, v0x5630a3a5d250_0;  alias, 1 drivers
E_0x5630a39f3510/0 .event anyedge, v0x5630a3a58cb0_0, v0x5630a3a58ae0_0, v0x5630a3a583e0_0, v0x5630a3a3af90_0;
E_0x5630a39f3510/1 .event anyedge, v0x5630a3a58810_0;
E_0x5630a39f3510 .event/or E_0x5630a39f3510/0, E_0x5630a39f3510/1;
S_0x5630a3a58e50 .scope module, "or_unit" "OR" 4 98, 4 48 0, S_0x5630a3a1ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x5630a3a590a0_0 .net/s "DATA1", 7 0, v0x5630a3a5c310_0;  alias, 1 drivers
v0x5630a3a591d0_0 .net/s "DATA2", 7 0, L_0x5630a3a6f5d0;  alias, 1 drivers
v0x5630a3a592e0_0 .var/s "RESULT", 7 0;
S_0x5630a3a593e0 .scope module, "uut" "FORWARD" 4 95, 4 3 0, S_0x5630a3a1ebf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
v0x5630a3a59650_0 .net/s "DATA2", 7 0, L_0x5630a3a6f5d0;  alias, 1 drivers
v0x5630a3a59730_0 .var/s "RESULT", 7 0;
E_0x5630a3a3d600 .event anyedge, v0x5630a3a3ae90_0;
S_0x5630a3a59f90 .scope module, "DECODER" "Instruction_decode" 3 51, 5 20 0, S_0x5630a3a21be0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 8 "IMMEDIATE";
    .port_info 3 /OUTPUT 3 "READREG1";
    .port_info 4 /OUTPUT 3 "READREG2";
    .port_info 5 /OUTPUT 3 "WRITEREG";
v0x5630a3a5a2d0_0 .var "IMMEDIATE", 7 0;
v0x5630a3a5a3d0_0 .net "INSTRUCTION", 31 0, v0x5630a3a5ee60_0;  alias, 1 drivers
v0x5630a3a5a4b0_0 .var "OPCODE", 7 0;
v0x5630a3a5a570_0 .var "READREG1", 2 0;
v0x5630a3a5a650_0 .var "READREG2", 2 0;
v0x5630a3a5a780_0 .var "WRITEREG", 2 0;
E_0x5630a3a5a270 .event anyedge, v0x5630a3a5a3d0_0;
S_0x5630a3a5a960 .scope module, "MUX1" "mux_unit" 3 64, 6 25 0, S_0x5630a3a21be0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0x5630a3a5ab40_0 .net/s "DATA1", 7 0, v0x5630a3a5c470_0;  alias, 1 drivers
v0x5630a3a5ac20_0 .net/s "DATA2", 7 0, v0x5630a3a5db20_0;  alias, 1 drivers
v0x5630a3a5ad00_0 .net/s "OUTPUT", 7 0, L_0x5630a3a6f530;  alias, 1 drivers
v0x5630a3a5adc0_0 .net "select", 0 0, v0x5630a3a5d440_0;  alias, 1 drivers
L_0x5630a3a6f530 .functor MUXZ 8, v0x5630a3a5c470_0, v0x5630a3a5db20_0, v0x5630a3a5d440_0, C4<>;
S_0x5630a3a5af30 .scope module, "MUX2" "mux_unit" 3 67, 6 25 0, S_0x5630a3a21be0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0x5630a3a5b180_0 .net/s "DATA1", 7 0, v0x5630a3a5a2d0_0;  alias, 1 drivers
v0x5630a3a5b290_0 .net/s "DATA2", 7 0, L_0x5630a3a6f530;  alias, 1 drivers
v0x5630a3a5b360_0 .net/s "OUTPUT", 7 0, L_0x5630a3a6f5d0;  alias, 1 drivers
v0x5630a3a5b430_0 .net "select", 0 0, v0x5630a3a5d380_0;  alias, 1 drivers
L_0x5630a3a6f5d0 .functor MUXZ 8, v0x5630a3a5a2d0_0, L_0x5630a3a6f530, v0x5630a3a5d380_0, C4<>;
S_0x5630a3a5b580 .scope module, "PCUNIT" "pc_unit" 3 48, 7 30 0, S_0x5630a3a21be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 32 "PC";
v0x5630a3a5b860_0 .net "CLK", 0 0, v0x5630a3a5eda0_0;  alias, 1 drivers
v0x5630a3a5b940_0 .var "PC", 31 0;
v0x5630a3a5ba20_0 .net "RESET", 0 0, v0x5630a3a5f060_0;  alias, 1 drivers
L_0x7f07e57c0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5630a3a5bac0_0 .net/2u *"_ivl_0", 31 0, L_0x7f07e57c0018;  1 drivers
v0x5630a3a5bba0_0 .net "nextpc", 31 0, L_0x5630a3a6f220;  1 drivers
E_0x5630a3a5a190 .event posedge, v0x5630a3a5b860_0;
L_0x5630a3a6f220 .delay 32 (1,1,1) L_0x5630a3a6f220/d;
L_0x5630a3a6f220/d .arith/sum 32, v0x5630a3a5b940_0, L_0x7f07e57c0018;
S_0x5630a3a5bd50 .scope module, "REGFILE" "reg_file" 3 57, 8 2 0, S_0x5630a3a21be0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v0x5630a3a5c0c0_0 .net "CLK", 0 0, v0x5630a3a5eda0_0;  alias, 1 drivers
v0x5630a3a5c180_0 .net/s "IN", 7 0, v0x5630a3a58b80_0;  alias, 1 drivers
v0x5630a3a5c270_0 .net "INADDRESS", 2 0, v0x5630a3a5a780_0;  alias, 1 drivers
v0x5630a3a5c310_0 .var/s "OUT1", 7 0;
v0x5630a3a5c3b0_0 .net "OUT1ADDRESS", 2 0, v0x5630a3a5a570_0;  alias, 1 drivers
v0x5630a3a5c470_0 .var/s "OUT2", 7 0;
v0x5630a3a5c540_0 .net "OUT2ADDRESS", 2 0, v0x5630a3a5a650_0;  alias, 1 drivers
v0x5630a3a5c610_0 .net "RESET", 0 0, v0x5630a3a5f060_0;  alias, 1 drivers
v0x5630a3a5c6e0_0 .net "WRITE", 0 0, v0x5630a3a5d610_0;  alias, 1 drivers
v0x5630a3a5c810_0 .var/s "register0", 7 0;
v0x5630a3a5c8d0_0 .var/s "register1", 7 0;
v0x5630a3a5c9b0_0 .var/s "register2", 7 0;
v0x5630a3a5ca90_0 .var/s "register3", 7 0;
v0x5630a3a5cb70_0 .var/s "register4", 7 0;
v0x5630a3a5cc50_0 .var/s "register5", 7 0;
v0x5630a3a5cd30_0 .var/s "register6", 7 0;
v0x5630a3a5ce10_0 .var/s "register7", 7 0;
E_0x5630a3a5c060 .event anyedge, v0x5630a3a5b860_0, v0x5630a3a5a650_0, v0x5630a3a5a570_0;
S_0x5630a3a5d010 .scope module, "control" "control_unit" 3 54, 9 1 0, S_0x5630a3a21be0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "ALUSRC";
    .port_info 3 /OUTPUT 3 "ALUOP";
    .port_info 4 /OUTPUT 1 "NEMUX";
v0x5630a3a5d250_0 .var "ALUOP", 2 0;
v0x5630a3a5d380_0 .var "ALUSRC", 0 0;
v0x5630a3a5d440_0 .var "NEMUX", 0 0;
v0x5630a3a5d540_0 .net "OPCODE", 7 0, v0x5630a3a5a4b0_0;  alias, 1 drivers
v0x5630a3a5d610_0 .var "WRITEENABLE", 0 0;
E_0x5630a3a5d1d0 .event anyedge, v0x5630a3a5a4b0_0;
S_0x5630a3a5d730 .scope module, "twos" "twos_commplement" 3 60, 10 26 0, S_0x5630a3a21be0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /OUTPUT 8 "DATA_OUT";
v0x5630a3a5d9f0_0 .net "DATA_IN", 7 0, v0x5630a3a5c470_0;  alias, 1 drivers
v0x5630a3a5db20_0 .var/s "DATA_OUT", 7 0;
E_0x5630a3a5d970 .event anyedge, v0x5630a3a5ab40_0;
    .scope S_0x5630a3a5b580;
T_0 ;
    %wait E_0x5630a3a5a190;
    %load/vec4 v0x5630a3a5ba20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5630a3a5b940_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5630a3a5bba0_0;
    %assign/vec4 v0x5630a3a5b940_0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5630a3a59f90;
T_1 ;
    %wait E_0x5630a3a5a270;
    %load/vec4 v0x5630a3a5a3d0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5630a3a5a4b0_0, 0, 8;
    %load/vec4 v0x5630a3a5a3d0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5630a3a5a570_0, 0, 3;
    %load/vec4 v0x5630a3a5a3d0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5630a3a5a650_0, 0, 3;
    %load/vec4 v0x5630a3a5a3d0_0;
    %parti/s 3, 16, 6;
    %store/vec4 v0x5630a3a5a780_0, 0, 3;
    %load/vec4 v0x5630a3a5a3d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5630a3a5a2d0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5630a3a5d010;
T_2 ;
    %wait E_0x5630a3a5d1d0;
    %delay 1, 0;
    %load/vec4 v0x5630a3a5d540_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a3a5d610_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5630a3a5d250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a3a5d380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a3a5d440_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5630a3a5d540_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a3a5d610_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5630a3a5d250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a3a5d380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a3a5d440_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5630a3a5d540_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a3a5d610_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5630a3a5d250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a3a5d380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a3a5d440_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5630a3a5d540_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a3a5d610_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5630a3a5d250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a3a5d380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a3a5d440_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x5630a3a5d540_0;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a3a5d610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5630a3a5d250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a3a5d380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a3a5d440_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x5630a3a5d540_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a3a5d610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5630a3a5d250_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a3a5d380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a3a5d440_0, 0, 1;
T_2.10 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5630a3a5bd50;
T_3 ;
    %wait E_0x5630a3a5a190;
    %load/vec4 v0x5630a3a5c610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5630a3a5c810_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5630a3a5c8d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5630a3a5c9b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5630a3a5ca90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5630a3a5cb70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5630a3a5cc50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5630a3a5cd30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5630a3a5ce10_0, 0, 8;
T_3.0 ;
    %load/vec4 v0x5630a3a5c6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %delay 1, 0;
    %load/vec4 v0x5630a3a5c270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %jmp T_3.12;
T_3.4 ;
    %load/vec4 v0x5630a3a5c180_0;
    %store/vec4 v0x5630a3a5c810_0, 0, 8;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x5630a3a5c180_0;
    %store/vec4 v0x5630a3a5c8d0_0, 0, 8;
    %jmp T_3.12;
T_3.6 ;
    %load/vec4 v0x5630a3a5c180_0;
    %store/vec4 v0x5630a3a5c9b0_0, 0, 8;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x5630a3a5c180_0;
    %store/vec4 v0x5630a3a5ca90_0, 0, 8;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x5630a3a5c180_0;
    %store/vec4 v0x5630a3a5cb70_0, 0, 8;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v0x5630a3a5c180_0;
    %store/vec4 v0x5630a3a5cc50_0, 0, 8;
    %jmp T_3.12;
T_3.10 ;
    %load/vec4 v0x5630a3a5c180_0;
    %store/vec4 v0x5630a3a5cd30_0, 0, 8;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x5630a3a5c180_0;
    %store/vec4 v0x5630a3a5ce10_0, 0, 8;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5630a3a5bd50;
T_4 ;
    %wait E_0x5630a3a5c060;
    %delay 2, 0;
    %load/vec4 v0x5630a3a5c3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x5630a3a5c810_0;
    %store/vec4 v0x5630a3a5c310_0, 0, 8;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x5630a3a5c8d0_0;
    %store/vec4 v0x5630a3a5c310_0, 0, 8;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x5630a3a5c9b0_0;
    %store/vec4 v0x5630a3a5c310_0, 0, 8;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x5630a3a5ca90_0;
    %store/vec4 v0x5630a3a5c310_0, 0, 8;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x5630a3a5cb70_0;
    %store/vec4 v0x5630a3a5c310_0, 0, 8;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x5630a3a5cc50_0;
    %store/vec4 v0x5630a3a5c310_0, 0, 8;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x5630a3a5cd30_0;
    %store/vec4 v0x5630a3a5c310_0, 0, 8;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x5630a3a5ce10_0;
    %store/vec4 v0x5630a3a5c310_0, 0, 8;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5630a3a5c540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.9 ;
    %load/vec4 v0x5630a3a5c810_0;
    %store/vec4 v0x5630a3a5c470_0, 0, 8;
    %jmp T_4.17;
T_4.10 ;
    %load/vec4 v0x5630a3a5c8d0_0;
    %store/vec4 v0x5630a3a5c470_0, 0, 8;
    %jmp T_4.17;
T_4.11 ;
    %load/vec4 v0x5630a3a5c9b0_0;
    %store/vec4 v0x5630a3a5c470_0, 0, 8;
    %jmp T_4.17;
T_4.12 ;
    %load/vec4 v0x5630a3a5ca90_0;
    %store/vec4 v0x5630a3a5c470_0, 0, 8;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x5630a3a5cb70_0;
    %store/vec4 v0x5630a3a5c470_0, 0, 8;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x5630a3a5cc50_0;
    %store/vec4 v0x5630a3a5c470_0, 0, 8;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x5630a3a5cd30_0;
    %store/vec4 v0x5630a3a5c470_0, 0, 8;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x5630a3a5ce10_0;
    %store/vec4 v0x5630a3a5c470_0, 0, 8;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5630a3a5d730;
T_5 ;
    %wait E_0x5630a3a5d970;
    %delay 1, 0;
    %load/vec4 v0x5630a3a5d9f0_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x5630a3a5db20_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5630a3a593e0;
T_6 ;
    %wait E_0x5630a3a3d600;
    %delay 1, 0;
    %load/vec4 v0x5630a3a59650_0;
    %store/vec4 v0x5630a3a59730_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5630a3a1edd0;
T_7 ;
    %wait E_0x5630a3a20d70;
    %delay 2, 0;
    %load/vec4 v0x5630a3a368c0_0;
    %load/vec4 v0x5630a3a3ae90_0;
    %add;
    %store/vec4 v0x5630a3a3af90_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5630a3a58170;
T_8 ;
    %wait E_0x5630a3a20d70;
    %delay 1, 0;
    %load/vec4 v0x5630a3a3a830_0;
    %load/vec4 v0x5630a3a3a930_0;
    %and;
    %store/vec4 v0x5630a3a583e0_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5630a3a58e50;
T_9 ;
    %wait E_0x5630a3a20d70;
    %delay 1, 0;
    %load/vec4 v0x5630a3a590a0_0;
    %load/vec4 v0x5630a3a591d0_0;
    %or;
    %store/vec4 v0x5630a3a592e0_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5630a3a58530;
T_10 ;
    %wait E_0x5630a39f3510;
    %load/vec4 v0x5630a3a58cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5630a3a58b80_0, 0, 8;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0x5630a3a58810_0;
    %store/vec4 v0x5630a3a58b80_0, 0, 8;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x5630a3a588f0_0;
    %store/vec4 v0x5630a3a58b80_0, 0, 8;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x5630a3a589e0_0;
    %store/vec4 v0x5630a3a58b80_0, 0, 8;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x5630a3a58ae0_0;
    %store/vec4 v0x5630a3a58b80_0, 0, 8;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5630a3a21a50;
T_11 ;
    %wait E_0x5630a3a20ae0;
    %delay 2, 0;
    %load/vec4 v0x5630a3a5ef70_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5630a3a5f100, 4;
    %load/vec4 v0x5630a3a5ef70_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5630a3a5f100, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5630a3a5ef70_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5630a3a5f100, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x5630a3a5ef70_0;
    %load/vec4a v0x5630a3a5f100, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5630a3a5ee60_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5630a3a21a50;
T_12 ;
    %vpi_call 2 43 "$readmemb", "instr_mem.mem", v0x5630a3a5f100 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5630a3a21a50;
T_13 ;
    %vpi_call 2 57 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000011, S_0x5630a3a21a50, v0x5630a3a5c810_0, v0x5630a3a5c8d0_0, v0x5630a3a5c9b0_0, v0x5630a3a5ca90_0, v0x5630a3a5cb70_0, v0x5630a3a5cc50_0, v0x5630a3a5cd30_0, v0x5630a3a5ce10_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a3a5eda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a3a5f060_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a3a5f060_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a3a5f060_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5630a3a21a50;
T_14 ;
    %delay 4, 0;
    %load/vec4 v0x5630a3a5eda0_0;
    %inv;
    %store/vec4 v0x5630a3a5eda0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./CPU.v";
    "./ALU.v";
    "./instruction_memory.v";
    "./MUX_2.v";
    "./PC.v";
    "./RegisterFile.v";
    "./controlUnit.v";
    "./twos_commplement.v";
