// Seed: 3115058886
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input wire id_2,
    input supply1 id_3
);
  assign id_1 = -1;
  wire id_5, id_6, id_7, id_8;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd23,
    parameter id_10 = 32'd37,
    parameter id_14 = 32'd33
) (
    output supply1 id_0,
    inout wor _id_1,
    input supply1 id_2,
    input tri0 id_3
    , id_17,
    input tri1 id_4,
    output supply1 id_5,
    output supply1 id_6,
    input uwire id_7[id_1 : 1  &  1 'b0 -  id_10],
    input tri id_8,
    input tri1 id_9,
    output supply1 _id_10,
    output supply1 id_11
    , id_18,
    input supply1 id_12,
    input uwire id_13,
    input supply0 _id_14,
    output uwire id_15
);
  wire id_19;
  wire [id_14 : 1] id_20, id_21;
  module_0 modCall_1 (
      id_4,
      id_15,
      id_4,
      id_4
  );
  specify
    (id_22 *> id_23) = (1, 1, -1);
  endspecify
endmodule
