// Seed: 3759540658
module module_0 (
    output wire id_0,
    input wand id_1,
    output tri1 id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input wire id_8
);
  assign id_0 = 1 & 1 & 1 < id_7;
  id_10(
      .id_0(id_8), .id_1(1), .id_2(id_8)
  );
  wire id_11;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input wor id_2,
    input wand id_3,
    input tri1 id_4,
    output logic id_5,
    output supply0 id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wire id_9,
    input wor id_10
);
  always @(negedge id_8) begin
    id_5 <= 1;
  end
  module_0(
      id_1, id_7, id_1, id_9, id_7, id_1, id_6, id_8, id_3
  );
endmodule
