Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 22 11:21:15 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file IV_SAMPLE_CTRL_timing_summary_routed.rpt -pb IV_SAMPLE_CTRL_timing_summary_routed.pb -rpx IV_SAMPLE_CTRL_timing_summary_routed.rpx -warn_on_violation
| Design       : IV_SAMPLE_CTRL
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: ADC_DATA_RDY_IN (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   22          inf        0.000                      0                   22           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC_DATA_IN[1]
                            (input port)
  Destination:            DATA_TO_MEM_DIST_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.617ns  (logic 5.322ns (39.081%)  route 8.295ns (60.919%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  ADC_DATA_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    ADC_DATA_IN[1]
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  ADC_DATA_IN_IBUF[1]_inst/O
                         net (fo=1, routed)           5.116     6.573    ADC_DATA_IN_IBUF[1]
    SLICE_X65Y64         LUT2 (Prop_lut2_I0_O)        0.152     6.725 r  DATA_TO_MEM_DIST_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.179     9.904    DATA_TO_MEM_DIST_OUT_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         3.713    13.617 r  DATA_TO_MEM_DIST_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.617    DATA_TO_MEM_DIST_OUT[1]
    W7                                                                r  DATA_TO_MEM_DIST_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADDR_FROM_INT_MEM_IN[3]
                            (input port)
  Destination:            ADDR_TO_MEM_DIST_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.476ns  (logic 5.118ns (37.981%)  route 8.357ns (62.019%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  ADDR_FROM_INT_MEM_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    ADDR_FROM_INT_MEM_IN[3]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ADDR_FROM_INT_MEM_IN_IBUF[3]_inst/O
                         net (fo=1, routed)           5.110     6.575    ADDR_FROM_INT_MEM_IN_IBUF[3]
    SLICE_X64Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.699 r  ADDR_TO_MEM_DIST_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.247     9.947    ADDR_TO_MEM_DIST_OUT_OBUF[3]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.476 r  ADDR_TO_MEM_DIST_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.476    ADDR_TO_MEM_DIST_OUT[3]
    W6                                                                r  ADDR_TO_MEM_DIST_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLK_FROM_INT_MEM_IN
                            (input port)
  Destination:            CLK_TO_MEM_DIST_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.091ns  (logic 5.093ns (42.122%)  route 6.998ns (57.878%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  CLK_FROM_INT_MEM_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_FROM_INT_MEM_IN
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  CLK_FROM_INT_MEM_IN_IBUF_inst/O
                         net (fo=1, routed)           4.576     6.032    CLK_FROM_INT_MEM_IN_IBUF
    SLICE_X65Y66         LUT3 (Prop_lut3_I1_O)        0.124     6.156 r  CLK_TO_MEM_DIST_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.422     8.578    CLK_TO_MEM_DIST_OUT_OBUF
    T2                   OBUF (Prop_obuf_I_O)         3.513    12.091 r  CLK_TO_MEM_DIST_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    12.091    CLK_TO_MEM_DIST_OUT
    T2                                                                r  CLK_TO_MEM_DIST_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_FROM_MEM_DIST_IN[1]
                            (input port)
  Destination:            DATA_TO_INT_MEM_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.080ns  (logic 5.311ns (43.966%)  route 6.769ns (56.034%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  DATA_FROM_MEM_DIST_IN[1] (IN)
                         net (fo=0)                   0.000     0.000    DATA_FROM_MEM_DIST_IN[1]
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  DATA_FROM_MEM_DIST_IN_IBUF[1]_inst/O
                         net (fo=1, routed)           5.095     6.543    DATA_FROM_MEM_DIST_IN_IBUF[1]
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.152     6.695 r  DATA_TO_INT_MEM_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.369    DATA_TO_INT_MEM_OUT_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         3.711    12.080 r  DATA_TO_INT_MEM_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.080    DATA_TO_INT_MEM_OUT[1]
    N2                                                                r  DATA_TO_INT_MEM_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_FROM_MEM_DIST_IN[0]
                            (input port)
  Destination:            DATA_TO_INT_MEM_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.014ns  (logic 5.109ns (42.529%)  route 6.904ns (57.471%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  DATA_FROM_MEM_DIST_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    DATA_FROM_MEM_DIST_IN[0]
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  DATA_FROM_MEM_DIST_IN_IBUF[0]_inst/O
                         net (fo=1, routed)           4.600     6.070    DATA_FROM_MEM_DIST_IN_IBUF[0]
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.124     6.194 r  DATA_TO_INT_MEM_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.304     8.498    DATA_TO_INT_MEM_OUT_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.014 r  DATA_TO_INT_MEM_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.014    DATA_TO_INT_MEM_OUT[0]
    P1                                                                r  DATA_TO_INT_MEM_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_FROM_MEM_DIST_IN[3]
                            (input port)
  Destination:            DATA_TO_INT_MEM_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.519ns  (logic 5.315ns (46.145%)  route 6.204ns (53.855%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  DATA_FROM_MEM_DIST_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    DATA_FROM_MEM_DIST_IN[3]
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  DATA_FROM_MEM_DIST_IN_IBUF[3]_inst/O
                         net (fo=1, routed)           4.397     5.847    DATA_FROM_MEM_DIST_IN_IBUF[3]
    SLICE_X64Y80         LUT2 (Prop_lut2_I0_O)        0.150     5.997 r  DATA_TO_INT_MEM_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     7.804    DATA_TO_INT_MEM_OUT_OBUF[3]
    M2                   OBUF (Prop_obuf_I_O)         3.715    11.519 r  DATA_TO_INT_MEM_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.519    DATA_TO_INT_MEM_OUT[3]
    M2                                                                r  DATA_TO_INT_MEM_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            ADDR_TO_MEM_DIST_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.414ns  (logic 5.096ns (44.648%)  route 6.318ns (55.352%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          2.418     3.871    RnW_TO_MEM_DIST_OUT_OBUF
    SLICE_X65Y79         LUT3 (Prop_lut3_I1_O)        0.124     3.995 r  ADDR_TO_MEM_DIST_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.899     7.894    ADDR_TO_MEM_DIST_OUT_OBUF[1]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.414 r  ADDR_TO_MEM_DIST_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.414    ADDR_TO_MEM_DIST_OUT[1]
    U5                                                                r  ADDR_TO_MEM_DIST_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            ADDR_TO_MEM_DIST_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.167ns  (logic 5.285ns (47.332%)  route 5.881ns (52.668%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          2.337     3.790    RnW_TO_MEM_DIST_OUT_OBUF
    SLICE_X65Y79         LUT3 (Prop_lut3_I1_O)        0.120     3.910 r  ADDR_TO_MEM_DIST_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.544     7.454    ADDR_TO_MEM_DIST_OUT_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         3.713    11.167 r  ADDR_TO_MEM_DIST_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.167    ADDR_TO_MEM_DIST_OUT[0]
    W4                                                                r  ADDR_TO_MEM_DIST_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            ADDR_TO_MEM_DIST_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.698ns  (logic 5.079ns (47.479%)  route 5.618ns (52.521%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          2.423     3.876    RnW_TO_MEM_DIST_OUT_OBUF
    SLICE_X65Y79         LUT3 (Prop_lut3_I1_O)        0.124     4.000 r  ADDR_TO_MEM_DIST_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.195     7.195    ADDR_TO_MEM_DIST_OUT_OBUF[2]
    U2                   OBUF (Prop_obuf_I_O)         3.503    10.698 r  ADDR_TO_MEM_DIST_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.698    ADDR_TO_MEM_DIST_OUT[2]
    U2                                                                r  ADDR_TO_MEM_DIST_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DATA_IN[0]
                            (input port)
  Destination:            DATA_TO_MEM_DIST_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.682ns  (logic 5.339ns (49.982%)  route 5.343ns (50.018%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ADC_DATA_IN[0] (IN)
                         net (fo=0)                   0.000     0.000    ADC_DATA_IN[0]
    K3                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  ADC_DATA_IN_IBUF[0]_inst/O
                         net (fo=1, routed)           1.804     3.259    ADC_DATA_IN_IBUF[0]
    SLICE_X65Y66         LUT2 (Prop_lut2_I0_O)        0.150     3.409 r  DATA_TO_MEM_DIST_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.539     6.949    DATA_TO_MEM_DIST_OUT_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733    10.682 r  DATA_TO_MEM_DIST_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.682    DATA_TO_MEM_DIST_OUT[0]
    U7                                                                r  DATA_TO_MEM_DIST_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sample_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sample_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.277ns (68.758%)  route 0.126ns (31.242%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDCE                         0.000     0.000 r  sample_count_reg[2]/C
    SLICE_X64Y79         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  sample_count_reg[2]/Q
                         net (fo=2, routed)           0.126     0.293    sample_count_reg[2]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.403 r  sample_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.403    sample_count_reg[0]_i_1_n_5
    SLICE_X64Y79         FDCE                                         r  sample_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sample_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.313ns (71.321%)  route 0.126ns (28.679%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDCE                         0.000     0.000 r  sample_count_reg[2]/C
    SLICE_X64Y79         FDCE (Prop_fdce_C_Q)         0.167     0.167 r  sample_count_reg[2]/Q
                         net (fo=2, routed)           0.126     0.293    sample_count_reg[2]
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.439 r  sample_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.439    sample_count_reg[0]_i_1_n_4
    SLICE_X64Y79         FDPE                                         r  sample_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sample_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.456ns  (logic 0.282ns (61.814%)  route 0.174ns (38.186%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDCE                         0.000     0.000 r  sample_count_reg[0]/C
    SLICE_X64Y79         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  sample_count_reg[0]/Q
                         net (fo=2, routed)           0.174     0.341    sample_count_reg[0]
    SLICE_X64Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.386 r  sample_count[0]_i_2/O
                         net (fo=1, routed)           0.000     0.386    sample_count[0]_i_2_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.456 r  sample_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.456    sample_count_reg[0]_i_1_n_7
    SLICE_X64Y79         FDCE                                         r  sample_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sample_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sample_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.317ns (64.535%)  route 0.174ns (35.465%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDCE                         0.000     0.000 r  sample_count_reg[0]/C
    SLICE_X64Y79         FDCE (Prop_fdce_C_Q)         0.167     0.167 f  sample_count_reg[0]/Q
                         net (fo=2, routed)           0.174     0.341    sample_count_reg[0]
    SLICE_X64Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.386 r  sample_count[0]_i_2/O
                         net (fo=1, routed)           0.000     0.386    sample_count[0]_i_2_n_0
    SLICE_X64Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.491 r  sample_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.491    sample_count_reg[0]_i_1_n_6
    SLICE_X64Y79         FDCE                                         r  sample_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            sample_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.279ns  (logic 0.220ns (17.224%)  route 1.059ns (82.776%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          1.059     1.279    RnW_TO_MEM_DIST_OUT_OBUF
    SLICE_X64Y79         FDCE                                         f  sample_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            sample_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.279ns  (logic 0.220ns (17.224%)  route 1.059ns (82.776%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          1.059     1.279    RnW_TO_MEM_DIST_OUT_OBUF
    SLICE_X64Y79         FDCE                                         f  sample_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            sample_count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.279ns  (logic 0.220ns (17.224%)  route 1.059ns (82.776%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          1.059     1.279    RnW_TO_MEM_DIST_OUT_OBUF
    SLICE_X64Y79         FDCE                                         f  sample_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            sample_count_reg[3]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.279ns  (logic 0.220ns (17.224%)  route 1.059ns (82.776%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          1.059     1.279    RnW_TO_MEM_DIST_OUT_OBUF
    SLICE_X64Y79         FDPE                                         f  sample_count_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_DnB
                            (input port)
  Destination:            RnW_TO_MEM_DIST_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.429ns (78.982%)  route 0.380ns (21.018%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ADC_DnB (IN)
                         net (fo=0)                   0.000     0.000    ADC_DnB
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  ADC_DnB_IBUF_inst/O
                         net (fo=18, routed)          0.380     0.601    RnW_TO_MEM_DIST_OUT_OBUF
    U1                   OBUF (Prop_obuf_I_O)         1.209     1.809 r  RnW_TO_MEM_DIST_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     1.809    RnW_TO_MEM_DIST_OUT
    U1                                                                r  RnW_TO_MEM_DIST_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_FROM_MEM_DIST_IN[2]
                            (input port)
  Destination:            DATA_TO_INT_MEM_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.545ns (63.124%)  route 0.902ns (36.876%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  DATA_FROM_MEM_DIST_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    DATA_FROM_MEM_DIST_IN[2]
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  DATA_FROM_MEM_DIST_IN_IBUF[2]_inst/O
                         net (fo=1, routed)           0.573     0.790    DATA_FROM_MEM_DIST_IN_IBUF[2]
    SLICE_X65Y79         LUT2 (Prop_lut2_I0_O)        0.049     0.839 r  DATA_TO_INT_MEM_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.330     1.169    DATA_TO_INT_MEM_OUT_OBUF[2]
    N1                   OBUF (Prop_obuf_I_O)         1.278     2.447 r  DATA_TO_INT_MEM_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.447    DATA_TO_INT_MEM_OUT[2]
    N1                                                                r  DATA_TO_INT_MEM_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------





