// Seed: 1783826375
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  rpmos (1, 1, id_6, id_2, 1);
  wire id_8;
  always @(posedge 1'b0) id_4 = id_5 | id_2;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wire id_5,
    output wire id_6,
    input wand id_7,
    input uwire id_8,
    input tri0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input supply0 id_12
);
  wire id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
  assign modCall_1.id_4 = 0;
endmodule
