Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Oct 31 04:17:20 2023
| Host         : YusuxYT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    69          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (69)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (12)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (69)
-------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: CLK_GEN/led_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.767        0.000                      0                 6713        0.035        0.000                      0                 6713        3.000        0.000                       0                  2803  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clkfbout   {0.000 5.000}        10.000          100.000         
  clkout2    {0.000 20.000}       40.000          25.000          
  clkout3    {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.125        0.000                      0                  191        0.152        0.000                      0                  191        3.000        0.000                       0                    91  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout2          36.895        0.000                      0                   20        0.266        0.000                      0                   20       19.500        0.000                       0                    22  
  clkout3          24.015        0.000                      0                 5187        0.035        0.000                      0                 5187       49.500        0.000                       0                  2687  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin         6.279        0.000                      0                   17        0.260        0.000                      0                   17  
sys_clk_pin   clkout3             4.767        0.000                      0                   11        0.263        0.000                      0                   11  
clkout2       clkout3            16.636        0.000                      0                    2        0.163        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 40.487        0.000                      0                 1299        0.408        0.000                      0                 1299  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.920ns (22.508%)  route 3.167ns (77.492%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.648     5.251    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.769 f  uart_tx_ctrl/bitTmr_reg[12]/Q
                         net (fo=2, routed)           0.606     6.374    uart_tx_ctrl/bitTmr_reg[12]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.124     6.498 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.947     7.445    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.569 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.817     8.387    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X11Y98         LUT3 (Prop_lut3_I2_O)        0.154     8.541 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.797     9.338    uart_tx_ctrl/bitTmr
    SLICE_X10Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.528    14.951    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[10]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X10Y98         FDRE (Setup_fdre_C_R)       -0.727    14.463    uart_tx_ctrl/bitTmr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.920ns (22.508%)  route 3.167ns (77.492%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.648     5.251    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.769 f  uart_tx_ctrl/bitTmr_reg[12]/Q
                         net (fo=2, routed)           0.606     6.374    uart_tx_ctrl/bitTmr_reg[12]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.124     6.498 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.947     7.445    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.569 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.817     8.387    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X11Y98         LUT3 (Prop_lut3_I2_O)        0.154     8.541 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.797     9.338    uart_tx_ctrl/bitTmr
    SLICE_X10Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.528    14.951    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[11]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X10Y98         FDRE (Setup_fdre_C_R)       -0.727    14.463    uart_tx_ctrl/bitTmr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.920ns (22.508%)  route 3.167ns (77.492%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.648     5.251    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.769 f  uart_tx_ctrl/bitTmr_reg[12]/Q
                         net (fo=2, routed)           0.606     6.374    uart_tx_ctrl/bitTmr_reg[12]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.124     6.498 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.947     7.445    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.569 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.817     8.387    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X11Y98         LUT3 (Prop_lut3_I2_O)        0.154     8.541 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.797     9.338    uart_tx_ctrl/bitTmr
    SLICE_X10Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.528    14.951    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[8]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X10Y98         FDRE (Setup_fdre_C_R)       -0.727    14.463    uart_tx_ctrl/bitTmr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.920ns (22.508%)  route 3.167ns (77.492%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.648     5.251    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.769 f  uart_tx_ctrl/bitTmr_reg[12]/Q
                         net (fo=2, routed)           0.606     6.374    uart_tx_ctrl/bitTmr_reg[12]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.124     6.498 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.947     7.445    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.569 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.817     8.387    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X11Y98         LUT3 (Prop_lut3_I2_O)        0.154     8.541 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.797     9.338    uart_tx_ctrl/bitTmr
    SLICE_X10Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.528    14.951    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[9]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X10Y98         FDRE (Setup_fdre_C_R)       -0.727    14.463    uart_tx_ctrl/bitTmr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.920ns (23.350%)  route 3.020ns (76.650%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.648     5.251    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.769 f  uart_tx_ctrl/bitTmr_reg[12]/Q
                         net (fo=2, routed)           0.606     6.374    uart_tx_ctrl/bitTmr_reg[12]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.124     6.498 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.947     7.445    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.569 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.817     8.387    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X11Y98         LUT3 (Prop_lut3_I2_O)        0.154     8.541 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.650     9.191    uart_tx_ctrl/bitTmr
    SLICE_X10Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.528    14.951    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
                         clock pessimism              0.300    15.251    
                         clock uncertainty           -0.035    15.215    
    SLICE_X10Y99         FDRE (Setup_fdre_C_R)       -0.727    14.488    uart_tx_ctrl/bitTmr_reg[12]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.920ns (23.350%)  route 3.020ns (76.650%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.648     5.251    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.769 f  uart_tx_ctrl/bitTmr_reg[12]/Q
                         net (fo=2, routed)           0.606     6.374    uart_tx_ctrl/bitTmr_reg[12]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.124     6.498 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.947     7.445    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.569 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.817     8.387    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X11Y98         LUT3 (Prop_lut3_I2_O)        0.154     8.541 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.650     9.191    uart_tx_ctrl/bitTmr
    SLICE_X10Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.528    14.951    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[13]/C
                         clock pessimism              0.300    15.251    
                         clock uncertainty           -0.035    15.215    
    SLICE_X10Y99         FDRE (Setup_fdre_C_R)       -0.727    14.488    uart_tx_ctrl/bitTmr_reg[13]
  -------------------------------------------------------------------
                         required time                         14.488    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.920ns (23.586%)  route 2.981ns (76.414%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.648     5.251    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.769 f  uart_tx_ctrl/bitTmr_reg[12]/Q
                         net (fo=2, routed)           0.606     6.374    uart_tx_ctrl/bitTmr_reg[12]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.124     6.498 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.947     7.445    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.569 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.817     8.387    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X11Y98         LUT3 (Prop_lut3_I2_O)        0.154     8.541 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.611     9.151    uart_tx_ctrl/bitTmr
    SLICE_X10Y97         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.528    14.951    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y97         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[4]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X10Y97         FDRE (Setup_fdre_C_R)       -0.727    14.463    uart_tx_ctrl/bitTmr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.920ns (23.586%)  route 2.981ns (76.414%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.648     5.251    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.769 f  uart_tx_ctrl/bitTmr_reg[12]/Q
                         net (fo=2, routed)           0.606     6.374    uart_tx_ctrl/bitTmr_reg[12]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.124     6.498 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.947     7.445    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.569 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.817     8.387    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X11Y98         LUT3 (Prop_lut3_I2_O)        0.154     8.541 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.611     9.151    uart_tx_ctrl/bitTmr
    SLICE_X10Y97         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.528    14.951    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y97         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[5]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X10Y97         FDRE (Setup_fdre_C_R)       -0.727    14.463    uart_tx_ctrl/bitTmr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.920ns (23.586%)  route 2.981ns (76.414%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.648     5.251    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.769 f  uart_tx_ctrl/bitTmr_reg[12]/Q
                         net (fo=2, routed)           0.606     6.374    uart_tx_ctrl/bitTmr_reg[12]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.124     6.498 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.947     7.445    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.569 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.817     8.387    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X11Y98         LUT3 (Prop_lut3_I2_O)        0.154     8.541 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.611     9.151    uart_tx_ctrl/bitTmr
    SLICE_X10Y97         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.528    14.951    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y97         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[6]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X10Y97         FDRE (Setup_fdre_C_R)       -0.727    14.463    uart_tx_ctrl/bitTmr_reg[6]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.312    

Slack (MET) :             5.312ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/bitTmr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitTmr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.920ns (23.586%)  route 2.981ns (76.414%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.648     5.251    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.518     5.769 f  uart_tx_ctrl/bitTmr_reg[12]/Q
                         net (fo=2, routed)           0.606     6.374    uart_tx_ctrl/bitTmr_reg[12]
    SLICE_X11Y98         LUT3 (Prop_lut3_I0_O)        0.124     6.498 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_4/O
                         net (fo=1, routed)           0.947     7.445    uart_tx_ctrl/FSM_sequential_txState[1]_i_4_n_0
    SLICE_X11Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.569 f  uart_tx_ctrl/FSM_sequential_txState[1]_i_2/O
                         net (fo=3, routed)           0.817     8.387    uart_tx_ctrl/FSM_sequential_txState[1]_i_2_n_0
    SLICE_X11Y98         LUT3 (Prop_lut3_I2_O)        0.154     8.541 r  uart_tx_ctrl/bitTmr[0]_i_1/O
                         net (fo=14, routed)          0.611     9.151    uart_tx_ctrl/bitTmr
    SLICE_X10Y97         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.528    14.951    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y97         FDRE                                         r  uart_tx_ctrl/bitTmr_reg[7]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X10Y97         FDRE (Setup_fdre_C_R)       -0.727    14.463    uart_tx_ctrl/bitTmr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.254ns (48.726%)  route 0.267ns (51.274%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.570     1.489    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  uart_tx_ctrl/bitIndex_reg[20]/Q
                         net (fo=2, routed)           0.124     1.777    uart_tx_ctrl/bitIndex_reg[20]
    SLICE_X9Y100         LUT6 (Prop_lut6_I4_O)        0.045     1.822 f  uart_tx_ctrl/FSM_sequential_txState[0]_i_3/O
                         net (fo=1, routed)           0.144     1.966    uart_tx_ctrl/FSM_sequential_txState[0]_i_3_n_0
    SLICE_X9Y98          LUT6 (Prop_lut6_I5_O)        0.045     2.011 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     2.011    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.847     2.012    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X9Y98          FDRE (Hold_fdre_C_D)         0.092     1.858    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.371ns (66.793%)  route 0.184ns (33.207%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  uart_tx_ctrl/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.184     1.843    uart_tx_ctrl/bitIndex_reg[15]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.997 r  uart_tx_ctrl/bitIndex_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.998    uart_tx_ctrl/bitIndex_reg[12]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.051 r  uart_tx_ctrl/bitIndex_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.051    uart_tx_ctrl/bitIndex_reg[16]_i_1_n_7
    SLICE_X8Y100         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[16]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.894    uart_tx_ctrl/bitIndex_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.384ns (67.553%)  route 0.184ns (32.447%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  uart_tx_ctrl/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.184     1.843    uart_tx_ctrl/bitIndex_reg[15]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.997 r  uart_tx_ctrl/bitIndex_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.998    uart_tx_ctrl/bitIndex_reg[12]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.064 r  uart_tx_ctrl/bitIndex_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.064    uart_tx_ctrl/bitIndex_reg[16]_i_1_n_5
    SLICE_X8Y100         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[18]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.894    uart_tx_ctrl/bitIndex_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.407ns (68.814%)  route 0.184ns (31.186%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  uart_tx_ctrl/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.184     1.843    uart_tx_ctrl/bitIndex_reg[15]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.997 r  uart_tx_ctrl/bitIndex_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.998    uart_tx_ctrl/bitIndex_reg[12]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.087 r  uart_tx_ctrl/bitIndex_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.087    uart_tx_ctrl/bitIndex_reg[16]_i_1_n_6
    SLICE_X8Y100         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[17]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.894    uart_tx_ctrl/bitIndex_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.409ns (68.920%)  route 0.184ns (31.080%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  uart_tx_ctrl/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.184     1.843    uart_tx_ctrl/bitIndex_reg[15]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.997 r  uart_tx_ctrl/bitIndex_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.998    uart_tx_ctrl/bitIndex_reg[12]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.089 r  uart_tx_ctrl/bitIndex_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.089    uart_tx_ctrl/bitIndex_reg[16]_i_1_n_4
    SLICE_X8Y100         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[19]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.894    uart_tx_ctrl/bitIndex_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.411ns (69.024%)  route 0.184ns (30.976%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  uart_tx_ctrl/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.184     1.843    uart_tx_ctrl/bitIndex_reg[15]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.997 r  uart_tx_ctrl/bitIndex_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.998    uart_tx_ctrl/bitIndex_reg[12]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.038 r  uart_tx_ctrl/bitIndex_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    uart_tx_ctrl/bitIndex_reg[16]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.091 r  uart_tx_ctrl/bitIndex_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.091    uart_tx_ctrl/bitIndex_reg[20]_i_1_n_7
    SLICE_X8Y101         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[20]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.134     1.894    uart_tx_ctrl/bitIndex_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.424ns (69.686%)  route 0.184ns (30.314%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  uart_tx_ctrl/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.184     1.843    uart_tx_ctrl/bitIndex_reg[15]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.997 r  uart_tx_ctrl/bitIndex_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.998    uart_tx_ctrl/bitIndex_reg[12]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.038 r  uart_tx_ctrl/bitIndex_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    uart_tx_ctrl/bitIndex_reg[16]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.104 r  uart_tx_ctrl/bitIndex_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.104    uart_tx_ctrl/bitIndex_reg[20]_i_1_n_5
    SLICE_X8Y101         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[22]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.134     1.894    uart_tx_ctrl/bitIndex_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.447ns (70.790%)  route 0.184ns (29.210%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  uart_tx_ctrl/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.184     1.843    uart_tx_ctrl/bitIndex_reg[15]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.997 r  uart_tx_ctrl/bitIndex_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.998    uart_tx_ctrl/bitIndex_reg[12]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.038 r  uart_tx_ctrl/bitIndex_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    uart_tx_ctrl/bitIndex_reg[16]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.127 r  uart_tx_ctrl/bitIndex_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.127    uart_tx_ctrl/bitIndex_reg[20]_i_1_n_6
    SLICE_X8Y101         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[21]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.134     1.894    uart_tx_ctrl/bitIndex_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.449ns (70.882%)  route 0.184ns (29.118%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  uart_tx_ctrl/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.184     1.843    uart_tx_ctrl/bitIndex_reg[15]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.997 r  uart_tx_ctrl/bitIndex_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.998    uart_tx_ctrl/bitIndex_reg[12]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.038 r  uart_tx_ctrl/bitIndex_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    uart_tx_ctrl/bitIndex_reg[16]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.129 r  uart_tx_ctrl/bitIndex_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.129    uart_tx_ctrl/bitIndex_reg[20]_i_1_n_4
    SLICE_X8Y101         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[23]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.134     1.894    uart_tx_ctrl/bitIndex_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/bitIndex_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_ctrl/bitIndex_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.451ns (70.974%)  route 0.184ns (29.026%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  uart_tx_ctrl/bitIndex_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.659 r  uart_tx_ctrl/bitIndex_reg[15]/Q
                         net (fo=2, routed)           0.184     1.843    uart_tx_ctrl/bitIndex_reg[15]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.997 r  uart_tx_ctrl/bitIndex_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.998    uart_tx_ctrl/bitIndex_reg[12]_i_1_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.038 r  uart_tx_ctrl/bitIndex_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    uart_tx_ctrl/bitIndex_reg[16]_i_1_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.078 r  uart_tx_ctrl/bitIndex_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.078    uart_tx_ctrl/bitIndex_reg[20]_i_1_n_0
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.131 r  uart_tx_ctrl/bitIndex_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.131    uart_tx_ctrl/bitIndex_reg[24]_i_1_n_7
    SLICE_X8Y102         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.841     2.006    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y102         FDRE                                         r  uart_tx_ctrl/bitIndex_reg[24]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X8Y102         FDRE (Hold_fdre_C_D)         0.134     1.894    uart_tx_ctrl/bitIndex_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X55Y88     CLK_GEN/led_counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y90     CLK_GEN/led_counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y90     CLK_GEN/led_counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y90     CLK_GEN/led_counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y91     CLK_GEN/led_counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y91     CLK_GEN/led_counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X54Y91     CLK_GEN/led_counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y88     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y88     CLK_GEN/led_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y90     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y90     CLK_GEN/led_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y90     CLK_GEN/led_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y90     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X52Y96     CLK_GEN/led_clk_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y88     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X55Y88     CLK_GEN/led_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y90     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y90     CLK_GEN/led_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y90     CLK_GEN/led_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y90     CLK_GEN/led_counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       36.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.895ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 1.674ns (54.878%)  route 1.376ns (45.122%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 44.930 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.627     5.232    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.376     7.064    BTN_SCAN/p_0_in
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.188 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.188    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.720 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.720    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.282 r  BTN_SCAN/clk_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.282    BTN_SCAN/clk_count_reg[12]_i_1_n_6
    SLICE_X51Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.504    44.930    BTN_SCAN/clk_disp
    SLICE_X51Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[13]/C
                         clock pessimism              0.276    45.206    
                         clock uncertainty           -0.091    45.115    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)        0.062    45.177    BTN_SCAN/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         45.177    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                 36.895    

Slack (MET) :             36.916ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 1.653ns (54.565%)  route 1.376ns (45.435%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 44.930 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.627     5.232    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.376     7.064    BTN_SCAN/p_0_in
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.188 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.188    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.720 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.720    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.261 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.261    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X51Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.504    44.930    BTN_SCAN/clk_disp
    SLICE_X51Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism              0.276    45.206    
                         clock uncertainty           -0.091    45.115    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)        0.062    45.177    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         45.177    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                 36.916    

Slack (MET) :             36.918ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 1.677ns (54.922%)  route 1.376ns (45.078%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 44.931 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.627     5.232    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.376     7.064    BTN_SCAN/p_0_in
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.188 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.188    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.720 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.720    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.062 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.062    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.285 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.285    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.505    44.931    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism              0.301    45.232    
                         clock uncertainty           -0.091    45.141    
    SLICE_X51Y88         FDRE (Setup_fdre_C_D)        0.062    45.203    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         45.203    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                 36.918    

Slack (MET) :             36.943ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.456ns (16.240%)  route 2.352ns (83.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 45.020 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.627     5.232    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     5.688 r  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          2.352     8.040    BTN_SCAN/p_0_in
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.594    45.020    BTN_SCAN/clk_disp
    SLICE_X0Y82          FDRE                                         r  BTN_SCAN/result_reg[1]/C
                         clock pessimism              0.259    45.279    
                         clock uncertainty           -0.091    45.188    
    SLICE_X0Y82          FDRE (Setup_fdre_C_CE)      -0.205    44.983    BTN_SCAN/result_reg[1]
  -------------------------------------------------------------------
                         required time                         44.983    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                 36.943    

Slack (MET) :             36.968ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 1.611ns (53.927%)  route 1.376ns (46.073%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 44.931 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.627     5.232    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.376     7.064    BTN_SCAN/p_0_in
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.188 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.188    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.720 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.720    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.062 r  BTN_SCAN/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.062    BTN_SCAN/clk_count_reg[12]_i_1_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.219 r  BTN_SCAN/clk_count_reg[16]_i_1/CO[1]
                         net (fo=1, routed)           0.000     8.219    BTN_SCAN/clk_count_reg[16]_i_1_n_2
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.505    44.931    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
                         clock pessimism              0.301    45.232    
                         clock uncertainty           -0.091    45.141    
    SLICE_X51Y88         FDRE (Setup_fdre_C_D)        0.046    45.187    BTN_SCAN/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         45.187    
                         arrival time                          -8.219    
  -------------------------------------------------------------------
                         slack                                 36.968    

Slack (MET) :             36.990ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.955ns  (logic 1.579ns (53.428%)  route 1.376ns (46.572%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 44.930 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.627     5.232    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.376     7.064    BTN_SCAN/p_0_in
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.188 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.188    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.720 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.720    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.187 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.187    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X51Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.504    44.930    BTN_SCAN/clk_disp
    SLICE_X51Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism              0.276    45.206    
                         clock uncertainty           -0.091    45.115    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)        0.062    45.177    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         45.177    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                 36.990    

Slack (MET) :             37.006ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 1.563ns (53.174%)  route 1.376ns (46.826%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 44.930 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.627     5.232    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.376     7.064    BTN_SCAN/p_0_in
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.188 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.188    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.720 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.720    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  BTN_SCAN/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.948    BTN_SCAN/clk_count_reg[8]_i_1_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.171 r  BTN_SCAN/clk_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.171    BTN_SCAN/clk_count_reg[12]_i_1_n_7
    SLICE_X51Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.504    44.930    BTN_SCAN/clk_disp
    SLICE_X51Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[12]/C
                         clock pessimism              0.276    45.206    
                         clock uncertainty           -0.091    45.115    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)        0.062    45.177    BTN_SCAN/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         45.177    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                 37.006    

Slack (MET) :             37.008ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 1.560ns (53.126%)  route 1.376ns (46.874%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 44.929 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.627     5.232    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.376     7.064    BTN_SCAN/p_0_in
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.188 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.188    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.720 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.720    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.168 r  BTN_SCAN/clk_count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.168    BTN_SCAN/clk_count_reg[8]_i_1_n_6
    SLICE_X51Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.503    44.929    BTN_SCAN/clk_disp
    SLICE_X51Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[9]/C
                         clock pessimism              0.276    45.205    
                         clock uncertainty           -0.091    45.114    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)        0.062    45.176    BTN_SCAN/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         45.176    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                 37.008    

Slack (MET) :             37.029ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.915ns  (logic 1.539ns (52.789%)  route 1.376ns (47.211%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 44.929 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.627     5.232    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.376     7.064    BTN_SCAN/p_0_in
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.188 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.188    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.720 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.720    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.147 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.147    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X51Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.503    44.929    BTN_SCAN/clk_disp
    SLICE_X51Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism              0.276    45.205    
                         clock uncertainty           -0.091    45.114    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)        0.062    45.176    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         45.176    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                 37.029    

Slack (MET) :             37.103ns  (required time - arrival time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 1.465ns (51.559%)  route 1.376ns (48.441%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 44.929 - 40.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.627     5.232    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.456     5.688 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          1.376     7.064    BTN_SCAN/p_0_in
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.124     7.188 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     7.188    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.720 r  BTN_SCAN/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.720    BTN_SCAN/clk_count_reg[0]_i_1_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  BTN_SCAN/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.834    BTN_SCAN/clk_count_reg[4]_i_1_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.073 r  BTN_SCAN/clk_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.073    BTN_SCAN/clk_count_reg[8]_i_1_n_5
    SLICE_X51Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    45.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.694    41.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.923    43.334    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    43.425 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.503    44.929    BTN_SCAN/clk_disp
    SLICE_X51Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[10]/C
                         clock pessimism              0.276    45.205    
                         clock uncertainty           -0.091    45.114    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)        0.062    45.176    BTN_SCAN/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         45.176    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                 37.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.565     1.486    BTN_SCAN/clk_disp
    SLICE_X38Y90         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.177     1.828    BTN_SCAN/LED_OBUF[0]
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.873 r  BTN_SCAN/result[0]_i_1/O
                         net (fo=1, routed)           0.000     1.873    BTN_SCAN/result[0]_i_1_n_0
    SLICE_X38Y90         FDRE                                         r  BTN_SCAN/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.837     2.004    BTN_SCAN/clk_disp
    SLICE_X38Y90         FDRE                                         r  BTN_SCAN/result_reg[0]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X38Y90         FDRE (Hold_fdre_C_D)         0.120     1.606    BTN_SCAN/result_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.252ns (62.490%)  route 0.151ns (37.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.561     1.482    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.151     1.775    BTN_SCAN/p_0_in
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  BTN_SCAN/clk_count[12]_i_3/O
                         net (fo=1, routed)           0.000     1.820    BTN_SCAN/clk_count[12]_i_3_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.886 r  BTN_SCAN/clk_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    BTN_SCAN/clk_count_reg[12]_i_1_n_5
    SLICE_X51Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.829     1.996    BTN_SCAN/clk_disp
    SLICE_X51Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[14]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X51Y87         FDRE (Hold_fdre_C_D)         0.105     1.601    BTN_SCAN/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.249ns (61.746%)  route 0.154ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.561     1.482    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  BTN_SCAN/clk_count_reg[17]/Q
                         net (fo=20, routed)          0.154     1.778    BTN_SCAN/p_0_in
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.045     1.823 r  BTN_SCAN/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.823    BTN_SCAN/clk_count[12]_i_2_n_0
    SLICE_X51Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.886 r  BTN_SCAN/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    BTN_SCAN/clk_count_reg[12]_i_1_n_4
    SLICE_X51Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.829     1.996    BTN_SCAN/clk_disp
    SLICE_X51Y87         FDRE                                         r  BTN_SCAN/clk_count_reg[15]/C
                         clock pessimism             -0.499     1.496    
    SLICE_X51Y87         FDRE (Hold_fdre_C_D)         0.105     1.601    BTN_SCAN/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.559     1.480    BTN_SCAN/clk_disp
    SLICE_X51Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  BTN_SCAN/clk_count_reg[11]/Q
                         net (fo=1, routed)           0.158     1.779    BTN_SCAN/clk_count_reg_n_0_[11]
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  BTN_SCAN/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.824    BTN_SCAN/clk_count[8]_i_2_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.887 r  BTN_SCAN/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    BTN_SCAN/clk_count_reg[8]_i_1_n_4
    SLICE_X51Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.828     1.995    BTN_SCAN/clk_disp
    SLICE_X51Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[11]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.105     1.585    BTN_SCAN/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.559     1.480    BTN_SCAN/clk_disp
    SLICE_X51Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  BTN_SCAN/clk_count_reg[7]/Q
                         net (fo=1, routed)           0.158     1.779    BTN_SCAN/clk_count_reg_n_0_[7]
    SLICE_X51Y85         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  BTN_SCAN/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.824    BTN_SCAN/clk_count[4]_i_2_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.887 r  BTN_SCAN/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    BTN_SCAN/clk_count_reg[4]_i_1_n_4
    SLICE_X51Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.828     1.995    BTN_SCAN/clk_disp
    SLICE_X51Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[7]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.105     1.585    BTN_SCAN/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.559     1.480    BTN_SCAN/clk_disp
    SLICE_X51Y84         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  BTN_SCAN/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.158     1.779    BTN_SCAN/clk_count_reg_n_0_[3]
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  BTN_SCAN/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.824    BTN_SCAN/clk_count[0]_i_3_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.887 r  BTN_SCAN/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    BTN_SCAN/clk_count_reg[0]_i_1_n_4
    SLICE_X51Y84         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.827     1.994    BTN_SCAN/clk_disp
    SLICE_X51Y84         FDRE                                         r  BTN_SCAN/clk_count_reg[3]/C
                         clock pessimism             -0.513     1.480    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.105     1.585    BTN_SCAN/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.559     1.480    BTN_SCAN/clk_disp
    SLICE_X51Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  BTN_SCAN/clk_count_reg[4]/Q
                         net (fo=1, routed)           0.156     1.777    BTN_SCAN/clk_count_reg_n_0_[4]
    SLICE_X51Y85         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  BTN_SCAN/clk_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.822    BTN_SCAN/clk_count[4]_i_5_n_0
    SLICE_X51Y85         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.892 r  BTN_SCAN/clk_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    BTN_SCAN/clk_count_reg[4]_i_1_n_7
    SLICE_X51Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.828     1.995    BTN_SCAN/clk_disp
    SLICE_X51Y85         FDRE                                         r  BTN_SCAN/clk_count_reg[4]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X51Y85         FDRE (Hold_fdre_C_D)         0.105     1.585    BTN_SCAN/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.559     1.480    BTN_SCAN/clk_disp
    SLICE_X51Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  BTN_SCAN/clk_count_reg[8]/Q
                         net (fo=1, routed)           0.156     1.777    BTN_SCAN/clk_count_reg_n_0_[8]
    SLICE_X51Y86         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  BTN_SCAN/clk_count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.822    BTN_SCAN/clk_count[8]_i_5_n_0
    SLICE_X51Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.892 r  BTN_SCAN/clk_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    BTN_SCAN/clk_count_reg[8]_i_1_n_7
    SLICE_X51Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.828     1.995    BTN_SCAN/clk_disp
    SLICE_X51Y86         FDRE                                         r  BTN_SCAN/clk_count_reg[8]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.105     1.585    BTN_SCAN/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.559     1.480    BTN_SCAN/clk_disp
    SLICE_X51Y84         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.141     1.621 f  BTN_SCAN/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.156     1.777    BTN_SCAN/clk_count_reg_n_0_[0]
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  BTN_SCAN/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.822    BTN_SCAN/clk_count[0]_i_6_n_0
    SLICE_X51Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.892 r  BTN_SCAN/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.892    BTN_SCAN/clk_count_reg[0]_i_1_n_7
    SLICE_X51Y84         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.827     1.994    BTN_SCAN/clk_disp
    SLICE_X51Y84         FDRE                                         r  BTN_SCAN/clk_count_reg[0]/C
                         clock pessimism             -0.513     1.480    
    SLICE_X51Y84         FDRE (Hold_fdre_C_D)         0.105     1.585    BTN_SCAN/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 BTN_SCAN/clk_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/clk_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.561     1.482    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y88         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  BTN_SCAN/clk_count_reg[16]/Q
                         net (fo=1, routed)           0.156     1.779    BTN_SCAN/clk_count_reg_n_0_[16]
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  BTN_SCAN/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.824    BTN_SCAN/clk_count[16]_i_2_n_0
    SLICE_X51Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.894 r  BTN_SCAN/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    BTN_SCAN/clk_count_reg[16]_i_1_n_7
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.831     1.998    BTN_SCAN/clk_disp
    SLICE_X51Y88         FDRE                                         r  BTN_SCAN/clk_count_reg[16]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.105     1.587    BTN_SCAN/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.307    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y84     BTN_SCAN/clk_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y86     BTN_SCAN/clk_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y86     BTN_SCAN/clk_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y87     BTN_SCAN/clk_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y87     BTN_SCAN/clk_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y87     BTN_SCAN/clk_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y87     BTN_SCAN/clk_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y88     BTN_SCAN/clk_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y84     BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y84     BTN_SCAN/clk_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     BTN_SCAN/clk_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     BTN_SCAN/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y87     BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y87     BTN_SCAN/clk_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y87     BTN_SCAN/clk_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y87     BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y84     BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y84     BTN_SCAN/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     BTN_SCAN/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y86     BTN_SCAN/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y87     BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y87     BTN_SCAN/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y87     BTN_SCAN/clk_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y87     BTN_SCAN/clk_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       24.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.015ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[119][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        21.760ns  (logic 4.812ns (22.114%)  route 16.948ns (77.886%))
  Logic Levels:           24  (CARRY4=3 LUT4=3 LUT5=4 LUT6=10 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 104.990 - 100.000 ) 
    Source Clock Delay      (SCD):    9.047ns = ( 59.047 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.293    55.897    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.146    56.043 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.092    57.135    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.435 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.612    59.047    core/data_ram/debug_clk
    SLICE_X38Y120        FDRE                                         r  core/data_ram/data_reg[119][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.524    59.571 r  core/data_ram/data_reg[119][7]/Q
                         net (fo=6, routed)           1.221    60.793    core/data_ram/data_reg[119][7]_0[7]
    SLICE_X42Y125        LUT6 (Prop_lut6_I0_O)        0.124    60.917 r  core/data_ram/MDR_WB[31]_i_83/O
                         net (fo=1, routed)           0.000    60.917    core/data_ram/MDR_WB[31]_i_83_n_0
    SLICE_X42Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    61.131 r  core/data_ram/MDR_WB_reg[31]_i_33/O
                         net (fo=2, routed)           0.874    62.004    core/data_ram/ALUO_MEM_reg[2]_rep__7_2
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.297    62.301 r  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           1.322    63.623    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I1_O)        0.124    63.747 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.118    64.865    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X42Y118        LUT5 (Prop_lut5_I2_O)        0.124    64.989 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.402    66.391    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X56Y117        LUT6 (Prop_lut6_I1_O)        0.124    66.515 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=6, routed)           1.449    67.965    core/hazard_unit/Datain_MEM[11]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.124    68.089 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.659    68.748    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X42Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.872 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.832    69.704    core/hazard_unit/rs2_data_ID[11]
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.124    69.828 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000    69.828    core/cmp_ID/S[3]
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.204 r  core/cmp_ID/IR_ID_reg[28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.204    core/cmp_ID/IR_ID_reg[28]_i_54_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.321 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.321    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.550 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.969    71.518    core/reg_IF_ID/CO[0]
    SLICE_X49Y104        LUT5 (Prop_lut5_I0_O)        0.310    71.828 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.231    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X49Y104        LUT6 (Prop_lut6_I4_O)        0.124    72.355 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.119    73.474    core/U1_3/Branch_ctrl
    SLICE_X41Y110        LUT6 (Prop_lut6_I1_O)        0.124    73.598 f  core/U1_3/segment_shift[46]_i_63/O
                         net (fo=1, routed)           0.000    73.598    core/U1_3/segment_shift[46]_i_63_n_0
    SLICE_X41Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    73.810 f  core/U1_3/segment_shift_reg[46]_i_28/O
                         net (fo=1, routed)           0.629    74.439    core/U1_3/segment_shift_reg[46]_i_28_n_0
    SLICE_X32Y110        LUT6 (Prop_lut6_I1_O)        0.299    74.738 f  core/U1_3/segment_shift[46]_i_11/O
                         net (fo=1, routed)           0.548    75.287    core/reg_EXE_MEM/Test_signal[8]
    SLICE_X31Y108        LUT4 (Prop_lut4_I2_O)        0.124    75.411 f  core/reg_EXE_MEM/segment_shift[46]_i_4/O
                         net (fo=9, routed)           0.696    76.106    core/reg_EXE_MEM/debug_data[21]
    SLICE_X33Y103        LUT4 (Prop_lut4_I2_O)        0.124    76.230 r  core/reg_EXE_MEM/buffer_reg_i_146/O
                         net (fo=2, routed)           1.163    77.394    core/reg_EXE_MEM/buffer_reg_i_146_n_0
    SLICE_X33Y100        LUT4 (Prop_lut4_I2_O)        0.124    77.518 f  core/reg_EXE_MEM/buffer_reg_i_210/O
                         net (fo=2, routed)           0.955    78.472    core/reg_EXE_MEM/buffer_reg_i_210_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I5_O)        0.124    78.596 r  core/reg_EXE_MEM/buffer_reg_i_155/O
                         net (fo=1, routed)           0.000    78.596    DEBUG_CTRL/buffer_reg_i_27_0
    SLICE_X32Y99         MUXF7 (Prop_muxf7_I0_O)      0.212    78.808 r  DEBUG_CTRL/buffer_reg_i_85/O
                         net (fo=1, routed)           0.000    78.808    DEBUG_CTRL/buffer_reg_i_85_n_0
    SLICE_X32Y99         MUXF8 (Prop_muxf8_I1_O)      0.094    78.902 r  DEBUG_CTRL/buffer_reg_i_27/O
                         net (fo=1, routed)           0.700    79.602    DEBUG_CTRL/buffer_reg_i_27_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I2_O)        0.316    79.918 r  DEBUG_CTRL/buffer_reg_i_8/O
                         net (fo=1, routed)           0.889    80.807    UART_BUFF/DIADI[1]
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.565   104.990    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.169    
                         clock uncertainty           -0.106   105.063    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241   104.822    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.822    
                         arrival time                         -80.807    
  -------------------------------------------------------------------
                         slack                                 24.015    

Slack (MET) :             24.049ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[119][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        21.726ns  (logic 4.279ns (19.695%)  route 17.447ns (80.305%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT5=6 LUT6=11 MUXF7=1)
  Clock Path Skew:        -3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 104.990 - 100.000 ) 
    Source Clock Delay      (SCD):    9.047ns = ( 59.047 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.293    55.897    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.146    56.043 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.092    57.135    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.435 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.612    59.047    core/data_ram/debug_clk
    SLICE_X38Y120        FDRE                                         r  core/data_ram/data_reg[119][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.524    59.571 r  core/data_ram/data_reg[119][7]/Q
                         net (fo=6, routed)           1.221    60.793    core/data_ram/data_reg[119][7]_0[7]
    SLICE_X42Y125        LUT6 (Prop_lut6_I0_O)        0.124    60.917 r  core/data_ram/MDR_WB[31]_i_83/O
                         net (fo=1, routed)           0.000    60.917    core/data_ram/MDR_WB[31]_i_83_n_0
    SLICE_X42Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    61.131 r  core/data_ram/MDR_WB_reg[31]_i_33/O
                         net (fo=2, routed)           0.874    62.004    core/data_ram/ALUO_MEM_reg[2]_rep__7_2
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.297    62.301 r  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           1.322    63.623    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I1_O)        0.124    63.747 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.118    64.865    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X42Y118        LUT5 (Prop_lut5_I2_O)        0.124    64.989 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.402    66.391    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X56Y117        LUT6 (Prop_lut6_I1_O)        0.124    66.515 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=6, routed)           1.449    67.965    core/hazard_unit/Datain_MEM[11]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.124    68.089 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.659    68.748    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X42Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.872 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.832    69.704    core/hazard_unit/rs2_data_ID[11]
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.124    69.828 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000    69.828    core/cmp_ID/S[3]
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.204 r  core/cmp_ID/IR_ID_reg[28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.204    core/cmp_ID/IR_ID_reg[28]_i_54_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.321 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.321    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.550 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.969    71.518    core/reg_IF_ID/CO[0]
    SLICE_X49Y104        LUT5 (Prop_lut5_I0_O)        0.310    71.828 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.231    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X49Y104        LUT6 (Prop_lut6_I4_O)        0.124    72.355 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.604    73.959    core/U1_3/Branch_ctrl
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124    74.083 f  core/U1_3/segment_shift[62]_i_41/O
                         net (fo=1, routed)           0.435    74.518    core/U1_3/segment_shift[62]_i_41_n_0
    SLICE_X37Y115        LUT5 (Prop_lut5_I4_O)        0.124    74.642 f  core/U1_3/segment_shift[62]_i_16/O
                         net (fo=1, routed)           0.288    74.930    core/reg_EXE_MEM/segment_shift_reg[59]_0
    SLICE_X35Y115        LUT6 (Prop_lut6_I2_O)        0.124    75.054 f  core/reg_EXE_MEM/segment_shift[62]_i_6/O
                         net (fo=9, routed)           1.556    76.610    DEBUG_CTRL/debug_data[5]
    SLICE_X31Y99         LUT6 (Prop_lut6_I1_O)        0.124    76.734 r  DEBUG_CTRL/buffer_reg_i_117/O
                         net (fo=9, routed)           0.961    77.695    DEBUG_CTRL/buffer_reg_i_117_n_0
    SLICE_X31Y97         LUT2 (Prop_lut2_I1_O)        0.150    77.845 f  DEBUG_CTRL/buffer_reg_i_133/O
                         net (fo=1, routed)           0.436    78.282    DEBUG_CTRL/buffer_reg_i_133_n_0
    SLICE_X31Y97         LUT6 (Prop_lut6_I5_O)        0.326    78.608 f  DEBUG_CTRL/buffer_reg_i_67/O
                         net (fo=1, routed)           0.404    79.012    DEBUG_CTRL/buffer_reg_i_67_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.124    79.136 r  DEBUG_CTRL/buffer_reg_i_21/O
                         net (fo=1, routed)           0.407    79.543    DEBUG_CTRL/buffer_reg_i_21_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I4_O)        0.124    79.667 r  DEBUG_CTRL/buffer_reg_i_6/O
                         net (fo=1, routed)           1.106    80.773    UART_BUFF/DIADI[3]
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.565   104.990    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.169    
                         clock uncertainty           -0.106   105.063    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241   104.822    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.822    
                         arrival time                         -80.773    
  -------------------------------------------------------------------
                         slack                                 24.049    

Slack (MET) :             24.145ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[119][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        21.630ns  (logic 4.674ns (21.609%)  route 16.956ns (78.391%))
  Logic Levels:           23  (CARRY4=3 LUT4=3 LUT5=4 LUT6=11 MUXF7=2)
  Clock Path Skew:        -3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 104.990 - 100.000 ) 
    Source Clock Delay      (SCD):    9.047ns = ( 59.047 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.293    55.897    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.146    56.043 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.092    57.135    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.435 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.612    59.047    core/data_ram/debug_clk
    SLICE_X38Y120        FDRE                                         r  core/data_ram/data_reg[119][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.524    59.571 r  core/data_ram/data_reg[119][7]/Q
                         net (fo=6, routed)           1.221    60.793    core/data_ram/data_reg[119][7]_0[7]
    SLICE_X42Y125        LUT6 (Prop_lut6_I0_O)        0.124    60.917 r  core/data_ram/MDR_WB[31]_i_83/O
                         net (fo=1, routed)           0.000    60.917    core/data_ram/MDR_WB[31]_i_83_n_0
    SLICE_X42Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    61.131 r  core/data_ram/MDR_WB_reg[31]_i_33/O
                         net (fo=2, routed)           0.874    62.004    core/data_ram/ALUO_MEM_reg[2]_rep__7_2
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.297    62.301 r  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           1.322    63.623    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I1_O)        0.124    63.747 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.118    64.865    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X42Y118        LUT5 (Prop_lut5_I2_O)        0.124    64.989 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.402    66.391    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X56Y117        LUT6 (Prop_lut6_I1_O)        0.124    66.515 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=6, routed)           1.449    67.965    core/hazard_unit/Datain_MEM[11]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.124    68.089 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.659    68.748    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X42Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.872 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.832    69.704    core/hazard_unit/rs2_data_ID[11]
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.124    69.828 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000    69.828    core/cmp_ID/S[3]
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.204 r  core/cmp_ID/IR_ID_reg[28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.204    core/cmp_ID/IR_ID_reg[28]_i_54_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.321 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.321    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.550 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.969    71.518    core/reg_IF_ID/CO[0]
    SLICE_X49Y104        LUT5 (Prop_lut5_I0_O)        0.310    71.828 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.231    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X49Y104        LUT6 (Prop_lut6_I4_O)        0.124    72.355 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          0.901    73.256    core/U1_3/Branch_ctrl
    SLICE_X40Y110        LUT6 (Prop_lut6_I1_O)        0.124    73.380 r  core/U1_3/segment_shift[46]_i_73/O
                         net (fo=1, routed)           0.000    73.380    core/U1_3/segment_shift[46]_i_73_n_0
    SLICE_X40Y110        MUXF7 (Prop_muxf7_I0_O)      0.212    73.592 r  core/U1_3/segment_shift_reg[46]_i_34/O
                         net (fo=1, routed)           0.999    74.591    core/U1_3/segment_shift_reg[46]_i_34_n_0
    SLICE_X35Y110        LUT6 (Prop_lut6_I1_O)        0.299    74.890 r  core/U1_3/segment_shift[46]_i_13/O
                         net (fo=1, routed)           0.583    75.473    core/reg_EXE_MEM/Test_signal[9]
    SLICE_X31Y109        LUT4 (Prop_lut4_I2_O)        0.124    75.597 r  core/reg_EXE_MEM/segment_shift[46]_i_5/O
                         net (fo=9, routed)           0.689    76.286    core/reg_EXE_MEM/debug_data[22]
    SLICE_X33Y101        LUT4 (Prop_lut4_I2_O)        0.124    76.410 f  core/reg_EXE_MEM/buffer_reg_i_145/O
                         net (fo=1, routed)           1.006    77.415    core/reg_EXE_MEM/buffer_reg_i_145_n_0
    SLICE_X33Y100        LUT4 (Prop_lut4_I0_O)        0.152    77.567 f  core/reg_EXE_MEM/buffer_reg_i_77/O
                         net (fo=2, routed)           0.484    78.051    DEBUG_CTRL/buffer_reg_7
    SLICE_X33Y99         LUT6 (Prop_lut6_I1_O)        0.332    78.383 f  DEBUG_CTRL/buffer_reg_i_81/O
                         net (fo=1, routed)           0.419    78.802    DEBUG_CTRL/buffer_reg_i_81_n_0
    SLICE_X30Y99         LUT6 (Prop_lut6_I5_O)        0.124    78.926 r  DEBUG_CTRL/buffer_reg_i_25/O
                         net (fo=1, routed)           0.730    79.656    DEBUG_CTRL/buffer_reg_i_25_n_0
    SLICE_X29Y97         LUT6 (Prop_lut6_I5_O)        0.124    79.780 r  DEBUG_CTRL/buffer_reg_i_7/O
                         net (fo=1, routed)           0.897    80.677    UART_BUFF/DIADI[2]
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.565   104.990    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.169    
                         clock uncertainty           -0.106   105.063    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.241   104.822    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.822    
                         arrival time                         -80.677    
  -------------------------------------------------------------------
                         slack                                 24.145    

Slack (MET) :             24.207ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[119][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        21.568ns  (logic 4.051ns (18.783%)  route 17.517ns (81.217%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT5=6 LUT6=11 MUXF7=1)
  Clock Path Skew:        -3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 104.990 - 100.000 ) 
    Source Clock Delay      (SCD):    9.047ns = ( 59.047 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.293    55.897    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.146    56.043 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.092    57.135    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.435 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.612    59.047    core/data_ram/debug_clk
    SLICE_X38Y120        FDRE                                         r  core/data_ram/data_reg[119][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.524    59.571 r  core/data_ram/data_reg[119][7]/Q
                         net (fo=6, routed)           1.221    60.793    core/data_ram/data_reg[119][7]_0[7]
    SLICE_X42Y125        LUT6 (Prop_lut6_I0_O)        0.124    60.917 r  core/data_ram/MDR_WB[31]_i_83/O
                         net (fo=1, routed)           0.000    60.917    core/data_ram/MDR_WB[31]_i_83_n_0
    SLICE_X42Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    61.131 r  core/data_ram/MDR_WB_reg[31]_i_33/O
                         net (fo=2, routed)           0.874    62.004    core/data_ram/ALUO_MEM_reg[2]_rep__7_2
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.297    62.301 r  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           1.322    63.623    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I1_O)        0.124    63.747 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.118    64.865    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X42Y118        LUT5 (Prop_lut5_I2_O)        0.124    64.989 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.402    66.391    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X56Y117        LUT6 (Prop_lut6_I1_O)        0.124    66.515 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=6, routed)           1.449    67.965    core/hazard_unit/Datain_MEM[11]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.124    68.089 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.659    68.748    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X42Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.872 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.832    69.704    core/hazard_unit/rs2_data_ID[11]
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.124    69.828 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000    69.828    core/cmp_ID/S[3]
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.204 r  core/cmp_ID/IR_ID_reg[28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.204    core/cmp_ID/IR_ID_reg[28]_i_54_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.321 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.321    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.550 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.969    71.518    core/reg_IF_ID/CO[0]
    SLICE_X49Y104        LUT5 (Prop_lut5_I0_O)        0.310    71.828 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.231    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X49Y104        LUT6 (Prop_lut6_I4_O)        0.124    72.355 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.604    73.959    core/U1_3/Branch_ctrl
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124    74.083 f  core/U1_3/segment_shift[62]_i_41/O
                         net (fo=1, routed)           0.435    74.518    core/U1_3/segment_shift[62]_i_41_n_0
    SLICE_X37Y115        LUT5 (Prop_lut5_I4_O)        0.124    74.642 f  core/U1_3/segment_shift[62]_i_16/O
                         net (fo=1, routed)           0.288    74.930    core/reg_EXE_MEM/segment_shift_reg[59]_0
    SLICE_X35Y115        LUT6 (Prop_lut6_I2_O)        0.124    75.054 f  core/reg_EXE_MEM/segment_shift[62]_i_6/O
                         net (fo=9, routed)           1.556    76.610    DEBUG_CTRL/debug_data[5]
    SLICE_X31Y99         LUT6 (Prop_lut6_I1_O)        0.124    76.734 r  DEBUG_CTRL/buffer_reg_i_117/O
                         net (fo=9, routed)           0.961    77.695    DEBUG_CTRL/buffer_reg_i_117_n_0
    SLICE_X31Y97         LUT2 (Prop_lut2_I1_O)        0.124    77.819 f  DEBUG_CTRL/buffer_reg_i_124/O
                         net (fo=2, routed)           0.632    78.451    DEBUG_CTRL/buffer_reg_i_124_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.124    78.575 r  DEBUG_CTRL/buffer_reg_i_53/O
                         net (fo=2, routed)           0.445    79.020    DEBUG_CTRL/buffer_reg_i_53_n_0
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.124    79.144 r  DEBUG_CTRL/buffer_reg_i_16/O
                         net (fo=1, routed)           0.594    79.739    DEBUG_CTRL/buffer_reg_i_16_n_0
    SLICE_X29Y96         LUT5 (Prop_lut5_I4_O)        0.124    79.863 r  DEBUG_CTRL/buffer_reg_i_4/O
                         net (fo=1, routed)           0.753    80.615    UART_BUFF/DIADI[5]
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.565   104.990    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.169    
                         clock uncertainty           -0.106   105.063    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[5])
                                                     -0.241   104.822    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.822    
                         arrival time                         -80.615    
  -------------------------------------------------------------------
                         slack                                 24.207    

Slack (MET) :             24.220ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[119][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        21.555ns  (logic 4.894ns (22.705%)  route 16.661ns (77.296%))
  Logic Levels:           23  (CARRY4=3 LUT2=1 LUT4=2 LUT5=6 LUT6=9 MUXF7=2)
  Clock Path Skew:        -3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 104.990 - 100.000 ) 
    Source Clock Delay      (SCD):    9.047ns = ( 59.047 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.293    55.897    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.146    56.043 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.092    57.135    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.435 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.612    59.047    core/data_ram/debug_clk
    SLICE_X38Y120        FDRE                                         r  core/data_ram/data_reg[119][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.524    59.571 r  core/data_ram/data_reg[119][7]/Q
                         net (fo=6, routed)           1.221    60.793    core/data_ram/data_reg[119][7]_0[7]
    SLICE_X42Y125        LUT6 (Prop_lut6_I0_O)        0.124    60.917 r  core/data_ram/MDR_WB[31]_i_83/O
                         net (fo=1, routed)           0.000    60.917    core/data_ram/MDR_WB[31]_i_83_n_0
    SLICE_X42Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    61.131 r  core/data_ram/MDR_WB_reg[31]_i_33/O
                         net (fo=2, routed)           0.874    62.004    core/data_ram/ALUO_MEM_reg[2]_rep__7_2
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.297    62.301 r  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           1.322    63.623    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I1_O)        0.124    63.747 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.118    64.865    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X42Y118        LUT5 (Prop_lut5_I2_O)        0.124    64.989 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.402    66.391    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X56Y117        LUT6 (Prop_lut6_I1_O)        0.124    66.515 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=6, routed)           1.449    67.965    core/hazard_unit/Datain_MEM[11]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.124    68.089 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.659    68.748    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X42Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.872 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.832    69.704    core/hazard_unit/rs2_data_ID[11]
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.124    69.828 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000    69.828    core/cmp_ID/S[3]
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.204 r  core/cmp_ID/IR_ID_reg[28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.204    core/cmp_ID/IR_ID_reg[28]_i_54_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.321 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.321    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.550 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.969    71.518    core/reg_IF_ID/CO[0]
    SLICE_X49Y104        LUT5 (Prop_lut5_I0_O)        0.310    71.828 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.231    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X49Y104        LUT6 (Prop_lut6_I4_O)        0.124    72.355 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          0.879    73.234    core/U1_3/Branch_ctrl
    SLICE_X39Y108        LUT6 (Prop_lut6_I1_O)        0.124    73.358 r  core/U1_3/segment_shift[30]_i_40/O
                         net (fo=1, routed)           0.000    73.358    core/U1_3/segment_shift[30]_i_40_n_0
    SLICE_X39Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    73.570 r  core/U1_3/segment_shift_reg[30]_i_15/O
                         net (fo=1, routed)           0.830    74.400    core/U1_3/segment_shift_reg[30]_i_15_n_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I1_O)        0.299    74.699 r  core/U1_3/segment_shift[30]_i_6/O
                         net (fo=1, routed)           0.577    75.276    core/reg_EXE_MEM/Test_signal[6]
    SLICE_X33Y103        LUT4 (Prop_lut4_I2_O)        0.124    75.400 r  core/reg_EXE_MEM/segment_shift[30]_i_2/O
                         net (fo=8, routed)           0.467    75.867    core/reg_EXE_MEM/debug_data[15]
    SLICE_X34Y102        LUT4 (Prop_lut4_I0_O)        0.124    75.991 r  core/reg_EXE_MEM/buffer_reg_i_125/O
                         net (fo=7, routed)           0.981    76.973    core/reg_EXE_MEM/FSM_onehot_state_reg[1]_9
    SLICE_X32Y98         LUT2 (Prop_lut2_I0_O)        0.150    77.123 r  core/reg_EXE_MEM/buffer_reg_i_99/O
                         net (fo=4, routed)           0.747    77.869    DEBUG_CTRL/buffer_reg
    SLICE_X33Y97         LUT5 (Prop_lut5_I0_O)        0.352    78.221 r  DEBUG_CTRL/buffer_reg_i_38/O
                         net (fo=1, routed)           0.433    78.655    DEBUG_CTRL/buffer_reg_i_38_n_0
    SLICE_X33Y97         LUT6 (Prop_lut6_I1_O)        0.326    78.981 r  DEBUG_CTRL/buffer_reg_i_12/O
                         net (fo=1, routed)           0.425    79.406    DEBUG_CTRL/buffer_reg_i_12_n_0
    SLICE_X32Y96         LUT5 (Prop_lut5_I2_O)        0.124    79.530 r  DEBUG_CTRL/buffer_reg_i_3/O
                         net (fo=1, routed)           1.073    80.603    UART_BUFF/DIADI[6]
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.565   104.990    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.169    
                         clock uncertainty           -0.106   105.063    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.241   104.822    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.822    
                         arrival time                         -80.603    
  -------------------------------------------------------------------
                         slack                                 24.220    

Slack (MET) :             24.228ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[119][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        21.546ns  (logic 4.051ns (18.801%)  route 17.495ns (81.199%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT5=5 LUT6=12 MUXF7=1)
  Clock Path Skew:        -3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 104.990 - 100.000 ) 
    Source Clock Delay      (SCD):    9.047ns = ( 59.047 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.293    55.897    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.146    56.043 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.092    57.135    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.435 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.612    59.047    core/data_ram/debug_clk
    SLICE_X38Y120        FDRE                                         r  core/data_ram/data_reg[119][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.524    59.571 r  core/data_ram/data_reg[119][7]/Q
                         net (fo=6, routed)           1.221    60.793    core/data_ram/data_reg[119][7]_0[7]
    SLICE_X42Y125        LUT6 (Prop_lut6_I0_O)        0.124    60.917 r  core/data_ram/MDR_WB[31]_i_83/O
                         net (fo=1, routed)           0.000    60.917    core/data_ram/MDR_WB[31]_i_83_n_0
    SLICE_X42Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    61.131 r  core/data_ram/MDR_WB_reg[31]_i_33/O
                         net (fo=2, routed)           0.874    62.004    core/data_ram/ALUO_MEM_reg[2]_rep__7_2
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.297    62.301 r  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           1.322    63.623    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I1_O)        0.124    63.747 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.118    64.865    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X42Y118        LUT5 (Prop_lut5_I2_O)        0.124    64.989 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.402    66.391    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X56Y117        LUT6 (Prop_lut6_I1_O)        0.124    66.515 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=6, routed)           1.449    67.965    core/hazard_unit/Datain_MEM[11]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.124    68.089 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.659    68.748    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X42Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.872 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.832    69.704    core/hazard_unit/rs2_data_ID[11]
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.124    69.828 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000    69.828    core/cmp_ID/S[3]
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.204 r  core/cmp_ID/IR_ID_reg[28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.204    core/cmp_ID/IR_ID_reg[28]_i_54_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.321 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.321    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.550 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.969    71.518    core/reg_IF_ID/CO[0]
    SLICE_X49Y104        LUT5 (Prop_lut5_I0_O)        0.310    71.828 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.231    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X49Y104        LUT6 (Prop_lut6_I4_O)        0.124    72.355 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.604    73.959    core/U1_3/Branch_ctrl
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124    74.083 f  core/U1_3/segment_shift[62]_i_41/O
                         net (fo=1, routed)           0.435    74.518    core/U1_3/segment_shift[62]_i_41_n_0
    SLICE_X37Y115        LUT5 (Prop_lut5_I4_O)        0.124    74.642 f  core/U1_3/segment_shift[62]_i_16/O
                         net (fo=1, routed)           0.288    74.930    core/reg_EXE_MEM/segment_shift_reg[59]_0
    SLICE_X35Y115        LUT6 (Prop_lut6_I2_O)        0.124    75.054 f  core/reg_EXE_MEM/segment_shift[62]_i_6/O
                         net (fo=9, routed)           1.556    76.610    DEBUG_CTRL/debug_data[5]
    SLICE_X31Y99         LUT6 (Prop_lut6_I1_O)        0.124    76.734 r  DEBUG_CTRL/buffer_reg_i_117/O
                         net (fo=9, routed)           0.961    77.695    DEBUG_CTRL/buffer_reg_i_117_n_0
    SLICE_X31Y97         LUT2 (Prop_lut2_I1_O)        0.124    77.819 f  DEBUG_CTRL/buffer_reg_i_124/O
                         net (fo=2, routed)           0.632    78.451    DEBUG_CTRL/buffer_reg_i_124_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I5_O)        0.124    78.575 r  DEBUG_CTRL/buffer_reg_i_53/O
                         net (fo=2, routed)           0.419    78.994    DEBUG_CTRL/buffer_reg_i_53_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I0_O)        0.124    79.118 r  DEBUG_CTRL/buffer_reg_i_18/O
                         net (fo=1, routed)           0.599    79.717    DEBUG_CTRL/buffer_reg_i_18_n_0
    SLICE_X29Y96         LUT6 (Prop_lut6_I5_O)        0.124    79.841 r  DEBUG_CTRL/buffer_reg_i_5/O
                         net (fo=1, routed)           0.753    80.594    UART_BUFF/DIADI[4]
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.565   104.990    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.169    
                         clock uncertainty           -0.106   105.063    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.241   104.822    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.822    
                         arrival time                         -80.594    
  -------------------------------------------------------------------
                         slack                                 24.228    

Slack (MET) :             24.250ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[119][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_BUFF/buffer_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        21.525ns  (logic 4.051ns (18.820%)  route 17.474ns (81.180%))
  Logic Levels:           22  (CARRY4=3 LUT3=1 LUT5=5 LUT6=12 MUXF7=1)
  Clock Path Skew:        -3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 104.990 - 100.000 ) 
    Source Clock Delay      (SCD):    9.047ns = ( 59.047 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    53.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    53.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    55.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922    51.490 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018    53.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    53.604 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.293    55.897    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.146    56.043 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.092    57.135    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300    57.435 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.612    59.047    core/data_ram/debug_clk
    SLICE_X38Y120        FDRE                                         r  core/data_ram/data_reg[119][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.524    59.571 r  core/data_ram/data_reg[119][7]/Q
                         net (fo=6, routed)           1.221    60.793    core/data_ram/data_reg[119][7]_0[7]
    SLICE_X42Y125        LUT6 (Prop_lut6_I0_O)        0.124    60.917 r  core/data_ram/MDR_WB[31]_i_83/O
                         net (fo=1, routed)           0.000    60.917    core/data_ram/MDR_WB[31]_i_83_n_0
    SLICE_X42Y125        MUXF7 (Prop_muxf7_I1_O)      0.214    61.131 r  core/data_ram/MDR_WB_reg[31]_i_33/O
                         net (fo=2, routed)           0.874    62.004    core/data_ram/ALUO_MEM_reg[2]_rep__7_2
    SLICE_X43Y125        LUT6 (Prop_lut6_I1_O)        0.297    62.301 r  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           1.322    63.623    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I1_O)        0.124    63.747 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=3, routed)           1.118    64.865    core/reg_EXE_MEM/MDR_WB_reg[8]
    SLICE_X42Y118        LUT5 (Prop_lut5_I2_O)        0.124    64.989 r  core/reg_EXE_MEM/MDR_WB[15]_i_3/O
                         net (fo=8, routed)           1.402    66.391    core/mux_csrout/MDR_WB_reg[8]
    SLICE_X56Y117        LUT6 (Prop_lut6_I1_O)        0.124    66.515 r  core/mux_csrout/MDR_WB[11]_i_1/O
                         net (fo=6, routed)           1.449    67.965    core/hazard_unit/Datain_MEM[11]
    SLICE_X42Y99         LUT5 (Prop_lut5_I3_O)        0.124    68.089 r  core/hazard_unit/B_EX[11]_i_2/O
                         net (fo=1, routed)           0.659    68.748    core/hazard_unit/B_EX[11]_i_2_n_0
    SLICE_X42Y103        LUT5 (Prop_lut5_I0_O)        0.124    68.872 r  core/hazard_unit/B_EX[11]_i_1/O
                         net (fo=4, routed)           0.832    69.704    core/hazard_unit/rs2_data_ID[11]
    SLICE_X42Y104        LUT6 (Prop_lut6_I2_O)        0.124    69.828 r  core/hazard_unit/IR_ID[28]_i_68/O
                         net (fo=1, routed)           0.000    69.828    core/cmp_ID/S[3]
    SLICE_X42Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    70.204 r  core/cmp_ID/IR_ID_reg[28]_i_54/CO[3]
                         net (fo=1, routed)           0.000    70.204    core/cmp_ID/IR_ID_reg[28]_i_54_n_0
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.321 r  core/cmp_ID/IR_ID_reg[28]_i_41/CO[3]
                         net (fo=1, routed)           0.000    70.321    core/cmp_ID/IR_ID_reg[28]_i_41_n_0
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    70.550 r  core/cmp_ID/IR_ID_reg[28]_i_30/CO[2]
                         net (fo=2, routed)           0.969    71.518    core/reg_IF_ID/CO[0]
    SLICE_X49Y104        LUT5 (Prop_lut5_I0_O)        0.310    71.828 r  core/reg_IF_ID/IR_ID[28]_i_20/O
                         net (fo=1, routed)           0.403    72.231    core/ctrl/segment_shift[6]_i_56_1
    SLICE_X49Y104        LUT6 (Prop_lut6_I4_O)        0.124    72.355 r  core/ctrl/i_/IR_ID[28]_i_9/O
                         net (fo=67, routed)          1.604    73.959    core/U1_3/Branch_ctrl
    SLICE_X37Y113        LUT6 (Prop_lut6_I0_O)        0.124    74.083 f  core/U1_3/segment_shift[62]_i_41/O
                         net (fo=1, routed)           0.435    74.518    core/U1_3/segment_shift[62]_i_41_n_0
    SLICE_X37Y115        LUT5 (Prop_lut5_I4_O)        0.124    74.642 f  core/U1_3/segment_shift[62]_i_16/O
                         net (fo=1, routed)           0.288    74.930    core/reg_EXE_MEM/segment_shift_reg[59]_0
    SLICE_X35Y115        LUT6 (Prop_lut6_I2_O)        0.124    75.054 f  core/reg_EXE_MEM/segment_shift[62]_i_6/O
                         net (fo=9, routed)           1.556    76.610    DEBUG_CTRL/debug_data[5]
    SLICE_X31Y99         LUT6 (Prop_lut6_I1_O)        0.124    76.734 r  DEBUG_CTRL/buffer_reg_i_117/O
                         net (fo=9, routed)           1.048    77.782    DEBUG_CTRL/buffer_reg_i_117_n_0
    SLICE_X30Y98         LUT3 (Prop_lut3_I0_O)        0.124    77.906 f  DEBUG_CTRL/buffer_reg_i_163/O
                         net (fo=1, routed)           0.313    78.220    DEBUG_CTRL/buffer_reg_i_163_n_0
    SLICE_X30Y97         LUT6 (Prop_lut6_I0_O)        0.124    78.344 r  DEBUG_CTRL/buffer_reg_i_96/O
                         net (fo=1, routed)           0.404    78.748    DEBUG_CTRL/buffer_reg_i_96_n_0
    SLICE_X31Y96         LUT6 (Prop_lut6_I3_O)        0.124    78.872 f  DEBUG_CTRL/buffer_reg_i_31/O
                         net (fo=1, routed)           0.775    79.647    DEBUG_CTRL/buffer_reg_i_31_n_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I2_O)        0.124    79.771 r  DEBUG_CTRL/buffer_reg_i_9/O
                         net (fo=1, routed)           0.801    80.572    UART_BUFF/DIADI[0]
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.565   104.990    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKARDCLK
                         clock pessimism              0.179   105.169    
                         clock uncertainty           -0.106   105.063    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.241   104.822    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.822    
                         arrival time                         -80.572    
  -------------------------------------------------------------------
                         slack                                 24.250    

Slack (MET) :             30.265ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[31][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        19.550ns  (logic 0.952ns (4.869%)  route 18.598ns (95.131%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.283ns = ( 58.283 - 50.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.293     5.897    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.146     6.043 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.092     7.135    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     7.435 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.611     9.046    core/reg_EXE_MEM/debug_clk
    SLICE_X52Y104        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     9.502 f  core/reg_EXE_MEM/ALUO_MEM_reg[1]/Q
                         net (fo=1666, routed)        7.312    16.814    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[1]
    SLICE_X64Y120        LUT3 (Prop_lut3_I0_O)        0.124    16.938 f  core/reg_EXE_MEM/data[122][5]_i_5/O
                         net (fo=141, routed)         7.767    24.706    core/reg_EXE_MEM/data[122][5]_i_5_n_0
    SLICE_X46Y126        LUT5 (Prop_lut5_I1_O)        0.124    24.830 f  core/reg_EXE_MEM/data[32][5]_i_5/O
                         net (fo=9, routed)           2.629    27.459    core/reg_EXE_MEM/data[32][5]_i_5_n_0
    SLICE_X28Y122        LUT5 (Prop_lut5_I0_O)        0.124    27.583 r  core/reg_EXE_MEM/data[31][3]_i_2/O
                         net (fo=1, routed)           0.890    28.473    core/reg_EXE_MEM/data[31][3]_i_2_n_0
    SLICE_X28Y122        LUT6 (Prop_lut6_I5_O)        0.124    28.597 r  core/reg_EXE_MEM/data[31][3]_i_1/O
                         net (fo=1, routed)           0.000    28.597    core/data_ram/data_reg[31][7]_1[3]
    SLICE_X28Y122        FDRE                                         r  core/data_ram/data_reg[31][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.041    55.466    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.118    55.584 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.950    56.534    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.789 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.494    58.283    core/data_ram/debug_clk
    SLICE_X28Y122        FDRE                                         r  core/data_ram/data_reg[31][3]/C  (IS_INVERTED)
                         clock pessimism              0.653    58.936    
                         clock uncertainty           -0.106    58.830    
    SLICE_X28Y122        FDRE (Setup_fdre_C_D)        0.032    58.862    core/data_ram/data_reg[31][3]
  -------------------------------------------------------------------
                         required time                         58.862    
                         arrival time                         -28.597    
  -------------------------------------------------------------------
                         slack                                 30.265    

Slack (MET) :             30.391ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[31][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        19.424ns  (logic 0.952ns (4.901%)  route 18.472ns (95.099%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.280ns = ( 58.280 - 50.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.293     5.897    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.146     6.043 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.092     7.135    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     7.435 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.611     9.046    core/reg_EXE_MEM/debug_clk
    SLICE_X52Y104        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     9.502 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]/Q
                         net (fo=1666, routed)        7.312    16.814    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[1]
    SLICE_X64Y120        LUT3 (Prop_lut3_I0_O)        0.124    16.938 r  core/reg_EXE_MEM/data[122][5]_i_5/O
                         net (fo=141, routed)         7.767    24.706    core/reg_EXE_MEM/data[122][5]_i_5_n_0
    SLICE_X46Y126        LUT5 (Prop_lut5_I1_O)        0.124    24.830 r  core/reg_EXE_MEM/data[32][5]_i_5/O
                         net (fo=9, routed)           2.726    27.555    core/reg_EXE_MEM/data[32][5]_i_5_n_0
    SLICE_X29Y124        LUT6 (Prop_lut6_I2_O)        0.124    27.679 r  core/reg_EXE_MEM/data[31][4]_i_3/O
                         net (fo=1, routed)           0.667    28.346    core/reg_EXE_MEM/data[31][4]_i_3_n_0
    SLICE_X29Y124        LUT6 (Prop_lut6_I3_O)        0.124    28.470 r  core/reg_EXE_MEM/data[31][4]_i_1/O
                         net (fo=1, routed)           0.000    28.470    core/data_ram/data_reg[31][7]_1[4]
    SLICE_X29Y124        FDRE                                         r  core/data_ram/data_reg[31][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.041    55.466    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.118    55.584 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.950    56.534    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.789 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.491    58.280    core/data_ram/debug_clk
    SLICE_X29Y124        FDRE                                         r  core/data_ram/data_reg[31][4]/C  (IS_INVERTED)
                         clock pessimism              0.653    58.933    
                         clock uncertainty           -0.106    58.827    
    SLICE_X29Y124        FDRE (Setup_fdre_C_D)        0.034    58.861    core/data_ram/data_reg[31][4]
  -------------------------------------------------------------------
                         required time                         58.861    
                         arrival time                         -28.470    
  -------------------------------------------------------------------
                         slack                                 30.391    

Slack (MET) :             30.526ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[31][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        19.301ns  (logic 0.952ns (4.932%)  route 18.349ns (95.068%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.292ns = ( 58.292 - 50.000 ) 
    Source Clock Delay      (SCD):    9.046ns
    Clock Pessimism Removal (CPR):    0.653ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.293     5.897    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.146     6.043 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           1.092     7.135    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.300     7.435 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.611     9.046    core/reg_EXE_MEM/debug_clk
    SLICE_X52Y104        FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     9.502 r  core/reg_EXE_MEM/ALUO_MEM_reg[1]/Q
                         net (fo=1666, routed)        7.312    16.814    core/reg_EXE_MEM/ALUO_MEM_reg[31]_0[1]
    SLICE_X64Y120        LUT3 (Prop_lut3_I0_O)        0.124    16.938 r  core/reg_EXE_MEM/data[122][5]_i_5/O
                         net (fo=141, routed)         7.767    24.706    core/reg_EXE_MEM/data[122][5]_i_5_n_0
    SLICE_X46Y126        LUT5 (Prop_lut5_I1_O)        0.124    24.830 r  core/reg_EXE_MEM/data[32][5]_i_5/O
                         net (fo=9, routed)           3.118    27.948    core/reg_EXE_MEM/data[32][5]_i_5_n_0
    SLICE_X29Y136        LUT6 (Prop_lut6_I2_O)        0.124    28.072 r  core/reg_EXE_MEM/data[31][6]_i_3/O
                         net (fo=1, routed)           0.151    28.223    core/reg_EXE_MEM/data[31][6]_i_3_n_0
    SLICE_X29Y136        LUT6 (Prop_lut6_I3_O)        0.124    28.347 r  core/reg_EXE_MEM/data[31][6]_i_1/O
                         net (fo=1, routed)           0.000    28.347    core/data_ram/data_reg[31][7]_1[6]
    SLICE_X29Y136        FDRE                                         r  core/data_ram/data_reg[31][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.041    55.466    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.118    55.584 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.950    56.534    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.789 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.503    58.292    core/data_ram/debug_clk
    SLICE_X29Y136        FDRE                                         r  core/data_ram/data_reg[31][6]/C  (IS_INVERTED)
                         clock pessimism              0.653    58.945    
                         clock uncertainty           -0.106    58.839    
    SLICE_X29Y136        FDRE (Setup_fdre_C_D)        0.034    58.873    core/data_ram/data_reg[31][6]
  -------------------------------------------------------------------
                         required time                         58.873    
                         arrival time                         -28.347    
  -------------------------------------------------------------------
                         slack                                 30.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/ALUO_WB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[11][1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.451%)  route 0.214ns (50.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.790     1.712    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.044     1.756 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.173    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.265 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.563     2.828    core/reg_MEM_WB/debug_clk
    SLICE_X54Y99         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.164     2.992 r  core/reg_MEM_WB/ALUO_WB_reg[1]/Q
                         net (fo=2, routed)           0.214     3.205    core/reg_MEM_WB/Q[1]
    SLICE_X54Y102        LUT6 (Prop_lut6_I3_O)        0.045     3.250 r  core/reg_MEM_WB/CSR[11][1]_i_1/O
                         net (fo=1, routed)           0.000     3.250    core/exp_unit/csr/CSR_reg[11][31]_1[1]
    SLICE_X54Y102        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.830     3.755    core/exp_unit/csr/debug_clk
    SLICE_X54Y102        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][1]/C
                         clock pessimism             -0.659     3.096    
    SLICE_X54Y102        FDCE (Hold_fdce_C_D)         0.120     3.216    core/exp_unit/csr/CSR_reg[11][1]
  -------------------------------------------------------------------
                         required time                         -3.216    
                         arrival time                           3.250    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.229ns (55.294%)  route 0.185ns (44.706%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.758ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.790     1.712    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.044     1.756 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.173    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.265 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.565     2.830    core/reg_ID_EX/debug_clk
    SLICE_X49Y99         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.128     2.958 r  core/reg_ID_EX/IR_EX_reg[6]/Q
                         net (fo=2, routed)           0.185     3.143    core/reg_ID_EX/inst_EXE[5]
    SLICE_X49Y100        LUT4 (Prop_lut4_I0_O)        0.101     3.244 r  core/reg_ID_EX/IR_MEM[6]_i_1/O
                         net (fo=1, routed)           0.000     3.244    core/reg_EXE_MEM/p_0_in_0[5]
    SLICE_X49Y100        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.833     3.758    core/reg_EXE_MEM/debug_clk
    SLICE_X49Y100        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/C
                         clock pessimism             -0.659     3.099    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.107     3.206    core/reg_EXE_MEM/IR_MEM_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/rs1_EX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/rs1_MEM_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.189ns (43.438%)  route 0.246ns (56.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.790     1.712    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.044     1.756 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.173    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.265 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.563     2.828    core/reg_ID_EX/debug_clk
    SLICE_X48Y100        FDCE                                         r  core/reg_ID_EX/rs1_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141     2.969 r  core/reg_ID_EX/rs1_EX_reg[4]/Q
                         net (fo=1, routed)           0.246     3.215    core/reg_ID_EX/rs1_EXE[4]
    SLICE_X55Y100        LUT4 (Prop_lut4_I0_O)        0.048     3.263 r  core/reg_ID_EX/rs1_MEM[4]_i_1/O
                         net (fo=1, routed)           0.000     3.263    core/reg_EXE_MEM/rs1_MEM_reg[4]_0
    SLICE_X55Y100        FDCE                                         r  core/reg_EXE_MEM/rs1_MEM_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.830     3.755    core/reg_EXE_MEM/debug_clk
    SLICE_X55Y100        FDCE                                         r  core/reg_EXE_MEM/rs1_MEM_reg[4]/C
                         clock pessimism             -0.664     3.091    
    SLICE_X55Y100        FDCE (Hold_fdce_C_D)         0.107     3.198    core/reg_EXE_MEM/rs1_MEM_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 core/exp_unit/csr/CSR_reg[5][28]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.009%)  route 0.246ns (56.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.753ns
    Source Clock Delay      (SCD):    2.821ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.790     1.712    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.044     1.756 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.173    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.265 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.556     2.821    core/exp_unit/csr/debug_clk
    SLICE_X52Y113        FDCE                                         r  core/exp_unit/csr/CSR_reg[5][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y113        FDCE (Prop_fdce_C_Q)         0.141     2.962 r  core/exp_unit/csr/CSR_reg[5][28]/Q
                         net (fo=2, routed)           0.246     3.208    core/redirectPC/Q_reg[31][28]
    SLICE_X43Y113        LUT5 (Prop_lut5_I1_O)        0.045     3.253 r  core/redirectPC/Q[28]_i_1/O
                         net (fo=1, routed)           0.000     3.253    core/REG_PC/D[28]
    SLICE_X43Y113        FDCE                                         r  core/REG_PC/Q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.828     3.753    core/REG_PC/debug_clk
    SLICE_X43Y113        FDCE                                         r  core/REG_PC/Q_reg[28]/C
                         clock pessimism             -0.664     3.089    
    SLICE_X43Y113        FDCE (Hold_fdce_C_D)         0.092     3.181    core/REG_PC/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.660%)  route 0.266ns (65.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.757ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.790     1.712    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.044     1.756 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.173    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.265 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.565     2.830    core/reg_IF_ID/debug_clk
    SLICE_X49Y98         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDCE (Prop_fdce_C_Q)         0.141     2.971 r  core/reg_IF_ID/PCurrent_ID_reg[0]/Q
                         net (fo=4, routed)           0.266     3.236    core/reg_ID_EX/PCurrent_EX_reg[31]_0[0]
    SLICE_X52Y98         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.833     3.757    core/reg_ID_EX/debug_clk
    SLICE_X52Y98         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[0]/C
                         clock pessimism             -0.664     3.093    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.070     3.163    core/reg_ID_EX/PCurrent_EX_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/exp_vector_WB_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[10][1]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.143%)  route 0.245ns (56.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.754ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.790     1.712    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.044     1.756 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.173    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.265 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.562     2.827    core/reg_MEM_WB/debug_clk
    SLICE_X49Y103        FDCE                                         r  core/reg_MEM_WB/exp_vector_WB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDCE (Prop_fdce_C_Q)         0.141     2.968 f  core/reg_MEM_WB/exp_vector_WB_reg[1]/Q
                         net (fo=5, routed)           0.245     3.213    core/reg_MEM_WB/p_0_in1_in
    SLICE_X53Y103        LUT6 (Prop_lut6_I5_O)        0.045     3.258 r  core/reg_MEM_WB/CSR[10][1]_i_1/O
                         net (fo=1, routed)           0.000     3.258    core/exp_unit/csr/D[1]
    SLICE_X53Y103        FDCE                                         r  core/exp_unit/csr/CSR_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.829     3.754    core/exp_unit/csr/debug_clk
    SLICE_X53Y103        FDCE                                         r  core/exp_unit/csr/CSR_reg[10][1]/C
                         clock pessimism             -0.664     3.090    
    SLICE_X53Y103        FDCE (Hold_fdce_C_D)         0.091     3.181    core/exp_unit/csr/CSR_reg[10][1]
  -------------------------------------------------------------------
                         required time                         -3.181    
                         arrival time                           3.258    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 core/exp_unit/csr/CSR_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/privilege_level_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (43.966%)  route 0.266ns (56.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.756ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.790     1.712    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.044     1.756 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.173    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.265 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.565     2.830    core/exp_unit/csr/debug_clk
    SLICE_X58Y99         FDCE                                         r  core/exp_unit/csr/CSR_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDCE (Prop_fdce_C_Q)         0.164     2.994 r  core/exp_unit/csr/CSR_reg[0][11]/Q
                         net (fo=2, routed)           0.266     3.260    core/exp_unit/csr/CSR_reg_n_0_[0][11]
    SLICE_X56Y100        LUT4 (Prop_lut4_I0_O)        0.045     3.305 r  core/exp_unit/csr/privilege_level[0]_i_1/O
                         net (fo=1, routed)           0.000     3.305    core/exp_unit/csr/privilege_level[0]_i_1_n_0
    SLICE_X56Y100        FDPE                                         r  core/exp_unit/csr/privilege_level_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.832     3.756    core/exp_unit/csr/debug_clk
    SLICE_X56Y100        FDPE                                         r  core/exp_unit/csr/privilege_level_reg[0]/C
                         clock pessimism             -0.659     3.097    
    SLICE_X56Y100        FDPE (Hold_fdpe_C_D)         0.120     3.217    core/exp_unit/csr/privilege_level_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.217    
                         arrival time                           3.305    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/A_EX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/rs1_data_MEM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.306%)  route 0.264ns (61.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.754ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.790     1.712    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.044     1.756 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.173    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.265 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.562     2.827    core/reg_ID_EX/debug_clk
    SLICE_X46Y103        FDRE                                         r  core/reg_ID_EX/A_EX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y103        FDRE (Prop_fdre_C_Q)         0.164     2.991 r  core/reg_ID_EX/A_EX_reg[2]/Q
                         net (fo=7, routed)           0.264     3.255    core/reg_EXE_MEM/A_EX[2]
    SLICE_X55Y104        FDRE                                         r  core/reg_EXE_MEM/rs1_data_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.829     3.754    core/reg_EXE_MEM/debug_clk
    SLICE_X55Y104        FDRE                                         r  core/reg_EXE_MEM/rs1_data_MEM_reg[2]/C
                         clock pessimism             -0.664     3.090    
    SLICE_X55Y104        FDRE (Hold_fdre_C_D)         0.066     3.156    core/reg_EXE_MEM/rs1_data_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.156    
                         arrival time                           3.255    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/exp_vector_WB_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[10][3]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.272%)  route 0.276ns (59.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.760ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.790     1.712    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.044     1.756 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.173    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.265 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.565     2.830    core/reg_MEM_WB/debug_clk
    SLICE_X49Y99         FDCE                                         r  core/reg_MEM_WB/exp_vector_WB_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y99         FDCE (Prop_fdce_C_Q)         0.141     2.971 r  core/reg_MEM_WB/exp_vector_WB_reg[2]/Q
                         net (fo=4, routed)           0.276     3.247    core/reg_MEM_WB/p_0_in
    SLICE_X59Y99         LUT6 (Prop_lut6_I4_O)        0.045     3.292 r  core/reg_MEM_WB/CSR[10][3]_i_1/O
                         net (fo=1, routed)           0.000     3.292    core/exp_unit/csr/D[3]
    SLICE_X59Y99         FDCE                                         r  core/exp_unit/csr/CSR_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.836     3.760    core/exp_unit/csr/debug_clk
    SLICE_X59Y99         FDCE                                         r  core/exp_unit/csr/CSR_reg[10][3]/C
                         clock pessimism             -0.664     3.096    
    SLICE_X59Y99         FDCE (Hold_fdce_C_D)         0.092     3.188    core/exp_unit/csr/CSR_reg[10][3]
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           3.292    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/IR_WB_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[11][5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.681%)  route 0.281ns (57.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.755ns
    Source Clock Delay      (SCD):    2.827ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.790     1.712    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.044     1.756 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.417     2.173    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.092     2.265 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.562     2.827    core/reg_MEM_WB/debug_clk
    SLICE_X50Y100        FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDCE (Prop_fdce_C_Q)         0.164     2.991 r  core/reg_MEM_WB/IR_WB_reg[5]/Q
                         net (fo=3, routed)           0.281     3.271    core/reg_MEM_WB/wb_inst[4]
    SLICE_X54Y101        LUT6 (Prop_lut6_I5_O)        0.045     3.316 r  core/reg_MEM_WB/CSR[11][5]_i_1/O
                         net (fo=1, routed)           0.000     3.316    core/exp_unit/csr/CSR_reg[11][31]_1[5]
    SLICE_X54Y101        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.830     3.755    core/exp_unit/csr/debug_clk
    SLICE_X54Y101        FDCE                                         r  core/exp_unit/csr/CSR_reg[11][5]/C
                         clock pessimism             -0.664     3.091    
    SLICE_X54Y101        FDCE (Hold_fdce_C_D)         0.121     3.212    core/exp_unit/csr/CSR_reg[11][5]
  -------------------------------------------------------------------
                         required time                         -3.212    
                         arrival time                           3.316    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X0Y38     UART_BUFF/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y38     UART_BUFF/buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X5Y106     rst_all_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y107     rst_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y106     rst_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X7Y106     rst_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X6Y106     rst_count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y106     rst_all_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y106     rst_all_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y107     rst_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y107     rst_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y106     rst_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y106     rst_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y106     rst_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y106     rst_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y106     rst_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y106     rst_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y106     rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y106     rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y107     rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y107     rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y106     rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y106     rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y106     rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y106     rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y106     rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X6Y106     rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 2.454ns (74.102%)  route 0.858ns (25.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.687     5.291    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.745 r  UART_BUFF/buffer_reg/DOBDO[7]
                         net (fo=1, routed)           0.858     8.603    uart_tx_ctrl/D[7]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    14.947    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.205    14.922    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)       -0.040    14.882    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 2.454ns (77.238%)  route 0.723ns (22.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.687     5.291    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.745 r  UART_BUFF/buffer_reg/DOBDO[5]
                         net (fo=1, routed)           0.723     8.468    uart_tx_ctrl/D[5]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    14.947    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.205    14.922    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)       -0.062    14.860    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.468    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 2.454ns (79.028%)  route 0.651ns (20.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.687     5.291    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.745 r  UART_BUFF/buffer_reg/DOBDO[0]
                         net (fo=1, routed)           0.651     8.396    uart_tx_ctrl/D[0]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    14.947    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.205    14.922    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)       -0.095    14.827    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.444ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.095ns  (logic 2.454ns (79.290%)  route 0.641ns (20.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.687     5.291    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.745 r  UART_BUFF/buffer_reg/DOBDO[3]
                         net (fo=1, routed)           0.641     8.386    uart_tx_ctrl/D[3]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    14.947    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.205    14.922    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)       -0.092    14.830    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  6.444    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 2.454ns (79.392%)  route 0.637ns (20.608%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.687     5.291    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.745 r  UART_BUFF/buffer_reg/DOBDO[2]
                         net (fo=1, routed)           0.637     8.382    uart_tx_ctrl/D[2]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    14.947    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.205    14.922    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)       -0.093    14.829    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 2.454ns (79.418%)  route 0.636ns (20.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.687     5.291    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.745 r  UART_BUFF/buffer_reg/DOBDO[1]
                         net (fo=1, routed)           0.636     8.381    uart_tx_ctrl/D[1]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    14.947    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.205    14.922    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)       -0.093    14.829    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.594ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 2.454ns (82.075%)  route 0.536ns (17.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.687     5.291    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.745 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.536     8.281    uart_tx_ctrl/D[4]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    14.947    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.205    14.922    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)       -0.047    14.875    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.594    

Slack (MET) :             6.599ns  (required time - arrival time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.989ns  (logic 2.454ns (82.103%)  route 0.535ns (17.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.291ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.687     5.291    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     7.745 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.535     8.280    uart_tx_ctrl/D[6]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    14.947    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.205    14.922    
    SLICE_X9Y96          FDRE (Setup_fdre_C_D)       -0.043    14.879    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.280    
  -------------------------------------------------------------------
                         slack                                  6.599    

Slack (MET) :             6.676ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.028ns  (logic 0.580ns (19.157%)  route 2.448ns (80.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.646     5.251    UART_BUFF/clk_cpu
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.456     5.707 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          2.448     8.154    uart_tx_ctrl/E[0]
    SLICE_X9Y98          LUT6 (Prop_lut6_I3_O)        0.124     8.278 r  uart_tx_ctrl/FSM_sequential_txState[0]_i_1/O
                         net (fo=1, routed)           0.000     8.278    uart_tx_ctrl/FSM_sequential_txState[0]_i_1_n_0
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.525    14.948    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                         clock pessimism              0.180    15.128    
                         clock uncertainty           -0.205    14.923    
    SLICE_X9Y98          FDRE (Setup_fdre_C_D)        0.031    14.954    uart_tx_ctrl/FSM_sequential_txState_reg[0]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                          -8.278    
  -------------------------------------------------------------------
                         slack                                  6.676    

Slack (MET) :             7.616ns  (required time - arrival time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.456ns (24.643%)  route 1.394ns (75.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.251ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.646     5.251    UART_BUFF/clk_cpu
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.456     5.707 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          1.394     7.101    uart_tx_ctrl/E[0]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.524    14.947    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism              0.180    15.127    
                         clock uncertainty           -0.205    14.922    
    SLICE_X9Y96          FDRE (Setup_fdre_C_CE)      -0.205    14.717    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                          -7.101    
  -------------------------------------------------------------------
                         slack                                  7.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.078%)  route 0.184ns (23.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.615     1.537    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      0.585     2.122 r  UART_BUFF/buffer_reg/DOBDO[6]
                         net (fo=1, routed)           0.184     2.306    uart_tx_ctrl/D[6]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.076     2.046    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.046    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 UART_BUFF/buffer_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.585ns (76.078%)  route 0.184ns (23.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.615     1.537    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y38         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     2.122 r  UART_BUFF/buffer_reg/DOBDO[4]
                         net (fo=1, routed)           0.184     2.306    uart_tx_ctrl/D[4]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y96          FDRE (Hold_fdre_C_D)         0.075     2.045    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.102%)  route 0.560ns (79.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.560     2.197    uart_tx_ctrl/E[0]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[1]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y96          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.102%)  route 0.560ns (79.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.560     2.197    uart_tx_ctrl/E[0]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[2]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y96          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.102%)  route 0.560ns (79.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.560     2.197    uart_tx_ctrl/E[0]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[3]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y96          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.102%)  route 0.560ns (79.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.560     2.197    uart_tx_ctrl/E[0]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[4]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y96          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.102%)  route 0.560ns (79.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.560     2.197    uart_tx_ctrl/E[0]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[5]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y96          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.102%)  route 0.560ns (79.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.560     2.197    uart_tx_ctrl/E[0]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[6]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y96          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.102%)  route 0.560ns (79.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.560     2.197    uart_tx_ctrl/E[0]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[7]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y96          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 UART_BUFF/send_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart_tx_ctrl/txData_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.141ns (20.102%)  route 0.560ns (79.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.574     1.495    UART_BUFF/clk_cpu
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  UART_BUFF/send_reg/Q
                         net (fo=10, routed)          0.560     2.197    uart_tx_ctrl/E[0]
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.846     2.011    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  uart_tx_ctrl/txData_reg[8]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X9Y96          FDRE (Hold_fdre_C_CE)       -0.039     1.931    uart_tx_ctrl/txData_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.266    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        4.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.767ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        4.941ns  (logic 1.905ns (38.557%)  route 3.036ns (61.443%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 104.951 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 95.250 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.647    95.250    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    95.706 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.067    96.773    uart_tx_ctrl/txState[0]
    SLICE_X9Y98          LUT4 (Prop_lut4_I0_O)        0.150    96.923 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.677    97.599    UART_BUFF/update_head
    SLICE_X9Y94          LUT6 (Prop_lut6_I4_O)        0.326    97.925 r  UART_BUFF/full0_carry_i_5/O
                         net (fo=1, routed)           0.695    98.620    UART_BUFF/full0_carry_i_5_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124    98.744 r  UART_BUFF/full0_carry_i_3/O
                         net (fo=1, routed)           0.000    98.744    UART_BUFF/full0_carry_i_3_n_0
    SLICE_X9Y95          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    99.280 r  UART_BUFF/full0_carry/CO[2]
                         net (fo=1, routed)           0.597    99.877    uart_tx_ctrl/full_reg[0]
    SLICE_X11Y98         LUT6 (Prop_lut6_I2_O)        0.313   100.190 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000   100.190    UART_BUFF/full_reg_0
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.525   104.951    UART_BUFF/clk_cpu
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism              0.180   105.131    
                         clock uncertainty           -0.205   104.926    
    SLICE_X11Y98         FDRE (Setup_fdre_C_D)        0.031   104.957    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                        104.957    
                         arrival time                        -100.190    
  -------------------------------------------------------------------
                         slack                                  4.767    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/buffer_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        3.274ns  (logic 0.580ns (17.713%)  route 2.694ns (82.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 104.989 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 95.250 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.647    95.250    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    95.706 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.310    97.016    UART_BUFF/txState[0]
    SLICE_X9Y98          LUT5 (Prop_lut5_I3_O)        0.124    97.140 r  UART_BUFF/buffer_reg_i_2/O
                         net (fo=1, routed)           1.384    98.524    UART_BUFF/buffer_reg_i_2_n_0
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.564   104.989    UART_BUFF/clk_cpu
    RAMB18_X0Y38         RAMB18E1                                     r  UART_BUFF/buffer_reg/CLKBWRCLK
                         clock pessimism              0.180   105.169    
                         clock uncertainty           -0.205   104.965    
    RAMB18_X0Y38         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   104.522    UART_BUFF/buffer_reg
  -------------------------------------------------------------------
                         required time                        104.522    
                         arrival time                         -98.524    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.406ns  (logic 0.606ns (25.187%)  route 1.800ns (74.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 104.950 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 95.250 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.647    95.250    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    95.706 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.067    96.773    uart_tx_ctrl/txState[0]
    SLICE_X9Y98          LUT4 (Prop_lut4_I0_O)        0.150    96.923 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.733    97.656    UART_BUFF/update_head
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.524   104.950    UART_BUFF/clk_cpu
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism              0.180   105.130    
                         clock uncertainty           -0.205   104.925    
    SLICE_X11Y95         FDRE (Setup_fdre_C_CE)      -0.407   104.518    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                        104.518    
                         arrival time                         -97.656    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.406ns  (logic 0.606ns (25.187%)  route 1.800ns (74.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 104.950 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 95.250 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.647    95.250    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    95.706 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.067    96.773    uart_tx_ctrl/txState[0]
    SLICE_X9Y98          LUT4 (Prop_lut4_I0_O)        0.150    96.923 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.733    97.656    UART_BUFF/update_head
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.524   104.950    UART_BUFF/clk_cpu
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism              0.180   105.130    
                         clock uncertainty           -0.205   104.925    
    SLICE_X11Y95         FDRE (Setup_fdre_C_CE)      -0.407   104.518    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                        104.518    
                         arrival time                         -97.656    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.406ns  (logic 0.606ns (25.187%)  route 1.800ns (74.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 104.950 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 95.250 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.647    95.250    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    95.706 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.067    96.773    uart_tx_ctrl/txState[0]
    SLICE_X9Y98          LUT4 (Prop_lut4_I0_O)        0.150    96.923 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.733    97.656    UART_BUFF/update_head
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.524   104.950    UART_BUFF/clk_cpu
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism              0.180   105.130    
                         clock uncertainty           -0.205   104.925    
    SLICE_X11Y95         FDRE (Setup_fdre_C_CE)      -0.407   104.518    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                        104.518    
                         arrival time                         -97.656    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.862ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.406ns  (logic 0.606ns (25.187%)  route 1.800ns (74.813%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 104.950 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 95.250 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.647    95.250    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    95.706 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.067    96.773    uart_tx_ctrl/txState[0]
    SLICE_X9Y98          LUT4 (Prop_lut4_I0_O)        0.150    96.923 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.733    97.656    UART_BUFF/update_head
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.524   104.950    UART_BUFF/clk_cpu
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism              0.180   105.130    
                         clock uncertainty           -0.205   104.925    
    SLICE_X11Y95         FDRE (Setup_fdre_C_CE)      -0.407   104.518    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                        104.518    
                         arrival time                         -97.656    
  -------------------------------------------------------------------
                         slack                                  6.862    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.357ns  (logic 0.606ns (25.715%)  route 1.751ns (74.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 104.950 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 95.250 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.647    95.250    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    95.706 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.067    96.773    uart_tx_ctrl/txState[0]
    SLICE_X9Y98          LUT4 (Prop_lut4_I0_O)        0.150    96.923 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.684    97.606    UART_BUFF/update_head
    SLICE_X10Y94         FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.524   104.950    UART_BUFF/clk_cpu
    SLICE_X10Y94         FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism              0.180   105.130    
                         clock uncertainty           -0.205   104.925    
    SLICE_X10Y94         FDRE (Setup_fdre_C_CE)      -0.371   104.554    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                        104.554    
                         arrival time                         -97.606    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.217ns  (logic 0.606ns (27.337%)  route 1.611ns (72.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 104.950 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 95.250 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.647    95.250    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    95.706 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.067    96.773    uart_tx_ctrl/txState[0]
    SLICE_X9Y98          LUT4 (Prop_lut4_I0_O)        0.150    96.923 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.544    97.466    UART_BUFF/update_head
    SLICE_X10Y95         FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.524   104.950    UART_BUFF/clk_cpu
    SLICE_X10Y95         FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism              0.180   105.130    
                         clock uncertainty           -0.205   104.925    
    SLICE_X10Y95         FDRE (Setup_fdre_C_CE)      -0.371   104.554    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                        104.554    
                         arrival time                         -97.466    
  -------------------------------------------------------------------
                         slack                                  7.088    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.217ns  (logic 0.606ns (27.337%)  route 1.611ns (72.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 104.950 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 95.250 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.647    95.250    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    95.706 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.067    96.773    uart_tx_ctrl/txState[0]
    SLICE_X9Y98          LUT4 (Prop_lut4_I0_O)        0.150    96.923 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.544    97.466    UART_BUFF/update_head
    SLICE_X10Y95         FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.524   104.950    UART_BUFF/clk_cpu
    SLICE_X10Y95         FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism              0.180   105.130    
                         clock uncertainty           -0.205   104.925    
    SLICE_X10Y95         FDRE (Setup_fdre_C_CE)      -0.371   104.554    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                        104.554    
                         arrival time                         -97.466    
  -------------------------------------------------------------------
                         slack                                  7.088    

Slack (MET) :             7.088ns  (required time - arrival time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@100.000ns - sys_clk_pin rise@90.000ns)
  Data Path Delay:        2.217ns  (logic 0.606ns (27.337%)  route 1.611ns (72.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 104.950 - 100.000 ) 
    Source Clock Delay      (SCD):    5.250ns = ( 95.250 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     90.000    90.000 r  
    E3                                                0.000    90.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    90.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    91.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    93.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    93.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.647    95.250    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.456    95.706 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           1.067    96.773    uart_tx_ctrl/txState[0]
    SLICE_X9Y98          LUT4 (Prop_lut4_I0_O)        0.150    96.923 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.544    97.466    UART_BUFF/update_head
    SLICE_X10Y95         FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.524   104.950    UART_BUFF/clk_cpu
    SLICE_X10Y95         FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism              0.180   105.130    
                         clock uncertainty           -0.205   104.925    
    SLICE_X10Y95         FDRE (Setup_fdre_C_CE)      -0.371   104.554    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                        104.554    
                         arrival time                         -97.466    
  -------------------------------------------------------------------
                         slack                                  7.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.186ns (22.399%)  route 0.644ns (77.601%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.644     2.281    uart_tx_ctrl/txState[0]
    SLICE_X11Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.326 r  uart_tx_ctrl/full_i_1/O
                         net (fo=1, routed)           0.000     2.326    UART_BUFF/full_reg_0
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.845     2.012    UART_BUFF/clk_cpu
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/full_reg/C
                         clock pessimism             -0.245     1.766    
                         clock uncertainty            0.205     1.971    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.092     2.063    UART_BUFF/full_reg
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/send_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.372%)  route 0.645ns (77.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[0]/Q
                         net (fo=9, routed)           0.645     2.282    UART_BUFF/txState[0]
    SLICE_X11Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.327 r  UART_BUFF/send_i_1/O
                         net (fo=1, routed)           0.000     2.327    UART_BUFF/send_i_1_n_0
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.845     2.012    UART_BUFF/clk_cpu
    SLICE_X11Y98         FDRE                                         r  UART_BUFF/send_reg/C
                         clock pessimism             -0.245     1.766    
                         clock uncertainty            0.205     1.971    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.091     2.062    UART_BUFF/send_reg
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.189ns (25.296%)  route 0.558ns (74.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.334     1.971    uart_tx_ctrl/txState[1]
    SLICE_X9Y98          LUT4 (Prop_lut4_I1_O)        0.048     2.019 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.224     2.242    UART_BUFF/update_head
    SLICE_X10Y95         FDRE                                         r  UART_BUFF/head_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.844     2.011    UART_BUFF/clk_cpu
    SLICE_X10Y95         FDRE                                         r  UART_BUFF/head_reg[5]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X10Y95         FDRE (Hold_fdre_C_CE)       -0.078     1.892    UART_BUFF/head_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.189ns (25.296%)  route 0.558ns (74.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.334     1.971    uart_tx_ctrl/txState[1]
    SLICE_X9Y98          LUT4 (Prop_lut4_I1_O)        0.048     2.019 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.224     2.242    UART_BUFF/update_head
    SLICE_X10Y95         FDRE                                         r  UART_BUFF/head_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.844     2.011    UART_BUFF/clk_cpu
    SLICE_X10Y95         FDRE                                         r  UART_BUFF/head_reg[6]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X10Y95         FDRE (Hold_fdre_C_CE)       -0.078     1.892    UART_BUFF/head_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.189ns (25.296%)  route 0.558ns (74.704%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.334     1.971    uart_tx_ctrl/txState[1]
    SLICE_X9Y98          LUT4 (Prop_lut4_I1_O)        0.048     2.019 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.224     2.242    UART_BUFF/update_head
    SLICE_X10Y95         FDRE                                         r  UART_BUFF/head_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.844     2.011    UART_BUFF/clk_cpu
    SLICE_X10Y95         FDRE                                         r  UART_BUFF/head_reg[7]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X10Y95         FDRE (Hold_fdre_C_CE)       -0.078     1.892    UART_BUFF/head_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.189ns (23.624%)  route 0.611ns (76.376%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.334     1.971    uart_tx_ctrl/txState[1]
    SLICE_X9Y98          LUT4 (Prop_lut4_I1_O)        0.048     2.019 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.277     2.295    UART_BUFF/update_head
    SLICE_X10Y94         FDRE                                         r  UART_BUFF/head_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.844     2.011    UART_BUFF/clk_cpu
    SLICE_X10Y94         FDRE                                         r  UART_BUFF/head_reg[4]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X10Y94         FDRE (Hold_fdre_C_CE)       -0.078     1.892    UART_BUFF/head_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.189ns (23.408%)  route 0.618ns (76.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.334     1.971    uart_tx_ctrl/txState[1]
    SLICE_X9Y98          LUT4 (Prop_lut4_I1_O)        0.048     2.019 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.284     2.303    UART_BUFF/update_head
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.844     2.011    UART_BUFF/clk_cpu
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[0]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X11Y95         FDRE (Hold_fdre_C_CE)       -0.101     1.869    UART_BUFF/head_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.189ns (23.408%)  route 0.618ns (76.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.334     1.971    uart_tx_ctrl/txState[1]
    SLICE_X9Y98          LUT4 (Prop_lut4_I1_O)        0.048     2.019 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.284     2.303    UART_BUFF/update_head
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.844     2.011    UART_BUFF/clk_cpu
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[1]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X11Y95         FDRE (Hold_fdre_C_CE)       -0.101     1.869    UART_BUFF/head_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.189ns (23.408%)  route 0.618ns (76.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.334     1.971    uart_tx_ctrl/txState[1]
    SLICE_X9Y98          LUT4 (Prop_lut4_I1_O)        0.048     2.019 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.284     2.303    UART_BUFF/update_head
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.844     2.011    UART_BUFF/clk_cpu
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[2]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X11Y95         FDRE (Hold_fdre_C_CE)       -0.101     1.869    UART_BUFF/head_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_BUFF/head_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.189ns (23.408%)  route 0.618ns (76.592%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.576     1.495    uart_tx_ctrl/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  uart_tx_ctrl/FSM_sequential_txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDRE (Prop_fdre_C_Q)         0.141     1.636 f  uart_tx_ctrl/FSM_sequential_txState_reg[1]/Q
                         net (fo=10, routed)          0.334     1.971    uart_tx_ctrl/txState[1]
    SLICE_X9Y98          LUT4 (Prop_lut4_I1_O)        0.048     2.019 r  uart_tx_ctrl/head[0]_i_1/O
                         net (fo=13, routed)          0.284     2.303    UART_BUFF/update_head
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.844     2.011    UART_BUFF/clk_cpu
    SLICE_X11Y95         FDRE                                         r  UART_BUFF/head_reg[3]/C
                         clock pessimism             -0.245     1.765    
                         clock uncertainty            0.205     1.970    
    SLICE_X11Y95         FDRE (Hold_fdre_C_CE)       -0.101     1.869    UART_BUFF/head_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.434    





---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       16.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.636ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.950ns  (logic 0.642ns (21.759%)  route 2.308ns (78.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 104.943 - 100.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 85.240 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.635    85.240    BTN_SCAN/clk_disp
    SLICE_X38Y90         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.518    85.758 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           2.308    88.066    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X28Y91         LUT6 (Prop_lut6_I1_O)        0.124    88.190 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000    88.190    DEBUG_CTRL/start_i_1_n_0
    SLICE_X28Y91         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.517   104.943    DEBUG_CTRL/clk_cpu
    SLICE_X28Y91         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism              0.079   105.021    
                         clock uncertainty           -0.226   104.795    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.031   104.826    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                        104.826    
                         arrival time                         -88.190    
  -------------------------------------------------------------------
                         slack                                 16.636    

Slack (MET) :             17.385ns  (required time - arrival time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout3 rise@100.000ns - clkout2 rise@80.000ns)
  Data Path Delay:        2.199ns  (logic 0.642ns (29.189%)  route 1.557ns (70.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 104.943 - 100.000 ) 
    Source Clock Delay      (SCD):    5.240ns = ( 85.240 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    80.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482    81.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025    83.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    83.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809    85.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.922    81.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.018    83.508    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    83.604 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          1.635    85.240    BTN_SCAN/clk_disp
    SLICE_X38Y90         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.518    85.758 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.557    87.315    BTN_SCAN/LED_OBUF[0]
    SLICE_X28Y91         LUT5 (Prop_lut5_I0_O)        0.124    87.439 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000    87.439    DEBUG_CTRL/done_reg_0
    SLICE_X28Y91         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683   105.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694   101.411 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923   103.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   103.425 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.517   104.943    DEBUG_CTRL/clk_cpu
    SLICE_X28Y91         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism              0.079   105.021    
                         clock uncertainty           -0.226   104.795    
    SLICE_X28Y91         FDRE (Setup_fdre_C_D)        0.029   104.824    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                        104.824    
                         arrival time                         -87.439    
  -------------------------------------------------------------------
                         slack                                 17.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.209ns (25.820%)  route 0.600ns (74.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.565     1.486    BTN_SCAN/clk_disp
    SLICE_X38Y90         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           0.600     2.251    BTN_SCAN/LED_OBUF[0]
    SLICE_X28Y91         LUT5 (Prop_lut5_I0_O)        0.045     2.296 r  BTN_SCAN/done_i_1/O
                         net (fo=1, routed)           0.000     2.296    DEBUG_CTRL/done_reg_0
    SLICE_X28Y91         FDRE                                         r  DEBUG_CTRL/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.839     2.006    DEBUG_CTRL/clk_cpu
    SLICE_X28Y91         FDRE                                         r  DEBUG_CTRL/done_reg/C
                         clock pessimism             -0.190     1.816    
                         clock uncertainty            0.226     2.042    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.091     2.133    DEBUG_CTRL/done_reg
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DEBUG_CTRL/start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.209ns (16.145%)  route 1.085ns (83.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.190ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout2
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout3_buf/O
                         net (fo=20, routed)          0.565     1.486    BTN_SCAN/clk_disp
    SLICE_X38Y90         FDRE                                         r  BTN_SCAN/result_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y90         FDRE (Prop_fdre_C_Q)         0.164     1.650 r  BTN_SCAN/result_reg[0]/Q
                         net (fo=5, routed)           1.085     2.736    DEBUG_CTRL/LED_OBUF[7]
    SLICE_X28Y91         LUT6 (Prop_lut6_I1_O)        0.045     2.781 r  DEBUG_CTRL/start_i_1/O
                         net (fo=1, routed)           0.000     2.781    DEBUG_CTRL/start_i_1_n_0
    SLICE_X28Y91         FDRE                                         r  DEBUG_CTRL/start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.839     2.006    DEBUG_CTRL/clk_cpu
    SLICE_X28Y91         FDRE                                         r  DEBUG_CTRL/start_reg/C
                         clock pessimism             -0.190     1.816    
                         clock uncertainty            0.226     2.042    
    SLICE_X28Y91         FDRE (Hold_fdre_C_D)         0.092     2.134    DEBUG_CTRL/start_reg
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.647    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       40.487ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.487ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.166ns  (logic 0.456ns (3.748%)  route 11.710ns (96.252%))
  Logic Levels:           0  
  Clock Path Skew:        3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.296ns = ( 58.296 - 50.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.710     5.314    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     5.770 f  rst_all_reg/Q
                         net (fo=1344, routed)       11.710    17.480    core/register/rst_all
    SLICE_X36Y102        FDCE                                         f  core/register/register_reg[1][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.041    55.466    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.118    55.584 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.950    56.534    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.789 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.507    58.296    core/register/debug_clk
    SLICE_X36Y102        FDCE                                         r  core/register/register_reg[1][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.475    
                         clock uncertainty           -0.106    58.369    
    SLICE_X36Y102        FDCE (Recov_fdce_C_CLR)     -0.402    57.967    core/register/register_reg[1][16]
  -------------------------------------------------------------------
                         required time                         57.967    
                         arrival time                         -17.480    
  -------------------------------------------------------------------
                         slack                                 40.487    

Slack (MET) :             40.490ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.161ns  (logic 0.456ns (3.750%)  route 11.705ns (96.250%))
  Logic Levels:           0  
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.294ns = ( 58.294 - 50.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.710     5.314    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     5.770 f  rst_all_reg/Q
                         net (fo=1344, routed)       11.705    17.476    core/register/rst_all
    SLICE_X39Y103        FDCE                                         f  core/register/register_reg[25][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.041    55.466    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.118    55.584 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.950    56.534    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.789 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.505    58.294    core/register/debug_clk
    SLICE_X39Y103        FDCE                                         r  core/register/register_reg[25][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.473    
                         clock uncertainty           -0.106    58.367    
    SLICE_X39Y103        FDCE (Recov_fdce_C_CLR)     -0.402    57.965    core/register/register_reg[25][16]
  -------------------------------------------------------------------
                         required time                         57.965    
                         arrival time                         -17.476    
  -------------------------------------------------------------------
                         slack                                 40.490    

Slack (MET) :             40.578ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[27][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.161ns  (logic 0.456ns (3.750%)  route 11.705ns (96.250%))
  Logic Levels:           0  
  Clock Path Skew:        3.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.294ns = ( 58.294 - 50.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.710     5.314    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     5.770 f  rst_all_reg/Q
                         net (fo=1344, routed)       11.705    17.476    core/register/rst_all
    SLICE_X38Y103        FDCE                                         f  core/register/register_reg[27][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.041    55.466    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.118    55.584 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.950    56.534    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.789 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.505    58.294    core/register/debug_clk
    SLICE_X38Y103        FDCE                                         r  core/register/register_reg[27][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.473    
                         clock uncertainty           -0.106    58.367    
    SLICE_X38Y103        FDCE (Recov_fdce_C_CLR)     -0.314    58.053    core/register/register_reg[27][16]
  -------------------------------------------------------------------
                         required time                         58.053    
                         arrival time                         -17.476    
  -------------------------------------------------------------------
                         slack                                 40.578    

Slack (MET) :             40.641ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][16]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.011ns  (logic 0.456ns (3.797%)  route 11.555ns (96.203%))
  Logic Levels:           0  
  Clock Path Skew:        3.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.295ns = ( 58.295 - 50.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.710     5.314    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     5.770 f  rst_all_reg/Q
                         net (fo=1344, routed)       11.555    17.325    core/register/rst_all
    SLICE_X35Y105        FDCE                                         f  core/register/register_reg[26][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.041    55.466    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.118    55.584 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.950    56.534    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.789 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.506    58.295    core/register/debug_clk
    SLICE_X35Y105        FDCE                                         r  core/register/register_reg[26][16]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.474    
                         clock uncertainty           -0.106    58.368    
    SLICE_X35Y105        FDCE (Recov_fdce_C_CLR)     -0.402    57.966    core/register/register_reg[26][16]
  -------------------------------------------------------------------
                         required time                         57.966    
                         arrival time                         -17.325    
  -------------------------------------------------------------------
                         slack                                 40.641    

Slack (MET) :             40.729ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][17]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.011ns  (logic 0.456ns (3.797%)  route 11.555ns (96.203%))
  Logic Levels:           0  
  Clock Path Skew:        3.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.295ns = ( 58.295 - 50.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.710     5.314    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     5.770 f  rst_all_reg/Q
                         net (fo=1344, routed)       11.555    17.325    core/register/rst_all
    SLICE_X34Y105        FDCE                                         f  core/register/register_reg[7][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.041    55.466    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.118    55.584 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.950    56.534    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.789 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.506    58.295    core/register/debug_clk
    SLICE_X34Y105        FDCE                                         r  core/register/register_reg[7][17]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.474    
                         clock uncertainty           -0.106    58.368    
    SLICE_X34Y105        FDCE (Recov_fdce_C_CLR)     -0.314    58.054    core/register/register_reg[7][17]
  -------------------------------------------------------------------
                         required time                         58.054    
                         arrival time                         -17.325    
  -------------------------------------------------------------------
                         slack                                 40.729    

Slack (MET) :             40.729ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[7][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        12.011ns  (logic 0.456ns (3.797%)  route 11.555ns (96.203%))
  Logic Levels:           0  
  Clock Path Skew:        3.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.295ns = ( 58.295 - 50.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.710     5.314    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     5.770 f  rst_all_reg/Q
                         net (fo=1344, routed)       11.555    17.325    core/register/rst_all
    SLICE_X34Y105        FDCE                                         f  core/register/register_reg[7][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.041    55.466    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.118    55.584 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.950    56.534    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.789 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.506    58.295    core/register/debug_clk
    SLICE_X34Y105        FDCE                                         r  core/register/register_reg[7][18]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.474    
                         clock uncertainty           -0.106    58.368    
    SLICE_X34Y105        FDCE (Recov_fdce_C_CLR)     -0.314    58.054    core/register/register_reg[7][18]
  -------------------------------------------------------------------
                         required time                         58.054    
                         arrival time                         -17.325    
  -------------------------------------------------------------------
                         slack                                 40.729    

Slack (MET) :             40.816ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.837ns  (logic 0.456ns (3.852%)  route 11.381ns (96.148%))
  Logic Levels:           0  
  Clock Path Skew:        3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.296ns = ( 58.296 - 50.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.710     5.314    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     5.770 f  rst_all_reg/Q
                         net (fo=1344, routed)       11.381    17.151    core/register/rst_all
    SLICE_X33Y106        FDCE                                         f  core/register/register_reg[28][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.041    55.466    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.118    55.584 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.950    56.534    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.789 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.507    58.296    core/register/debug_clk
    SLICE_X33Y106        FDCE                                         r  core/register/register_reg[28][18]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.475    
                         clock uncertainty           -0.106    58.369    
    SLICE_X33Y106        FDCE (Recov_fdce_C_CLR)     -0.402    57.967    core/register/register_reg[28][18]
  -------------------------------------------------------------------
                         required time                         57.967    
                         arrival time                         -17.151    
  -------------------------------------------------------------------
                         slack                                 40.816    

Slack (MET) :             40.816ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.837ns  (logic 0.456ns (3.852%)  route 11.381ns (96.148%))
  Logic Levels:           0  
  Clock Path Skew:        3.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.296ns = ( 58.296 - 50.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.710     5.314    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     5.770 f  rst_all_reg/Q
                         net (fo=1344, routed)       11.381    17.151    core/register/rst_all
    SLICE_X33Y106        FDCE                                         f  core/register/register_reg[28][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.041    55.466    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.118    55.584 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.950    56.534    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.789 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.507    58.296    core/register/debug_clk
    SLICE_X33Y106        FDCE                                         r  core/register/register_reg[28][19]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.475    
                         clock uncertainty           -0.106    58.369    
    SLICE_X33Y106        FDCE (Recov_fdce_C_CLR)     -0.402    57.967    core/register/register_reg[28][19]
  -------------------------------------------------------------------
                         required time                         57.967    
                         arrival time                         -17.151    
  -------------------------------------------------------------------
                         slack                                 40.816    

Slack (MET) :             40.970ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][19]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.682ns  (logic 0.456ns (3.903%)  route 11.226ns (96.096%))
  Logic Levels:           0  
  Clock Path Skew:        3.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.295ns = ( 58.295 - 50.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.710     5.314    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     5.770 f  rst_all_reg/Q
                         net (fo=1344, routed)       11.226    16.996    core/register/rst_all
    SLICE_X33Y107        FDCE                                         f  core/register/register_reg[2][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.041    55.466    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.118    55.584 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.950    56.534    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.789 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.506    58.295    core/register/debug_clk
    SLICE_X33Y107        FDCE                                         r  core/register/register_reg[2][19]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.474    
                         clock uncertainty           -0.106    58.368    
    SLICE_X33Y107        FDCE (Recov_fdce_C_CLR)     -0.402    57.966    core/register/register_reg[2][19]
  -------------------------------------------------------------------
                         required time                         57.966    
                         arrival time                         -16.996    
  -------------------------------------------------------------------
                         slack                                 40.970    

Slack (MET) :             40.970ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[2][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.682ns  (logic 0.456ns (3.903%)  route 11.226ns (96.096%))
  Logic Levels:           0  
  Clock Path Skew:        3.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.295ns = ( 58.295 - 50.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.809     5.412    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.490 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.018     3.508    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.710     5.314    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.456     5.770 f  rst_all_reg/Q
                         net (fo=1344, routed)       11.226    16.996    core/register/rst_all
    SLICE_X33Y107        FDCE                                         f  core/register/register_reg[2][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.683    55.105    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    51.411 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.923    53.334    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    53.425 f  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          2.041    55.466    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.118    55.584 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.950    56.534    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.255    56.789 f  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        1.506    58.295    core/register/debug_clk
    SLICE_X33Y107        FDCE                                         r  core/register/register_reg[2][20]/C  (IS_INVERTED)
                         clock pessimism              0.179    58.474    
                         clock uncertainty           -0.106    58.368    
    SLICE_X33Y107        FDCE (Recov_fdce_C_CLR)     -0.402    57.966    core/register/register_reg[2][20]
  -------------------------------------------------------------------
                         required time                         57.966    
                         arrival time                         -16.996    
  -------------------------------------------------------------------
                         slack                                 40.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/privilege_level_reg[1]/PRE
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.321ns  (logic 0.141ns (6.075%)  route 2.180ns (93.925%))
  Logic Levels:           0  
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.750ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.599     1.520    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1344, routed)        2.180     3.841    core/exp_unit/csr/rst_all
    SLICE_X50Y114        FDPE                                         f  core/exp_unit/csr/privilege_level_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.826     3.750    core/exp_unit/csr/debug_clk
    SLICE_X50Y114        FDPE                                         r  core/exp_unit/csr/privilege_level_reg[1]/C
                         clock pessimism             -0.245     3.505    
    SLICE_X50Y114        FDPE (Remov_fdpe_C_PRE)     -0.071     3.434    core/exp_unit/csr/privilege_level_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.434    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[3][19]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.141ns (6.122%)  route 2.162ns (93.878%))
  Logic Levels:           0  
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.750ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.599     1.520    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1344, routed)        2.162     3.824    core/exp_unit/csr/rst_all
    SLICE_X52Y112        FDCE                                         f  core/exp_unit/csr/CSR_reg[3][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.825     3.750    core/exp_unit/csr/debug_clk
    SLICE_X52Y112        FDCE                                         r  core/exp_unit/csr/CSR_reg[3][19]/C
                         clock pessimism             -0.245     3.505    
    SLICE_X52Y112        FDCE (Remov_fdce_C_CLR)     -0.092     3.413    core/exp_unit/csr/CSR_reg[3][19]
  -------------------------------------------------------------------
                         required time                         -3.413    
                         arrival time                           3.824    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[1][20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.141ns (5.872%)  route 2.260ns (94.128%))
  Logic Levels:           0  
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.599     1.520    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1344, routed)        2.260     3.922    core/exp_unit/csr/rst_all
    SLICE_X50Y115        FDCE                                         f  core/exp_unit/csr/CSR_reg[1][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.825     3.749    core/exp_unit/csr/debug_clk
    SLICE_X50Y115        FDCE                                         r  core/exp_unit/csr/CSR_reg[1][20]/C
                         clock pessimism             -0.245     3.504    
    SLICE_X50Y115        FDCE (Remov_fdce_C_CLR)     -0.067     3.437    core/exp_unit/csr/CSR_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[1][21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.141ns (5.872%)  route 2.260ns (94.128%))
  Logic Levels:           0  
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.599     1.520    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1344, routed)        2.260     3.922    core/exp_unit/csr/rst_all
    SLICE_X50Y115        FDCE                                         f  core/exp_unit/csr/CSR_reg[1][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.825     3.749    core/exp_unit/csr/debug_clk
    SLICE_X50Y115        FDCE                                         r  core/exp_unit/csr/CSR_reg[1][21]/C
                         clock pessimism             -0.245     3.504    
    SLICE_X50Y115        FDCE (Remov_fdce_C_CLR)     -0.067     3.437    core/exp_unit/csr/CSR_reg[1][21]
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[1][23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.141ns (5.872%)  route 2.260ns (94.128%))
  Logic Levels:           0  
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.599     1.520    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1344, routed)        2.260     3.922    core/exp_unit/csr/rst_all
    SLICE_X50Y115        FDCE                                         f  core/exp_unit/csr/CSR_reg[1][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.825     3.749    core/exp_unit/csr/debug_clk
    SLICE_X50Y115        FDCE                                         r  core/exp_unit/csr/CSR_reg[1][23]/C
                         clock pessimism             -0.245     3.504    
    SLICE_X50Y115        FDCE (Remov_fdce_C_CLR)     -0.067     3.437    core/exp_unit/csr/CSR_reg[1][23]
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[1][28]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.141ns (5.872%)  route 2.260ns (94.128%))
  Logic Levels:           0  
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.599     1.520    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1344, routed)        2.260     3.922    core/exp_unit/csr/rst_all
    SLICE_X50Y115        FDCE                                         f  core/exp_unit/csr/CSR_reg[1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.825     3.749    core/exp_unit/csr/debug_clk
    SLICE_X50Y115        FDCE                                         r  core/exp_unit/csr/CSR_reg[1][28]/C
                         clock pessimism             -0.245     3.504    
    SLICE_X50Y115        FDCE (Remov_fdce_C_CLR)     -0.067     3.437    core/exp_unit/csr/CSR_reg[1][28]
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[1][30]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.141ns (5.872%)  route 2.260ns (94.128%))
  Logic Levels:           0  
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.599     1.520    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1344, routed)        2.260     3.922    core/exp_unit/csr/rst_all
    SLICE_X50Y115        FDCE                                         f  core/exp_unit/csr/CSR_reg[1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.825     3.749    core/exp_unit/csr/debug_clk
    SLICE_X50Y115        FDCE                                         r  core/exp_unit/csr/CSR_reg[1][30]/C
                         clock pessimism             -0.245     3.504    
    SLICE_X50Y115        FDCE (Remov_fdce_C_CLR)     -0.067     3.437    core/exp_unit/csr/CSR_reg[1][30]
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[6][20]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.141ns (5.872%)  route 2.260ns (94.128%))
  Logic Levels:           0  
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.599     1.520    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1344, routed)        2.260     3.922    core/exp_unit/csr/rst_all
    SLICE_X51Y115        FDCE                                         f  core/exp_unit/csr/CSR_reg[6][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.825     3.749    core/exp_unit/csr/debug_clk
    SLICE_X51Y115        FDCE                                         r  core/exp_unit/csr/CSR_reg[6][20]/C
                         clock pessimism             -0.245     3.504    
    SLICE_X51Y115        FDCE (Remov_fdce_C_CLR)     -0.092     3.412    core/exp_unit/csr/CSR_reg[6][20]
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[6][21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.141ns (5.872%)  route 2.260ns (94.128%))
  Logic Levels:           0  
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.599     1.520    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1344, routed)        2.260     3.922    core/exp_unit/csr/rst_all
    SLICE_X51Y115        FDCE                                         f  core/exp_unit/csr/CSR_reg[6][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.825     3.749    core/exp_unit/csr/debug_clk
    SLICE_X51Y115        FDCE                                         r  core/exp_unit/csr/CSR_reg[6][21]/C
                         clock pessimism             -0.245     3.504    
    SLICE_X51Y115        FDCE (Remov_fdce_C_CLR)     -0.092     3.412    core/exp_unit/csr/CSR_reg[6][21]
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[6][24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.141ns (5.872%)  route 2.260ns (94.128%))
  Logic Levels:           0  
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.749ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.624     1.544    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.248 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.648     0.896    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          0.599     1.520    clk_cpu
    SLICE_X5Y106         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rst_all_reg/Q
                         net (fo=1344, routed)        2.260     3.922    core/exp_unit/csr/rst_all
    SLICE_X51Y115        FDCE                                         f  core/exp_unit/csr/CSR_reg[6][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.898     2.063    CLK_GEN/CLK100MHZ_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.438 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.700     1.138    CLK_GEN/clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  CLK_GEN/clkout4_buf/O
                         net (fo=55, routed)          1.113     2.281    BTN_SCAN/clk_cpu
    SLICE_X38Y90         LUT3 (Prop_lut3_I2_O)        0.055     2.336 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.478     2.814    BTN_SCAN_n_3
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.111     2.925 r  data_reg[126][7]_i_3/O
                         net (fo=2630, routed)        0.825     3.749    core/exp_unit/csr/debug_clk
    SLICE_X51Y115        FDCE                                         r  core/exp_unit/csr/CSR_reg[6][24]/C
                         clock pessimism             -0.245     3.504    
    SLICE_X51Y115        FDCE (Remov_fdce_C_CLR)     -0.092     3.412    core/exp_unit/csr/CSR_reg[6][24]
  -------------------------------------------------------------------
                         required time                         -3.412    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.510    





