// Seed: 1542244472
module module_0 (
    input  tri id_0,
    output tri id_1
);
  logic id_3;
  `define pp_4 0
endmodule
module module_1 #(
    parameter id_7 = 32'd12
) (
    input  wand  id_0,
    output uwire id_1,
    input  wand  id_2,
    input  wor   id_3,
    input  wire  id_4,
    input  wor   id_5,
    output wor   id_6,
    input  tri0  _id_7,
    output tri1  id_8,
    input  wand  id_9
);
  wire [-1 : id_7] id_11 = id_3;
  module_0 modCall_1 (
      id_5,
      id_8
  );
endmodule
module module_2 #(
    parameter id_20 = 32'd18
) (
    output wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri0 id_4,
    output logic id_5,
    input tri0 id_6,
    output wand id_7,
    input wire id_8,
    output supply0 id_9,
    input tri id_10,
    input tri1 id_11,
    input uwire id_12,
    output wire id_13,
    output wand id_14,
    output logic id_15,
    input tri1 id_16,
    input wor id_17,
    input tri0 id_18
);
  initial id_5 = -1 & 1;
  for (_id_20 = -1; ~id_8; id_15 = id_18) begin : LABEL_0
    wire id_21;
    assign id_5 = -1;
    logic id_22;
    ;
    logic id_23;
    ;
    assign id_4 = id_23;
  end
  integer id_24[-1 : id_20];
  wire id_25;
  module_0 modCall_1 (
      id_2,
      id_13
  );
  assign modCall_1.id_0 = 0;
endmodule
