#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ff7c8a1f90 .scope module, "Phase_3" "Phase_3" 2 24;
 .timescale 0 0;
v000001ff7c8fb520_0 .net "ALU_Op_CU", 3 0, v000001ff7c89a360_0;  1 drivers
v000001ff7c8fbca0_0 .net "ALU_Op_EX", 3 0, v000001ff7c8f9010_0;  1 drivers
v000001ff7c8fad00_0 .net "B_instr_CU", 0 0, v000001ff7c89ad60_0;  1 drivers
v000001ff7c8fb2a0_0 .var "CLK", 0 0;
v000001ff7c8fa440_0 .var "CLR", 0 0;
v000001ff7c8fb160_0 .net "ID_ALU_op", 3 0, v000001ff7c8f89d0_0;  1 drivers
v000001ff7c8fa3a0_0 .net "ID_RF_enable", 0 0, v000001ff7c8f9290_0;  1 drivers
v000001ff7c8faa80_0 .net "ID_load_instr", 0 0, v000001ff7c8f82f0_0;  1 drivers
v000001ff7c8fabc0_0 .net "ID_shift_imm", 0 0, v000001ff7c8f8b10_0;  1 drivers
v000001ff7c8fb5c0_0 .net "Inst_out", 31 0, v000001ff7c8fa300_0;  1 drivers
v000001ff7c8fbd40_0 .var "LE", 0 0;
v000001ff7c8fa620_0 .net "Load_Inst_CU", 0 0, v000001ff7c89ae00_0;  1 drivers
v000001ff7c8fa760_0 .net "Load_Inst_EX", 0 0, v000001ff7c8f8f70_0;  1 drivers
v000001ff7c8fbde0_0 .net "Load_Inst_MEM", 0 0, v000001ff7c8f9470_0;  1 drivers
v000001ff7c8fb020_0 .net "Load_Inst_WB", 0 0, v000001ff7c8fa260_0;  1 drivers
v000001ff7c8fb340_0 .net "Out", 31 0, v000001ff7c8fba20_0;  1 drivers
v000001ff7c8fab20_0 .net "PC", 31 0, v000001ff7c89b1c0_0;  1 drivers
v000001ff7c8fb700_0 .net "PC_4", 31 0, v000001ff7c89a680_0;  1 drivers
v000001ff7c8fb660_0 .net "RF_enable_CU", 0 0, v000001ff7c89aea0_0;  1 drivers
v000001ff7c8fa120_0 .net "RF_enable_EX", 0 0, v000001ff7c8f8930_0;  1 drivers
v000001ff7c8fb3e0_0 .net "RF_enable_MEM", 0 0, v000001ff7c8f9dd0_0;  1 drivers
v000001ff7c8fae40_0 .net "RF_enable_WB", 0 0, v000001ff7c8fbac0_0;  1 drivers
v000001ff7c8fbe80_0 .var "addr", 31 0;
v000001ff7c8fa800_0 .net "change_EX", 0 0, v000001ff7c8f8890_0;  1 drivers
v000001ff7c8fbf20_0 .var/i "code", 31 0;
v000001ff7c8fb7a0_0 .var "data", 31 0;
v000001ff7c8fb840_0 .net "enable_CU", 0 0, v000001ff7c89a4a0_0;  1 drivers
v000001ff7c8fa4e0_0 .net "enable_EX", 0 0, v000001ff7c8f8110_0;  1 drivers
v000001ff7c8fa580_0 .net "enable_ID", 0 0, v000001ff7c8f8d90_0;  1 drivers
v000001ff7c8fac60_0 .net "enable_MEM", 0 0, v000001ff7c8f8570_0;  1 drivers
v000001ff7c8fb980_0 .var/i "fi", 31 0;
v000001ff7c8fa1c0_0 .net "rw_CU", 0 0, v000001ff7c89a7c0_0;  1 drivers
v000001ff7c8fada0_0 .net "rw_EX", 0 0, v000001ff7c8f9970_0;  1 drivers
v000001ff7c8faee0_0 .net "rw_ID", 0 0, v000001ff7c8f93d0_0;  1 drivers
v000001ff7c8fa6c0_0 .net "rw_MEM", 0 0, v000001ff7c8f95b0_0;  1 drivers
v000001ff7c8faf80_0 .net "s_CU", 0 0, v000001ff7c89a400_0;  1 drivers
v000001ff7c8fa8a0_0 .net "s_ID", 0 0, v000001ff7c8f9d30_0;  1 drivers
L_000001ff7c978098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ff7c8fa080_0 .net "select_mux", 0 0, L_000001ff7c978098;  1 drivers
v000001ff7c8fa940_0 .net "shift_imm_CU", 0 0, v000001ff7c89b120_0;  1 drivers
v000001ff7c8fd030_0 .net "shift_imm_EX", 0 0, v000001ff7c8f9f10_0;  1 drivers
v000001ff7c8fc4f0_0 .net "size_CU", 0 0, v000001ff7c89a860_0;  1 drivers
v000001ff7c8fdb70_0 .net "size_EX", 0 0, v000001ff7c8f9830_0;  1 drivers
v000001ff7c8fc8b0_0 .net "size_ID", 0 0, v000001ff7c8f8a70_0;  1 drivers
v000001ff7c8fddf0_0 .net "size_MEM", 0 0, v000001ff7c8f9150_0;  1 drivers
S_000001ff7c860d90 .scope module, "PC4" "PC_4_Adder" 2 110, 3 2 0, S_000001ff7c8a1f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_4";
    .port_info 1 /INPUT 32 "PC";
v000001ff7c89af40_0 .net "PC", 31 0, v000001ff7c89b1c0_0;  alias, 1 drivers
v000001ff7c89a680_0 .var "PC_4", 31 0;
E_000001ff7c898dd0 .event anyedge, v000001ff7c89af40_0;
S_000001ff7c8a3f50 .scope module, "PC_R" "reg_PC" 2 109, 4 2 0, S_000001ff7c8a1f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_out";
    .port_info 1 /INPUT 32 "PC_in";
    .port_info 2 /INPUT 1 "LE";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "CLR";
v000001ff7c89aae0_0 .net "CLK", 0 0, v000001ff7c8fb2a0_0;  1 drivers
v000001ff7c89a720_0 .net "CLR", 0 0, v000001ff7c8fa440_0;  1 drivers
v000001ff7c89ac20_0 .net "LE", 0 0, v000001ff7c8fbd40_0;  1 drivers
v000001ff7c89afe0_0 .net "PC_in", 31 0, v000001ff7c89a680_0;  alias, 1 drivers
v000001ff7c89b1c0_0 .var "PC_out", 31 0;
E_000001ff7c899010 .event posedge, v000001ff7c89a720_0, v000001ff7c89aae0_0;
S_000001ff7c860f20 .scope module, "c_u" "Control_Unit" 2 112, 5 1 0, S_000001ff7c8a1f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_shift_imm";
    .port_info 1 /OUTPUT 4 "ID_ALU_Op";
    .port_info 2 /OUTPUT 1 "m_size";
    .port_info 3 /OUTPUT 1 "m_enable";
    .port_info 4 /OUTPUT 1 "m_rw";
    .port_info 5 /OUTPUT 1 "ID_Load_Inst";
    .port_info 6 /OUTPUT 1 "S";
    .port_info 7 /OUTPUT 1 "ID_RF_enable";
    .port_info 8 /OUTPUT 1 "ID_B_instr";
    .port_info 9 /INPUT 32 "I";
v000001ff7c89b080_0 .net "I", 31 0, v000001ff7c8fba20_0;  alias, 1 drivers
v000001ff7c89a360_0 .var "ID_ALU_Op", 3 0;
v000001ff7c89ad60_0 .var "ID_B_instr", 0 0;
v000001ff7c89ae00_0 .var "ID_Load_Inst", 0 0;
v000001ff7c89aea0_0 .var "ID_RF_enable", 0 0;
v000001ff7c89b120_0 .var "ID_shift_imm", 0 0;
v000001ff7c89a400_0 .var "S", 0 0;
v000001ff7c89a4a0_0 .var "m_enable", 0 0;
v000001ff7c89a7c0_0 .var "m_rw", 0 0;
v000001ff7c89a860_0 .var "m_size", 0 0;
E_000001ff7c898b50 .event anyedge, v000001ff7c89b080_0;
S_000001ff7c8610b0 .scope module, "c_u_mux" "Mux_CU" 2 113, 6 2 0, S_000001ff7c8a1f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Shift_o";
    .port_info 1 /OUTPUT 4 "ALU_o";
    .port_info 2 /OUTPUT 1 "size_o";
    .port_info 3 /OUTPUT 1 "enable_o";
    .port_info 4 /OUTPUT 1 "rw_o";
    .port_info 5 /OUTPUT 1 "load_o";
    .port_info 6 /OUTPUT 1 "S_o";
    .port_info 7 /OUTPUT 1 "RF_o";
    .port_info 8 /INPUT 1 "Shift_i";
    .port_info 9 /INPUT 4 "ALU_i";
    .port_info 10 /INPUT 1 "size_i";
    .port_info 11 /INPUT 1 "enable_i";
    .port_info 12 /INPUT 1 "rw_i";
    .port_info 13 /INPUT 1 "load_i";
    .port_info 14 /INPUT 1 "S_i";
    .port_info 15 /INPUT 1 "RF_i";
    .port_info 16 /INPUT 1 "select";
v000001ff7c8f8250_0 .net "ALU_i", 3 0, v000001ff7c89a360_0;  alias, 1 drivers
v000001ff7c8f89d0_0 .var "ALU_o", 3 0;
v000001ff7c8f81b0_0 .net "RF_i", 0 0, v000001ff7c89aea0_0;  alias, 1 drivers
v000001ff7c8f9290_0 .var "RF_o", 0 0;
v000001ff7c8f84d0_0 .net "S_i", 0 0, v000001ff7c89a400_0;  alias, 1 drivers
v000001ff7c8f9d30_0 .var "S_o", 0 0;
v000001ff7c8f9a10_0 .net "Shift_i", 0 0, v000001ff7c89b120_0;  alias, 1 drivers
v000001ff7c8f8b10_0 .var "Shift_o", 0 0;
v000001ff7c8f87f0_0 .net "enable_i", 0 0, v000001ff7c89a4a0_0;  alias, 1 drivers
v000001ff7c8f8d90_0 .var "enable_o", 0 0;
v000001ff7c8f8c50_0 .net "load_i", 0 0, v000001ff7c89ae00_0;  alias, 1 drivers
v000001ff7c8f82f0_0 .var "load_o", 0 0;
v000001ff7c8f98d0_0 .net "rw_i", 0 0, v000001ff7c89a7c0_0;  alias, 1 drivers
v000001ff7c8f93d0_0 .var "rw_o", 0 0;
v000001ff7c8f9bf0_0 .net "select", 0 0, L_000001ff7c978098;  alias, 1 drivers
v000001ff7c8f91f0_0 .net "size_i", 0 0, v000001ff7c89a860_0;  alias, 1 drivers
v000001ff7c8f8a70_0 .var "size_o", 0 0;
E_000001ff7c898090/0 .event anyedge, v000001ff7c8f9bf0_0, v000001ff7c89aea0_0, v000001ff7c89a400_0, v000001ff7c89ae00_0;
E_000001ff7c898090/1 .event anyedge, v000001ff7c89a7c0_0, v000001ff7c89a4a0_0, v000001ff7c89a860_0, v000001ff7c89a360_0;
E_000001ff7c898090/2 .event anyedge, v000001ff7c89b120_0;
E_000001ff7c898090 .event/or E_000001ff7c898090/0, E_000001ff7c898090/1, E_000001ff7c898090/2;
S_000001ff7c96c660 .scope module, "ex_mem" "EXMEM_Register" 2 115, 7 1 0, S_000001ff7c8a1f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Size_Out";
    .port_info 1 /OUTPUT 1 "Enable_Out";
    .port_info 2 /OUTPUT 1 "rw_Out";
    .port_info 3 /OUTPUT 1 "Load_Out";
    .port_info 4 /OUTPUT 1 "rf_Out";
    .port_info 5 /INPUT 1 "Size_In";
    .port_info 6 /INPUT 1 "Enable_In";
    .port_info 7 /INPUT 1 "rw_In";
    .port_info 8 /INPUT 1 "Load_In";
    .port_info 9 /INPUT 1 "rf_In";
    .port_info 10 /INPUT 1 "CLK";
    .port_info 11 /INPUT 1 "CLR";
v000001ff7c8f8390_0 .net "CLK", 0 0, v000001ff7c8fb2a0_0;  alias, 1 drivers
v000001ff7c8f8430_0 .net "CLR", 0 0, v000001ff7c8fa440_0;  alias, 1 drivers
v000001ff7c8f8ed0_0 .net "Enable_In", 0 0, v000001ff7c8f8110_0;  alias, 1 drivers
v000001ff7c8f8570_0 .var "Enable_Out", 0 0;
v000001ff7c8f9330_0 .net "Load_In", 0 0, v000001ff7c8f8f70_0;  alias, 1 drivers
v000001ff7c8f9470_0 .var "Load_Out", 0 0;
v000001ff7c8f9510_0 .net "Size_In", 0 0, v000001ff7c8f9830_0;  alias, 1 drivers
v000001ff7c8f9150_0 .var "Size_Out", 0 0;
v000001ff7c8f8bb0_0 .net "rf_In", 0 0, v000001ff7c8f8930_0;  alias, 1 drivers
v000001ff7c8f9dd0_0 .var "rf_Out", 0 0;
v000001ff7c8f8610_0 .net "rw_In", 0 0, v000001ff7c8f9970_0;  alias, 1 drivers
v000001ff7c8f95b0_0 .var "rw_Out", 0 0;
E_000001ff7c898750 .event posedge, v000001ff7c89aae0_0;
S_000001ff7c96c7f0 .scope module, "id_ex" "IDEX_Register" 2 114, 8 1 0, S_000001ff7c8a1f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Shift_Out";
    .port_info 1 /OUTPUT 4 "ALU_Out";
    .port_info 2 /OUTPUT 1 "Size_Out";
    .port_info 3 /OUTPUT 1 "Enable_Out";
    .port_info 4 /OUTPUT 1 "rw_Out";
    .port_info 5 /OUTPUT 1 "Load_Out";
    .port_info 6 /OUTPUT 1 "S_Out";
    .port_info 7 /OUTPUT 1 "rf_Out";
    .port_info 8 /INPUT 1 "Shift_In";
    .port_info 9 /INPUT 4 "ALU_In";
    .port_info 10 /INPUT 1 "Size_In";
    .port_info 11 /INPUT 1 "Enable_In";
    .port_info 12 /INPUT 1 "rw_In";
    .port_info 13 /INPUT 1 "Load_In";
    .port_info 14 /INPUT 1 "S_In";
    .port_info 15 /INPUT 1 "rf_In";
    .port_info 16 /INPUT 1 "CLK";
    .port_info 17 /INPUT 1 "CLR";
v000001ff7c8f8750_0 .net "ALU_In", 3 0, v000001ff7c8f89d0_0;  alias, 1 drivers
v000001ff7c8f9010_0 .var "ALU_Out", 3 0;
v000001ff7c8f8cf0_0 .net "CLK", 0 0, v000001ff7c8fb2a0_0;  alias, 1 drivers
v000001ff7c8f96f0_0 .net "CLR", 0 0, v000001ff7c8fa440_0;  alias, 1 drivers
v000001ff7c8f9e70_0 .net "Enable_In", 0 0, v000001ff7c8f8d90_0;  alias, 1 drivers
v000001ff7c8f8110_0 .var "Enable_Out", 0 0;
v000001ff7c8f9650_0 .net "Load_In", 0 0, v000001ff7c8f82f0_0;  alias, 1 drivers
v000001ff7c8f8f70_0 .var "Load_Out", 0 0;
v000001ff7c8f9c90_0 .net "S_In", 0 0, v000001ff7c8f9d30_0;  alias, 1 drivers
v000001ff7c8f8890_0 .var "S_Out", 0 0;
v000001ff7c8f9ab0_0 .net "Shift_In", 0 0, v000001ff7c8f8b10_0;  alias, 1 drivers
v000001ff7c8f9f10_0 .var "Shift_Out", 0 0;
v000001ff7c8f9790_0 .net "Size_In", 0 0, v000001ff7c8f8a70_0;  alias, 1 drivers
v000001ff7c8f9830_0 .var "Size_Out", 0 0;
v000001ff7c8f86b0_0 .net "rf_In", 0 0, v000001ff7c8f9290_0;  alias, 1 drivers
v000001ff7c8f8930_0 .var "rf_Out", 0 0;
v000001ff7c8f90b0_0 .net "rw_In", 0 0, v000001ff7c8f93d0_0;  alias, 1 drivers
v000001ff7c8f9970_0 .var "rw_Out", 0 0;
S_000001ff7c87c8b0 .scope module, "if_id" "IFID_Register" 2 111, 9 1 0, S_000001ff7c8a1f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "IFID_Out";
    .port_info 1 /INPUT 32 "IFID_In";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "CLR";
v000001ff7c8f8070_0 .net "CLK", 0 0, v000001ff7c8fb2a0_0;  alias, 1 drivers
v000001ff7c8f8e30_0 .net "CLR", 0 0, v000001ff7c8fa440_0;  alias, 1 drivers
v000001ff7c8fb480_0 .net "IFID_In", 31 0, v000001ff7c8fa300_0;  alias, 1 drivers
v000001ff7c8fba20_0 .var "IFID_Out", 31 0;
S_000001ff7c87ca40 .scope module, "mem_wb" "MEMWB_Register" 2 116, 10 1 0, S_000001ff7c8a1f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Load_Out";
    .port_info 1 /OUTPUT 1 "rf_Out";
    .port_info 2 /INPUT 1 "Load_In";
    .port_info 3 /INPUT 1 "rf_In";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "CLR";
v000001ff7c8fb200_0 .net "CLK", 0 0, v000001ff7c8fb2a0_0;  alias, 1 drivers
v000001ff7c8fbb60_0 .net "CLR", 0 0, v000001ff7c8fa440_0;  alias, 1 drivers
v000001ff7c8fa9e0_0 .net "Load_In", 0 0, v000001ff7c8f9470_0;  alias, 1 drivers
v000001ff7c8fa260_0 .var "Load_Out", 0 0;
v000001ff7c8fb8e0_0 .net "rf_In", 0 0, v000001ff7c8f9dd0_0;  alias, 1 drivers
v000001ff7c8fbac0_0 .var "rf_Out", 0 0;
S_000001ff7c87cbd0 .scope module, "ram1" "inst_ram256x8" 2 96, 11 2 0, S_000001ff7c8a1f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v000001ff7c8fb0c0_0 .net "Address", 31 0, v000001ff7c89b1c0_0;  alias, 1 drivers
v000001ff7c8fa300_0 .var "DataOut", 31 0;
v000001ff7c8fbc00 .array "Mem", 255 0, 7 0;
S_000001ff7c8a2120 .scope module, "data_ram256x8" "data_ram256x8" 11 16;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "Enable";
    .port_info 2 /INPUT 1 "RW";
    .port_info 3 /INPUT 32 "Address";
    .port_info 4 /INPUT 32 "DataIn";
    .port_info 5 /INPUT 2 "Size";
o000001ff7c8aa8d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ff7c8fda30_0 .net "Address", 31 0, o000001ff7c8aa8d8;  0 drivers
o000001ff7c8aa908 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ff7c8fc810_0 .net "DataIn", 31 0, o000001ff7c8aa908;  0 drivers
v000001ff7c8fdc10_0 .var "DataOut", 31 0;
o000001ff7c8aa968 .functor BUFZ 1, C4<z>; HiZ drive
v000001ff7c8fdd50_0 .net "Enable", 0 0, o000001ff7c8aa968;  0 drivers
v000001ff7c8fc090 .array "Mem", 255 0, 7 0;
o000001ff7c8aa998 .functor BUFZ 1, C4<z>; HiZ drive
v000001ff7c8fcef0_0 .net "RW", 0 0, o000001ff7c8aa998;  0 drivers
o000001ff7c8aa9c8 .functor BUFZ 2, C4<zz>; HiZ drive
v000001ff7c8fdcb0_0 .net "Size", 1 0, o000001ff7c8aa9c8;  0 drivers
E_000001ff7c898690/0 .event anyedge, v000001ff7c8fdcb0_0, v000001ff7c8fc810_0, v000001ff7c8fda30_0, v000001ff7c8fcef0_0;
E_000001ff7c898690/1 .event anyedge, v000001ff7c8fdc10_0;
E_000001ff7c898690 .event/or E_000001ff7c898690/0, E_000001ff7c898690/1;
    .scope S_000001ff7c87cbd0;
T_0 ;
    %wait E_000001ff7c898dd0;
    %load/vec4 v000001ff7c8fb0c0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %ix/getv 4, v000001ff7c8fb0c0_0;
    %load/vec4a v000001ff7c8fbc00, 4;
    %load/vec4 v000001ff7c8fb0c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001ff7c8fbc00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff7c8fb0c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001ff7c8fbc00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff7c8fb0c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001ff7c8fbc00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff7c8fa300_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v000001ff7c8fb0c0_0;
    %load/vec4a v000001ff7c8fbc00, 4;
    %pad/u 32;
    %store/vec4 v000001ff7c8fa300_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ff7c8a3f50;
T_1 ;
    %wait E_000001ff7c899010;
    %load/vec4 v000001ff7c89a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ff7c89b1c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ff7c89ac20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001ff7c89afe0_0;
    %assign/vec4 v000001ff7c89b1c0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ff7c860d90;
T_2 ;
    %wait E_000001ff7c898dd0;
    %load/vec4 v000001ff7c89af40_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001ff7c89a680_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ff7c87c8b0;
T_3 ;
    %wait E_000001ff7c898750;
    %load/vec4 v000001ff7c8f8e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ff7c8fba20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ff7c8fb480_0;
    %assign/vec4 v000001ff7c8fba20_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ff7c860f20;
T_4 ;
    %wait E_000001ff7c898b50;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 3, 25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 1, 20, 6;
    %store/vec4 v000001ff7c89a400_0, 0, 1;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 4, 21, 6;
    %store/vec4 v000001ff7c89a360_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff7c89aea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89ad60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff7c89b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89a860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff7c89a4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89a7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89ae00_0, 0, 1;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89b120_0, 0, 1;
T_4.6 ;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 1, 20, 6;
    %store/vec4 v000001ff7c89a400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff7c89b120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff7c89aea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89ae00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89ad60_0, 0, 1;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 4, 21, 6;
    %store/vec4 v000001ff7c89a360_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89a7c0_0, 0, 1;
    %jmp T_4.5;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89a400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff7c89b120_0, 0, 1;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 1, 20, 6;
    %store/vec4 v000001ff7c89ae00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89ad60_0, 0, 1;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 1, 22, 6;
    %store/vec4 v000001ff7c89a860_0, 0, 1;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 1, 20, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89aea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff7c89a7c0_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff7c89aea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89a7c0_0, 0, 1;
T_4.9 ;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ff7c89a360_0, 0, 4;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ff7c89a360_0, 0, 4;
T_4.11 ;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89a400_0, 0, 1;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 1, 20, 6;
    %store/vec4 v000001ff7c89ae00_0, 0, 1;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 1, 22, 6;
    %store/vec4 v000001ff7c89a860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89ad60_0, 0, 1;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 1, 23, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ff7c89a360_0, 0, 4;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ff7c89a360_0, 0, 4;
T_4.13 ;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 1, 20, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89aea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff7c89a7c0_0, 0, 1;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff7c89aea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89a7c0_0, 0, 1;
T_4.15 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff7c89ad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89a400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89ae00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89a7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89a860_0, 0, 1;
    %load/vec4 v000001ff7c89b080_0;
    %parti/s 1, 24, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89aea0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001ff7c89a360_0, 0, 4;
    %jmp T_4.17;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff7c89aea0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001ff7c89a360_0, 0, 4;
T_4.17 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %load/vec4 v000001ff7c89b080_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89a400_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff7c89a360_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89aea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89ad60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89b120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89a860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89a4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89a7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c89ae00_0, 0, 1;
T_4.18 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ff7c8610b0;
T_5 ;
    %wait E_000001ff7c898090;
    %load/vec4 v000001ff7c8f9bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001ff7c8f9a10_0;
    %store/vec4 v000001ff7c8f8b10_0, 0, 1;
    %load/vec4 v000001ff7c8f8250_0;
    %store/vec4 v000001ff7c8f89d0_0, 0, 4;
    %load/vec4 v000001ff7c8f91f0_0;
    %store/vec4 v000001ff7c8f8a70_0, 0, 1;
    %load/vec4 v000001ff7c8f87f0_0;
    %store/vec4 v000001ff7c8f8d90_0, 0, 1;
    %load/vec4 v000001ff7c8f98d0_0;
    %store/vec4 v000001ff7c8f93d0_0, 0, 1;
    %load/vec4 v000001ff7c8f8c50_0;
    %store/vec4 v000001ff7c8f82f0_0, 0, 1;
    %load/vec4 v000001ff7c8f84d0_0;
    %store/vec4 v000001ff7c8f9d30_0, 0, 1;
    %load/vec4 v000001ff7c8f81b0_0;
    %store/vec4 v000001ff7c8f9290_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c8f8b10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ff7c8f89d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c8f8a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c8f8d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c8f93d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c8f82f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c8f9d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c8f9290_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ff7c96c7f0;
T_6 ;
    %wait E_000001ff7c898750;
    %load/vec4 v000001ff7c8f96f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7c8f9f10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ff7c8f9010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7c8f8f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7c8f8890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7c8f8930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7c8f9830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7c8f8110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7c8f9970_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001ff7c8f9ab0_0;
    %assign/vec4 v000001ff7c8f9f10_0, 0;
    %load/vec4 v000001ff7c8f8750_0;
    %assign/vec4 v000001ff7c8f9010_0, 0;
    %load/vec4 v000001ff7c8f9650_0;
    %assign/vec4 v000001ff7c8f8f70_0, 0;
    %load/vec4 v000001ff7c8f9c90_0;
    %assign/vec4 v000001ff7c8f8890_0, 0;
    %load/vec4 v000001ff7c8f86b0_0;
    %assign/vec4 v000001ff7c8f8930_0, 0;
    %load/vec4 v000001ff7c8f9790_0;
    %assign/vec4 v000001ff7c8f9830_0, 0;
    %load/vec4 v000001ff7c8f9e70_0;
    %assign/vec4 v000001ff7c8f8110_0, 0;
    %load/vec4 v000001ff7c8f90b0_0;
    %assign/vec4 v000001ff7c8f9970_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ff7c96c660;
T_7 ;
    %wait E_000001ff7c898750;
    %load/vec4 v000001ff7c8f8430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7c8f9470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7c8f9dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7c8f9150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7c8f8570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7c8f95b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ff7c8f9330_0;
    %assign/vec4 v000001ff7c8f9470_0, 0;
    %load/vec4 v000001ff7c8f8bb0_0;
    %assign/vec4 v000001ff7c8f9dd0_0, 0;
    %load/vec4 v000001ff7c8f9510_0;
    %assign/vec4 v000001ff7c8f9150_0, 0;
    %load/vec4 v000001ff7c8f8ed0_0;
    %assign/vec4 v000001ff7c8f8570_0, 0;
    %load/vec4 v000001ff7c8f8610_0;
    %assign/vec4 v000001ff7c8f95b0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ff7c87ca40;
T_8 ;
    %wait E_000001ff7c898750;
    %load/vec4 v000001ff7c8fbb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7c8fa260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ff7c8fbac0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ff7c8fa9e0_0;
    %assign/vec4 v000001ff7c8fa260_0, 0;
    %load/vec4 v000001ff7c8fb8e0_0;
    %assign/vec4 v000001ff7c8fbac0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ff7c8a1f90;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff7c8fbd40_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001ff7c8a1f90;
T_10 ;
    %vpi_func 2 98 "$fopen" 32, "Memory/ramintr.txt", "r" {0 0 0};
    %store/vec4 v000001ff7c8fb980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff7c8fbe80_0, 0, 32;
T_10.0 ;
    %vpi_func 2 100 "$feof" 32, v000001ff7c8fb980_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_10.1, 8;
    %vpi_func 2 101 "$fscanf" 32, v000001ff7c8fb980_0, "%b", v000001ff7c8fb7a0_0 {0 0 0};
    %store/vec4 v000001ff7c8fbf20_0, 0, 32;
    %load/vec4 v000001ff7c8fb7a0_0;
    %pad/u 8;
    %ix/getv 4, v000001ff7c8fbe80_0;
    %store/vec4a v000001ff7c8fbc00, 4, 0;
    %load/vec4 v000001ff7c8fbe80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ff7c8fbe80_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %vpi_call 2 105 "$fclose", v000001ff7c8fb980_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ff7c8fbe80_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_000001ff7c8a1f90;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ff7c8fb2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c8fa440_0, 0, 1;
    %delay 1, 0;
    %load/vec4 v000001ff7c8fa440_0;
    %inv;
    %store/vec4 v000001ff7c8fa440_0, 0, 1;
    %pushi/vec4 11, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v000001ff7c8fb2a0_0;
    %inv;
    %store/vec4 v000001ff7c8fb2a0_0, 0, 1;
    %load/vec4 v000001ff7c8fb2a0_0;
    %inv;
    %store/vec4 v000001ff7c8fb2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ff7c8fa440_0, 0, 1;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_000001ff7c8a1f90;
T_12 ;
    %delay 5, 0;
    %vpi_call 2 135 "$display", "\012       Phase 3 Circuit       " {0 0 0};
    %vpi_call 2 136 "$display", "\012      PC+4   IFID_IN                           IFID_OUT                          C_U_OUT SHIFT OPCODE SIZE EN_MEM R/W LOAD S RF B IDEX SHIFT OPCODE SIZE EN_MEM R/W LOAD S RF EXMEM SIZE EN_MEM RW LOAD RF MEMWB LOAD RF" {0 0 0};
    %vpi_call 2 137 "$monitor", "%d   %b  %b        | %b     %b   %b    %b      %b   %b    %b %b  %b    | %b     %b   %b    %b      %b   %b    %b %b      | %b    %b      %b  %b    %b      | %b    %b", v000001ff7c8fb700_0, v000001ff7c8fb5c0_0, v000001ff7c8fb340_0, v000001ff7c8fa940_0, v000001ff7c8fb520_0, v000001ff7c8fc4f0_0, v000001ff7c8fb840_0, v000001ff7c8fa1c0_0, v000001ff7c8fa620_0, v000001ff7c8faf80_0, v000001ff7c8fb660_0, v000001ff7c8fad00_0, v000001ff7c8fd030_0, v000001ff7c8fbca0_0, v000001ff7c8fdb70_0, v000001ff7c8fa4e0_0, v000001ff7c8fada0_0, v000001ff7c8fa760_0, v000001ff7c8fa800_0, v000001ff7c8fa120_0, v000001ff7c8fddf0_0, v000001ff7c8fac60_0, v000001ff7c8fa6c0_0, v000001ff7c8fbde0_0, v000001ff7c8fb3e0_0, v000001ff7c8fb020_0, v000001ff7c8fae40_0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001ff7c8a2120;
T_13 ;
    %wait E_000001ff7c898690;
    %load/vec4 v000001ff7c8fdcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v000001ff7c8fcef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v000001ff7c8fc810_0;
    %pad/u 8;
    %ix/getv 4, v000001ff7c8fda30_0;
    %store/vec4a v000001ff7c8fc090, 4, 0;
    %jmp T_13.5;
T_13.4 ;
    %ix/getv 4, v000001ff7c8fda30_0;
    %load/vec4a v000001ff7c8fc090, 4;
    %pad/u 32;
    %store/vec4 v000001ff7c8fdc10_0, 0, 32;
T_13.5 ;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v000001ff7c8fcef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v000001ff7c8fc810_0;
    %parti/s 8, 8, 5;
    %ix/getv 4, v000001ff7c8fda30_0;
    %store/vec4a v000001ff7c8fc090, 4, 0;
    %load/vec4 v000001ff7c8fc810_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001ff7c8fda30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000001ff7c8fc090, 4, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v000001ff7c8fda30_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001ff7c8fc090, 4;
    %load/vec4 v000001ff7c8fda30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001ff7c8fc090, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v000001ff7c8fdc10_0, 0, 32;
T_13.7 ;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001ff7c8fcef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v000001ff7c8fc810_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000001ff7c8fda30_0;
    %store/vec4a v000001ff7c8fc090, 4, 0;
    %load/vec4 v000001ff7c8fc810_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000001ff7c8fda30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000001ff7c8fc090, 4, 0;
    %load/vec4 v000001ff7c8fc810_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000001ff7c8fda30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000001ff7c8fc090, 4, 0;
    %load/vec4 v000001ff7c8fc810_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000001ff7c8fda30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000001ff7c8fc090, 4, 0;
    %jmp T_13.9;
T_13.8 ;
    %ix/getv 4, v000001ff7c8fda30_0;
    %load/vec4a v000001ff7c8fc090, 4;
    %load/vec4 v000001ff7c8fda30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001ff7c8fc090, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff7c8fda30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001ff7c8fc090, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001ff7c8fda30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000001ff7c8fc090, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ff7c8fdc10_0, 0, 32;
T_13.9 ;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "Phase_3.v";
    "./Support/PC_4_Adder.v";
    "./Support/Reg_PC.v";
    "./ControlUnit.v";
    "./Support/Mux_CU.v";
    "./Pipeline_Registers/EXMEM_Register.v";
    "./Pipeline_Registers/IDEX_Register.v";
    "./Pipeline_Registers/IFID_Register.v";
    "./Pipeline_Registers/MEMWB_Register.v";
    "./Memory/ram.v";
