Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Jan 31 16:32:09 2022
| Host         : lorenzo-System-Product-Name running 64-bit Linux Mint 19.3 Tricia
| Command      : report_design_analysis -file ./report/main_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev
| Design State : Synthesized
--------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-------------------------------------+
|      Characteristics      |               Path #1               |
+---------------------------+-------------------------------------+
| Requirement               | 10.000                              |
| Path Delay                | 0.568                               |
| Logic Delay               | 0.215(38%)                          |
| Net Delay                 | 0.353(62%)                          |
| Clock Skew                | 0.000                               |
| Slack                     | 9.422                               |
| Clock Uncertainty         | 0.035                               |
| Clock Relationship        | Safely Timed                        |
| Clock Delay Group         | Same Clock                          |
| Logic Levels              | 2                                   |
| Routes                    | NA                                  |
| Logical Path              | FDRE/C-(8)-LUT4-(1)-LUT6-(1)-FDRE/D |
| Start Point Clock         | ap_clk                              |
| End Point Clock           | ap_clk                              |
| DSP Block                 | None                                |
| BRAM                      | None                                |
| URAM INPUT                | None                                |
| URAM OUTPUT               | None                                |
| IO Crossings              | 0                                   |
| SLR Crossings             | 0                                   |
| PBlocks                   | 0                                   |
| High Fanout               | 8                                   |
| Dont Touch                | 0                                   |
| Mark Debug                | 0                                   |
| Start Point Pin Primitive | FDRE/C                              |
| End Point Pin Primitive   | FDRE/D                              |
| Start Point Pin           | i_fu_40_reg[0]/C                    |
| End Point Pin             | ap_CS_fsm_reg[1]/D                  |
+---------------------------+-------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2770, 746)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+---+
| End Point Clock | Requirement |  1 | 2 |
+-----------------+-------------+----+---+
| ap_clk          | 10.000ns    | 18 | 3 |
+-----------------+-------------+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 21 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


