#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Sun Nov 16 13:58:12 2014
# Process ID: 27125
# Log file: /home/immesys/w/FPGA/edxcel/partproject/partproject.runs/mult32x64_synth_1/mult32x64.vds
# Journal file: /home/immesys/w/FPGA/edxcel/partproject/partproject.runs/mult32x64_synth_1/vivado.jou
#-----------------------------------------------------------
source mult32x64.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/immesys/w/FPGA/edxcel/partproject/partproject.cache/wt [current_project]
# set_property parent.project_path /home/immesys/w/FPGA/edxcel/partproject/partproject.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:microzed_7010:part0:1.0 [current_project]
# read_ip /home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.3.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'mult32x64' generated file not found '/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult32x64' generated file not found '/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult32x64' generated file not found '/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult32x64' generated file not found '/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64_funcsim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'mult32x64' generated file not found '/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64_funcsim.vhdl'. Please regenerate to continue.
# set_property used_in_implementation false [get_files /home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64.dcp]
# set_property used_in_implementation false [get_files -all /home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64.dcp]
# set_property is_locked true [get_files /home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file mult32x64.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top mult32x64 -part xc7z010clg400-1 -mode out_of_context
Command: synth_design -top mult32x64 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 897.332 ; gain = 148.293 ; free physical = 111527 ; free virtual = 177990
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mult32x64' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/synth/mult32x64.vhd:68]
INFO: [Synth 8-3491] module 'mult_gen_v12_0' declared at '/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:106' bound to instance 'U0' of component 'mult_gen_v12_0' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/synth/mult32x64.vhd:116]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0__parameterized0' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_viv' declared at '/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:114' bound to instance 'i_mult' of component 'mult_gen_v12_0_viv' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_viv__parameterized0' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:163]
INFO: [Synth 8-638] synthesizing module 'dsp' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-638] synthesizing module 'op_resize' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (1#1) [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-638] synthesizing module 'delay_line' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line' (2#1) [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized0' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized0' (2#1) [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized1' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized1' (2#1) [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized2' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized2' (2#1) [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/dsp.vhd:1345]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized3' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:228]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:240]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:249]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:261]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:228]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:240]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:249]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:261]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:228]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:240]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:249]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:261]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:228]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:240]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:249]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:261]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:228]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:240]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:249]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:261]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:228]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:240]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:249]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:261]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:228]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:240]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:249]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:261]
INFO: [Synth 8-113] binding component instance 'i_srl16e0' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:228]
INFO: [Synth 8-113] binding component instance 'i_fdre0' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:240]
INFO: [Synth 8-113] binding component instance 'i_srl16e1' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:249]
INFO: [Synth 8-113] binding component instance 'i_fdre1' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:261]
INFO: [Synth 8-113] binding component instance 'i_srl16e' to cell 'SRL16E' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:272]
INFO: [Synth 8-113] binding component instance 'i_fdre' to cell 'FDRE' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized3' (2#1) [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized4' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized4' (2#1) [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/dsp.vhd:1345]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/dsp.vhd:1345]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized5' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized5' (2#1) [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/dsp.vhd:1345]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/dsp.vhd:1345]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/dsp.vhd:1345]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/dsp.vhd:1345]
INFO: [Synth 8-113] binding component instance 'iDSP48E1' to cell 'DSP48E1' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/dsp.vhd:1345]
INFO: [Synth 8-638] synthesizing module 'delay_line__parameterized6' [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'delay_line__parameterized6' (2#1) [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'dsp' (3#1) [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_viv__parameterized0' (4#1) [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0_viv.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0__parameterized0' (5#1) [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/mult_gen_v12_0.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'mult32x64' (6#1) [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/synth/mult32x64.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 942.816 ; gain = 193.777 ; free physical = 111424 ; free virtual = 177888
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 942.816 ; gain = 193.777 ; free physical = 111424 ; free virtual = 177888
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.3.1/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.3.1/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/immesys/w/FPGA/edxcel/partproject/partproject.runs/mult32x64_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/immesys/w/FPGA/edxcel/partproject/partproject.runs/mult32x64_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1243.043 ; gain = 0.000 ; free physical = 111200 ; free virtual = 177665
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.043 ; gain = 494.004 ; free physical = 111072 ; free virtual = 177543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.043 ; gain = 494.004 ; free physical = 111072 ; free virtual = 177543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/immesys/w/FPGA/edxcel/partproject/partproject.runs/mult32x64_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.043 ; gain = 494.004 ; free physical = 111071 ; free virtual = 177542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.043 ; gain = 494.004 ; free physical = 111128 ; free virtual = 177599
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.043 ; gain = 494.004 ; free physical = 111153 ; free virtual = 177624
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay/d1.dout_i_reg' and it is trimmed from '17' to '13' bits. [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult_gen_v12_0/hdl/delay_line.vhd:210]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.043 ; gain = 494.004 ; free physical = 111153 ; free virtual = 177624
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.043 ; gain = 494.004 ; free physical = 111153 ; free virtual = 177624

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.043 ; gain = 494.004 ; free physical = 111153 ; free virtual = 177624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.043 ; gain = 494.004 ; free physical = 111153 ; free virtual = 177624
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.043 ; gain = 494.004 ; free physical = 111153 ; free virtual = 177624

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1243.043 ; gain = 494.004 ; free physical = 111153 ; free virtual = 177624
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1274.902 ; gain = 525.863 ; free physical = 111188 ; free virtual = 177664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1276.902 ; gain = 527.863 ; free physical = 111186 ; free virtual = 177662
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] ) is unused and will be removed from module mult_gen_v12_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[2].use_subtract_delay.subtract_delay/d1.dout_i_reg[0] ) is unused and will be removed from module mult_gen_v12_0_viv__parameterized0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1287.918 ; gain = 538.879 ; free physical = 111175 ; free virtual = 177651
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1287.918 ; gain = 538.879 ; free physical = 111175 ; free virtual = 177651
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1287.918 ; gain = 538.879 ; free physical = 111175 ; free virtual = 177651
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1287.918 ; gain = 538.879 ; free physical = 111175 ; free virtual = 177651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     1|
|2     |DSP48E1_1 |     1|
|3     |DSP48E1_2 |     1|
|4     |DSP48E1_3 |     1|
|5     |DSP48E1_4 |     1|
|6     |DSP48E1_5 |     1|
|7     |DSP48E1_6 |     1|
|8     |DSP48E1_7 |     1|
|9     |SRL16E    |    34|
|10    |FDRE      |    82|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1287.918 ; gain = 538.879 ; free physical = 111175 ; free virtual = 177651
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1287.918 ; gain = 135.234 ; free physical = 111175 ; free virtual = 177651
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1287.918 ; gain = 538.879 ; free physical = 111175 ; free virtual = 177651
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1289.918 ; gain = 437.523 ; free physical = 111172 ; free virtual = 177648
# rename_ref -prefix_all mult32x64_
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
# write_checkpoint -noxdef mult32x64.dcp
# catch { report_utilization -file mult32x64_utilization_synth.rpt -pb mult32x64_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1290.043 ; gain = 0.000 ; free physical = 111170 ; free virtual = 177646
# if { [catch {
#   file copy -force /home/immesys/w/FPGA/edxcel/partproject/partproject.runs/mult32x64_synth_1/mult32x64.dcp /home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64.dcp
# } _RESULT ] } { 
#   error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
# }
# if { [catch {
#   write_verilog -force -mode synth_stub /home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64_stub.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode synth_stub /home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64_stub.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_verilog -force -mode funcsim /home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64_funcsim.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode funcsim /home/immesys/w/FPGA/edxcel/partproject/partproject.srcs/sources_1/ip/mult32x64/mult32x64_funcsim.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
INFO: [Common 17-206] Exiting Vivado at Sun Nov 16 13:58:51 2014...
