# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Text_IO_Demo.srcs/sources_1/imports/Downloads/Text_IO_Demo.vhd" \

# Do not sort compile order
nosort
