{
    "nl": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/181-openroad-detailedrouting/counter.nl.v",
    "pnl": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/181-openroad-detailedrouting/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/185-odb-reportdisconnectedpins/counter.def",
    "lef": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/59-magic-writelef/counter.lef",
    "openroad-lef": null,
    "odb": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/185-odb-reportdisconnectedpins/counter.odb",
    "sdc": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/181-openroad-detailedrouting/counter.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/149-openroad-staprepnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/149-openroad-staprepnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/149-openroad-staprepnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/149-openroad-staprepnr/min_tt_025C_1v80/counter__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/149-openroad-staprepnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/149-openroad-staprepnr/min_ff_n40C_1v95/counter__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/149-openroad-staprepnr/max_tt_025C_1v80/counter__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/149-openroad-staprepnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/149-openroad-staprepnr/max_ff_n40C_1v95/counter__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/136-openroad-rcx/nom/counter.nom.spef",
        "min_*": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/136-openroad-rcx/min/counter.min.spef",
        "max_*": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/136-openroad-rcx/max/counter.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/137-openroad-stapostpnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/137-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/137-openroad-stapostpnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/137-openroad-stapostpnr/min_tt_025C_1v80/counter__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/137-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/137-openroad-stapostpnr/min_ff_n40C_1v95/counter__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/137-openroad-stapostpnr/max_tt_025C_1v80/counter__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/137-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/137-openroad-stapostpnr/max_ff_n40C_1v95/counter__max_ff_n40C_1v95.lib"
    },
    "spice": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/63-magic-spiceextraction/counter.spice",
    "mag": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/57-magic-streamout/counter.mag",
    "gds": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/57-magic-streamout/counter.gds",
    "mag_gds": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/57-magic-streamout/counter.magic.gds",
    "klayout_gds": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/58-klayout-streamout/counter.klayout.gds",
    "json_h": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/142-yosys-jsonheader/counter.h.json",
    "vh": "/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/165-odb-writeverilogheader/counter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 11,
        "design__inferred_latch__count": 0,
        "design__instance__count": 969,
        "design__instance__area": 125903,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 16,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 4,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 20936400,
        "power__switching__total": 0.000182959,
        "power__leakage__total": 9.72437e-06,
        "power__total": 20936400,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.353363,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.253769,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.325915,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.18873,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.325915,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.944,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 41,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3648330907310919,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6950306082945431,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 1.0532204295697254,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.695031,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 1.856894,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 8,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.3379815412094259,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.07385878229180903,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.8479653885741838,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.073859,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1.945811,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 16,
        "design__max_fanout_violation__count": 4,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.353363,
        "clock__skew__worst_setup": 0.253769,
        "timing__hold__ws": 0.325915,
        "timing__setup__ws": 1.18873,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.325915,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 1.944,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 560.0 370.0",
        "design__core__bbox": "5.52 10.88 554.3 359.04",
        "design__io": 45,
        "design__die__area": 207200,
        "design__core__area": 191063,
        "design__instance__count__stdcell": 968,
        "design__instance__area__stdcell": 2387.29,
        "design__instance__count__macros": 1,
        "design__instance__area__macros": 123515,
        "design__instance__utilization": 0.658958,
        "design__instance__utilization__stdcell": 0.0353422,
        "design__instance__count__class:macro": 1,
        "design__instance__count__class:inverter": 25,
        "design__instance__count__class:sequential_cell": 24,
        "design__instance__count__class:multi_input_combinational_cell": 15,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 470,
        "design__instance__count__class:tap_cell": 739,
        "design__power_grid_violation__count__net:vssd1": 0,
        "design__power_grid_violation__count__net:vccd1": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 43,
        "design__io__hpwl": 3175223,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 7028.84,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 65,
        "design__instance__count__class:clock_buffer": 3,
        "design__instance__count__class:clock_inverter": 1,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 9,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "design__instance__count__class:antenna_cell": 96,
        "antenna_diodes_count": 4,
        "route__net": 175,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 37,
        "route__wirelength__iter:1": 7005,
        "route__drc_errors__iter:2": 7,
        "route__wirelength__iter:2": 6974,
        "route__drc_errors__iter:3": 9,
        "route__wirelength__iter:3": 6980,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 6982,
        "route__drc_errors": 0,
        "route__wirelength": 6982,
        "route__vias": 893,
        "route__vias__singlecut": 893,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 696.995,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 2,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 2,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 2,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 16,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.3466861895690325,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.2466519003299472,
        "timing__setup__ws__corner:min_tt_025C_1v80": 1.6320305568912157,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.246652,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.962601,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 2,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 41,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.37031792569476923,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.6870786356557682,
        "timing__setup__ws__corner:min_ss_100C_1v60": 1.0667929064296238,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.687079,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 1.870503,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 2,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 8,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.33041936788562126,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.07385878229180903,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 1.8479653885741838,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.073859,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 1.944481,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 2,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 16,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.3467796981059262,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.24985725307057166,
        "timing__setup__ws__corner:max_tt_025C_1v80": 1.6306807476997012,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.249857,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.956659,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 2,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 41,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3689968435248294,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.7015319634883164,
        "timing__setup__ws__corner:max_ss_100C_1v60": 1.0381702458222584,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.701532,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 1.841321,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 2,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 8,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3292978760655782,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.07412784484943655,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 1.8563704432421222,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.074128,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 1.935154,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 2,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 2,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": -1107880,
        "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": -1070.84,
        "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 1107880,
        "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 1107880,
        "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 1018.58,
        "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 1107880,
        "design_powergrid__voltage__worst": -1107880,
        "design_powergrid__voltage__worst__net:vccd1": -1107880,
        "design_powergrid__drop__worst": 1107880,
        "design_powergrid__drop__worst__net:vccd1": 1107880,
        "design_powergrid__voltage__worst__net:vssd1": 1107880,
        "design_powergrid__drop__worst__net:vssd1": 1107880,
        "ir__voltage__worst": -1110000,
        "ir__drop__avg": 1070,
        "ir__drop__worst": 1110000,
        "design__xor_difference__count": 0,
        "magic__illegal_overlap__count": 0,
        "design__lvs_device_difference__count": 0,
        "design__lvs_net_difference__count": 0,
        "design__lvs_property_fail__count": 0,
        "design__lvs_error__count": 0,
        "design__lvs_unmatched_device__count": 0,
        "design__lvs_unmatched_net__count": 0,
        "design__lvs_unmatched_pin__count": 0
    }
}