
(rules PCB Logic core
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 5)
    (layer_rule F.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.4)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 1.7)
    )
  )
  (rule
    (width 1000.0)
    (clear 500.0)
    (clear 500.0 (type smd_to_turn_gap))
    (clear 125.0 (type smd-smd))
  )
  (padstack "Via[0-1]_1000:400_um"
    (shape
      (circle F.Cu 1000.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 1000.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_1000:400_um" "Via[0-1]_1000:400_um" default
  )
  (via 
    "Via[0-1]_1000:400_um-kicad_default" "Via[0-1]_1000:400_um" "kicad_default"
  )
  (via_rule
    default "Via[0-1]_1000:400_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_1000:400_um-kicad_default"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 1000.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    "/ESP_WAIT_RESET" GND "Net-(IC5A-I0)" "Net-(D1-K)" "/Z80_CONTROL.WAIT" "/Z80 BUS CONTROL/Z80_CONTROL.BUSRQ" "/Z80 BUS CONTROL/Z80_ADD_CONNECT" "/Z80 BUS CONTROL/Z80_DATA_CONNECT"
    "Net-(D4-K)" +5V "/ESP_HARDLOCK" "/!ESP_HARDLOCK" "/Z80_HARDLOCK_SET" "Net-(IC1B-O)" "/Z80_HARDLOCK_RESET" "Net-(IC1C-O)"
    "Net-(IC1D-O)" "/WAIT_IO" "Net-(IC1E-O)" "Net-(IC1E-I)" "Net-(IC2C-O)" "/Z80_CONTROL.IORQ" "/PERM_Z80_IORQ" "/IORQ_FILTER_BIT"
    "/CLR_Z80_HARDLOCK" "unconnected-(IC3A-D-Pad2)" "unconnected-(IC3A-CLK-Pad3)" "/PRE_Z80_HARDLOCK" "/Z80_HARDLOCK" "/!Z80_HARDLOCK" "unconnected-(IC3B-Q-Pad9)" "unconnected-(IC3B-CLK-Pad11)"
    "unconnected-(IC3B-D-Pad12)" "/CACHE_DATASTATUS" "/CACHE CONTROL/CACHE_CONTROL.DATASTATUS+PERM_Z80_IORQ" "/ESP_IOD_CONFIG" "/RIO CONTROL/ESP_CONTROL.BUSRQ" "/RIO CONTROL/ESP_CONTROL.MEMRQ" "/RIO CONTROL/ESP_CONTROL.IORQ" "/Z80 BUS CONTROL/!CACHE_DATASTATUS"
    "Net-(IC6A-O)" "/Z80 BUS CONTROL/Z80_CONTROL.RD" "Net-(IC6B-O)" "Net-(IC6C-O)" "/Z80 BUS CONTROL/ESP_CONTROL.WR" "/Z80 BUS CONTROL/Z80_BUS_CONTROL.Z80_ADD_OE" "/Z80 BUS CONTROL/ESP_CONTROL.MEMRQ" "/Z80 BUS CONTROL/Z80_BUS_CONTROL.Z80_ADD_DIR"
    "/Z80 BUS CONTROL/Z80_BUS_CONTROL.Z80_DATA_DIR" "/Z80 BUS CONTROL/Z80_BUS_CONTROL.Z80_DATA_OE" "/RIO CONTROL/Z80_CONTROL.WR" "/RIO CONTROL/Z80_WR+ESP_IOD_CONFIG" "/RIO CONTROL/Z80_CONTROL.RD" "Net-(IC8B-O)" "/RIO CONTROL/RIO_CONTROL.ROM_RDY" "/RIO CONTROL/ESP_CONTROL.ROMCS"
    "/RIO CONTROL/Z80_CONTROL.MEMRQ" "/RIO CONTROL/ROM_WR_PROTECT+Z80_WR" "/ESP_ROM_WR_PROTECT" "/RIO CONTROL/Z80_RD+ESP_IOD_CONFIG+PERM_Z80_IORQ" "/RIO CONTROL/RIO_CONTROL.A16" "/RIO CONTROL/RIO_CONTROL.CE" "Net-(IC9C-I0)" "/CACHE CONTROL/LOCAL_CONTROL.IORQ"
    "/CACHE CONTROL/CACHE_CONTROL.A16" "/CACHE CONTROL/Z80_CONTROL.WR" "/CACHE CONTROL/LOCAL_CONTROL.WR" "/CACHE CONTROL/CACHE_CONTROL.WE" "/CACHE CONTROL/CACHE_CONTROL.OE" "/CACHE CONTROL/Z80_CONTROL.RD" "/CACHE CONTROL/LOCAL_CONTROL.RD" "/CACHE CONTROL/CACHE_CONTROL.CS"
    "/CACHE CONTROL/LOCAL_CONTROL.MEMRQ" "/Logic core connectors/Z80_CONTROL.RD" "/Logic core connectors/Z80_CONTROL.WR" "/Logic core connectors/Z80_CONTROL.IORQ" "/Logic core connectors/Z80_CONTROL.MEMRQ" "/Logic core connectors/Z80_CONTROL.BUSRQ" "/Logic core connectors/Z80_CONTROL.WAIT" "/Logic core connectors/Z80_CONTROL.NMI"
    "/Logic core connectors/Z80_CONTROL.ROMCS" "/Logic core connectors/Z80_CONTROL.BUSACK" "/Logic core connectors/Z80_CONTROL.RESET" "/Logic core connectors/ESP_CONTROL.RD" "/Logic core connectors/ESP_CONTROL.WR" "/Logic core connectors/ESP_CONTROL.IORQ" "/Logic core connectors/ESP_CONTROL.MEMRQ" "/Logic core connectors/ESP_CONTROL.BUSRQ"
    "/Logic core connectors/ESP_CONTROL.WAIT" "/Logic core connectors/ESP_CONTROL.ROMCS" "/Logic core connectors/ESP_CONTROL.NMI" "/Logic core connectors/LOCAL_CONTROL.RD" "/Logic core connectors/LOCAL_CONTROL.WR" "/Logic core connectors/LOCAL_CONTROL.IORQ" "/Logic core connectors/LOCAL_CONTROL.MEMRQ" "/Logic core connectors/Z80_BUS_CONTROL.Z80_ADD_OE"
    "/Logic core connectors/Z80_BUS_CONTROL.Z80_ADD_DIR" "/Logic core connectors/Z80_BUS_CONTROL.Z80_DATA_DIR" "/Logic core connectors/Z80_BUS_CONTROL.Z80_DATA_OE" "/Logic core connectors/CACHE_CONTROL.DATASTATUS+PERM_Z80_IORQ" "/Logic core connectors/CACHE_CONTROL.A16" "/Logic core connectors/CACHE_CONTROL.WE" "/Logic core connectors/CACHE_CONTROL.OE" "/Logic core connectors/CACHE_CONTROL.CS"
    "/Logic core connectors/RIO_CONTROL.A14" "/Logic core connectors/RIO_CONTROL.A15" "/Logic core connectors/RIO_CONTROL.WE" "/Logic core connectors/RIO_CONTROL.OE" "unconnected-(J1-Pin_36-Pad36)" "unconnected-(J1-Pin_37-Pad37)" "unconnected-(J1-Pin_38-Pad38)" "unconnected-(J1-Pin_39-Pad39)"
    "unconnected-(J1-Pin_40-Pad40)" "/ESP_ROMSEL_0" "/ESP_ROMSEL_1" "/Z80_A15" "/Z80_A14" "unconnected-(J1-Pin_59-Pad59)" "unconnected-(J1-Pin_60-Pad60)" "unconnected-(J1-Pin_61-Pad61)"
    "unconnected-(J1-Pin_62-Pad62)" "unconnected-(J1-Pin_63-Pad63)" "unconnected-(J1-Pin_64-Pad64)" "unconnected-(J1-Pin_65-Pad65)" "unconnected-(J1-Pin_66-Pad66)" "unconnected-(J1-Pin_67-Pad67)" "unconnected-(J1-Pin_68-Pad68)" "unconnected-(J1-Pin_69-Pad69)"
    "unconnected-(J1-Pin_70-Pad70)" "unconnected-(J1-Pin_71-Pad71)" "unconnected-(J1-Pin_72-Pad72)" "unconnected-(J1-Pin_73-Pad73)" "unconnected-(J1-Pin_74-Pad74)" "unconnected-(J1-Pin_75-Pad75)" "unconnected-(J1-Pin_76-Pad76)" "unconnected-(J1-Pin_77-Pad77)"
    "unconnected-(J1-Pin_78-Pad78)" "unconnected-(J1-Pin_79-Pad79)" "unconnected-(J1-Pin_80-Pad80)" "Net-(Q1-B)" "/RIO CONTROL/RIO_CONTROL.OE" "/RIO CONTROL/RIO_CONTROL.WE" "/RIO CONTROL/RIO_CONTROL.A15" "/RIO CONTROL/RIO_CONTROL.A14"
    "unconnected-(RN1-Pad6)" "unconnected-(RN1-Pad7)" "unconnected-(RN1-Pad8)" "unconnected-(RN1-Pad9)"
    (clearance_class "kicad_default")
    (via_rule "kicad_default")
    (rule
      (width 1000.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)