module counter(input clock, output reg count = 0);
    always @ (posedge clock) 
    begin
        count <= count + 1;
    end
endmodule
