>Dmel_RG2
CTTGATGCTTTGGCATTTCGAGACTT
>Dmel_RG3
CTTGATGTTTTGGCATTTCGAGACTT
>Dmel_RG5
CCTGATGCTTTGGCATTTCGAGACTT
>Dmel_RG9
CCTGATGCTTTGGCATTTCGAGACTT
>Dmel_RG18N
CCTGATGCTTTGGCATTTCGAGACTT
>Dmel_RG19
CTTGATGCTTTGGCATTTCGAGACTT
>Dmel_RG22
CTTGATGCTTTGGCATTTCGAGACTT
>Dmel_RG24
CTTGATGCTTTGGCATTTCGAGACTT
>Dmel_RG25
CCTGATGCTTTGGCATTTCGAGACTT
>Dmel_RG28
CTTGATGCTTTGGCATTTCGAGACTT
>Dmel_RG32N
CTTGATGCTTTGGCATTTCGAGACTT
>Dmel_RG34
CTTGATGCTTTGGCATTTCGAGACTT
>Dmel_RG36
CTTGATGCTTTGGCATTTCGAGACTT
>Dmel_RG38N
CTTGATGCTTTGGCATTTCGAGACTT
>Dsim_MD03
CCTGATGCTTTGGCGTTTCGAGATTT
>Dsim_MD06
CCTGATGCTTTGGCGTTTCGAGATTT
>Dsim_MD105
CCTGATGCTTTGGCGTTTCGAGACTT
>Dsim_MD106
CCTGATGCTTTGGCGTTTCGAGATTT
>Dsim_MD146
CCTGATGCTTTGGCGTTTCGAGACTT
>Dsim_MD15
CCTGATGCTTTGGCGTTTCGAGACTT
>Dsim_MD197
CCTGATGCTTTGGCGTTTCGAGACTT
>Dsim_MD199
CCTGATGCTTTGGCGTTTCGAGATTT
>Dsim_MD201
CCTGATGCTTTGGCGTTTCGAGACTT
>Dsim_MD221
CCTGATGCTTTGGCGTTTCGAGATTT
>Dsim_MD224
CCTGATGCTTTGGCGTTTCGAGACTT
>Dsim_MD225
CCTGATGCTTTGGCGTTTCGAGATTT
>Dsim_MD233
CCTGATGCTTTGGCGTTTCGAGACTT
>Dsim_MD235
CCTGATGCTTTGGCGTTTCGAGACTT
>Dsim_MD238
CCTGATGCTTTGGCGTTTCGAGACTT
>Dsim_MD243
CCTGATGCTTTGGCGTTTCGAGACTT
>Dsim_MD251
CCTGATGCTTTGGCGTTTCGAGACTT
>Dsim_MD255
CCTGATGCTTTGGCGTTTCGAGATTT
>Dsim_MD63
CCTGATGCTTTGGCGTTTCGAGACTT
>Dsim_MD72
CCTGATGCTTTGGCGTTTCGAGACTT
>Dsim_MD73
CCTGATGCTTTGGCGTTCCGAGACTT
>Dyak_528_21575
TCTGGTGCTTTGGCGTTTCGGGACTT
>Dere_528_21575
CCTGGTGCTTTGGCGTTTCGAAACTT
