GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\vegad\Desktop\tang\combinational_circuit\src\combinational.v'
Undeclared symbol 'btn_a', assumed default net type 'wire'("C:\Users\vegad\Desktop\tang\combinational_circuit\src\combinational.v":9)
Undeclared symbol 'btn_b', assumed default net type 'wire'("C:\Users\vegad\Desktop\tang\combinational_circuit\src\combinational.v":10)
Undeclared symbol 'led1', assumed default net type 'wire'("C:\Users\vegad\Desktop\tang\combinational_circuit\src\combinational.v":13)
Undeclared symbol 'led2', assumed default net type 'wire'("C:\Users\vegad\Desktop\tang\combinational_circuit\src\combinational.v":14)
Undeclared symbol 'led3', assumed default net type 'wire'("C:\Users\vegad\Desktop\tang\combinational_circuit\src\combinational.v":15)
Compiling module 'combinational'("C:\Users\vegad\Desktop\tang\combinational_circuit\src\combinational.v":1)
NOTE  (EX0101) : Current top module is "combinational"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\vegad\Desktop\tang\combinational_circuit\impl\gwsynthesis\combinational_circuit.vg" completed
[100%] Generate report file "C:\Users\vegad\Desktop\tang\combinational_circuit\impl\gwsynthesis\combinational_circuit_syn.rpt.html" completed
GowinSynthesis finish
