{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 14 18:51:43 2013 " "Info: Processing started: Tue May 14 18:51:43 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ladder_fpga -c ladder_fpga " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ladder_fpga -c ladder_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "ladder_fpga EP3C16F484C6 " "Info (119006): Selected device EP3C16F484C6 for design \"ladder_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|pll1 Cyclone III PLL " "Info (15535): Implemented PLL \"mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" 58 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" 58 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[2\] 1 10 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" 58 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[3\] 1 40 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 40, and phase shift of 0 degrees (0 ps) for mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" 58 -1 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" 101 -1 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info (176445): Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info (176445): Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info (176445): Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info (169124): Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 712 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 715 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 714 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 713 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_nCEO~" } } } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 716 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_8jh1 " "Info (332165): Entity dcfifo_8jh1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ed9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_c8i1 " "Info (332165): Entity dcfifo_c8i1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe8\|dffe9a*  " "Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_jd9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe5\|dffe6a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_id9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gih1 " "Info (332165): Entity dcfifo_gih1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe10\|dffe11a*  " "Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ladder_fpga.scf " "Info (332104): Reading SDC File: 'ladder_fpga.scf'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ladder_fpga.scf 9 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component cell " "Warning (332174): Ignored filter at ladder_fpga.scf(9): comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component could not be matched with a cell" {  } { { "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ladder_fpga.scf 9 Argument <targets> is a collection that is not of port, pin, reg, kpr or net type " "Warning (332049): Ignored create_clock at ladder_fpga.scf(9): Argument <targets> is a collection that is not of port, pin, reg, kpr or net type" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 25.000 -waveform \{0.000 12.500\} -name \{switchover\} \[get_cells \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\}\]  " "Info (332050): create_clock -period 25.000 -waveform \{0.000 12.500\} -name \{switchover\} \[get_cells \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\}\] " {  } { { "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -multiply_by 2 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -multiply_by 2 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -divide_by 10 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -divide_by 10 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -divide_by 40 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[1\]\} -divide_by 40 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "Info (332110): create_generated_clock -source \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40 -duty_cycle 50.00 -name \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ladder_fpga.scf 25 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\] clock " "Warning (332174): Ignored filter at ladder_fpga.scf(25): comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\] could not be matched with a clock" {  } { { "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\]" {  } {  } 0 0 "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\]" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ladder_fpga.scf 37 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\] clock " "Warning (332174): Ignored filter at ladder_fpga.scf(37): comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\] could not be matched with a clock" {  } { { "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\]" {  } {  } 0 0 "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\]" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ladder_fpga.scf 102 0 clock " "Warning (332174): Ignored filter at ladder_fpga.scf(102): 0 could not be matched with a clock" {  } { { "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ladder_fpga.scf 102 switchover clock " "Warning (332174): Ignored filter at ladder_fpga.scf(102): switchover could not be matched with a clock" {  } { { "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.scf" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_10_d_e_0\|scan_out_derived_clock (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_10_d_e_0\|scan_out_derived_clock (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_10_d_e_0\|scan_out_derived_clock (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_10_d_e_0\|scan_out_derived_clock (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_9_d_e_0\|scan_out_derived_clock (Rise) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_9_d_e_0\|scan_out_derived_clock (Rise) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "dr_cell_a_9_d_e_0\|scan_out_derived_clock (Fall) sc_tck (Rise) setup and hold " "Critical Warning (332169): From dr_cell_a_9_d_e_0\|scan_out_derived_clock (Fall) to sc_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) sc_tck (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) sc_tck (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "updateIR (Rise) sc_tck (Fall) setup and hold " "Critical Warning (332169): From updateIR (Rise) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "updateIR (Fall) sc_tck (Fall) setup and hold " "Critical Warning (332169): From updateIR (Fall) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "tap_control\|sc_updateDR_0x09_derived_clock (Rise) sc_tck (Fall) setup and hold " "Critical Warning (332169): From tap_control\|sc_updateDR_0x09_derived_clock (Rise) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "tap_control\|sc_updateDR_0x09_derived_clock (Fall) sc_tck (Fall) setup and hold " "Critical Warning (332169): From tap_control\|sc_updateDR_0x09_derived_clock (Fall) to sc_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) updateIR (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to updateIR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Rise) updateIR (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Rise) to updateIR (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Rise) ladder_fpga\|holdin_echelle (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Rise) to ladder_fpga\|holdin_echelle (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|testin_echelle (Rise) ladder_fpga\|testin_echelle (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|testin_echelle (Rise) to ladder_fpga\|testin_echelle (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|testin_echelle (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|testin_echelle (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|testin_echelle (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|testin_echelle (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sc_tck (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From sc_tck (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|holdin_echelle (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|holdin_echelle (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "temperature (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From temperature (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "temperature (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From temperature (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) setup and hold " "Critical Warning (332169): From ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Rise) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) setup and hold " "Critical Warning (332169): From comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) to comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 19 clocks " "Info (332111): Found 19 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 clock40mhz_fpga " "Info (332111):   25.000 clock40mhz_fpga" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 clock40mhz_xtal " "Info (332111):   25.000 clock40mhz_xtal" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info (332111):   25.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1 " "Info (332111):   25.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[0\]~1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info (332111):   12.500 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1 " "Info (332111):   12.500 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[1\]~1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 250.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info (332111):  250.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 250.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1 " "Info (332111):  250.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[2\]~1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "Info (332111): 1000.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1 " "Info (332111): 1000.000 comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|auto_generated\|pll1\|clk\[3\]~1" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 dr_cell_a_9_d_e_0\|scan_out_derived_clock " "Info (332111):  100.000 dr_cell_a_9_d_e_0\|scan_out_derived_clock" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 dr_cell_a_10_d_e_0\|scan_out_derived_clock " "Info (332111):  100.000 dr_cell_a_10_d_e_0\|scan_out_derived_clock" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock " "Info (332111):  100.000 ladder_fpga\|COMP_LADDER_FPGA_SC_CONFIG.a_6_d_e.level_shifter_dac_load_derived_clock" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 ladder_fpga\|holdin_echelle " "Info (332111): 1000.000 ladder_fpga\|holdin_echelle" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 ladder_fpga\|testin_echelle " "Info (332111): 1000.000 ladder_fpga\|testin_echelle" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000       sc_tck " "Info (332111):  100.000       sc_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 tap_control\|sc_updateDR_0x09_derived_clock " "Info (332111):  100.000 tap_control\|sc_updateDR_0x09_derived_clock" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000  temperature " "Info (332111):  100.000  temperature" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000     updateIR " "Info (332111):  100.000     updateIR" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1) " "Info (176353): Automatically promoted node mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" 101 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 3808 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Info (176353): Automatically promoted node mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" 101 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 3808 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Info (176353): Automatically promoted node mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" 101 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 3808 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1) " "Info (176353): Automatically promoted node mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll:altpll_component\|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/db/mega_func_pll_40mhz_switchover_cycloneiii_altpll.v" 101 -1 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 3808 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ladder_fpga_sc_tck_c (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Info (176353): Automatically promoted node ladder_fpga_sc_tck_c (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_3:gen_chainage_15_comp_chainage_i\|sc_tck_hyb_cZ " "Info (176357): Destination node gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_3:gen_chainage_15_comp_chainage_i\|sc_tck_hyb_cZ" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 27371 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_3:gen_chainage_15_comp_chainage_i|sc_tck_hyb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 1835 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_13:gen_chainage_14_comp_chainage_i\|sc_tck_hyb_cZ " "Info (176357): Destination node gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_13:gen_chainage_14_comp_chainage_i\|sc_tck_hyb_cZ" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 28623 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_13:gen_chainage_14_comp_chainage_i|sc_tck_hyb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 1644 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_6:gen_chainage_13_comp_chainage_i\|sc_tck_hyb_cZ " "Info (176357): Destination node gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_6:gen_chainage_13_comp_chainage_i\|sc_tck_hyb_cZ" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 27742 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_6:gen_chainage_13_comp_chainage_i|sc_tck_hyb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 1779 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_12:gen_chainage_12_comp_chainage_i\|sc_tck_hyb_cZ " "Info (176357): Destination node gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_12:gen_chainage_12_comp_chainage_i\|sc_tck_hyb_cZ" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 28508 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_12:gen_chainage_12_comp_chainage_i|sc_tck_hyb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 1662 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_2:gen_chainage_11_comp_chainage_i\|sc_tck_hyb_x_cZ " "Info (176357): Destination node gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_2:gen_chainage_11_comp_chainage_i\|sc_tck_hyb_x_cZ" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 27290 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_2:gen_chainage_11_comp_chainage_i|sc_tck_hyb_x } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 1848 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_1:gen_chainage_10_comp_chainage_i\|sc_tck_hyb_x_cZ " "Info (176357): Destination node gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_1:gen_chainage_10_comp_chainage_i\|sc_tck_hyb_x_cZ" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 27148 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_1:gen_chainage_10_comp_chainage_i|sc_tck_hyb_x } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 1870 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_11:gen_chainage_9_comp_chainage_i\|sc_tck_hyb_cZ " "Info (176357): Destination node gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_11:gen_chainage_9_comp_chainage_i\|sc_tck_hyb_cZ" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 28371 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_11:gen_chainage_9_comp_chainage_i|sc_tck_hyb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 1683 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides:gen_chainage_8_comp_chainage_i\|sc_tck_hyb_cZ " "Info (176357): Destination node gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides:gen_chainage_8_comp_chainage_i\|sc_tck_hyb_cZ" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 26993 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides:gen_chainage_8_comp_chainage_i|sc_tck_hyb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 1893 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_9:gen_chainage_7_comp_chainage_i\|sc_tck_hyb_x_cZ " "Info (176357): Destination node gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_9:gen_chainage_7_comp_chainage_i\|sc_tck_hyb_x_cZ" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 28132 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_9:gen_chainage_7_comp_chainage_i|sc_tck_hyb_x } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 1720 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_15:gen_chainage_6_comp_chainage_i\|sc_tck_hyb_x_cZ " "Info (176357): Destination node gestion_hybrides_v4:comp_gestion_hybrides_v4\|signaux_hybrides_15:gen_chainage_6_comp_chainage_i\|sc_tck_hyb_x_cZ" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 28903 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_15:gen_chainage_6_comp_chainage_i|sc_tck_hyb_x } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 1602 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45782 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_sc_tck_c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6235 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "testin_echelle_c (placed in PIN AA11 (CLK15, DIFFCLK_6p)) " "Info (176353): Automatically promoted node testin_echelle_c (placed in PIN AA11 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_16hybrides_x_cZ " "Info (176357): Destination node test_16hybrides_x_cZ" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45354 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { test_16hybrides_x } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6139 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ladder_fpga_mux_statusin_3_3_14_ " "Info (176357): Destination node ladder_fpga_mux_statusin_3_3_14_" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 41871 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_mux_statusin_3_3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 4058 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG\|dr_cell_4_59:a_13_d_e\|ff1_Z " "Info (176357): Destination node dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG\|dr_cell_4_59:a_13_d_e\|ff1_Z" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 6683 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_59:a_13_d_e|ff1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 3190 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45794 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { testin_echelle_c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6239 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_15:a_6_d_e\|level_shifter_dac_load  " "Info (176353): Automatically promoted node dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_15:a_6_d_e\|level_shifter_dac_load " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ladder_fpga_level_shifter_dac_state_i_0_RNO_6_ " "Info (176357): Destination node ladder_fpga_level_shifter_dac_state_i_0_RNO_6_" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 39962 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N_1379_i_0_g0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 4795 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ladder_fpga_level_shifter_dac_state_RNO_0_ " "Info (176357): Destination node ladder_fpga_level_shifter_dac_state_RNO_0_" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 40901 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N_1389_i_0_g0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 5032 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ladder_fpga_level_shifter_dac_state_RNO_1_ " "Info (176357): Destination node ladder_fpga_level_shifter_dac_state_RNO_1_" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 43936 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_ns_0_5__g0_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 5757 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_15:a_6_d_e\|ff1_Z " "Info (176357): Destination node dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG\|dr_cell_2_15:a_6_d_e\|ff1_Z" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 13033 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_15:a_6_d_e|ff1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 2826 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 13019 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_15:a_6_d_e|level_shifter_dac_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 2823 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n_c (placed in PIN A11 (CLK10, DIFFCLK_4n)) " "Info (176353): Automatically promoted node reset_n_c (placed in PIN A11 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_0 " "Info (176357): Destination node o_0" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 46994 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6613 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "proc_usb_read_write_un6_reset_n_i_a2_0_a3 " "Info (176357): Destination node proc_usb_read_write_un6_reset_n_i_a2_0_a3" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 42741 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_usb_read_write.un6_reset_n_i_a2_0_a3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 5434 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ladder_fpga_event_controller_state_294_i_a2_i_x " "Info (176357): Destination node ladder_fpga_event_controller_state_294_i_a2_i_x" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45484 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_event_controller_state_294_i_a2_i_x_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6168 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ladder_fpga_level_shifter_dac_state_329_i_a2_i_x " "Info (176357): Destination node ladder_fpga_level_shifter_dac_state_329_i_a2_i_x" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45474 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ladder_fpga_level_shifter_dac_state_329_i_a2_i_x_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6165 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "acquire_state_48_i_a2_i_x " "Info (176357): Destination node acquire_state_48_i_a2_i_x" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45494 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { acquire_state_48_i_a2_i_x_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6171 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45962 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n_c } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6270 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "G_643 (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Info (176353): Automatically promoted node G_643 (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sc_trstb_hybride_out_15_ " "Info (176357): Destination node sc_trstb_hybride_out_15_" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 46106 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sc_trstb_hybride_out_15_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6317 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sc_trstb_hybride_out_14_ " "Info (176357): Destination node sc_trstb_hybride_out_14_" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 46112 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sc_trstb_hybride_out_14_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6319 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sc_trstb_hybride_out_13_ " "Info (176357): Destination node sc_trstb_hybride_out_13_" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 46118 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sc_trstb_hybride_out_13_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6321 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sc_trstb_hybride_out_12_ " "Info (176357): Destination node sc_trstb_hybride_out_12_" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 46124 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sc_trstb_hybride_out_12_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6323 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sc_trstb_hybride_out_11_ " "Info (176357): Destination node sc_trstb_hybride_out_11_" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 46130 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sc_trstb_hybride_out_11_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6325 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sc_trstb_hybride_out_10_ " "Info (176357): Destination node sc_trstb_hybride_out_10_" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 46136 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sc_trstb_hybride_out_10_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6327 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sc_trstb_hybride_out_9_ " "Info (176357): Destination node sc_trstb_hybride_out_9_" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 46142 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sc_trstb_hybride_out_9_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6329 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sc_trstb_hybride_out_8_ " "Info (176357): Destination node sc_trstb_hybride_out_8_" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 46148 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sc_trstb_hybride_out_8_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6331 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sc_trstb_hybride_out_7_ " "Info (176357): Destination node sc_trstb_hybride_out_7_" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 46154 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sc_trstb_hybride_out_7_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6333 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sc_trstb_hybride_out_6_ " "Info (176357): Destination node sc_trstb_hybride_out_6_" {  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 46160 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sc_trstb_hybride_out_6_ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6335 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 45770 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { G_643 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 6231 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "proc_usb_read_write.un6_reset_n_i_a2_0_a3  " "Info (176353): Automatically promoted node proc_usb_read_write.un6_reset_n_i_a2_0_a3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 42741 3 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { proc_usb_read_write.un6_reset_n_i_a2_0_a3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 5434 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\]" {  } {  } 0 0 "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\]" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\]" {  } {  } 0 0 "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\]" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Warning" "0" "" "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\]" {  } {  } 0 0 "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\]" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\]" {  } {  } 0 0 "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\]" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\]" {  } {  } 0 0 "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\]" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\]" {  } {  } 0 0 "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\]" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_PARSER_NO_RCF_FILE" "" "Info (170117): Cannot open a Routing Constraints File -- routing will continue without constraints" {  } {  } 0 170117 "Cannot open a Routing Constraints File -- routing will continue without constraints" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info (170195): Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X21_Y10 X30_Y19 " "Info (170196): Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\]" {  } {  } 0 0 "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[1\]" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\]" {  } {  } 0 0 "Warning:  Could not identify clock: comp_mega_func_pll_40MHz_switchover_cycloneIII\|altpll_component\|*clkbad\[0\]" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Warning (169064): Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "crc_error a permanently enabled " "Info (169065): Pin crc_error has a permanently enabled output enable" {  } { { "c:/altera/11.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1/quartus/bin64/pin_planner.ppl" { crc_error } } } { "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "crc_error" } } } } { "ladder_fpga.vqm" "" { Text "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.vqm" 34194 0 0 } } { "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { crc_error } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/" { { 0 { 0 ""} 0 672 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.fit.smsg " "Info (144001): Generated suppressed messages file D:/renard/star_upgrade/doc_www/ts/ladder_fpga_v0d_20130514_ts/ladder_fpga_v0d/rev_1/pr_1/ladder_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 142 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Info: Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 14 18:52:42 2013 " "Info: Processing ended: Tue May 14 18:52:42 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Info: Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Info: Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
