
*** Running vivado
    with args -log clock_wizard_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source clock_wizard_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source clock_wizard_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/asic/cad/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3118.219 ; gain = 120.051 ; free physical = 41721 ; free virtual = 400300
Command: link_design -top clock_wizard_wrapper -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0.dcp' for cell 'clock_wizard_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_fw_top_v_0_0/clock_wizard_fw_top_v_0_0.dcp' for cell 'clock_wizard_i/fw_top_v_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_proc_sys_reset_0_0/clock_wizard_proc_sys_reset_0_0.dcp' for cell 'clock_wizard_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_zynq_ultra_ps_e_0_0/clock_wizard_zynq_ultra_ps_e_0_0.dcp' for cell 'clock_wizard_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_auto_ds_0/clock_wizard_auto_ds_0.dcp' for cell 'clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_auto_pc_0/clock_wizard_auto_pc_0.dcp' for cell 'clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3118.219 ; gain = 0.000 ; free physical = 40886 ; free virtual = 399466
INFO: [Netlist 29-17] Analyzing 3387 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_zynq_ultra_ps_e_0_0/clock_wizard_zynq_ultra_ps_e_0_0.xdc] for cell 'clock_wizard_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_zynq_ultra_ps_e_0_0/clock_wizard_zynq_ultra_ps_e_0_0.xdc] for cell 'clock_wizard_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0_board.xdc] for cell 'clock_wizard_i/clk_wiz_0/inst'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0_board.xdc] for cell 'clock_wizard_i/clk_wiz_0/inst'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0.xdc] for cell 'clock_wizard_i/clk_wiz_0/inst'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0.xdc] for cell 'clock_wizard_i/clk_wiz_0/inst'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_proc_sys_reset_0_0/clock_wizard_proc_sys_reset_0_0_board.xdc] for cell 'clock_wizard_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_proc_sys_reset_0_0/clock_wizard_proc_sys_reset_0_0_board.xdc] for cell 'clock_wizard_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_proc_sys_reset_0_0/clock_wizard_proc_sys_reset_0_0.xdc] for cell 'clock_wizard_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_proc_sys_reset_0_0/clock_wizard_proc_sys_reset_0_0.xdc] for cell 'clock_wizard_i/proc_sys_reset_0/U0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0_late.xdc] for cell 'clock_wizard_i/clk_wiz_0/inst'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0_late.xdc] for cell 'clock_wizard_i/clk_wiz_0/inst'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_auto_ds_0/clock_wizard_auto_ds_0_clocks.xdc] for cell 'clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_auto_ds_0/clock_wizard_auto_ds_0_clocks.xdc] for cell 'clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3258.043 ; gain = 0.000 ; free physical = 40739 ; free virtual = 399318
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3258.043 ; gain = 139.824 ; free physical = 40739 ; free virtual = 399318
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3258.043 ; gain = 0.000 ; free physical = 40655 ; free virtual = 399235

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1a5474181

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3491.867 ; gain = 233.824 ; free physical = 40658 ; free virtual = 399237

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 8846 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12b385fbd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3738.945 ; gain = 0.004 ; free physical = 40427 ; free virtual = 399006
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 282 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1994f71e4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3738.945 ; gain = 0.004 ; free physical = 40427 ; free virtual = 399007
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 165b27c1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3738.945 ; gain = 0.004 ; free physical = 40533 ; free virtual = 399112
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 500 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 165b27c1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3770.961 ; gain = 32.020 ; free physical = 40525 ; free virtual = 399104
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 165b27c1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3770.961 ; gain = 32.020 ; free physical = 40525 ; free virtual = 399104
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 165b27c1f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3770.961 ; gain = 32.020 ; free physical = 40525 ; free virtual = 399105
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             282  |                                             27  |
|  Constant propagation         |               5  |              26  |                                             27  |
|  Sweep                        |               0  |             500  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3770.961 ; gain = 0.000 ; free physical = 40525 ; free virtual = 399104
Ending Logic Optimization Task | Checksum: 1c10c33fc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3770.961 ; gain = 32.020 ; free physical = 40525 ; free virtual = 399104

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c10c33fc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3770.961 ; gain = 0.000 ; free physical = 40525 ; free virtual = 399104

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c10c33fc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3770.961 ; gain = 0.000 ; free physical = 40525 ; free virtual = 399104

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3770.961 ; gain = 0.000 ; free physical = 40525 ; free virtual = 399104
Ending Netlist Obfuscation Task | Checksum: 1c10c33fc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3770.961 ; gain = 0.000 ; free physical = 40525 ; free virtual = 399104
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3770.961 ; gain = 512.918 ; free physical = 40525 ; free virtual = 399104
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3818.984 ; gain = 40.023 ; free physical = 40498 ; free virtual = 399083
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/clock_wizard_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file clock_wizard_wrapper_drc_opted.rpt -pb clock_wizard_wrapper_drc_opted.pb -rpx clock_wizard_wrapper_drc_opted.rpx
Command: report_drc -file clock_wizard_wrapper_drc_opted.rpt -pb clock_wizard_wrapper_drc_opted.pb -rpx clock_wizard_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/clock_wizard_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 5122.305 ; gain = 1303.320 ; free physical = 39664 ; free virtual = 398253
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5122.305 ; gain = 0.000 ; free physical = 39665 ; free virtual = 398250
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ec7ca693

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5122.305 ; gain = 0.000 ; free physical = 39665 ; free virtual = 398250
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5122.305 ; gain = 0.000 ; free physical = 39665 ; free virtual = 398250

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5ea1638

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5122.305 ; gain = 0.000 ; free physical = 39693 ; free virtual = 398278

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bac87ac2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 5122.305 ; gain = 0.000 ; free physical = 39696 ; free virtual = 398281

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bac87ac2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 5122.305 ; gain = 0.000 ; free physical = 39696 ; free virtual = 398281
Phase 1 Placer Initialization | Checksum: 1bac87ac2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5122.305 ; gain = 0.000 ; free physical = 39682 ; free virtual = 398267

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 141fd6c82

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 5122.305 ; gain = 0.000 ; free physical = 39589 ; free virtual = 398174

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 212ff29b8

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 5122.305 ; gain = 0.000 ; free physical = 39591 ; free virtual = 398176

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 212ff29b8

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 5122.305 ; gain = 0.000 ; free physical = 39521 ; free virtual = 398106

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2792f3061

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 5150.660 ; gain = 28.355 ; free physical = 39519 ; free virtual = 398104

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2792f3061

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 5150.660 ; gain = 28.355 ; free physical = 39519 ; free virtual = 398104
Phase 2.1.1 Partition Driven Placement | Checksum: 2792f3061

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 5150.660 ; gain = 28.355 ; free physical = 39526 ; free virtual = 398111
Phase 2.1 Floorplanning | Checksum: 2792f3061

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 5150.660 ; gain = 28.355 ; free physical = 39526 ; free virtual = 398111

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2792f3061

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 5150.660 ; gain = 28.355 ; free physical = 39526 ; free virtual = 398111

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2792f3061

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 5150.660 ; gain = 28.355 ; free physical = 39526 ; free virtual = 398111

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 132 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 58 nets or LUTs. Breaked 0 LUT, combined 58 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 26 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 26 nets.  Re-placed 114 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 26 nets or cells. Created 0 new cell, deleted 17 existing cells and moved 114 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5157.688 ; gain = 0.000 ; free physical = 39628 ; free virtual = 398213
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5157.688 ; gain = 0.000 ; free physical = 39628 ; free virtual = 398213

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             58  |                    58  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |             17  |                    26  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             75  |                    84  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 216b8e59b

Time (s): cpu = 00:01:20 ; elapsed = 00:00:36 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39629 ; free virtual = 398214
Phase 2.4 Global Placement Core | Checksum: 1bf09e48c

Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39623 ; free virtual = 398208
Phase 2 Global Placement | Checksum: 1bf09e48c

Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39633 ; free virtual = 398218

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 173911d50

Time (s): cpu = 00:01:37 ; elapsed = 00:00:43 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39624 ; free virtual = 398209

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 220bba772

Time (s): cpu = 00:01:38 ; elapsed = 00:00:43 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39620 ; free virtual = 398205

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1e9804551

Time (s): cpu = 00:01:45 ; elapsed = 00:00:46 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39595 ; free virtual = 398180

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1c623a8d8

Time (s): cpu = 00:01:45 ; elapsed = 00:00:46 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39592 ; free virtual = 398177

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 22c35ce8d

Time (s): cpu = 00:01:47 ; elapsed = 00:00:47 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39568 ; free virtual = 398153
Phase 3.3.3 Slice Area Swap | Checksum: 22c35ce8d

Time (s): cpu = 00:01:47 ; elapsed = 00:00:47 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39567 ; free virtual = 398152
Phase 3.3 Small Shape DP | Checksum: fa13a91b

Time (s): cpu = 00:01:54 ; elapsed = 00:00:49 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39590 ; free virtual = 398176

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 129bc49d4

Time (s): cpu = 00:01:55 ; elapsed = 00:00:50 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39588 ; free virtual = 398173

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 134804cad

Time (s): cpu = 00:01:55 ; elapsed = 00:00:51 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39588 ; free virtual = 398173
Phase 3 Detail Placement | Checksum: 134804cad

Time (s): cpu = 00:01:55 ; elapsed = 00:00:51 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39588 ; free virtual = 398173

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1529e765d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.348 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: de97b501

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.24 . Memory (MB): peak = 5157.688 ; gain = 0.000 ; free physical = 39476 ; free virtual = 398062
INFO: [Place 46-35] Processed net clock_wizard_i/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 8453 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 10127ed63

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5157.688 ; gain = 0.000 ; free physical = 39466 ; free virtual = 398051
Phase 4.1.1.1 BUFG Insertion | Checksum: c22d80ee

Time (s): cpu = 00:02:14 ; elapsed = 00:00:58 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39474 ; free virtual = 398059

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12c72e09d

Time (s): cpu = 00:02:20 ; elapsed = 00:01:04 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39474 ; free virtual = 398060

Time (s): cpu = 00:02:20 ; elapsed = 00:01:04 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39475 ; free virtual = 398060
Phase 4.1 Post Commit Optimization | Checksum: 12c72e09d

Time (s): cpu = 00:02:20 ; elapsed = 00:01:04 . Memory (MB): peak = 5157.688 ; gain = 35.383 ; free physical = 39475 ; free virtual = 398060
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5232.688 ; gain = 0.000 ; free physical = 39585 ; free virtual = 398171

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 213c5302b

Time (s): cpu = 00:02:31 ; elapsed = 00:01:13 . Memory (MB): peak = 5232.688 ; gain = 110.383 ; free physical = 39597 ; free virtual = 398182

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|              16x16|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 213c5302b

Time (s): cpu = 00:02:31 ; elapsed = 00:01:13 . Memory (MB): peak = 5232.688 ; gain = 110.383 ; free physical = 39596 ; free virtual = 398181
Phase 4.3 Placer Reporting | Checksum: 213c5302b

Time (s): cpu = 00:02:32 ; elapsed = 00:01:14 . Memory (MB): peak = 5232.688 ; gain = 110.383 ; free physical = 39596 ; free virtual = 398181

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5232.688 ; gain = 0.000 ; free physical = 39596 ; free virtual = 398181

Time (s): cpu = 00:02:32 ; elapsed = 00:01:14 . Memory (MB): peak = 5232.688 ; gain = 110.383 ; free physical = 39596 ; free virtual = 398181
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27060754f

Time (s): cpu = 00:02:32 ; elapsed = 00:01:14 . Memory (MB): peak = 5232.688 ; gain = 110.383 ; free physical = 39596 ; free virtual = 398182
Ending Placer Task | Checksum: 1dca28809

Time (s): cpu = 00:02:32 ; elapsed = 00:01:14 . Memory (MB): peak = 5232.688 ; gain = 110.383 ; free physical = 39597 ; free virtual = 398182
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:37 ; elapsed = 00:01:15 . Memory (MB): peak = 5232.688 ; gain = 110.383 ; free physical = 39768 ; free virtual = 398353
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5232.688 ; gain = 0.000 ; free physical = 39733 ; free virtual = 398345
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/clock_wizard_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file clock_wizard_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.52 . Memory (MB): peak = 5232.688 ; gain = 0.000 ; free physical = 39730 ; free virtual = 398323
INFO: [runtcl-4] Executing : report_utilization -file clock_wizard_wrapper_utilization_placed.rpt -pb clock_wizard_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file clock_wizard_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.34 . Memory (MB): peak = 5232.688 ; gain = 0.000 ; free physical = 39763 ; free virtual = 398355
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5232.688 ; gain = 0.000 ; free physical = 39594 ; free virtual = 398215
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/clock_wizard_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 12d0d438 ConstDB: 0 ShapeSum: e27f6443 RouteDB: e7524f8e
Nodegraph reading from file.  Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.88 . Memory (MB): peak = 5232.695 ; gain = 0.000 ; free physical = 39460 ; free virtual = 398060
Post Restoration Checksum: NetGraph: bddcb321 NumContArr: f5f89305 Constraints: f07be51d Timing: 0
Phase 1 Build RT Design | Checksum: 2a4512b43

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 5232.695 ; gain = 0.000 ; free physical = 39567 ; free virtual = 398168

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a4512b43

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 5232.695 ; gain = 0.000 ; free physical = 39506 ; free virtual = 398106

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a4512b43

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 5232.695 ; gain = 0.000 ; free physical = 39506 ; free virtual = 398106

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1a19c3455

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 5232.695 ; gain = 0.000 ; free physical = 39491 ; free virtual = 398091

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2de66f1b5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 5232.695 ; gain = 0.000 ; free physical = 39484 ; free virtual = 398084
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.621  | TNS=0.000  | WHS=-0.144 | THS=-78.723|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14177
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13012
  Number of Partially Routed Nets     = 1165
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2a47838dc

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 5232.695 ; gain = 0.000 ; free physical = 39478 ; free virtual = 398078

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2a47838dc

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 5232.695 ; gain = 0.000 ; free physical = 39478 ; free virtual = 398078
Phase 3 Initial Routing | Checksum: 1f2b68b8e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 5232.695 ; gain = 0.000 ; free physical = 39439 ; free virtual = 398039

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6024
 Number of Nodes with overlaps = 754
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.276  | TNS=0.000  | WHS=-0.012 | THS=-0.012 |

Phase 4.1 Global Iteration 0 | Checksum: 16b8cd37d

Time (s): cpu = 00:02:50 ; elapsed = 00:01:26 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39350 ; free virtual = 397950

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 17c6ad2ac

Time (s): cpu = 00:02:50 ; elapsed = 00:01:26 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39343 ; free virtual = 397944
Phase 4 Rip-up And Reroute | Checksum: 17c6ad2ac

Time (s): cpu = 00:02:50 ; elapsed = 00:01:26 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39340 ; free virtual = 397941

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2380565b2

Time (s): cpu = 00:02:57 ; elapsed = 00:01:29 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39326 ; free virtual = 397926
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.276  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2380565b2

Time (s): cpu = 00:02:58 ; elapsed = 00:01:29 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39326 ; free virtual = 397927

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2380565b2

Time (s): cpu = 00:02:58 ; elapsed = 00:01:29 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39326 ; free virtual = 397927
Phase 5 Delay and Skew Optimization | Checksum: 2380565b2

Time (s): cpu = 00:02:58 ; elapsed = 00:01:29 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39326 ; free virtual = 397927

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2412c19dd

Time (s): cpu = 00:03:03 ; elapsed = 00:01:31 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39320 ; free virtual = 397921
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.276  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 232e2d47f

Time (s): cpu = 00:03:03 ; elapsed = 00:01:31 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39320 ; free virtual = 397921
Phase 6 Post Hold Fix | Checksum: 232e2d47f

Time (s): cpu = 00:03:03 ; elapsed = 00:01:31 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39320 ; free virtual = 397921

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.56562 %
  Global Horizontal Routing Utilization  = 1.25439 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2910000fb

Time (s): cpu = 00:03:04 ; elapsed = 00:01:32 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39316 ; free virtual = 397916

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2910000fb

Time (s): cpu = 00:03:05 ; elapsed = 00:01:32 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39315 ; free virtual = 397915

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2910000fb

Time (s): cpu = 00:03:07 ; elapsed = 00:01:34 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39315 ; free virtual = 397916

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2910000fb

Time (s): cpu = 00:03:07 ; elapsed = 00:01:34 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39318 ; free virtual = 397919

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.276  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2910000fb

Time (s): cpu = 00:03:09 ; elapsed = 00:01:34 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39322 ; free virtual = 397923
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:09 ; elapsed = 00:01:34 . Memory (MB): peak = 5247.051 ; gain = 14.355 ; free physical = 39415 ; free virtual = 398016

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:16 ; elapsed = 00:01:37 . Memory (MB): peak = 5247.051 ; gain = 14.363 ; free physical = 39415 ; free virtual = 398016
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 5247.055 ; gain = 0.004 ; free physical = 39374 ; free virtual = 398006
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/clock_wizard_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file clock_wizard_wrapper_drc_routed.rpt -pb clock_wizard_wrapper_drc_routed.pb -rpx clock_wizard_wrapper_drc_routed.rpx
Command: report_drc -file clock_wizard_wrapper_drc_routed.rpt -pb clock_wizard_wrapper_drc_routed.pb -rpx clock_wizard_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/clock_wizard_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file clock_wizard_wrapper_methodology_drc_routed.rpt -pb clock_wizard_wrapper_methodology_drc_routed.pb -rpx clock_wizard_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file clock_wizard_wrapper_methodology_drc_routed.rpt -pb clock_wizard_wrapper_methodology_drc_routed.pb -rpx clock_wizard_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/impl_1/clock_wizard_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 5263.066 ; gain = 0.000 ; free physical = 39498 ; free virtual = 398108
INFO: [runtcl-4] Executing : report_power -file clock_wizard_wrapper_power_routed.rpt -pb clock_wizard_wrapper_power_summary_routed.pb -rpx clock_wizard_wrapper_power_routed.rpx
Command: report_power -file clock_wizard_wrapper_power_routed.rpt -pb clock_wizard_wrapper_power_summary_routed.pb -rpx clock_wizard_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
122 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 5335.340 ; gain = 72.273 ; free physical = 39446 ; free virtual = 398065
INFO: [runtcl-4] Executing : report_route_status -file clock_wizard_wrapper_route_status.rpt -pb clock_wizard_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file clock_wizard_wrapper_timing_summary_routed.rpt -pb clock_wizard_wrapper_timing_summary_routed.pb -rpx clock_wizard_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file clock_wizard_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file clock_wizard_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file clock_wizard_wrapper_bus_skew_routed.rpt -pb clock_wizard_wrapper_bus_skew_routed.pb -rpx clock_wizard_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force clock_wizard_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 50 net(s) have no routable loads. The problem bus(es) and/or net(s) are clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 38 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./clock_wizard_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 5573.398 ; gain = 238.059 ; free physical = 39374 ; free virtual = 398020
INFO: [Common 17-206] Exiting Vivado at Fri Jun 21 17:43:41 2024...
