{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -O3)",
  "modules": {
    "Error_Detect_Ctrl": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/verilog/Error_Detect_Ctrl.v:11.1-66.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000010000"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "is_bpsk": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "in_I_tdata": {
          "direction": "input",
          "signed": 1,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ]
        },
        "in_I_tvalid": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "in_Q_tdata": {
          "direction": "input",
          "signed": 1,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "in_Q_tvalid": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "out_I_tdata": {
          "direction": "output",
          "signed": 1,
          "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ]
        },
        "out_I_tvalid": {
          "direction": "output",
          "bits": [ 55 ]
        },
        "out_Q_tdata": {
          "direction": "output",
          "signed": 1,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ]
        },
        "out_Q_tvalid": {
          "direction": "output",
          "bits": [ 72 ]
        },
        "error_bpsk_tdata": {
          "direction": "input",
          "signed": 1,
          "bits": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88 ]
        },
        "error_bpsk_tvalid": {
          "direction": "input",
          "bits": [ 89 ]
        },
        "error_qpsk_tdata": {
          "direction": "input",
          "signed": 1,
          "bits": [ 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ]
        },
        "error_qpsk_tvalid": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "error_tdata": {
          "direction": "output",
          "signed": 1,
          "bits": [ 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122 ]
        },
        "error_tvalid": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "is_bpsk_delayed": {
          "direction": "output",
          "bits": [ 123 ]
        }
      },
      "cells": {
        "$add${workspace}/verilog/Error_Detect_Ctrl.v:48$2": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:48.38-48.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
            "B": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "Y": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155 ]
          }
        },
        "$extend${workspace}/verilog/Error_Detect_Ctrl.v:54$6": {
          "hide_name": 1,
          "type": "$pos",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:54.61-54.72"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
            "Y": [ 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187 ]
          }
        },
        "$extend${workspace}/verilog/Error_Detect_Ctrl.v:54$8": {
          "hide_name": 1,
          "type": "$pos",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:54.39-54.85"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
            "Y": [ 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219 ]
          }
        },
        "$extend${workspace}/verilog/Error_Detect_Ctrl.v:55$12": {
          "hide_name": 1,
          "type": "$pos",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:55.61-55.72"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "Y": [ 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251 ]
          }
        },
        "$extend${workspace}/verilog/Error_Detect_Ctrl.v:55$14": {
          "hide_name": 1,
          "type": "$pos",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:55.39-55.85"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "Y": [ 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283 ]
          }
        },
        "$neg${workspace}/verilog/Error_Detect_Ctrl.v:54$7": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:54.61-54.72"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187 ],
            "Y": [ 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315 ]
          }
        },
        "$neg${workspace}/verilog/Error_Detect_Ctrl.v:55$13": {
          "hide_name": 1,
          "type": "$neg",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:55.61-55.72"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251 ],
            "Y": [ 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347 ]
          }
        },
        "$procdff$39": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:34.3-60.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363 ],
            "Q": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ]
          }
        },
        "$procdff$40": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:34.3-60.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ "1" ],
            "Q": [ 55 ]
          }
        },
        "$procdff$41": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:34.3-60.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379 ],
            "Q": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ]
          }
        },
        "$procdff$42": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:34.3-60.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ "1" ],
            "Q": [ 72 ]
          }
        },
        "$procdff$43": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:34.3-60.6"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 380 ],
            "Q": [ 123 ]
          }
        },
        "$procmux$21": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:35.9-35.12|{workspace}/verilog/Error_Detect_Ctrl.v:35.5-59.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4 ],
            "B": [ "1" ],
            "S": [ 3 ],
            "Y": [ 380 ]
          }
        },
        "$procmux$26": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:45.11-45.18|{workspace}/verilog/Error_Detect_Ctrl.v:45.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396 ],
            "B": [ 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412 ],
            "S": [ 4 ],
            "Y": [ 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428 ]
          }
        },
        "$procmux$29": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:35.9-35.12|{workspace}/verilog/Error_Detect_Ctrl.v:35.5-59.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379 ]
          }
        },
        "$procmux$34": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:45.11-45.18|{workspace}/verilog/Error_Detect_Ctrl.v:45.7-56.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444 ],
            "B": [ 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460 ],
            "S": [ 4 ],
            "Y": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476 ]
          }
        },
        "$procmux$37": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:35.9-35.12|{workspace}/verilog/Error_Detect_Ctrl.v:35.5-59.8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 3 ],
            "Y": [ 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363 ]
          }
        },
        "$sub${workspace}/verilog/Error_Detect_Ctrl.v:49$4": {
          "hide_name": 1,
          "type": "$sub",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000001",
            "A_WIDTH": "00000000000000000000000000010000",
            "B_SIGNED": "00000000000000000000000000000001",
            "B_WIDTH": "00000000000000000000000000010000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:49.38-49.61"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
            "B": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "Y": [ 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508 ]
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:48$3": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:48.24-48.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155 ],
            "S": [ 21 ],
            "Y": [ 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524 ]
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:49$5": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:49.24-49.65"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508 ],
            "S": [ 38 ],
            "Y": [ 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540 ]
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:54$11": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:54.24-54.96"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 566, 566, 566, 566, 566, 566 ],
            "S": [ 21 ],
            "Y": [ 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582 ]
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:54$9": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:54.39-54.85"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219 ],
            "B": [ 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315 ],
            "S": [ 37 ],
            "Y": [ 583, 584, 585, 586, 587, 588, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566 ]
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:55$15": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:55.39-55.85"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283 ],
            "B": [ 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347 ],
            "S": [ 20 ],
            "Y": [ 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620 ]
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:55$17": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:55.24-55.96"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 620, 620, 620, 620, 620, 620 ],
            "S": [ 38 ],
            "Y": [ 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636 ]
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:64$18": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000010000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:64.39-64.92"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ],
            "B": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88 ],
            "S": [ 123 ],
            "Y": [ 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652 ]
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:64$19": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:64.24-64.97"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 652, 652, 652, 652, 652, 652, 652, 652, 652, 652, 652, 652, 652, 652, 652, 652 ],
            "S": [ 21 ],
            "Y": [ 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668 ]
          }
        }
      },
      "netnames": {
        "$0\\is_bpsk_delayed[0:0]": {
          "hide_name": 1,
          "bits": [ 380 ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:34.3-60.6"
          }
        },
        "$0\\out_I_tdata[15:0]": {
          "hide_name": 1,
          "bits": [ 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363 ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:34.3-60.6"
          }
        },
        "$0\\out_I_tvalid[0:0]": {
          "hide_name": 1,
          "bits": [ "1" ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:34.3-60.6"
          }
        },
        "$0\\out_Q_tdata[15:0]": {
          "hide_name": 1,
          "bits": [ 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379 ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:34.3-60.6"
          }
        },
        "$0\\out_Q_tvalid[0:0]": {
          "hide_name": 1,
          "bits": [ "1" ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:34.3-60.6"
          }
        },
        "$add${workspace}/verilog/Error_Detect_Ctrl.v:48$2_Y": {
          "hide_name": 1,
          "bits": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:48.38-48.61"
          }
        },
        "$extend${workspace}/verilog/Error_Detect_Ctrl.v:54$6_Y": {
          "hide_name": 1,
          "bits": [ 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:54.61-54.72"
          }
        },
        "$extend${workspace}/verilog/Error_Detect_Ctrl.v:54$8_Y": {
          "hide_name": 1,
          "bits": [ 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:54.39-54.85"
          }
        },
        "$extend${workspace}/verilog/Error_Detect_Ctrl.v:55$12_Y": {
          "hide_name": 1,
          "bits": [ 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:55.61-55.72"
          }
        },
        "$extend${workspace}/verilog/Error_Detect_Ctrl.v:55$14_Y": {
          "hide_name": 1,
          "bits": [ 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:55.39-55.85"
          }
        },
        "$neg${workspace}/verilog/Error_Detect_Ctrl.v:54$7_Y": {
          "hide_name": 1,
          "bits": [ 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:54.61-54.72"
          }
        },
        "$neg${workspace}/verilog/Error_Detect_Ctrl.v:55$13_Y": {
          "hide_name": 1,
          "bits": [ 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:55.61-55.72"
          }
        },
        "$procmux$21_Y": {
          "hide_name": 1,
          "bits": [ 380 ],
          "attributes": {
          }
        },
        "$procmux$22_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$26_Y": {
          "hide_name": 1,
          "bits": [ 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428 ],
          "attributes": {
          }
        },
        "$procmux$27_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$29_Y": {
          "hide_name": 1,
          "bits": [ 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379 ],
          "attributes": {
          }
        },
        "$procmux$30_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$procmux$34_Y": {
          "hide_name": 1,
          "bits": [ 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476 ],
          "attributes": {
          }
        },
        "$procmux$35_CMP": {
          "hide_name": 1,
          "bits": [ 4 ],
          "attributes": {
          }
        },
        "$procmux$37_Y": {
          "hide_name": 1,
          "bits": [ 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363 ],
          "attributes": {
          }
        },
        "$procmux$38_CMP": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "$sshr${workspace}/verilog/Error_Detect_Ctrl.v:54$10_Y": {
          "hide_name": 1,
          "bits": [ 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 566, 566, 566, 566, 566, 566 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:54.38-54.92"
          }
        },
        "$sshr${workspace}/verilog/Error_Detect_Ctrl.v:55$16_Y": {
          "hide_name": 1,
          "bits": [ 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 620, 620, 620, 620, 620, 620 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:55.38-55.92"
          }
        },
        "$sub${workspace}/verilog/Error_Detect_Ctrl.v:49$4_Y": {
          "hide_name": 1,
          "bits": [ 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:49.38-49.61"
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:48$3_Y": {
          "hide_name": 1,
          "bits": [ 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:48.24-48.65"
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:49$5_Y": {
          "hide_name": 1,
          "bits": [ 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:49.24-49.65"
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:54$11_Y": {
          "hide_name": 1,
          "bits": [ 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:54.24-54.96"
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:54$9_Y": {
          "hide_name": 1,
          "bits": [ 583, 584, 585, 586, 587, 588, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:54.39-54.85"
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:55$15_Y": {
          "hide_name": 1,
          "bits": [ 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:55.39-55.85"
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:55$17_Y": {
          "hide_name": 1,
          "bits": [ 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:55.24-55.96"
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:64$18_Y": {
          "hide_name": 1,
          "bits": [ 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:64.39-64.92"
          }
        },
        "$ternary${workspace}/verilog/Error_Detect_Ctrl.v:64$19_Y": {
          "hide_name": 1,
          "bits": [ 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:64.24-64.97"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:14.33-14.36"
          }
        },
        "error_bpsk_tdata": {
          "hide_name": 0,
          "bits": [ 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:25.33-25.49"
          }
        },
        "error_bpsk_tvalid": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:26.33-26.50"
          }
        },
        "error_qpsk_tdata": {
          "hide_name": 0,
          "bits": [ 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:27.33-27.49"
          }
        },
        "error_qpsk_tvalid": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:28.33-28.50"
          }
        },
        "error_tdata": {
          "hide_name": 0,
          "bits": [ 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:29.33-29.44"
          }
        },
        "error_tvalid": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:30.33-30.45"
          }
        },
        "in_I_tdata": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:17.33-17.43"
          }
        },
        "in_I_tvalid": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:18.33-18.44"
          }
        },
        "in_Q_tdata": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:19.33-19.43"
          }
        },
        "in_Q_tvalid": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:20.33-20.44"
          }
        },
        "is_bpsk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:16.33-16.40"
          }
        },
        "is_bpsk_delayed": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:31.33-31.48"
          }
        },
        "out_I_tdata": {
          "hide_name": 0,
          "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:21.33-21.44"
          }
        },
        "out_I_tvalid": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:22.33-22.45"
          }
        },
        "out_Q_tdata": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:23.33-23.44"
          }
        },
        "out_Q_tvalid": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:24.33-24.45"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/verilog/Error_Detect_Ctrl.v:15.33-15.36"
          }
        }
      }
    }
  }
}
