#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Apr 15 21:34:23 2025
# Process ID         : 31844
# Current directory  : D:/lab14/project_14
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent29196 D:\lab14\project_14\project_14.xpr
# Log file           : D:/lab14/project_14/vivado.log
# Journal file       : D:/lab14/project_14\vivado.jou
# Running On         : hash
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 9 7940HX with Radeon Graphics        
# CPU Frequency      : 2395 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 16340 MB
# Swap memory        : 12884 MB
# Total Virtual      : 29225 MB
# Available Virtual  : 11928 MB
#-----------------------------------------------------------
start_gui
open_project D:/lab14/project_14/project_14.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [Project 1-5579] Found utility IPs instantiated in one or more block designs which have equivalent inline hdl with improved performance and reduced diskspace. It is recommended to migrate these utility IPs to inline hdl using the command upgrade_project -migrate_to_inline_hdl. The utility IPs may be deprecated in future releases. More information on inline hdl is available in UG994.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1355.137 ; gain = 232.148
update_compile_order -fileset sources_1
open_bd_design {D:/lab14/design_14/design_14.bd}
Reading block design file <D:/lab14/design_14/design_14.bd>...
Adding component instance block -- educg.net:user:cg_fpga:1.4 - cg_fpga_0
Adding component instance block -- xilinx.com:module_ref:rom2_256x24:1.0 - rom2_256x24_0
Adding component instance block -- xilinx.com:module_ref:UIR:1.0 - UIR_0
Adding component instance block -- xilinx.com:module_ref:adpt_in:1.0 - adpt_in_0
Adding component instance block -- xilinx.com:module_ref:adpt_out:1.0 - adpt_out_0
Adding component instance block -- xilinx.com:module_ref:and2:1.0 - and2_0
Adding component instance block -- xilinx.com:module_ref:not1:1.0 - not1_0
Adding component instance block -- xilinx.com:module_ref:shifter:1.0 - shifter_0
Adding component instance block -- xilinx.com:module_ref:dff4:1.0 - dff4_0
Adding component instance block -- xilinx.com:module_ref:adder4:1.0 - adder4_0
Adding component instance block -- xilinx.com:module_ref:dff4:1.0 - dff4_2
Adding component instance block -- xilinx.com:module_ref:dff4:1.0 - dff4_1
Adding component instance block -- xilinx.com:module_ref:m74LS161:1.0 - m74LS161_0
Adding component instance block -- xilinx.com:module_ref:addr_adpt:1.0 - addr_adpt_0
Adding component instance block -- xilinx.com:module_ref:m74LS161:1.0 - m74LS161_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:and2:1.0 - and2_1
Adding component instance block -- xilinx.com:module_ref:and2:1.0 - and2_2
Successfully read diagram <design_14> from block design file <D:/lab14/design_14/design_14.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 15 21:55:19 2025...
