# Design: Design ram already active.
# 
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: C-Synthesis: Not Defined
# DESIGN: HDL Synthesis: Not Defined
# DESIGN: Physical Synthesis: Not Defined
# DESIGN: Implementation: Not Defined
acom -reorder -O3 -work ram -2002  $dsn/src/ram.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\ram\ram\src\ram.vhd
# Compile Entity "ram"
# Compile Architecture "Behavioral" of Entity "ram"
# Top-level unit(s) detected:
# Entity => ram
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -work ram -2002  $dsn/src/TestBench/ram_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\ram\ram\src\TestBench\ram_TB.vhd
# Compile Entity "ram_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ram_tb"
# Error: COMP96_0078: ram_TB.vhd : (75, 24): Unknown identifier "conv_std_logic_vector".
# Error: COMP96_0133: ram_TB.vhd : (75, 24): Cannot find object declaration.
# Error: COMP96_0289: ram_TB.vhd : (75, 24): Prefix of index must be an array.
# Error: COMP96_0077: ram_TB.vhd : (75, 24): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: ram_TB.vhd : (76, 25): Unknown identifier "conv_std_logic_vector".
# Error: COMP96_0133: ram_TB.vhd : (76, 25): Cannot find object declaration.
# Error: COMP96_0289: ram_TB.vhd : (76, 25): Prefix of index must be an array.
# Error: COMP96_0077: ram_TB.vhd : (76, 25): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0078: ram_TB.vhd : (85, 25): Unknown identifier "conv_std_logic_vector".
# Error: COMP96_0133: ram_TB.vhd : (85, 25): Cannot find object declaration.
# Error: COMP96_0289: ram_TB.vhd : (85, 25): Prefix of index must be an array.
# Error: COMP96_0077: ram_TB.vhd : (85, 25): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile Configuration "TESTBENCH_FOR_ram"
# Error: COMP96_0209: ram_TB.vhd : (97, 6): Unknown architecture name used in configuration declaration.
# Compile failure 13 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -work ram -2002  $dsn/src/ram.vhd $dsn/src/TestBench/ram_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: c:\My_Designs\ram\ram\src\ram.vhd
# Compile Entity "ram"
# Compile Architecture "Behavioral" of Entity "ram"
# File: c:\My_Designs\ram\ram\src\TestBench\ram_TB.vhd
# Compile Entity "ram_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "ram_tb"
# Compile Configuration "TESTBENCH_FOR_ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+ram_tb ram_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 10292 kB (elbread=1023 elab2=9177 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ram\ram\src\wave.asdb
#  1:54 PM, Wednesday, December 23, 2020
#  Simulation has been initialized
#  Selected Top-Level: ram_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ram/ram/src/wave.asdb'.
# add wave -noreg {/ram_tb/CLK}
# add wave -noreg {/ram_tb/ENABLE}
# add wave -noreg {/ram_tb/DATA_IN}
# add wave -noreg {/ram_tb/ADDR_IN0}
# add wave -noreg {/ram_tb/ADDR_IN1}
# add wave -noreg {/ram_tb/PORT_EN0}
# add wave -noreg {/ram_tb/PORT_EN1}
# add wave -noreg {/ram_tb/DATA_OUT0}
# add wave -noreg {/ram_tb/DATA_OUT1}
# 9 signal(s) traced.
run
# KERNEL: stopped at time: 852104525 ns
run
endsim
# KERNEL: stopped at time: 2577678855 ns
#  Simulation has been stopped
asim -O5 +access +r +m+ram_tb ram_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 10292 kB (elbread=1023 elab2=9177 kernel=91 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ram\ram\src\wave.asdb
#  1:55 PM, Wednesday, December 23, 2020
#  Simulation has been initialized
#  Selected Top-Level: ram_tb (TB_ARCHITECTURE)
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/ram/ram/src/wave.asdb'.
# add wave -noreg {/ram_tb/CLK}
# add wave -noreg {/ram_tb/ENABLE}
# add wave -noreg {/ram_tb/DATA_IN}
# add wave -noreg {/ram_tb/ADDR_IN0}
# add wave -noreg {/ram_tb/ADDR_IN1}
# add wave -noreg {/ram_tb/PORT_EN0}
# add wave -noreg {/ram_tb/PORT_EN1}
# add wave -noreg {/ram_tb/DATA_OUT0}
# add wave -noreg {/ram_tb/DATA_OUT1}
# 9 signal(s) traced.
run 100 ns
# KERNEL: stopped at time: 100 ns
run 100 ns
# KERNEL: stopped at time: 200 ns
run 100 ns
# KERNEL: stopped at time: 300 ns
run 100 ns
# KERNEL: stopped at time: 400 ns
# Error: You cannot overwrite Simulation Database.
# Error: You cannot overwrite Simulation Database.
# Adding file c:\My_Designs\ram\ram\src\wave1.asdb ... Done
# Adding file c:\My_Designs\ram\ram\src\wave1.awc ... Done
#  Simulation has been stopped
# Adding file c:\My_Designs\ram\ram\src\wave1.awc ... Done
