Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\PortableGit\26869477436acdbd4a38e2197f9c44f255b404d9\Achraf_Lab1.qsys --block-symbol-file --output-directory=E:\PortableGit\26869477436acdbd4a38e2197f9c44f255b404d9\Achraf_Lab1 --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading 26869477436acdbd4a38e2197f9c44f255b404d9/Achraf_Lab1.qsys
Progress: Reading input file
Progress: Adding LEDS_8 [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDS_8
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding switch_speed_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module switch_speed_4
Progress: Adding trigger [altera_avalon_pio 18.1]
Progress: Parameterizing module trigger
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Achraf_Lab1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Achraf_Lab1.switch_speed_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Achraf_Lab1.trigger: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\PortableGit\26869477436acdbd4a38e2197f9c44f255b404d9\Achraf_Lab1.qsys --synthesis=VHDL --output-directory=E:\PortableGit\26869477436acdbd4a38e2197f9c44f255b404d9\Achraf_Lab1\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading 26869477436acdbd4a38e2197f9c44f255b404d9/Achraf_Lab1.qsys
Progress: Reading input file
Progress: Adding LEDS_8 [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDS_8
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding switch_speed_4 [altera_avalon_pio 18.1]
Progress: Parameterizing module switch_speed_4
Progress: Adding trigger [altera_avalon_pio 18.1]
Progress: Parameterizing module trigger
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Achraf_Lab1.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Achraf_Lab1.switch_speed_4: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Achraf_Lab1.trigger: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: Achraf_Lab1: Generating Achraf_Lab1 "Achraf_Lab1" for QUARTUS_SYNTH
Info: LEDS_8: Starting RTL generation for module 'Achraf_Lab1_LEDS_8'
Info: LEDS_8:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Achraf_Lab1_LEDS_8 --dir=C:/Users/achra/AppData/Local/Temp/alt9741_3772091646977220939.dir/0002_LEDS_8_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9741_3772091646977220939.dir/0002_LEDS_8_gen//Achraf_Lab1_LEDS_8_component_configuration.pl  --do_build_sim=0  ]
Info: LEDS_8: Done RTL generation for module 'Achraf_Lab1_LEDS_8'
Info: LEDS_8: "Achraf_Lab1" instantiated altera_avalon_pio "LEDS_8"
Info: jtag_uart_0: Starting RTL generation for module 'Achraf_Lab1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Achraf_Lab1_jtag_uart_0 --dir=C:/Users/achra/AppData/Local/Temp/alt9741_3772091646977220939.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9741_3772091646977220939.dir/0003_jtag_uart_0_gen//Achraf_Lab1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'Achraf_Lab1_jtag_uart_0'
Info: jtag_uart_0: "Achraf_Lab1" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "Achraf_Lab1" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'Achraf_Lab1_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Achraf_Lab1_onchip_memory2_0 --dir=C:/Users/achra/AppData/Local/Temp/alt9741_3772091646977220939.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9741_3772091646977220939.dir/0004_onchip_memory2_0_gen//Achraf_Lab1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'Achraf_Lab1_onchip_memory2_0'
Info: onchip_memory2_0: "Achraf_Lab1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: switch_speed_4: Starting RTL generation for module 'Achraf_Lab1_switch_speed_4'
Info: switch_speed_4:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Achraf_Lab1_switch_speed_4 --dir=C:/Users/achra/AppData/Local/Temp/alt9741_3772091646977220939.dir/0005_switch_speed_4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9741_3772091646977220939.dir/0005_switch_speed_4_gen//Achraf_Lab1_switch_speed_4_component_configuration.pl  --do_build_sim=0  ]
Info: switch_speed_4: Done RTL generation for module 'Achraf_Lab1_switch_speed_4'
Info: switch_speed_4: "Achraf_Lab1" instantiated altera_avalon_pio "switch_speed_4"
Info: trigger: Starting RTL generation for module 'Achraf_Lab1_trigger'
Info: trigger:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Achraf_Lab1_trigger --dir=C:/Users/achra/AppData/Local/Temp/alt9741_3772091646977220939.dir/0006_trigger_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9741_3772091646977220939.dir/0006_trigger_gen//Achraf_Lab1_trigger_component_configuration.pl  --do_build_sim=0  ]
Info: trigger: Done RTL generation for module 'Achraf_Lab1_trigger'
Info: trigger: "Achraf_Lab1" instantiated altera_avalon_pio "trigger"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Achraf_Lab1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Achraf_Lab1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Achraf_Lab1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Achraf_Lab1_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Achraf_Lab1_nios2_gen2_0_cpu --dir=C:/Users/achra/AppData/Local/Temp/alt9741_3772091646977220939.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/achra/AppData/Local/Temp/alt9741_3772091646977220939.dir/0009_cpu_gen//Achraf_Lab1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.01.19 18:21:20 (*) Starting Nios II generation
Info: cpu: # 2024.01.19 18:21:20 (*)   Checking for plaintext license.
Info: cpu: # 2024.01.19 18:21:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2024.01.19 18:21:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.01.19 18:21:21 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.01.19 18:21:21 (*)   Plaintext license not found.
Info: cpu: # 2024.01.19 18:21:21 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.01.19 18:21:21 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.01.19 18:21:21 (*)   Creating all objects for CPU
Info: cpu: # 2024.01.19 18:21:23 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.01.19 18:21:23 (*)   Creating plain-text RTL
Info: cpu: # 2024.01.19 18:21:23 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Achraf_Lab1_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file E:/PortableGit/26869477436acdbd4a38e2197f9c44f255b404d9/Achraf_Lab1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/PortableGit/26869477436acdbd4a38e2197f9c44f255b404d9/Achraf_Lab1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/PortableGit/26869477436acdbd4a38e2197f9c44f255b404d9/Achraf_Lab1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Achraf_Lab1: Done "Achraf_Lab1" with 30 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
