// Seed: 3650136976
module module_0 (
    input tri0 id_0
    , id_5,
    input tri  id_1,
    input tri1 id_2,
    input tri1 id_3
);
  assign id_5 = 1 | 1 == 1;
endmodule
module module_1 (
    output wand id_0
    , id_12,
    output uwire id_1,
    output wor id_2,
    input wire id_3
    , id_13,
    input supply0 id_4
    , id_14,
    input tri0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output tri1 id_9,
    output wand id_10
);
  wire id_15;
  module_0(
      id_6, id_6, id_4, id_4
  );
endmodule
