============================================================
  Generated by:           Encounter(R) RTL Compiler v12.10-s012_1
  Generated on:           Oct 01 2015  02:29:35 pm
  Module:                 ALT_MULTADD
  Technology library:     tcbn65gpluswc 121
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

    Pin           Type       Fanout Load Slew Delay Arrival   
                                    (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------
(clock clk)     launch                                 2500 R 
                latency                          +1    2501 R 
A0_reg[0]/CP                              110          2501 R 
A0_reg[0]/Q     DFQD1            16 19.2  170  +215    2716 R 
mul_25_35/A[0] 
  g1433/A1                                       +0    2716   
  g1433/ZN      ND2D1             2  2.4   64   +60    2775 F 
  g1463/A2                                       +0    2775   
  g1463/Z       CKXOR2D1          1  2.2   40  +114    2890 F 
  g1261/B                                        +0    2890   
  g1261/CO      FA1D0             1  1.2   37  +127    3016 F 
  g1239/A                                        +0    3016   
  g1239/CO      FA1D0             2  2.4   49  +176    3192 F 
  g1469/CIN                                      +0    3192   
  g1469/CO      FCICIND1          2  3.0   53  +123    3315 R 
  g1467/CIN                                      +0    3315   
  g1467/CO      FCICIND1          1  1.2   40  +114    3429 F 
  g1220/A                                        +0    3429   
  g1220/CO      FA1D0             1  1.2   38  +166    3595 F 
  g1219/A                                        +0    3595   
  g1219/CO      FA1D0             1  1.2   38  +166    3761 F 
  g1218/A                                        +0    3761   
  g1218/CO      FA1D0             1  1.2   37  +166    3926 F 
  g1217/A                                        +0    3926   
  g1217/CO      FA1D0             1  1.2   37  +166    4092 F 
  g1216/A                                        +0    4092   
  g1216/CO      FA1D0             1  1.2   37  +166    4257 F 
  g1215/A                                        +0    4257   
  g1215/S       FA1D0             6  7.2   95  +198    4455 F 
mul_25_35/Z[11] 
csa_tree_mul_25_40_groupi/in_0[11] 
  g2116/B2                                       +0    4455   
  g2116/ZN      MAOI22D1          2  2.3   57   +86    4542 F 
  g2030/B2                                       +0    4542   
  g2030/ZN      OAI22D1           1  1.9   92   +72    4614 R 
  g2004/A                                        +0    4614   
  g2004/S       HA1D0             1  1.2   37  +100    4714 R 
  g1967/CI                                       +0    4714   
  g1967/S       FA1D0             1  1.2   41  +106    4820 R 
  g1952/A                                        +0    4820   
  g1952/S       FA1D0             1  2.2   48  +168    4987 F 
  g1938/B                                        +0    4987   
  g1938/CO      FA1D0             1  1.2   37  +129    5116 F 
  g1937/A                                        +0    5116   
  g1937/CO      FA1D0             1  1.2   37  +166    5281 F 
  g1936/A                                        +0    5281   
  g1936/CO      FA1D0             1  1.2   37  +166    5447 F 
  g1935/A                                        +0    5447   
  g1935/CO      FA1D0             1  1.2   37  +166    5612 F 
  g1934/A                                        +0    5612   
  g1934/S       FA1D0             2  2.4   50  +168    5781 F 
csa_tree_mul_25_40_groupi/out_0[15] 
csa_tree_add_25_30_groupi/in_0[15] 
  g2790/B2                                       +0    5781   
  g2790/ZN      MAOI22D1          2  2.3   45   +77    5858 F 
  g2739/B2                                       +0    5858   
  g2739/ZN      OAI22D1           1  1.2   81   +63    5921 R 
  g2659/CI                                       +0    5921   
  g2659/S       FA1D0             2  2.8   65  +133    6054 R 
  g2914/A2                                       +0    6054   
  g2914/Z       XOR3D1            2  3.8   48  +189    6243 F 
  g2912/A2                                       +0    6243   
  g2912/ZN      XNR3D1            1  2.3   40  +195    6438 R 
  g2589/B                                        +0    6438   
  g2589/CO      FA1D0             2  2.4   57  +140    6578 R 
  g2588/B1                                       +0    6578   
  g2588/ZN      MOAI22D1          1  0.8   45   +62    6639 R 
csa_tree_add_25_30_groupi/out_0[16] 
g324/A1                                          +0    6639   
g324/Z          AO22D0            1  1.1   44   +76    6715 R 
oR_reg[16]/D    DFQD1                            +0    6715   
oR_reg[16]/CP   setup                     110   +10    6725 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)     capture                                7500 R 
                latency                          +1    7501 R 
                uncertainty                    -100    7401 R 
--------------------------------------------------------------
Timing slack :     676ps 
Start-point  : A0_reg[0]/CP
End-point    : oR_reg[16]/D
