// Seed: 1180525879
module module_0 (
    output tri1 id_0,
    input  wire id_1
);
  assign id_0 = (1);
  logic id_3;
  assign id_0 = -1;
  for (id_4 = -1; (1); id_3 = id_1) logic id_5[1 : -1  -  1];
  localparam id_6[1  ==  -1 'b0 *  1 : -1] = 1 + 1;
  assign id_3 = id_5;
  parameter id_7 = 1;
  assign id_5 = 1'b0;
  logic id_8;
  wire  id_9;
  logic id_10;
  initial #1 return 1;
  assign id_4 = id_6;
endmodule
program module_1 (
    input tri id_0,
    output tri0 id_1,
    output tri id_2,
    output logic id_3,
    input supply1 id_4,
    output uwire id_5,
    output tri0 id_6,
    input wor id_7,
    output wor id_8[-1 : 1 'd0],
    input tri0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input wand id_12,
    input tri1 void id_13,
    input tri0 id_14,
    input wor id_15,
    input uwire id_16,
    input wand id_17,
    input tri1 id_18,
    input tri0 id_19,
    input wire id_20,
    input tri0 id_21,
    input wire id_22
);
  always if ((1)) id_3 <= -1'b0;
  module_0 modCall_1 (
      id_5,
      id_11
  );
endprogram
