Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1_AR76722 (lin64) Build 3428450 Thu Jan 13 11:43:02 MST 2022
| Date              : Sun Apr  9 23:46:49 2023
| Host              : ws35 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -setup -nworst 3 -max_paths 3 -file FB1_uB_timing_summary.txt
| Design            : FB1_uB
| Device            : xcvu19p-fsva3824
| Speed File        : -1  PRODUCTION 1.31 12-02-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8673)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16517)
5. checking no_input_delay (2)
6. checking no_output_delay (197)
7. checking multiple_clock (0)
8. checking generated_clocks (1)
9. checking loops (0)
10. checking partial_input_delay (228)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8673)
---------------------------
 There are 2172 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[0] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[1] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[2] (HIGH)

 There are 2167 register/latch pins with no clock driven by root clock pin: DBG_REFCLKP_0[3] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16517)
----------------------------------------------------
 There are 16509 pins that are not constrained for maximum delay. (HIGH)

 There are 8 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (2)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (197)
---------------------------------
 There are 196 ports with no output delay specified. (HIGH)

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (1)
--------------------------------
 There is 1 generated clock that is not connected to a clock source. (HIGH)


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (228)
--------------------------------------
 There are 228 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.069        0.000                      0                96244        0.229        0.000                       0                 39326  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                ------------           ----------      --------------
System_FB1_uB                                        {0.000 500.000}        1000.000        1.000           
afpga_lock_clk                                       {0.000 500.000}        1000.000        1.000           
clk                                                  {0.000 250.000}        500.000         2.000           
gt1_refclk                                           {0.000 5.000}          10.000          100.000         
  socket_clk\.qpll_clk                               {0.000 0.083}          0.167           5999.999        
    GTYE4_CHANNEL_TXOUTCLKPCS[0]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[1]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[2]                     {0.000 2.667}          5.333           187.500         
    GTYE4_CHANNEL_TXOUTCLKPCS[3]                     {0.000 2.667}          5.333           187.500         
    rxoutclk_out[2]                                  {0.000 2.667}          5.333           187.500         
    txoutclk_out[2]                                  {0.000 2.667}          5.333           187.500         
  socket_clk\.qpll_refclk                            {0.000 5.000}          10.000          100.000         
hstdm_rxclk_1200_bank36_block3                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank36_block3_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank36_block3_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank37_block4                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank37_block4_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank37_block4_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank38_block5                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank38_block5_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank38_block5_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank60_block7                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank60_block7_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank60_block7_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank69_block1                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank69_block1_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank69_block1_div4              {0.000 3.334}          6.668           149.970         
hstdm_rxclk_1200_bank71_block2                       {0.000 0.833}          1.667           599.880         
  hstdm_rxclk_1200_bank71_block2_div2                {0.000 1.666}          3.334           299.940         
    hstdm_rxclk_1200_bank71_block2_div4              {0.000 3.334}          6.668           149.970         
ref_clk_p                                            {0.000 5.000}          10.000          100.000         
  clkfbout_clk_wiz_0                                 {0.000 5.000}          10.000          100.000         
  haps_infra_clk_10                                  {0.000 50.000}         100.000         10.000          
  haps_infra_clk_100                                 {0.000 5.000}          10.000          100.000         
    hstdm_txclk_1200_bank36_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank36_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank36_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank37_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank37_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank37_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank38_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank38_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank38_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank60_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank69_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank69_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank69_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclk_1200_bank71_clkoutphy_net            {0.000 0.417}          0.833           1200.000        
      hstdm_txclk_1200_bank71_clkoutphy_net_DIV      {0.000 1.667}          3.333           300.000         
      hstdm_txclk_1200_bank71_clkoutphy_net_DIV_INV  {1.667 3.333}          3.333           300.000         
    hstdm_txclkdiv2_local                            {0.000 1.667}          3.333           300.000         
  haps_infra_clk_160                                 {0.000 3.125}          6.250           160.000         
  haps_infra_clk_200                                 {0.000 2.500}          5.000           200.000         
  haps_infra_clk_50_2_sync                           {0.000 10.000}         20.000          50.000          
  haps_infra_clk_umr3                                {0.000 4.000}          8.000           125.000         
  ref_clk_x0y1_int                                   {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
afpga_lock_clk                                           998.371        0.000                      0                    4      499.427        0.000                       0                    34  
clk                                                      240.142        0.000                      0                  335      246.000        0.000                       0                   373  
gt1_refclk                                                 9.421        0.000                      0                    3        4.725        0.000                       0                     4  
    GTYE4_CHANNEL_TXOUTCLKPCS[0]                           3.886        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[1]                           4.155        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[2]                           4.267        0.000                      0                   34        2.392        0.000                       0                    15  
    GTYE4_CHANNEL_TXOUTCLKPCS[3]                           4.001        0.000                      0                   34        2.392        0.000                       0                    15  
    rxoutclk_out[2]                                        2.101        0.000                      0                 5391        0.512        0.000                       0                  2830  
    txoutclk_out[2]                                        1.585        0.000                      0                11045        0.526        0.000                       0                  5128  
hstdm_rxclk_1200_bank36_block3                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank36_block3_div2                      1.127        0.000                      0                  328        0.890        0.000                       0                   258  
    hstdm_rxclk_1200_bank36_block3_div4                    4.064        0.000                      0                  522        1.896        0.000                       0                   347  
hstdm_rxclk_1200_bank37_block4                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank37_block4_div2                      1.153        0.000                      0                  328        0.890        0.000                       0                   258  
    hstdm_rxclk_1200_bank37_block4_div4                    3.731        0.000                      0                  522        1.896        0.000                       0                   347  
hstdm_rxclk_1200_bank38_block5                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank38_block5_div2                      1.182        0.000                      0                  328        0.890        0.000                       0                   258  
    hstdm_rxclk_1200_bank38_block5_div4                    3.683        0.000                      0                  524        1.896        0.000                       0                   347  
hstdm_rxclk_1200_bank60_block7                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank60_block7_div2                      1.335        0.000                      0                  164        0.890        0.000                       0                   130  
    hstdm_rxclk_1200_bank60_block7_div4                    3.919        0.000                      0                  486        1.896        0.000                       0                   314  
hstdm_rxclk_1200_bank69_block1                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank69_block1_div2                      1.158        0.000                      0                  164        0.890        0.000                       0                   130  
    hstdm_rxclk_1200_bank69_block1_div4                    4.056        0.000                      0                  486        1.896        0.000                       0                   314  
hstdm_rxclk_1200_bank71_block2                                                                                                   0.495        0.000                       0                     1  
  hstdm_rxclk_1200_bank71_block2_div2                      1.069        0.000                      0                  325        0.890        0.000                       0                   255  
    hstdm_rxclk_1200_bank71_block2_div4                    3.846        0.000                      0                  526        1.896        0.000                       0                   347  
ref_clk_p                                                                                                                        2.000        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                             8.501        0.000                       0                     3  
  haps_infra_clk_10                                       95.270        0.000                      0                 3393       49.457        0.000                       0                  1887  
  haps_infra_clk_100                                       2.487        0.000                      0                12170        1.500        0.000                       0                  5912  
    hstdm_txclk_1200_bank36_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank37_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank38_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank60_clkoutphy_net                                                                                        0.229        0.000                       0                     9  
      hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV                                                                              0.991        0.000                       0                    43  
    hstdm_txclk_1200_bank69_clkoutphy_net                                                                                        0.229        0.000                       0                     2  
    hstdm_txclk_1200_bank71_clkoutphy_net                                                                                        0.229        0.000                       0                     3  
    hstdm_txclkdiv2_local                                  1.881        0.000                      0                 2772        1.392        0.000                       0                  2858  
  haps_infra_clk_160                                                                                                             4.751        0.000                       0                     2  
  haps_infra_clk_200                                       3.410        0.000                      0                  378        2.225        0.000                       0                   168  
  haps_infra_clk_50_2_sync                                17.798        0.000                      0                 1003        8.200        0.000                       0                   616  
  haps_infra_clk_umr3                                      3.162        0.000                      0                38842        3.427        0.000                       0                 16075  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                     To Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------                                     --------                                           -------      -------  ---------------------  -------------------  
input port clock                               System_FB1_uB                                      194.160        0.000                      0                    4  
clk                                            System_FB1_uB                                      480.526        0.000                      0                    2  
hstdm_rxclk_1200_bank36_block3_div2            System_FB1_uB                                      306.809        0.000                      0                    2  
hstdm_rxclk_1200_bank37_block4_div2            System_FB1_uB                                      311.497        0.000                      0                    2  
hstdm_rxclk_1200_bank38_block5_div2            System_FB1_uB                                      312.653        0.000                      0                    2  
hstdm_rxclk_1200_bank60_block7_div2            System_FB1_uB                                      194.099        0.000                      0                    1  
hstdm_rxclk_1200_bank69_block1_div2            System_FB1_uB                                      308.849        0.000                      0                    2  
hstdm_rxclk_1200_bank71_block2_div2            System_FB1_uB                                      295.175        0.000                      0                    3  
input port clock                               clk                                                134.676        0.000                      0                 1303  
hstdm_rxclk_1200_bank71_block2_div2            clk                                                230.887        0.000                      0                    9  
hstdm_rxclk_1200_bank36_block3_div4            hstdm_rxclk_1200_bank36_block3_div2                  2.218        0.000                      0                   16  
hstdm_rxclk_1200_bank36_block3_div2            hstdm_rxclk_1200_bank36_block3_div4                  1.917        0.000                      0                   36  
hstdm_rxclk_1200_bank37_block4_div4            hstdm_rxclk_1200_bank37_block4_div2                  2.014        0.000                      0                   16  
hstdm_rxclk_1200_bank37_block4_div2            hstdm_rxclk_1200_bank37_block4_div4                  1.908        0.000                      0                   36  
hstdm_rxclk_1200_bank38_block5_div4            hstdm_rxclk_1200_bank38_block5_div2                  2.088        0.000                      0                   16  
hstdm_rxclk_1200_bank38_block5_div2            hstdm_rxclk_1200_bank38_block5_div4                  2.000        0.000                      0                   36  
hstdm_rxclk_1200_bank60_block7_div4            hstdm_rxclk_1200_bank60_block7_div2                  2.143        0.000                      0                    8  
hstdm_rxclk_1200_bank60_block7_div2            hstdm_rxclk_1200_bank60_block7_div4                  1.536        0.000                      0                   18  
hstdm_rxclk_1200_bank69_block1_div4            hstdm_rxclk_1200_bank69_block1_div2                  2.221        0.000                      0                    8  
hstdm_rxclk_1200_bank69_block1_div2            hstdm_rxclk_1200_bank69_block1_div4                  1.536        0.000                      0                   18  
hstdm_rxclk_1200_bank71_block2_div4            hstdm_rxclk_1200_bank71_block2_div2                  2.189        0.000                      0                   16  
hstdm_rxclk_1200_bank71_block2_div2            hstdm_rxclk_1200_bank71_block2_div4                  1.270        0.000                      0                   36  
haps_infra_clk_100                             ref_clk_p                                            5.018        0.000                      0                    1  
ref_clk_p                                      haps_infra_clk_100                                   4.707        0.000                      0                    1  
hstdm_txclkdiv2_local                          hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV        3.307        0.000                      0                  168  
clk                                            hstdm_txclkdiv2_local                               60.274        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------                           ----------                           --------                                 -------      -------  ---------------------  -------------------  
**async_default**                    clk                                  clk                                      484.777        0.000                      0                  204  
**async_default**                    haps_infra_clk_10                    haps_infra_clk_10                         98.654        0.000                      0                   69  
**async_default**                    haps_infra_clk_100                   haps_infra_clk_100                         4.783        0.000                      0                  738  
**async_default**                    haps_infra_clk_50_2_sync             haps_infra_clk_50_2_sync                  18.259        0.000                      0                  118  
**async_default**                    haps_infra_clk_umr3                  haps_infra_clk_umr3                        5.147        0.000                      0                11352  
**async_default**                    hstdm_rxclk_1200_bank36_block3_div4  hstdm_rxclk_1200_bank36_block3_div4        5.135        0.000                      0                  255  
**async_default**                    hstdm_rxclk_1200_bank37_block4_div4  hstdm_rxclk_1200_bank37_block4_div4        4.957        0.000                      0                  255  
**async_default**                    hstdm_rxclk_1200_bank38_block5_div4  hstdm_rxclk_1200_bank38_block5_div4        4.789        0.000                      0                  255  
**async_default**                    hstdm_rxclk_1200_bank60_block7_div4  hstdm_rxclk_1200_bank60_block7_div4        5.160        0.000                      0                  244  
**async_default**                    hstdm_rxclk_1200_bank69_block1_div4  hstdm_rxclk_1200_bank69_block1_div4        4.623        0.000                      0                  244  
**async_default**                    hstdm_rxclk_1200_bank71_block2_div4  hstdm_rxclk_1200_bank71_block2_div4        5.018        0.000                      0                  255  
**async_default**                    rxoutclk_out[2]                      rxoutclk_out[2]                            4.722        0.000                      0                    8  
**async_default**                    txoutclk_out[2]                      txoutclk_out[2]                            2.323        0.000                      0                  603  
**default**                          clk                                                                            96.633        0.000                      0                    8  
**default**                          hstdm_rxclk_1200_bank36_block3_div2                                           242.558        0.000                      0                   16  
**default**                          hstdm_rxclk_1200_bank37_block4_div2                                           246.242        0.000                      0                   32  
**default**                          hstdm_rxclk_1200_bank38_block5_div2                                           243.863        0.000                      0                   48  
**default**                          hstdm_rxclk_1200_bank60_block7_div2                                           129.480        0.000                      0                    1  
**default**                          hstdm_rxclk_1200_bank69_block1_div2                                           238.136        0.000                      0                   56  
**default**                          hstdm_rxclk_1200_bank71_block2_div2                                           231.815        0.000                      0                   64  
**default**                          input port clock                                                              119.151        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  afpga_lock_clk
  To Clock:  afpga_lock_clk

Setup :            0  Failing Endpoints,  Worst Slack      998.371ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      499.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.371ns  (required time - arrival time)
  Source:                 dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.352ns (23.736%)  route 1.131ns (76.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 1005.393 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.916ns
    Clock Pessimism Removal (CPR):    2.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.476ns, distribution 0.936ns)
  Clock Net Delay (Destination): 2.182ns (routing 1.344ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           4.791     5.476    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.504 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, routed)          2.412     7.916    dut_inst/immgen1/ufpga_lock_clk_o
    SLICE_X180Y443       SRLC32E                                      r  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y443       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352     8.268 r  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/Q31
                         net (fo=1, routed)           1.131     9.399    dut_inst/registers1/CDO
    SLICE_X156Y513       SRLC32E                                      r  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.770  1003.187    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1003.211 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, routed)          2.182  1005.393    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y513       SRLC32E                                      r  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK
                         clock pessimism              2.425  1007.819    
                         clock uncertainty           -0.035  1007.783    
    SLICE_X156Y513       SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.013  1007.770    dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1
  -------------------------------------------------------------------
                         required time                       1007.770    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                998.371    

Slack (MET) :             998.371ns  (required time - arrival time)
  Source:                 dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.352ns (23.736%)  route 1.131ns (76.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 1005.393 - 1000.000 ) 
    Source Clock Delay      (SCD):    7.916ns
    Clock Pessimism Removal (CPR):    2.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.476ns, distribution 0.936ns)
  Clock Net Delay (Destination): 2.182ns (routing 1.344ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.685     0.685 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.685    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.685 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           4.791     5.476    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.504 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, routed)          2.412     7.916    dut_inst/immgen1/ufpga_lock_clk_o
    SLICE_X180Y443       SRLC32E                                      r  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y443       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.352     8.268 f  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/Q31
                         net (fo=1, routed)           1.131     9.399    dut_inst/registers1/CDO
    SLICE_X156Y513       SRLC32E                                      f  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.417  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.417    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.417 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.770  1003.187    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1003.211 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, routed)          2.182  1005.393    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y513       SRLC32E                                      r  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK
                         clock pessimism              2.425  1007.819    
                         clock uncertainty           -0.035  1007.783    
    SLICE_X156Y513       SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.013  1007.770    dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1
  -------------------------------------------------------------------
                         required time                       1007.770    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                998.371    

Slack (MET) :             999.089ns  (required time - arrival time)
  Source:                 dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/D
                            (rising edge-triggered cell SRLC32E clocked by afpga_lock_clk  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             afpga_lock_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1000.000ns  (afpga_lock_clk rise@1000.000ns - afpga_lock_clk rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.184ns (21.470%)  route 0.673ns (78.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns = ( 1003.461 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    1.063ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.375ns (routing 0.830ns, distribution 0.545ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.752ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock afpga_lock_clk rise edge)
                                                      0.000     0.000 r  
    BR40                                              0.000     0.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000     0.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.478     0.478 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.478    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.478 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.700     3.178    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.197 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, routed)          1.375     4.572    dut_inst/immgen1/ufpga_lock_clk_o
    SLICE_X180Y443       SRLC32E                                      r  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y443       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q31)
                                                      0.184     4.756 r  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/Q31
                         net (fo=1, routed)           0.673     5.429    dut_inst/registers1/CDO
    SLICE_X156Y513       SRLC32E                                      r  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/D
  -------------------------------------------------------------------    -------------------

                         (clock afpga_lock_clk rise edge)
                                                   1000.000  1000.000 r  
    BR40                                              0.000  1000.000 r  AFPGA_LOCK_CLK_I (IN)
                         net (fo=0)                   0.000  1000.000    AFPGA_LOCK_CLK_I_ibuf/I
    BR40                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.292  1000.292 r  AFPGA_LOCK_CLK_I_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000  1000.292    AFPGA_LOCK_CLK_I_ibuf/OUT
    BR40                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000  1000.292 r  AFPGA_LOCK_CLK_I_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.903  1002.195    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/afpga_lock_clk_i
    BUFGCE_X1Y157        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017  1002.212 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/O
    X3Y7 (CLOCK_ROOT)    net (fo=33, routed)          1.249  1003.461    dut_inst/registers1/ufpga_lock_clk_o
    SLICE_X156Y513       SRLC32E                                      r  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK
                         clock pessimism              1.063  1004.525    
                         clock uncertainty           -0.035  1004.489    
    SLICE_X156Y513       SRLC32E (Setup_H6LUT_SLICEM_CLK_D)
                                                      0.029  1004.518    dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1
  -------------------------------------------------------------------
                         required time                       1004.518    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                999.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         afpga_lock_clk
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { AFPGA_LOCK_CLK_I }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I     n/a            1.499         1000.000    998.501    BUFGCE_X1Y157   sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/G_lock_clk_bufg.I_bufg_lock_clk/I
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
Min Period        n/a     SRLC32E/CLK  n/a            1.146         1000.000    998.854    SLICE_X156Y513  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X156Y513  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X180Y443  dut_inst/immgen1/un1_in_15_0_o2_5_o2_RNIVSBD_147209_cfg0/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.573         500.000     499.427    SLICE_X156Y513  dut_inst/registers1/Registers_I_14_RNI9COQ_142056_cfg1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      240.142ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      246.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             240.142ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            248.100ns  (MaxDelay Path 248.100ns)
  Data Path Delay:        1.985ns  (logic 0.789ns (39.737%)  route 1.196ns (60.263%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.000ns
  Timing Exception:       MaxDelay Path -high_priority 248.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     6.000    
    K37                                               0.000     6.000 r  rst_n (IN)
                         net (fo=0)                   0.000     6.000    rst_n_ibuf/I
    K37                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.789     6.789 r  rst_n_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.789    rst_n_ibuf/OUT
    K37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     6.789 r  rst_n_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.196     7.985    dut_inst/rst_n
    SLICE_X349Y677       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                  248.100   248.100    
    SLICE_X349Y677       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027   248.127    dut_inst/aptn_reset_sync_rst_n_5
  -------------------------------------------------------------------
                         required time                        248.127    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                240.142    

Slack (MET) :             240.142ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            248.100ns  (MaxDelay Path 248.100ns)
  Data Path Delay:        1.985ns  (logic 0.789ns (39.737%)  route 1.196ns (60.263%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.000ns
  Timing Exception:       MaxDelay Path -high_priority 248.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     6.000    
    K37                                               0.000     6.000 f  rst_n (IN)
                         net (fo=0)                   0.000     6.000    rst_n_ibuf/I
    K37                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.789     6.789 f  rst_n_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.789    rst_n_ibuf/OUT
    K37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     6.789 f  rst_n_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.196     7.985    dut_inst/rst_n
    SLICE_X349Y677       FDRE                                         f  dut_inst/aptn_reset_sync_rst_n_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                  248.100   248.100    
    SLICE_X349Y677       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027   248.127    dut_inst/aptn_reset_sync_rst_n_5
  -------------------------------------------------------------------
                         required time                        248.127    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                240.142    

Slack (MET) :             240.974ns  (required time - arrival time)
  Source:                 rst_n
                            (input port clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/aptn_reset_sync_rst_n_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            248.100ns  (MaxDelay Path 248.100ns)
  Data Path Delay:        1.149ns  (logic 0.507ns (44.108%)  route 0.642ns (55.892%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            6.000ns
  Timing Exception:       MaxDelay Path -high_priority 248.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         input delay                  6.000     6.000    
    K37                                               0.000     6.000 r  rst_n (IN)
                         net (fo=0)                   0.000     6.000    rst_n_ibuf/I
    K37                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.507     6.507 r  rst_n_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.507    rst_n_ibuf/OUT
    K37                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     6.507 r  rst_n_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.642     7.149    dut_inst/rst_n
    SLICE_X349Y677       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                  248.100   248.100    
    SLICE_X349Y677       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.023   248.123    dut_inst/aptn_reset_sync_rst_n_5
  -------------------------------------------------------------------
                         required time                        248.123    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                240.974    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 250.000 }
Period(ns):         500.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     FDRE/C      n/a            8.000         500.000     492.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
Min Period        n/a     BUFGCE/I    n/a            1.499         500.000     498.501    BUFGCE_X1Y249     clk_bufg/I
Min Period        n/a     RAMD32/CLK  n/a            1.146         500.000     498.854    SLICE_X162Y511    dut_inst/registers1/Registers_1_I_10/RAMA/CLK
Low Pulse Width   Slow    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
Low Pulse Width   Fast    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         250.000     249.427    SLICE_X162Y511    dut_inst/registers1/Registers_1_I_10/RAMA/CLK
High Pulse Width  Slow    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
High Pulse Width  Fast    FDRE/C      n/a            4.000         250.000     246.000    HDIOLOGIC_M_X0Y6  dut_inst/aptn_reset_sync_rst_n_6/C
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         250.000     249.427    SLICE_X162Y511    dut_inst/registers1/Registers_1_I_10/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gt1_refclk
  To Clock:  gt1_refclk

Setup :            0  Failing Endpoints,  Worst Slack        9.421ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.421ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.271ns (48.393%)  route 0.289ns (51.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 10.907 - 10.000 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.002ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.539ns (routing 0.001ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.635     1.373    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y532       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.471 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/Q
                         net (fo=2, routed)           0.263     1.734    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]
    SLICE_X423Y532       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.173     1.907 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.933    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.539    10.907    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.455    11.362    
                         clock uncertainty           -0.035    11.327    
    SLICE_X423Y532       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.354    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.354    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  9.421    

Slack (MET) :             9.421ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.271ns (48.393%)  route 0.289ns (51.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 10.907 - 10.000 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.002ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.539ns (routing 0.001ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.635     1.373    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y532       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.471 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/Q
                         net (fo=2, routed)           0.263     1.734    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]
    SLICE_X423Y532       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.173     1.907 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.933    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.539    10.907    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.455    11.362    
                         clock uncertainty           -0.035    11.327    
    SLICE_X423Y532       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.354    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.354    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  9.421    

Slack (MET) :             9.421ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gt1_refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             gt1_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gt1_refclk rise@10.000ns - gt1_refclk rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.271ns (48.393%)  route 0.289ns (51.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.907ns = ( 10.907 - 10.000 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.635ns (routing 0.002ns, distribution 0.633ns)
  Clock Net Delay (Destination): 0.539ns (routing 0.001ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gt1_refclk rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.508     0.508 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.091     0.599    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.738 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.635     1.373    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X423Y532       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.471 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/Q
                         net (fo=2, routed)           0.263     1.734    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]
    SLICE_X423Y532       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.173     1.907 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1/O
                         net (fo=1, routed)           0.026     1.933    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv[2]_i_1_n_0
    SLICE_X423Y532       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gt1_refclk rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  GT1_REFCLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt1_refclk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS0_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/xcvup_gty_12g_inst.gtrefclk_ibuf/ODIV2
                         net (fo=2, routed)           0.083    10.246    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/gt_refclk_fabric_ibufds
    BUFG_GT_X0Y208       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.368 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/O
    X8Y8 (CLOCK_ROOT)    net (fo=3, routed)           0.539    10.907    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]_0
    SLICE_X423Y532       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]/C
                         clock pessimism              0.455    11.362    
                         clock uncertainty           -0.035    11.327    
    SLICE_X423Y532       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    11.354    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[2]
  -------------------------------------------------------------------
                         required time                         11.354    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  9.421    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gt1_refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GT1_REFCLK_P }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I  n/a            1.499         10.000      8.501      BUFG_GT_X0Y208  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_ibufds_gtcommon/bufg_gt_refclk_fabric/I
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Min Period        n/a     FDRE/C     n/a            0.550         10.000      9.450      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.275         5.000       4.725      SLICE_X423Y532  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[3].freq_core_inst/clk_dv_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[0]

Setup :            0  Failing Endpoints,  Worst Slack        3.886ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.199ns (18.598%)  route 0.871ns (81.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.470ns = ( 5.803 - 5.333 ) 
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.816     0.816    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y503       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y503       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.915 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.602     1.517    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X430Y504       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.617 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.269     1.886    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X430Y504       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.470     5.803    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y504       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.057     5.860    
                         clock uncertainty           -0.046     5.814    
    SLICE_X430Y504       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.772    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.772    
                         arrival time                          -1.886    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             3.886ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.199ns (18.598%)  route 0.871ns (81.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.470ns = ( 5.803 - 5.333 ) 
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.816     0.816    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y503       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y503       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.915 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.602     1.517    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X430Y504       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.617 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1/O
                         net (fo=1, routed)           0.269     1.886    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1_n_0
    SLICE_X430Y504       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.470     5.803    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y504       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.057     5.860    
                         clock uncertainty           -0.046     5.814    
    SLICE_X430Y504       FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.042     5.772    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.772    
                         arrival time                          -1.886    
  -------------------------------------------------------------------
                         slack                                  3.886    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[0]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[0] rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.247ns (27.024%)  route 0.667ns (72.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.507ns = ( 5.840 - 5.333 ) 
    Source Clock Delay      (SCD):    0.821ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.821     0.821    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y505       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y505       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.920 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[7]/Q
                         net (fo=1, routed)           0.199     1.119    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.wait_cnt[7]
    SLICE_X430Y505       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     1.267 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1/O
                         net (fo=1, routed)           0.468     1.735    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_i_1_n_0
    SLICE_X431Y505       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[0] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y32  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.507     5.840    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y505       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                         clock pessimism              0.057     5.897    
                         clock uncertainty           -0.046     5.851    
    SLICE_X431Y505       FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.027     5.878    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg
  -------------------------------------------------------------------
                         required time                          5.878    
                         arrival time                          -1.735    
  -------------------------------------------------------------------
                         slack                                  4.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[0]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y505  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y503  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[1]

Setup :            0  Failing Endpoints,  Worst Slack        4.155ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.277ns (34.453%)  route 0.527ns (65.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.356ns = ( 5.689 - 5.333 ) 
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.698     0.698    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y508       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y508       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.796 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.235     1.031    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X431Y508       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     1.210 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.292     1.502    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0
    SLICE_X431Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.356     5.689    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.056     5.745    
                         clock uncertainty           -0.046     5.699    
    SLICE_X431Y509       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.657    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.657    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.277ns (34.453%)  route 0.527ns (65.547%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.356ns = ( 5.689 - 5.333 ) 
    Source Clock Delay      (SCD):    0.698ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.698     0.698    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y508       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y508       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.796 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.235     1.031    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X431Y508       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     1.210 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.292     1.502    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__0_n_0
    SLICE_X431Y509       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.356     5.689    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.056     5.745    
                         clock uncertainty           -0.046     5.699    
    SLICE_X431Y509       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.657    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.657    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[1]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[1] rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.197ns (21.390%)  route 0.724ns (78.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.386ns = ( 5.719 - 5.333 ) 
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.578     0.578    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y509       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.677 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.417     1.094    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y508       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     1.192 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0/O
                         net (fo=12, routed)          0.307     1.499    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0
    SLICE_X431Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[1] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y33  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.386     5.719    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y510       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.056     5.775    
                         clock uncertainty           -0.046     5.729    
    SLICE_X431Y510       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     5.686    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  4.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[1]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y509  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y508  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[1].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[2]

Setup :            0  Failing Endpoints,  Worst Slack        4.267ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.137ns (15.155%)  route 0.767ns (84.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.348ns = ( 5.681 - 5.333 ) 
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.478     0.478    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y512       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y512       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.577 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.125     0.702    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y512       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     0.740 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.642     1.382    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.348     5.681    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.057     5.738    
                         clock uncertainty           -0.046     5.692    
    SLICE_X431Y514       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     5.649    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.137ns (15.155%)  route 0.767ns (84.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.348ns = ( 5.681 - 5.333 ) 
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.478     0.478    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y512       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y512       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.577 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.125     0.702    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y512       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     0.740 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.642     1.382    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X431Y514       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.348     5.681    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.057     5.738    
                         clock uncertainty           -0.046     5.692    
    SLICE_X431Y514       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     5.649    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[2] rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.137ns (15.155%)  route 0.767ns (84.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.348ns = ( 5.681 - 5.333 ) 
    Source Clock Delay      (SCD):    0.478ns
    Clock Pessimism Removal (CPR):    0.057ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.478     0.478    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X430Y512       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X430Y512       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.577 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.125     0.702    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y512       LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     0.740 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1/O
                         net (fo=12, routed)          0.642     1.382    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.348     5.681    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]/C
                         clock pessimism              0.057     5.738    
                         clock uncertainty           -0.046     5.692    
    SLICE_X431Y514       FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.043     5.649    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.649    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  4.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X430Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y512  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[2].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]
  To Clock:  GTYE4_CHANNEL_TXOUTCLKPCS[3]

Setup :            0  Failing Endpoints,  Worst Slack        4.001ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.280ns (26.975%)  route 0.758ns (73.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.325ns = ( 5.658 - 5.333 ) 
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.586     0.586    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y534       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y534       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.684 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.445     1.129    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X431Y534       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.311 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.313     1.624    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2_n_0
    SLICE_X431Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.325     5.658    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.055     5.714    
                         clock uncertainty           -0.046     5.667    
    SLICE_X431Y535       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.625    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.625    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.280ns (26.975%)  route 0.758ns (73.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.325ns = ( 5.658 - 5.333 ) 
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.586     0.586    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y534       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y534       FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.684 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[4]/Q
                         net (fo=9, routed)           0.445     1.129    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]
    SLICE_X431Y534       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.311 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2/O
                         net (fo=1, routed)           0.313     1.624    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt[0]_i_1__2_n_0
    SLICE_X431Y535       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.325     5.658    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y535       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]/C
                         clock pessimism              0.055     5.714    
                         clock uncertainty           -0.046     5.667    
    SLICE_X431Y535       FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.042     5.625    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.625    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.230ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
                            (rising edge-triggered cell FDCE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by GTYE4_CHANNEL_TXOUTCLKPCS[3]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             GTYE4_CHANNEL_TXOUTCLKPCS[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@5.333ns - GTYE4_CHANNEL_TXOUTCLKPCS[3] rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.161ns (20.801%)  route 0.613ns (79.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.321ns = ( 5.654 - 5.333 ) 
    Source Clock Delay      (SCD):    0.616ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.616     0.616    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y537       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y537       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.097     0.713 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/Q
                         net (fo=4, routed)           0.186     0.899    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm
    SLICE_X431Y534       LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     0.963 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2/O
                         net (fo=12, routed)          0.427     1.390    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r[4]_i_1__2_n_0
    SLICE_X431Y536       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock GTYE4_CHANNEL_TXOUTCLKPCS[3] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y35  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS
                         net (fo=15, routed)          0.321     5.654    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/GTYE4_CHANNEL_TXOUTCLKPCS[0]
    SLICE_X431Y536       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]/C
                         clock pessimism              0.055     5.710    
                         clock uncertainty           -0.046     5.663    
    SLICE_X431Y536       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043     5.620    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.620    
                         arrival time                          -1.390    
  -------------------------------------------------------------------
                         slack                                  4.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTYE4_CHANNEL_TXOUTCLKPCS[3]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLKPCS }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         5.333       4.783      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y537  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.int_pwr_on_fsm_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         2.667       2.392      SLICE_X431Y534  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_pwrgood_delay_inst[3].delay_powergood_inst/gen_powergood_delay.intclk_rrst_n_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.101ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.667ns (22.006%)  route 2.364ns (77.994%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 6.544 - 5.333 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.154ns (routing 0.244ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.221ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.154     1.383    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X426Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y514       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     1.481 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/Q
                         net (fo=2, routed)           0.786     2.267    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg_n_0_[62]
    SLICE_X419Y517       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     2.367 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_7__0/O
                         net (fo=1, routed)           0.073     2.440    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_7__0_n_0
    SLICE_X419Y517       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     2.618 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_5__0/O
                         net (fo=1, routed)           0.171     2.789    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_5__0_n_0
    SLICE_X419Y517       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     2.851 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_2__0/O
                         net (fo=2, routed)           0.488     3.339    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/p_15_in
    SLICE_X421Y519       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     3.455 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_2__0/O
                         net (fo=4, routed)           0.060     3.515    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/FINAL_GATER_FOR_FIFO_DIN0
    SLICE_X421Y519       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     3.628 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_1__0/O
                         net (fo=72, routed)          0.786     4.414    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_1__0_n_0
    SLICE_X419Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.006     6.544    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X419Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]/C
                         clock pessimism              0.089     6.633    
                         clock uncertainty           -0.046     6.587    
    SLICE_X419Y517       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     6.515    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]
  -------------------------------------------------------------------
                         required time                          6.515    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.667ns (22.006%)  route 2.364ns (77.994%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 6.544 - 5.333 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.154ns (routing 0.244ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.221ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.154     1.383    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X426Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y514       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     1.481 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/Q
                         net (fo=2, routed)           0.786     2.267    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg_n_0_[62]
    SLICE_X419Y517       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     2.367 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_7__0/O
                         net (fo=1, routed)           0.073     2.440    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_7__0_n_0
    SLICE_X419Y517       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     2.618 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_5__0/O
                         net (fo=1, routed)           0.171     2.789    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_5__0_n_0
    SLICE_X419Y517       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     2.851 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_2__0/O
                         net (fo=2, routed)           0.488     3.339    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/p_15_in
    SLICE_X421Y519       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     3.455 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_2__0/O
                         net (fo=4, routed)           0.060     3.515    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/FINAL_GATER_FOR_FIFO_DIN0
    SLICE_X421Y519       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     3.628 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_1__0/O
                         net (fo=72, routed)          0.786     4.414    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_1__0_n_0
    SLICE_X419Y517       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.006     6.544    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X419Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]/C
                         clock pessimism              0.089     6.633    
                         clock uncertainty           -0.046     6.587    
    SLICE_X419Y517       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072     6.515    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[48]
  -------------------------------------------------------------------
                         required time                          6.515    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             rxoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.667ns (22.006%)  route 2.364ns (77.994%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.211ns = ( 6.544 - 5.333 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.154ns (routing 0.244ns, distribution 0.910ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.221ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.154     1.383    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X426Y514       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X426Y514       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     1.481 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg[62]/Q
                         net (fo=2, routed)           0.786     2.267    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/raw_data_r_r_reg_n_0_[62]
    SLICE_X419Y517       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     2.367 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_7__0/O
                         net (fo=1, routed)           0.073     2.440    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_7__0_n_0
    SLICE_X419Y517       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     2.618 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_5__0/O
                         net (fo=1, routed)           0.171     2.789    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_5__0_n_0
    SLICE_X419Y517       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     2.851 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/ANY_VLD_BTF_FLAG_i_2__0/O
                         net (fo=2, routed)           0.488     3.339    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/p_15_in
    SLICE_X421Y519       LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     3.455 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_2__0/O
                         net (fo=4, routed)           0.060     3.515    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/FINAL_GATER_FOR_FIFO_DIN0
    SLICE_X421Y519       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.113     3.628 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_1__0/O
                         net (fo=72, routed)          0.786     4.414    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg[71]_i_1__0_n_0
    SLICE_X419Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.006     6.544    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/gtwiz_userclk_rx_usrclk_out
    SLICE_X419Y517       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[49]/C
                         clock pessimism              0.089     6.633    
                         clock uncertainty           -0.046     6.587    
    SLICE_X419Y517       FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072     6.515    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/cbcc_gtx0_lane1_i/fifo_din_i_reg_reg[49]
  -------------------------------------------------------------------
                         required time                          6.515    
                         arrival time                          -4.414    
  -------------------------------------------------------------------
                         slack                                  2.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/RXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/RXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/RXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.013       0.512      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.013       0.512      GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/RXUSRCLK   GTYE4_CHANNEL/RXUSRCLK2  0.525         0.011       0.514      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.585ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.376ns (10.618%)  route 3.165ns (89.382%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 6.735 - 5.333 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.367ns (routing 0.237ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.214ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.367     1.596    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X410Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y517       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     1.692 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/Q
                         net (fo=2, routed)           0.349     2.041    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/misr_reg[0][246]
    SLICE_X414Y521       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     2.141 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_5/O
                         net (fo=1, routed)           0.928     3.069    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_5_n_0
    SLICE_X420Y558       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     3.109 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_1/O
                         net (fo=28, routed)          0.395     3.504    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/FSM_sequential_state_reg[0]_0
    SLICE_X424Y562       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     3.568 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/fifo_sib_data_dip[0]_i_2/O
                         net (fo=2, routed)           0.054     3.622    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_dip_reg[0]_0
    SLICE_X424Y562       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     3.660 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_dip[0]_i_1/O
                         net (fo=9, routed)           0.185     3.845    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/FSM_sequential_state_reg[2]_0
    SLICE_X423Y562       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     3.883 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di[255]_i_1/O
                         net (fo=258, routed)         1.254     5.137    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di[255]_i_1_n_0
    SLICE_X408Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.198     6.735    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/socket256\\.user_clk
    SLICE_X408Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/C
                         clock pessimism              0.105     6.840    
                         clock uncertainty           -0.046     6.794    
    SLICE_X408Y515       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.722    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]
  -------------------------------------------------------------------
                         required time                          6.722    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.376ns (10.618%)  route 3.165ns (89.382%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 6.735 - 5.333 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.367ns (routing 0.237ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.214ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.367     1.596    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X410Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y517       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     1.692 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/Q
                         net (fo=2, routed)           0.349     2.041    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/misr_reg[0][246]
    SLICE_X414Y521       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     2.141 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_5/O
                         net (fo=1, routed)           0.928     3.069    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_5_n_0
    SLICE_X420Y558       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     3.109 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_1/O
                         net (fo=28, routed)          0.395     3.504    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/FSM_sequential_state_reg[0]_0
    SLICE_X424Y562       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     3.568 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/fifo_sib_data_dip[0]_i_2/O
                         net (fo=2, routed)           0.054     3.622    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_dip_reg[0]_0
    SLICE_X424Y562       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     3.660 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_dip[0]_i_1/O
                         net (fo=9, routed)           0.185     3.845    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/FSM_sequential_state_reg[2]_0
    SLICE_X423Y562       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     3.883 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di[255]_i_1/O
                         net (fo=258, routed)         1.254     5.137    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di[255]_i_1_n_0
    SLICE_X408Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.198     6.735    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/socket256\\.user_clk
    SLICE_X408Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/C
                         clock pessimism              0.105     6.840    
                         clock uncertainty           -0.046     6.794    
    SLICE_X408Y515       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.722    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]
  -------------------------------------------------------------------
                         required time                          6.722    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/C
                            (rising edge-triggered cell FDCE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/R
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             txoutclk_out[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 0.376ns (10.618%)  route 3.165ns (89.382%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 6.735 - 5.333 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.367ns (routing 0.237ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.214ns, distribution 0.984ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.367     1.596    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X410Y517       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X410Y517       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     1.692 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[248]/Q
                         net (fo=2, routed)           0.349     2.041    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/misr_reg[0][246]
    SLICE_X414Y521       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     2.141 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_5/O
                         net (fo=1, routed)           0.928     3.069    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_5_n_0
    SLICE_X420Y558       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.040     3.109 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/reg_error[7]_i_1/O
                         net (fo=28, routed)          0.395     3.504    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/FSM_sequential_state_reg[0]_0
    SLICE_X424Y562       LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.064     3.568 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/fifo_sib_data_dip[0]_i_2/O
                         net (fo=2, routed)           0.054     3.622    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_dip_reg[0]_0
    SLICE_X424Y562       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     3.660 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_dip[0]_i_1/O
                         net (fo=9, routed)           0.185     3.845    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/FSM_sequential_state_reg[2]_0
    SLICE_X423Y562       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.038     3.883 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di[255]_i_1/O
                         net (fo=258, routed)         1.254     5.137    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di[255]_i_1_n_0
    SLICE_X408Y515       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/R
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.198     6.735    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/socket256\\.user_clk
    SLICE_X408Y515       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]/C
                         clock pessimism              0.105     6.840    
                         clock uncertainty           -0.046     6.794    
    SLICE_X408Y515       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072     6.722    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/fifo_sib_data_di_reg[226]
  -------------------------------------------------------------------
                         required time                          6.722    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  1.585    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[2]
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK2  n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Min Period        n/a     GTYE4_CHANNEL/TXUSRCLK   n/a                      2.482         5.333       2.851      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Fast    GTYE4_CHANNEL/TXUSRCLK   n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTYE4_CHANNEL/TXUSRCLK2  n/a                      1.117         2.667       1.550      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.103       0.526      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.103       0.526      GTYE4_CHANNEL_X0Y35  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    GTYE4_CHANNEL/TXUSRCLK   GTYE4_CHANNEL/TXUSRCLK2  0.629         0.096       0.533      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3
  To Clock:  hstdm_rxclk_1200_bank36_block3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block3
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_M48 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y910  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div2
  To Clock:  hstdm_rxclk_1200_bank36_block3_div2

Setup :            0  Failing Endpoints,  Worst Slack        1.127ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.878ns (44.591%)  route 1.091ns (55.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 5.744 - 3.334 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.744ns (routing 0.001ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.791 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.998     3.789    cpm_rcv_HSTDM_4_FB1_A2_D_3/fifo_rd_clk
    BITSLICE_RX_TX_X0Y913
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y913
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.704     4.493 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.414     4.907    cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.Q_odata[3]
    SLICE_X1Y1053        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     5.081 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, routed)           0.677     5.758    cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X6Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.826    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.114    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     4.976    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.000 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.744     5.744    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv2
    SLICE_X6Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/C
                         clock pessimism              1.150     6.894    
                         clock uncertainty           -0.035     6.858    
    SLICE_X6Y1045        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.885    cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.885    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.878ns (44.591%)  route 1.091ns (55.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 5.744 - 3.334 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.744ns (routing 0.001ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.791 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.998     3.789    cpm_rcv_HSTDM_4_FB1_A2_D_3/fifo_rd_clk
    BITSLICE_RX_TX_X0Y913
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y913
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.704     4.493 f  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.414     4.907    cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.Q_odata[3]
    SLICE_X1Y1053        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     5.081 f  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, routed)           0.677     5.758    cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X6Y1045        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.826    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.114    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     4.976    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.000 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.744     5.744    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv2
    SLICE_X6Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/C
                         clock pessimism              1.150     6.894    
                         clock uncertainty           -0.035     6.858    
    SLICE_X6Y1045        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.885    cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.885    
                         arrival time                          -5.758    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block3_div2 rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.824ns (41.998%)  route 1.138ns (58.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.410ns = ( 5.744 - 3.334 ) 
    Source Clock Delay      (SCD):    3.789ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.744ns (routing 0.001ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.791 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.998     3.789    cpm_rcv_HSTDM_4_FB1_A2_D_3/fifo_rd_clk
    BITSLICE_RX_TX_X0Y913
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y913
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[1])
                                                      0.677     4.466 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.bitslice_rx_data/Q[1]
                         net (fo=4, routed)           0.461     4.927    cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.Q_odata[1]
    SLICE_X1Y1053        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.147     5.074 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, routed)           0.677     5.751    cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X6Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.826    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.114    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     4.976    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.000 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.744     5.744    cpm_rcv_HSTDM_4_FB1_A2_D_3/rxclkdiv2
    SLICE_X6Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]/C
                         clock pessimism              1.150     6.894    
                         clock uncertainty           -0.035     6.858    
    SLICE_X6Y1045        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     6.885    cpm_rcv_HSTDM_4_FB1_A2_D_3/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.885    
                         arrival time                          -5.751    
  -------------------------------------------------------------------
                         slack                                  1.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block3_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y912  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div4
  To Clock:  hstdm_rxclk_1200_bank36_block3_div4

Setup :            0  Failing Endpoints,  Worst Slack        4.064ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/pause_cnt[7]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/following_state[0]/CE
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.561ns (23.039%)  route 1.874ns (76.961%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 9.218 - 6.668 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.891ns (routing 0.010ns, distribution 0.881ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.009ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.891     3.805    hstdm_trainer_3/rxclkdiv4
    SLICE_X6Y1052        FDCE                                         r  hstdm_trainer_3/pause_cnt[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1052        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.898 f  hstdm_trainer_3/pause_cnt[7]/Q
                         net (fo=2, routed)           0.295     4.193    hstdm_trainer_3/pause_cnt[7]
    SLICE_X6Y1053        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     4.306 r  hstdm_trainer_3/un1_pause_cnt_16_1/O
                         net (fo=1, routed)           0.206     4.512    hstdm_trainer_3/un1_pause_cnt_16_1
    SLICE_X6Y1051        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     4.552 r  hstdm_trainer_3/un1_pause_cnt_16/O
                         net (fo=116, routed)         0.828     5.380    hstdm_trainer_3/pause_cntZ
    SLICE_X7Y1057        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     5.527 f  hstdm_trainer_3/un1_next_pause_cnt39_12_0_2/O
                         net (fo=1, routed)           0.061     5.588    hstdm_trainer_3/un1_next_pause_cnt39_12_0_2
    SLICE_X7Y1057        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.168     5.756 r  hstdm_trainer_3/un1_next_pause_cnt39_12_i/O
                         net (fo=4, routed)           0.484     6.240    hstdm_trainer_3/un1_next_pause_cnt39_12_i
    SLICE_X10Y1054       FDCE                                         r  hstdm_trainer_3/following_state[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.776     9.218    hstdm_trainer_3/rxclkdiv4
    SLICE_X10Y1054       FDCE                                         r  hstdm_trainer_3/following_state[0]/C
                         clock pessimism              1.165    10.383    
                         clock uncertainty           -0.035    10.347    
    SLICE_X10Y1054       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    10.304    hstdm_trainer_3/following_state[0]
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.064ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/pause_cnt[7]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/following_state[0]/CE
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.561ns (23.039%)  route 1.874ns (76.961%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 9.218 - 6.668 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.891ns (routing 0.010ns, distribution 0.881ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.009ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.891     3.805    hstdm_trainer_3/rxclkdiv4
    SLICE_X6Y1052        FDCE                                         r  hstdm_trainer_3/pause_cnt[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1052        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     3.898 r  hstdm_trainer_3/pause_cnt[7]/Q
                         net (fo=2, routed)           0.295     4.193    hstdm_trainer_3/pause_cnt[7]
    SLICE_X6Y1053        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     4.306 f  hstdm_trainer_3/un1_pause_cnt_16_1/O
                         net (fo=1, routed)           0.206     4.512    hstdm_trainer_3/un1_pause_cnt_16_1
    SLICE_X6Y1051        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.040     4.552 f  hstdm_trainer_3/un1_pause_cnt_16/O
                         net (fo=116, routed)         0.828     5.380    hstdm_trainer_3/pause_cntZ
    SLICE_X7Y1057        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     5.527 r  hstdm_trainer_3/un1_next_pause_cnt39_12_0_2/O
                         net (fo=1, routed)           0.061     5.588    hstdm_trainer_3/un1_next_pause_cnt39_12_0_2
    SLICE_X7Y1057        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.168     5.756 f  hstdm_trainer_3/un1_next_pause_cnt39_12_i/O
                         net (fo=4, routed)           0.484     6.240    hstdm_trainer_3/un1_next_pause_cnt39_12_i
    SLICE_X10Y1054       FDCE                                         f  hstdm_trainer_3/following_state[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.776     9.218    hstdm_trainer_3/rxclkdiv4
    SLICE_X10Y1054       FDCE                                         r  hstdm_trainer_3/following_state[0]/C
                         clock pessimism              1.165    10.383    
                         clock uncertainty           -0.035    10.347    
    SLICE_X10Y1054       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    10.304    hstdm_trainer_3/following_state[0]
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  4.064    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/pause_cnt[9]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/following_state[0]/CE
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.689ns (28.649%)  route 1.716ns (71.351%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 9.218 - 6.668 ) 
    Source Clock Delay      (SCD):    3.805ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.891ns (routing 0.010ns, distribution 0.881ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.009ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.891     3.805    hstdm_trainer_3/rxclkdiv4
    SLICE_X6Y1052        FDCE                                         r  hstdm_trainer_3/pause_cnt[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1052        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     3.900 f  hstdm_trainer_3/pause_cnt[9]/Q
                         net (fo=2, routed)           0.162     4.062    hstdm_trainer_3/pause_cnt[9]
    SLICE_X6Y1050        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     4.241 r  hstdm_trainer_3/un1_pause_cnt_16_0/O
                         net (fo=1, routed)           0.181     4.422    hstdm_trainer_3/un1_pause_cnt_16_0
    SLICE_X6Y1051        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     4.522 r  hstdm_trainer_3/un1_pause_cnt_16/O
                         net (fo=116, routed)         0.828     5.350    hstdm_trainer_3/pause_cntZ
    SLICE_X7Y1057        LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     5.497 f  hstdm_trainer_3/un1_next_pause_cnt39_12_0_2/O
                         net (fo=1, routed)           0.061     5.558    hstdm_trainer_3/un1_next_pause_cnt39_12_0_2
    SLICE_X7Y1057        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.168     5.726 r  hstdm_trainer_3/un1_next_pause_cnt39_12_i/O
                         net (fo=4, routed)           0.484     6.210    hstdm_trainer_3/un1_next_pause_cnt39_12_i
    SLICE_X10Y1054       FDCE                                         r  hstdm_trainer_3/following_state[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.776     9.218    hstdm_trainer_3/rxclkdiv4
    SLICE_X10Y1054       FDCE                                         r  hstdm_trainer_3/following_state[0]/C
                         clock pessimism              1.165    10.383    
                         clock uncertainty           -0.035    10.347    
    SLICE_X10Y1054       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    10.304    hstdm_trainer_3/following_state[0]
  -------------------------------------------------------------------
                         required time                         10.304    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  4.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank36_block3_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y912  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y914  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y915  cpm_rcv_HSTDM_4_FB1_A2_C_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4
  To Clock:  hstdm_rxclk_1200_bank37_block4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank37_block4
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_D45 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y962  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div2
  To Clock:  hstdm_rxclk_1200_bank37_block4_div2

Setup :            0  Failing Endpoints,  Worst Slack        1.153ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_1/data_to_decoder[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.843ns (43.861%)  route 1.079ns (56.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 5.755 - 3.334 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.002ns (routing 0.001ns, distribution 1.001ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.001ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.819 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         1.002     3.821    cpm_rcv_HSTDM_4_FB1_A3_C_1/fifo_rd_clk
    BITSLICE_RX_TX_X0Y967
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y967
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.727     4.548 r  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.543     5.091    cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.Q_odata[3]
    SLICE_X1Y1115        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     5.207 r  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]/O
                         net (fo=2, routed)           0.536     5.743    cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.XiPhy_Bitslip.dataout_wire_all_current[2]
    SLICE_X3Y1121        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/data_to_decoder[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 f  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     3.812 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.852    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.852 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.854    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.879 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.882    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.136 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.142    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.525 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.004    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.028 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.727     5.755    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X3Y1121        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/data_to_decoder[2]/C
                         clock pessimism              1.150     6.904    
                         clock uncertainty           -0.035     6.869    
    SLICE_X3Y1121        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     6.896    cpm_rcv_HSTDM_4_FB1_A3_C_1/data_to_decoder[2]
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.153ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_1/data_to_decoder[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.843ns (43.861%)  route 1.079ns (56.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 5.755 - 3.334 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.002ns (routing 0.001ns, distribution 1.001ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.001ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.819 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         1.002     3.821    cpm_rcv_HSTDM_4_FB1_A3_C_1/fifo_rd_clk
    BITSLICE_RX_TX_X0Y967
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y967
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.727     4.548 f  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.543     5.091    cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.Q_odata[3]
    SLICE_X1Y1115        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.116     5.207 f  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]/O
                         net (fo=2, routed)           0.536     5.743    cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.XiPhy_Bitslip.dataout_wire_all_current[2]
    SLICE_X3Y1121        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A3_C_1/data_to_decoder[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 f  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     3.812 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.852    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.852 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.854    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.879 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.882    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.136 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.142    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.525 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.004    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.028 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.727     5.755    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X3Y1121        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/data_to_decoder[2]/C
                         clock pessimism              1.150     6.904    
                         clock uncertainty           -0.035     6.869    
    SLICE_X3Y1121        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     6.896    cpm_rcv_HSTDM_4_FB1_A3_C_1/data_to_decoder[2]
  -------------------------------------------------------------------
                         required time                          6.896    
                         arrival time                          -5.743    
  -------------------------------------------------------------------
                         slack                                  1.153    

Slack (MET) :             1.180ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns - hstdm_rxclk_1200_bank37_block4_div2 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.851ns (44.837%)  route 1.047ns (55.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 5.754 - 3.334 ) 
    Source Clock Delay      (SCD):    3.817ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.726ns (routing 0.001ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.819 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.998     3.817    cpm_rcv_HSTDM_4_FB1_A3_D_3/fifo_rd_clk
    BITSLICE_RX_TX_X0Y965
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y965
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.704     4.521 r  cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.478     4.999    cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.Q_odata[3]
    SLICE_X1Y1113        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.147     5.146 r  cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, routed)           0.569     5.715    cpm_rcv_HSTDM_4_FB1_A3_D_3/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X5Y1109        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 f  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     3.812 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.852    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.852 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.854    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.879 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.882    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.136 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.142    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.525 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.004    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.028 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.726     5.754    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X5Y1109        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]/C
                         clock pessimism              1.150     6.903    
                         clock uncertainty           -0.035     6.868    
    SLICE_X5Y1109        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.895    cpm_rcv_HSTDM_4_FB1_A3_D_3/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.895    
                         arrival time                          -5.715    
  -------------------------------------------------------------------
                         slack                                  1.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank37_block4_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y964  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div4
  To Clock:  hstdm_rxclk_1200_bank37_block4_div4

Setup :            0  Failing Endpoints,  Worst Slack        3.731ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/pause_cnt[10]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/tdata[36]/CE
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.422ns (15.207%)  route 2.353ns (84.793%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 9.246 - 6.668 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.884ns (routing 0.010ns, distribution 0.874ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.009ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.884     3.826    hstdm_trainer_4/rxclkdiv4
    SLICE_X5Y1117        FDCE                                         r  hstdm_trainer_4/pause_cnt[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1117        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.922 f  hstdm_trainer_4/pause_cnt[10]/Q
                         net (fo=2, routed)           0.219     4.141    hstdm_trainer_4/pause_cnt[10]
    SLICE_X4Y1117        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     4.290 r  hstdm_trainer_4/un1_pause_cnt_16_1/O
                         net (fo=1, routed)           0.220     4.510    hstdm_trainer_4/un1_pause_cnt_16_1
    SLICE_X5Y1116        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.115     4.625 r  hstdm_trainer_4/un1_pause_cnt_16/O
                         net (fo=116, routed)         0.782     5.407    hstdm_trainer_4/pause_cntZ
    SLICE_X7Y1123        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     5.469 r  hstdm_trainer_4/next_following_state_5_sqmuxa/O
                         net (fo=48, routed)          1.132     6.601    hstdm_trainer_4/next_following_state_5_sqmuxa
    SLICE_X15Y1119       FDCE                                         r  hstdm_trainer_4/tdata[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.776     9.246    hstdm_trainer_4/rxclkdiv4
    SLICE_X15Y1119       FDCE                                         r  hstdm_trainer_4/tdata[36]/C
                         clock pessimism              1.165    10.410    
                         clock uncertainty           -0.035    10.375    
    SLICE_X15Y1119       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    10.332    hstdm_trainer_4/tdata[36]
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/pause_cnt[10]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/tdata[36]/CE
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.422ns (15.207%)  route 2.353ns (84.793%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 9.246 - 6.668 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.884ns (routing 0.010ns, distribution 0.874ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.009ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.884     3.826    hstdm_trainer_4/rxclkdiv4
    SLICE_X5Y1117        FDCE                                         r  hstdm_trainer_4/pause_cnt[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1117        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.922 r  hstdm_trainer_4/pause_cnt[10]/Q
                         net (fo=2, routed)           0.219     4.141    hstdm_trainer_4/pause_cnt[10]
    SLICE_X4Y1117        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     4.290 f  hstdm_trainer_4/un1_pause_cnt_16_1/O
                         net (fo=1, routed)           0.220     4.510    hstdm_trainer_4/un1_pause_cnt_16_1
    SLICE_X5Y1116        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.115     4.625 f  hstdm_trainer_4/un1_pause_cnt_16/O
                         net (fo=116, routed)         0.782     5.407    hstdm_trainer_4/pause_cntZ
    SLICE_X7Y1123        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     5.469 f  hstdm_trainer_4/next_following_state_5_sqmuxa/O
                         net (fo=48, routed)          1.132     6.601    hstdm_trainer_4/next_following_state_5_sqmuxa
    SLICE_X15Y1119       FDCE                                         f  hstdm_trainer_4/tdata[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.776     9.246    hstdm_trainer_4/rxclkdiv4
    SLICE_X15Y1119       FDCE                                         r  hstdm_trainer_4/tdata[36]/C
                         clock pessimism              1.165    10.410    
                         clock uncertainty           -0.035    10.375    
    SLICE_X15Y1119       FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    10.332    hstdm_trainer_4/tdata[36]
  -------------------------------------------------------------------
                         required time                         10.332    
                         arrival time                          -6.601    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/pause_cnt[10]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/tdata[43]/CE
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        2.776ns  (logic 0.422ns (15.202%)  route 2.354ns (84.798%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.578ns = ( 9.246 - 6.668 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.884ns (routing 0.010ns, distribution 0.874ns)
  Clock Net Delay (Destination): 0.776ns (routing 0.009ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.884     3.826    hstdm_trainer_4/rxclkdiv4
    SLICE_X5Y1117        FDCE                                         r  hstdm_trainer_4/pause_cnt[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1117        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.922 f  hstdm_trainer_4/pause_cnt[10]/Q
                         net (fo=2, routed)           0.219     4.141    hstdm_trainer_4/pause_cnt[10]
    SLICE_X4Y1117        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     4.290 r  hstdm_trainer_4/un1_pause_cnt_16_1/O
                         net (fo=1, routed)           0.220     4.510    hstdm_trainer_4/un1_pause_cnt_16_1
    SLICE_X5Y1116        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.115     4.625 r  hstdm_trainer_4/un1_pause_cnt_16/O
                         net (fo=116, routed)         0.782     5.407    hstdm_trainer_4/pause_cntZ
    SLICE_X7Y1123        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     5.469 r  hstdm_trainer_4/next_following_state_5_sqmuxa/O
                         net (fo=48, routed)          1.133     6.602    hstdm_trainer_4/next_following_state_5_sqmuxa
    SLICE_X15Y1119       FDCE                                         r  hstdm_trainer_4/tdata[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.776     9.246    hstdm_trainer_4/rxclkdiv4
    SLICE_X15Y1119       FDCE                                         r  hstdm_trainer_4/tdata[43]/C
                         clock pessimism              1.165    10.410    
                         clock uncertainty           -0.035    10.375    
    SLICE_X15Y1119       FDCE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042    10.333    hstdm_trainer_4/tdata[43]
  -------------------------------------------------------------------
                         required time                         10.333    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  3.731    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank37_block4_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y964  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y966  cpm_rcv_HSTDM_4_FB1_A3_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y967  cpm_rcv_HSTDM_4_FB1_A3_C_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5
  To Clock:  hstdm_rxclk_1200_bank38_block5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank38_block5
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_N44 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X0Y1014  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div2
  To Clock:  hstdm_rxclk_1200_bank38_block5_div2

Setup :            0  Failing Endpoints,  Worst Slack        1.182ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_3/data_to_decoder[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.882ns (46.470%)  route 1.016ns (53.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 5.760 - 3.334 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.728ns (routing 0.001ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.823 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.998     3.821    cpm_rcv_HSTDM_4_FB1_A4_D_3/fifo_rd_clk
    BITSLICE_RX_TX_X0Y1017
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y1017
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.704     4.525 r  cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.440     4.965    cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.Q_odata[3]
    SLICE_X1Y1173        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     5.143 r  cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]/O
                         net (fo=2, routed)           0.576     5.719    cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.XiPhy_Bitslip.dataout_wire_all_current[2]
    SLICE_X5Y1167        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/data_to_decoder[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 f  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     3.816 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.856    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.856 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.858    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.883 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.886    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.140 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.146    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.529 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.008    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.032 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.728     5.760    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv2
    SLICE_X5Y1167        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/data_to_decoder[2]/C
                         clock pessimism              1.150     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X5Y1167        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     6.901    cpm_rcv_HSTDM_4_FB1_A4_D_3/data_to_decoder[2]
  -------------------------------------------------------------------
                         required time                          6.901    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_3/data_to_decoder[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.882ns (46.470%)  route 1.016ns (53.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.426ns = ( 5.760 - 3.334 ) 
    Source Clock Delay      (SCD):    3.821ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.998ns (routing 0.001ns, distribution 0.997ns)
  Clock Net Delay (Destination): 0.728ns (routing 0.001ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.823 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.998     3.821    cpm_rcv_HSTDM_4_FB1_A4_D_3/fifo_rd_clk
    BITSLICE_RX_TX_X0Y1017
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y1017
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.704     4.525 f  cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.440     4.965    cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.Q_odata[3]
    SLICE_X1Y1173        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     5.143 f  cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]/O
                         net (fo=2, routed)           0.576     5.719    cpm_rcv_HSTDM_4_FB1_A4_D_3/rx_core.XiPhy_Bitslip.dataout_wire_all_current[2]
    SLICE_X5Y1167        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A4_D_3/data_to_decoder[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 f  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     3.816 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.856    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.856 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.858    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.883 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.886    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.140 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.146    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.529 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.008    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.032 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.728     5.760    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv2
    SLICE_X5Y1167        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/data_to_decoder[2]/C
                         clock pessimism              1.150     6.910    
                         clock uncertainty           -0.035     6.874    
    SLICE_X5Y1167        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027     6.901    cpm_rcv_HSTDM_4_FB1_A4_D_3/data_to_decoder[2]
  -------------------------------------------------------------------
                         required time                          6.901    
                         arrival time                          -5.719    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns - hstdm_rxclk_1200_bank38_block5_div2 rise@0.000ns)
  Data Path Delay:        1.887ns  (logic 0.745ns (39.481%)  route 1.142ns (60.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.434ns = ( 5.768 - 3.334 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.999ns (routing 0.001ns, distribution 0.998ns)
  Clock Net Delay (Destination): 0.736ns (routing 0.001ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.823 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.999     3.822    cpm_rcv_HSTDM_4_FB1_A4_C_0/fifo_rd_clk
    BITSLICE_RX_TX_X0Y1018
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y1018
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[2])
                                                      0.632     4.454 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/Q[2]
                         net (fo=4, routed)           0.527     4.981    cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.Q_odata[2]
    SLICE_X1Y1174        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.113     5.094 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]/O
                         net (fo=2, routed)           0.615     5.709    cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.XiPhy_Bitslip.dataout_wire_all_current[1]
    SLICE_X5Y1177        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 f  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     3.816 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.856    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.856 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.858    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.883 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.886    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.140 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.146    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.529 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.008    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.032 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.736     5.768    cpm_rcv_HSTDM_4_FB1_A4_C_0/rxclkdiv2
    SLICE_X5Y1177        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[1]/C
                         clock pessimism              1.150     6.918    
                         clock uncertainty           -0.035     6.882    
    SLICE_X5Y1177        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     6.909    cpm_rcv_HSTDM_4_FB1_A4_C_0/data_to_decoder[1]
  -------------------------------------------------------------------
                         required time                          6.909    
                         arrival time                          -5.709    
  -------------------------------------------------------------------
                         slack                                  1.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank38_block5_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X0Y1016  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div4
  To Clock:  hstdm_rxclk_1200_bank38_block5_div4

Setup :            0  Failing Endpoints,  Worst Slack        3.683ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/state[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/pause_cnt[15]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.939ns (32.695%)  route 1.933ns (67.305%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 9.242 - 6.668 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.010ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.009ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.897     3.843    hstdm_trainer_5/rxclkdiv4
    SLICE_X5Y1168        FDCE                                         r  hstdm_trainer_5/state[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1168        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     3.942 f  hstdm_trainer_5/state[1]/Q
                         net (fo=149, routed)         0.946     4.888    hstdm_trainer_5/state[1]
    SLICE_X6Y1175        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     5.039 f  hstdm_trainer_5/next_pause_cnt_0_sqmuxa/O
                         net (fo=3, routed)           0.357     5.396    hstdm_trainer_5/next_pause_cnt_0_sqmuxa
    SLICE_X4Y1168        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.202     5.598 f  hstdm_trainer_5/un1_next_pause_cnt_0_sqmuxa/O
                         net (fo=1, routed)           0.270     5.868    hstdm_trainer_5/un1_next_pause_cnt_0_sqmuxa
    SLICE_X7Y1164        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     5.931 r  hstdm_trainer_5/pause_cnt_s_sf[1]/O
                         net (fo=1, routed)           0.011     5.942    hstdm_trainer_5/pause_cnt_s_sf[1]
    SLICE_X7Y1164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     6.138 r  hstdm_trainer_5/pause_cnt_cry[2]/CO[7]
                         net (fo=1, routed)           0.028     6.166    hstdm_trainer_5/pause_cnt_cry[6]
    SLICE_X7Y1165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030     6.196 r  hstdm_trainer_5/pause_cnt_cry[10]/CO[7]
                         net (fo=1, routed)           0.296     6.492    hstdm_trainer_5/pause_cnt_cry[14]
    SLICE_X6Y1164        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     6.690 r  hstdm_trainer_5/pause_cnt_s[15]/O
                         net (fo=1, routed)           0.025     6.715    hstdm_trainer_5/pause_cnt_s[15]
    SLICE_X6Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.768     9.242    hstdm_trainer_5/rxclkdiv4
    SLICE_X6Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[15]/C
                         clock pessimism              1.165    10.407    
                         clock uncertainty           -0.035    10.371    
    SLICE_X6Y1164        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.398    hstdm_trainer_5/pause_cnt[15]
  -------------------------------------------------------------------
                         required time                         10.398    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/state[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/pause_cnt[15]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.939ns (32.695%)  route 1.933ns (67.305%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 9.242 - 6.668 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.010ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.009ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.897     3.843    hstdm_trainer_5/rxclkdiv4
    SLICE_X5Y1168        FDCE                                         r  hstdm_trainer_5/state[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1168        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     3.942 r  hstdm_trainer_5/state[1]/Q
                         net (fo=149, routed)         0.946     4.888    hstdm_trainer_5/state[1]
    SLICE_X6Y1175        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     5.039 r  hstdm_trainer_5/next_pause_cnt_0_sqmuxa/O
                         net (fo=3, routed)           0.357     5.396    hstdm_trainer_5/next_pause_cnt_0_sqmuxa
    SLICE_X4Y1168        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.202     5.598 r  hstdm_trainer_5/un1_next_pause_cnt_0_sqmuxa/O
                         net (fo=1, routed)           0.270     5.868    hstdm_trainer_5/un1_next_pause_cnt_0_sqmuxa
    SLICE_X7Y1164        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     5.931 f  hstdm_trainer_5/pause_cnt_s_sf[1]/O
                         net (fo=1, routed)           0.011     5.942    hstdm_trainer_5/pause_cnt_s_sf[1]
    SLICE_X7Y1164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     6.138 r  hstdm_trainer_5/pause_cnt_cry[2]/CO[7]
                         net (fo=1, routed)           0.028     6.166    hstdm_trainer_5/pause_cnt_cry[6]
    SLICE_X7Y1165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030     6.196 r  hstdm_trainer_5/pause_cnt_cry[10]/CO[7]
                         net (fo=1, routed)           0.296     6.492    hstdm_trainer_5/pause_cnt_cry[14]
    SLICE_X6Y1164        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     6.690 r  hstdm_trainer_5/pause_cnt_s[15]/O
                         net (fo=1, routed)           0.025     6.715    hstdm_trainer_5/pause_cnt_s[15]
    SLICE_X6Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.768     9.242    hstdm_trainer_5/rxclkdiv4
    SLICE_X6Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[15]/C
                         clock pessimism              1.165    10.407    
                         clock uncertainty           -0.035    10.371    
    SLICE_X6Y1164        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.398    hstdm_trainer_5/pause_cnt[15]
  -------------------------------------------------------------------
                         required time                         10.398    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/state[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/pause_cnt[15]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.939ns (32.695%)  route 1.933ns (67.305%))
  Logic Levels:           6  (CARRY8=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 9.242 - 6.668 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.010ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.768ns (routing 0.009ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.897     3.843    hstdm_trainer_5/rxclkdiv4
    SLICE_X5Y1168        FDCE                                         r  hstdm_trainer_5/state[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1168        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     3.942 f  hstdm_trainer_5/state[1]/Q
                         net (fo=149, routed)         0.946     4.888    hstdm_trainer_5/state[1]
    SLICE_X6Y1175        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     5.039 f  hstdm_trainer_5/next_pause_cnt_0_sqmuxa/O
                         net (fo=3, routed)           0.357     5.396    hstdm_trainer_5/next_pause_cnt_0_sqmuxa
    SLICE_X4Y1168        LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.202     5.598 f  hstdm_trainer_5/un1_next_pause_cnt_0_sqmuxa/O
                         net (fo=1, routed)           0.270     5.868    hstdm_trainer_5/un1_next_pause_cnt_0_sqmuxa
    SLICE_X7Y1164        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     5.931 r  hstdm_trainer_5/pause_cnt_s_sf[1]/O
                         net (fo=1, routed)           0.011     5.942    hstdm_trainer_5/pause_cnt_s_sf[1]
    SLICE_X7Y1164        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     6.138 f  hstdm_trainer_5/pause_cnt_cry[2]/CO[7]
                         net (fo=1, routed)           0.028     6.166    hstdm_trainer_5/pause_cnt_cry[6]
    SLICE_X7Y1165        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.030     6.196 f  hstdm_trainer_5/pause_cnt_cry[10]/CO[7]
                         net (fo=1, routed)           0.296     6.492    hstdm_trainer_5/pause_cnt_cry[14]
    SLICE_X6Y1164        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.198     6.690 r  hstdm_trainer_5/pause_cnt_s[15]/O
                         net (fo=1, routed)           0.025     6.715    hstdm_trainer_5/pause_cnt_s[15]
    SLICE_X6Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.768     9.242    hstdm_trainer_5/rxclkdiv4
    SLICE_X6Y1164        FDCE                                         r  hstdm_trainer_5/pause_cnt[15]/C
                         clock pessimism              1.165    10.407    
                         clock uncertainty           -0.035    10.371    
    SLICE_X6Y1164        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.398    hstdm_trainer_5/pause_cnt[15]
  -------------------------------------------------------------------
                         required time                         10.398    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  3.683    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank38_block5_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X0Y1016  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1018  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X0Y1019  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7
  To Clock:  hstdm_rxclk_1200_bank60_block7

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank60_block7
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_BN16 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y78  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div2
  To Clock:  hstdm_rxclk_1200_bank60_block7_div2

Setup :            0  Failing Endpoints,  Worst Slack        1.335ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_EN
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.096ns (5.324%)  route 1.707ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 5.856 - 3.334 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    1.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.001ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.860 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.845     3.705    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X354Y95        FDCE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y95        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.801 r  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           1.707     5.508    cpm_rcv_HSTDM_4_FB1_B2_A_1/channel_rdy_out
    BITSLICE_RX_TX_X1Y81 RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 f  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     3.852 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.892    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.892 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.894    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.919 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.922    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.176 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.182    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.565 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.044    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.068 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.788     5.856    cpm_rcv_HSTDM_4_FB1_B2_A_1/fifo_rd_clk
    BITSLICE_RX_TX_X1Y81 RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
                         clock pessimism              1.149     7.005    
                         clock uncertainty           -0.035     6.970    
    BITSLICE_RX_TX_X1Y81 RX_BITSLICE (Setup_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_RD_EN)
                                                     -0.127     6.843    cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data
  -------------------------------------------------------------------
                         required time                          6.843    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.335ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_EN
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.096ns (5.324%)  route 1.707ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.522ns = ( 5.856 - 3.334 ) 
    Source Clock Delay      (SCD):    3.705ns
    Clock Pessimism Removal (CPR):    1.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.001ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.860 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.845     3.705    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X354Y95        FDCE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y95        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.801 f  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           1.707     5.508    cpm_rcv_HSTDM_4_FB1_B2_A_1/channel_rdy_out
    BITSLICE_RX_TX_X1Y81 RX_BITSLICE                                  f  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 f  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     3.852 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.892    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.892 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.894    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.919 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.922    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.176 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.182    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.565 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.044    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.068 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.788     5.856    cpm_rcv_HSTDM_4_FB1_B2_A_1/fifo_rd_clk
    BITSLICE_RX_TX_X1Y81 RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
                         clock pessimism              1.149     7.005    
                         clock uncertainty           -0.035     6.970    
    BITSLICE_RX_TX_X1Y81 RX_BITSLICE (Setup_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_FIFO_RD_EN)
                                                     -0.127     6.843    cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data
  -------------------------------------------------------------------
                         required time                          6.843    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                  1.335    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns - hstdm_rxclk_1200_bank60_block7_div2 rise@0.000ns)
  Data Path Delay:        1.717ns  (logic 0.839ns (48.864%)  route 0.878ns (51.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 5.795 - 3.334 ) 
    Source Clock Delay      (SCD):    3.879ns
    Clock Pessimism Removal (CPR):    1.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.019ns (routing 0.001ns, distribution 1.018ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.001ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.860 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         1.019     3.879    cpm_rcv_HSTDM_4_FB1_B2_A_0/fifo_rd_clk
    BITSLICE_RX_TX_X1Y80 RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y80 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.665     4.544 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.404     4.948    cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.Q_odata[3]
    SLICE_X350Y92        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.174     5.122 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, routed)           0.474     5.596    cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X353Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 f  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     3.852 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.892    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.892 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.894    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.919 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.922    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.176 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.182    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.565 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.044    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.068 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.727     5.795    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X353Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[0]/C
                         clock pessimism              1.149     6.945    
                         clock uncertainty           -0.035     6.909    
    SLICE_X353Y91        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     6.936    cpm_rcv_HSTDM_4_FB1_B2_A_0/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  1.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank60_block7_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     BUFGCE/I                 n/a            1.499         3.334       1.835      BUFGCE_X1Y24          hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/I
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div4
  To Clock:  hstdm_rxclk_1200_bank60_block7_div4

Setup :            0  Failing Endpoints,  Worst Slack        3.919ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/pause_cnt[8]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/idelay_cnt_out[4]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.633ns (24.014%)  route 2.003ns (75.986%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 9.270 - 6.668 ) 
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.010ns, distribution 0.878ns)
  Clock Net Delay (Destination): 0.760ns (routing 0.009ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.888     3.871    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y87        FDCE                                         r  hstdm_trainer_7/pause_cnt[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y87        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.967 f  hstdm_trainer_7/pause_cnt[8]/Q
                         net (fo=2, routed)           0.259     4.226    hstdm_trainer_7/pause_cnt[8]
    SLICE_X355Y86        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     4.408 r  hstdm_trainer_7/un1_pause_cnt_16_1/O
                         net (fo=1, routed)           0.278     4.686    hstdm_trainer_7/un1_pause_cnt_16_1
    SLICE_X356Y86        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     4.801 r  hstdm_trainer_7/un1_pause_cnt_16/O
                         net (fo=118, routed)         0.733     5.534    hstdm_trainer_7/pause_cntZ
    SLICE_X357Y92        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.063     5.597 r  hstdm_trainer_7/un1_next_pause_cnt39_5/O
                         net (fo=16, routed)          0.328     5.925    hstdm_trainer_7/un1_next_pause_cnt39_5_sn
    SLICE_X357Y96        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     6.102 r  hstdm_trainer_7/next_idelay_cnt[4]/O
                         net (fo=2, routed)           0.405     6.507    hstdm_trainer_7/next_idelay_cnt[4]
    SLICE_X357Y96        FDCE                                         r  hstdm_trainer_7/idelay_cnt_out[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.760     9.270    hstdm_trainer_7/rxclkdiv4
    SLICE_X357Y96        FDCE                                         r  hstdm_trainer_7/idelay_cnt_out[4]/C
                         clock pessimism              1.164    10.435    
                         clock uncertainty           -0.035    10.399    
    SLICE_X357Y96        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.027    10.426    hstdm_trainer_7/idelay_cnt_out[4]
  -------------------------------------------------------------------
                         required time                         10.426    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/pause_cnt[8]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/idelay_cnt_out[4]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.633ns (24.014%)  route 2.003ns (75.986%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 9.270 - 6.668 ) 
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.010ns, distribution 0.878ns)
  Clock Net Delay (Destination): 0.760ns (routing 0.009ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.888     3.871    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y87        FDCE                                         r  hstdm_trainer_7/pause_cnt[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y87        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.967 r  hstdm_trainer_7/pause_cnt[8]/Q
                         net (fo=2, routed)           0.259     4.226    hstdm_trainer_7/pause_cnt[8]
    SLICE_X355Y86        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     4.408 f  hstdm_trainer_7/un1_pause_cnt_16_1/O
                         net (fo=1, routed)           0.278     4.686    hstdm_trainer_7/un1_pause_cnt_16_1
    SLICE_X356Y86        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     4.801 f  hstdm_trainer_7/un1_pause_cnt_16/O
                         net (fo=118, routed)         0.733     5.534    hstdm_trainer_7/pause_cntZ
    SLICE_X357Y92        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.063     5.597 f  hstdm_trainer_7/un1_next_pause_cnt39_5/O
                         net (fo=16, routed)          0.328     5.925    hstdm_trainer_7/un1_next_pause_cnt39_5_sn
    SLICE_X357Y96        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     6.102 r  hstdm_trainer_7/next_idelay_cnt[4]/O
                         net (fo=2, routed)           0.405     6.507    hstdm_trainer_7/next_idelay_cnt[4]
    SLICE_X357Y96        FDCE                                         r  hstdm_trainer_7/idelay_cnt_out[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.760     9.270    hstdm_trainer_7/rxclkdiv4
    SLICE_X357Y96        FDCE                                         r  hstdm_trainer_7/idelay_cnt_out[4]/C
                         clock pessimism              1.164    10.435    
                         clock uncertainty           -0.035    10.399    
    SLICE_X357Y96        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.027    10.426    hstdm_trainer_7/idelay_cnt_out[4]
  -------------------------------------------------------------------
                         required time                         10.426    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/pause_cnt[8]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/idelay_cnt_out[4]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.633ns (24.014%)  route 2.003ns (75.986%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 9.270 - 6.668 ) 
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.888ns (routing 0.010ns, distribution 0.878ns)
  Clock Net Delay (Destination): 0.760ns (routing 0.009ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.888     3.871    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y87        FDCE                                         r  hstdm_trainer_7/pause_cnt[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y87        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     3.967 f  hstdm_trainer_7/pause_cnt[8]/Q
                         net (fo=2, routed)           0.259     4.226    hstdm_trainer_7/pause_cnt[8]
    SLICE_X355Y86        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     4.408 r  hstdm_trainer_7/un1_pause_cnt_16_1/O
                         net (fo=1, routed)           0.278     4.686    hstdm_trainer_7/un1_pause_cnt_16_1
    SLICE_X356Y86        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     4.801 r  hstdm_trainer_7/un1_pause_cnt_16/O
                         net (fo=118, routed)         0.733     5.534    hstdm_trainer_7/pause_cntZ
    SLICE_X357Y92        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.063     5.597 r  hstdm_trainer_7/un1_next_pause_cnt39_5/O
                         net (fo=16, routed)          0.328     5.925    hstdm_trainer_7/un1_next_pause_cnt39_5_sn
    SLICE_X357Y96        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     6.102 f  hstdm_trainer_7/next_idelay_cnt[4]/O
                         net (fo=2, routed)           0.405     6.507    hstdm_trainer_7/next_idelay_cnt[4]
    SLICE_X357Y96        FDCE                                         f  hstdm_trainer_7/idelay_cnt_out[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.760     9.270    hstdm_trainer_7/rxclkdiv4
    SLICE_X357Y96        FDCE                                         r  hstdm_trainer_7/idelay_cnt_out[4]/C
                         clock pessimism              1.164    10.435    
                         clock uncertainty           -0.035    10.399    
    SLICE_X357Y96        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.027    10.426    hstdm_trainer_7/idelay_cnt_out[4]
  -------------------------------------------------------------------
                         required time                         10.426    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  3.919    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank60_block7_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/CLK
Min Period        n/a     FDCE/C           n/a            0.550         6.668       6.118      SLICE_X354Y90         cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.idelay_load_delay.REG.ASYNC.out/C
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y80  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y81  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1
  To Clock:  hstdm_rxclk_1200_bank69_block1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank69_block1
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_F34 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y552  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div2
  To Clock:  hstdm_rxclk_1200_bank69_block1_div2

Setup :            0  Failing Endpoints,  Worst Slack        1.158ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.835ns (44.415%)  route 1.045ns (55.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 5.940 - 3.334 ) 
    Source Clock Delay      (SCD):    4.089ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.031ns (routing 0.001ns, distribution 1.030ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.001ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.058 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         1.031     4.089    cpm_rcv_HSTDM_4_FB1_AI1_P_18/fifo_rd_clk
    BITSLICE_RX_TX_X1Y554
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y554
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.656     4.745 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.567     5.312    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.Q_odata[3]
    SLICE_X350Y639       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.179     5.491 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]/O
                         net (fo=2, routed)           0.478     5.969    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.XiPhy_Bitslip.dataout_wire_all_current[3]
    SLICE_X352Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     4.001 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.041    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.041 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     4.041    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     4.064 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     4.067    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.309 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.315    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.717 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.196    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.220 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.720     5.940    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X352Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/C
                         clock pessimism              1.195     7.136    
                         clock uncertainty           -0.035     7.100    
    SLICE_X352Y636       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.127    cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]
  -------------------------------------------------------------------
                         required time                          7.127    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.158ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.835ns (44.415%)  route 1.045ns (55.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 5.940 - 3.334 ) 
    Source Clock Delay      (SCD):    4.089ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.031ns (routing 0.001ns, distribution 1.030ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.001ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.058 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         1.031     4.089    cpm_rcv_HSTDM_4_FB1_AI1_P_18/fifo_rd_clk
    BITSLICE_RX_TX_X1Y554
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y554
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.656     4.745 f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.567     5.312    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.Q_odata[3]
    SLICE_X350Y639       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.179     5.491 f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]/O
                         net (fo=2, routed)           0.478     5.969    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.XiPhy_Bitslip.dataout_wire_all_current[3]
    SLICE_X352Y636       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     4.001 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.041    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.041 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     4.041    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     4.064 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     4.067    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.309 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.315    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.717 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.196    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.220 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.720     5.940    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X352Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]/C
                         clock pessimism              1.195     7.136    
                         clock uncertainty           -0.035     7.100    
    SLICE_X352Y636       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.127    cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[3]
  -------------------------------------------------------------------
                         required time                          7.127    
                         arrival time                          -5.969    
  -------------------------------------------------------------------
                         slack                                  1.158    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns - hstdm_rxclk_1200_bank69_block1_div2 rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.834ns (44.935%)  route 1.022ns (55.065%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 5.953 - 3.334 ) 
    Source Clock Delay      (SCD):    4.089ns
    Clock Pessimism Removal (CPR):    1.195ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.031ns (routing 0.001ns, distribution 1.030ns)
  Clock Net Delay (Destination): 0.733ns (routing 0.001ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.058 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         1.031     4.089    cpm_rcv_HSTDM_4_FB1_AI1_P_18/fifo_rd_clk
    BITSLICE_RX_TX_X1Y554
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y554
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.656     4.745 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.568     5.313    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.Q_odata[3]
    SLICE_X350Y639       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.178     5.491 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]/O
                         net (fo=2, routed)           0.454     5.945    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.XiPhy_Bitslip.dataout_wire_all_current[2]
    SLICE_X353Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     4.001 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.041    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.041 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     4.041    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     4.064 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     4.067    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.309 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.315    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.717 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.196    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.220 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.733     5.953    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X353Y636       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[2]/C
                         clock pessimism              1.195     7.149    
                         clock uncertainty           -0.035     7.113    
    SLICE_X353Y636       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     7.140    cpm_rcv_HSTDM_4_FB1_AI1_P_18/data_to_decoder[2]
  -------------------------------------------------------------------
                         required time                          7.140    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  1.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank69_block1_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     BUFGCE/I                 n/a            1.499         3.334       1.835      BUFGCE_X1Y240          hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/I
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div4
  To Clock:  hstdm_rxclk_1200_bank69_block1_div4

Setup :            0  Failing Endpoints,  Worst Slack        4.056ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/pause_cnt[6]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/data_stable_cnt[64]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.907ns (36.121%)  route 1.604ns (63.879%))
  Logic Levels:           12  (CARRY8=9 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.428 - 6.668 ) 
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.882ns (routing 0.010ns, distribution 0.872ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.009ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.882     4.063    hstdm_trainer_1/rxclkdiv4
    SLICE_X352Y645       FDCE                                         r  hstdm_trainer_1/pause_cnt[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y645       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.159 r  hstdm_trainer_1/pause_cnt[6]/Q
                         net (fo=2, routed)           0.308     4.467    hstdm_trainer_1/pause_cnt[6]
    SLICE_X353Y645       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     4.567 f  hstdm_trainer_1/un1_pause_cnt_16_0/O
                         net (fo=1, routed)           0.109     4.676    hstdm_trainer_1/un1_pause_cnt_16_0
    SLICE_X352Y645       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.115     4.791 f  hstdm_trainer_1/un1_pause_cnt_16/O
                         net (fo=116, routed)         0.914     5.705    hstdm_trainer_1/pause_cntZ
    SLICE_X355Y640       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     5.805 r  hstdm_trainer_1/data_stable_cnt_261_m1/O
                         net (fo=1, routed)           0.018     5.823    hstdm_trainer_1/data_stable_cnt_qxu[0]
    SLICE_X355Y640       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     6.061 r  hstdm_trainer_1/data_stable_cnt_cry[2]/CO[7]
                         net (fo=1, routed)           0.028     6.089    hstdm_trainer_1/data_stable_cnt_cry[6]
    SLICE_X355Y641       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.112 r  hstdm_trainer_1/data_stable_cnt_cry[10]/CO[7]
                         net (fo=1, routed)           0.028     6.140    hstdm_trainer_1/data_stable_cnt_cry[14]
    SLICE_X355Y642       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.163 r  hstdm_trainer_1/data_stable_cnt_cry[18]/CO[7]
                         net (fo=1, routed)           0.028     6.191    hstdm_trainer_1/data_stable_cnt_cry[22]
    SLICE_X355Y643       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.214 r  hstdm_trainer_1/data_stable_cnt_cry[26]/CO[7]
                         net (fo=1, routed)           0.028     6.242    hstdm_trainer_1/data_stable_cnt_cry[30]
    SLICE_X355Y644       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.265 r  hstdm_trainer_1/data_stable_cnt_cry[34]/CO[7]
                         net (fo=1, routed)           0.028     6.293    hstdm_trainer_1/data_stable_cnt_cry[38]
    SLICE_X355Y645       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.316 r  hstdm_trainer_1/data_stable_cnt_cry[42]/CO[7]
                         net (fo=1, routed)           0.028     6.344    hstdm_trainer_1/data_stable_cnt_cry[46]
    SLICE_X355Y646       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.367 r  hstdm_trainer_1/data_stable_cnt_cry[50]/CO[7]
                         net (fo=1, routed)           0.028     6.395    hstdm_trainer_1/data_stable_cnt_cry[54]
    SLICE_X355Y647       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.418 r  hstdm_trainer_1/data_stable_cnt_cry[58]/CO[7]
                         net (fo=1, routed)           0.028     6.446    hstdm_trainer_1/data_stable_cnt_cry[62]
    SLICE_X355Y648       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.543 r  hstdm_trainer_1/data_stable_cnt_s[64]/O[1]
                         net (fo=1, routed)           0.031     6.574    hstdm_trainer_1/data_stable_cnt_s[64]
    SLICE_X355Y648       FDCE                                         r  hstdm_trainer_1/data_stable_cnt[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.766     9.428    hstdm_trainer_1/rxclkdiv4
    SLICE_X355Y648       FDCE                                         r  hstdm_trainer_1/data_stable_cnt[64]/C
                         clock pessimism              1.210    10.639    
                         clock uncertainty           -0.035    10.603    
    SLICE_X355Y648       FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027    10.630    hstdm_trainer_1/data_stable_cnt[64]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/pause_cnt[6]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/data_stable_cnt[64]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.907ns (36.121%)  route 1.604ns (63.879%))
  Logic Levels:           12  (CARRY8=9 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.428 - 6.668 ) 
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.882ns (routing 0.010ns, distribution 0.872ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.009ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.882     4.063    hstdm_trainer_1/rxclkdiv4
    SLICE_X352Y645       FDCE                                         r  hstdm_trainer_1/pause_cnt[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y645       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.159 f  hstdm_trainer_1/pause_cnt[6]/Q
                         net (fo=2, routed)           0.308     4.467    hstdm_trainer_1/pause_cnt[6]
    SLICE_X353Y645       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     4.567 r  hstdm_trainer_1/un1_pause_cnt_16_0/O
                         net (fo=1, routed)           0.109     4.676    hstdm_trainer_1/un1_pause_cnt_16_0
    SLICE_X352Y645       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.115     4.791 r  hstdm_trainer_1/un1_pause_cnt_16/O
                         net (fo=116, routed)         0.914     5.705    hstdm_trainer_1/pause_cntZ
    SLICE_X355Y640       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     5.805 f  hstdm_trainer_1/data_stable_cnt_261_m1/O
                         net (fo=1, routed)           0.018     5.823    hstdm_trainer_1/data_stable_cnt_qxu[0]
    SLICE_X355Y640       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     6.061 r  hstdm_trainer_1/data_stable_cnt_cry[2]/CO[7]
                         net (fo=1, routed)           0.028     6.089    hstdm_trainer_1/data_stable_cnt_cry[6]
    SLICE_X355Y641       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.112 r  hstdm_trainer_1/data_stable_cnt_cry[10]/CO[7]
                         net (fo=1, routed)           0.028     6.140    hstdm_trainer_1/data_stable_cnt_cry[14]
    SLICE_X355Y642       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.163 r  hstdm_trainer_1/data_stable_cnt_cry[18]/CO[7]
                         net (fo=1, routed)           0.028     6.191    hstdm_trainer_1/data_stable_cnt_cry[22]
    SLICE_X355Y643       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.214 r  hstdm_trainer_1/data_stable_cnt_cry[26]/CO[7]
                         net (fo=1, routed)           0.028     6.242    hstdm_trainer_1/data_stable_cnt_cry[30]
    SLICE_X355Y644       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.265 r  hstdm_trainer_1/data_stable_cnt_cry[34]/CO[7]
                         net (fo=1, routed)           0.028     6.293    hstdm_trainer_1/data_stable_cnt_cry[38]
    SLICE_X355Y645       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.316 r  hstdm_trainer_1/data_stable_cnt_cry[42]/CO[7]
                         net (fo=1, routed)           0.028     6.344    hstdm_trainer_1/data_stable_cnt_cry[46]
    SLICE_X355Y646       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.367 r  hstdm_trainer_1/data_stable_cnt_cry[50]/CO[7]
                         net (fo=1, routed)           0.028     6.395    hstdm_trainer_1/data_stable_cnt_cry[54]
    SLICE_X355Y647       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.418 r  hstdm_trainer_1/data_stable_cnt_cry[58]/CO[7]
                         net (fo=1, routed)           0.028     6.446    hstdm_trainer_1/data_stable_cnt_cry[62]
    SLICE_X355Y648       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.543 r  hstdm_trainer_1/data_stable_cnt_s[64]/O[1]
                         net (fo=1, routed)           0.031     6.574    hstdm_trainer_1/data_stable_cnt_s[64]
    SLICE_X355Y648       FDCE                                         r  hstdm_trainer_1/data_stable_cnt[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.766     9.428    hstdm_trainer_1/rxclkdiv4
    SLICE_X355Y648       FDCE                                         r  hstdm_trainer_1/data_stable_cnt[64]/C
                         clock pessimism              1.210    10.639    
                         clock uncertainty           -0.035    10.603    
    SLICE_X355Y648       FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027    10.630    hstdm_trainer_1/data_stable_cnt[64]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/pause_cnt[6]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/data_stable_cnt[64]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.907ns (36.121%)  route 1.604ns (63.879%))
  Logic Levels:           12  (CARRY8=9 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 9.428 - 6.668 ) 
    Source Clock Delay      (SCD):    4.063ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.882ns (routing 0.010ns, distribution 0.872ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.009ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.882     4.063    hstdm_trainer_1/rxclkdiv4
    SLICE_X352Y645       FDCE                                         r  hstdm_trainer_1/pause_cnt[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y645       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.159 r  hstdm_trainer_1/pause_cnt[6]/Q
                         net (fo=2, routed)           0.308     4.467    hstdm_trainer_1/pause_cnt[6]
    SLICE_X353Y645       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     4.567 f  hstdm_trainer_1/un1_pause_cnt_16_0/O
                         net (fo=1, routed)           0.109     4.676    hstdm_trainer_1/un1_pause_cnt_16_0
    SLICE_X352Y645       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.115     4.791 f  hstdm_trainer_1/un1_pause_cnt_16/O
                         net (fo=116, routed)         0.914     5.705    hstdm_trainer_1/pause_cntZ
    SLICE_X355Y640       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     5.805 r  hstdm_trainer_1/data_stable_cnt_261_m1/O
                         net (fo=1, routed)           0.018     5.823    hstdm_trainer_1/data_stable_cnt_qxu[0]
    SLICE_X355Y640       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     6.061 f  hstdm_trainer_1/data_stable_cnt_cry[2]/CO[7]
                         net (fo=1, routed)           0.028     6.089    hstdm_trainer_1/data_stable_cnt_cry[6]
    SLICE_X355Y641       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.112 f  hstdm_trainer_1/data_stable_cnt_cry[10]/CO[7]
                         net (fo=1, routed)           0.028     6.140    hstdm_trainer_1/data_stable_cnt_cry[14]
    SLICE_X355Y642       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.163 f  hstdm_trainer_1/data_stable_cnt_cry[18]/CO[7]
                         net (fo=1, routed)           0.028     6.191    hstdm_trainer_1/data_stable_cnt_cry[22]
    SLICE_X355Y643       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.214 f  hstdm_trainer_1/data_stable_cnt_cry[26]/CO[7]
                         net (fo=1, routed)           0.028     6.242    hstdm_trainer_1/data_stable_cnt_cry[30]
    SLICE_X355Y644       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.265 f  hstdm_trainer_1/data_stable_cnt_cry[34]/CO[7]
                         net (fo=1, routed)           0.028     6.293    hstdm_trainer_1/data_stable_cnt_cry[38]
    SLICE_X355Y645       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.316 f  hstdm_trainer_1/data_stable_cnt_cry[42]/CO[7]
                         net (fo=1, routed)           0.028     6.344    hstdm_trainer_1/data_stable_cnt_cry[46]
    SLICE_X355Y646       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.367 f  hstdm_trainer_1/data_stable_cnt_cry[50]/CO[7]
                         net (fo=1, routed)           0.028     6.395    hstdm_trainer_1/data_stable_cnt_cry[54]
    SLICE_X355Y647       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     6.418 f  hstdm_trainer_1/data_stable_cnt_cry[58]/CO[7]
                         net (fo=1, routed)           0.028     6.446    hstdm_trainer_1/data_stable_cnt_cry[62]
    SLICE_X355Y648       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     6.543 r  hstdm_trainer_1/data_stable_cnt_s[64]/O[1]
                         net (fo=1, routed)           0.031     6.574    hstdm_trainer_1/data_stable_cnt_s[64]
    SLICE_X355Y648       FDCE                                         r  hstdm_trainer_1/data_stable_cnt[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.766     9.428    hstdm_trainer_1/rxclkdiv4
    SLICE_X355Y648       FDCE                                         r  hstdm_trainer_1/data_stable_cnt[64]/C
                         clock pessimism              1.210    10.639    
                         clock uncertainty           -0.035    10.603    
    SLICE_X355Y648       FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027    10.630    hstdm_trainer_1/data_stable_cnt[64]
  -------------------------------------------------------------------
                         required time                         10.630    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  4.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank69_block1_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/CLK
Min Period        n/a     FDCE/C           n/a            0.550         6.668       6.118      SLICE_X353Y643         cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.idelay_load_delay.REG.ASYNC.out/C
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y555  cpm_rcv_HSTDM_4_FB1_AI1_N_18/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y554  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2
  To Clock:  hstdm_rxclk_1200_bank71_block2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank71_block2
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { pin_B33 }

Check Type        Corner  Lib Pin                         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.750         1.667       0.917      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
Low Pulse Width   Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Fast    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.833       0.495      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]
High Pulse Width  Slow    RX_BITSLICE/RX_BIT_CTRL_IN[20]  n/a            0.338         0.834       0.496      BITSLICE_RX_TX_X1Y643  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_IN[20]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div2
  To Clock:  hstdm_rxclk_1200_bank71_block2_div2

Setup :            0  Failing Endpoints,  Worst Slack        1.069ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.742ns (37.494%)  route 1.237ns (62.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 5.857 - 3.334 ) 
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.001ns, distribution 1.027ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.001ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.966 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         1.028     3.994    cpm_rcv_HSTDM_4_FB1_BI3_N_8/fifo_rd_clk
    BITSLICE_RX_TX_X1Y640
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y640
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.704     4.698 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.502     5.200    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.Q_odata[3]
    SLICE_X350Y738       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     5.238 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, routed)           0.735     5.973    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X356Y739       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     3.911 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.951    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     3.951    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     3.974 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.977    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.219 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.225    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.627 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.106    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.130 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.727     5.857    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X356Y739       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[0]/C
                         clock pessimism              1.194     7.051    
                         clock uncertainty           -0.035     7.016    
    SLICE_X356Y739       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.043    cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.742ns (37.494%)  route 1.237ns (62.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 5.857 - 3.334 ) 
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.001ns, distribution 1.027ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.001ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.966 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         1.028     3.994    cpm_rcv_HSTDM_4_FB1_BI3_N_8/fifo_rd_clk
    BITSLICE_RX_TX_X1Y640
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y640
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.704     4.698 f  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.502     5.200    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.Q_odata[3]
    SLICE_X350Y738       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     5.238 f  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, routed)           0.735     5.973    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X356Y739       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     3.911 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.951    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     3.951    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     3.974 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.977    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.219 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.225    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.627 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.106    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.130 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.727     5.857    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X356Y739       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[0]/C
                         clock pessimism              1.194     7.051    
                         clock uncertainty           -0.035     7.016    
    SLICE_X356Y739       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.043    cpm_rcv_HSTDM_4_FB1_BI3_N_8/data_to_decoder[0]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -5.973    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
                            (rising edge-triggered cell RX_BITSLICE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.data_out.data_out[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns - hstdm_rxclk_1200_bank71_block2_div2 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.889ns (45.104%)  route 1.082ns (54.896%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.523ns = ( 5.857 - 3.334 ) 
    Source Clock Delay      (SCD):    3.994ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.028ns (routing 0.001ns, distribution 1.027ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.001ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.966 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         1.028     3.994    cpm_rcv_HSTDM_4_FB1_BI3_N_8/fifo_rd_clk
    BITSLICE_RX_TX_X1Y640
                         RX_BITSLICE                                  r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y640
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_FIFO_RD_CLK_Q[3])
                                                      0.704     4.698 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/Q[3]
                         net (fo=4, routed)           0.502     5.200    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.Q_odata[3]
    SLICE_X350Y738       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     5.238 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]/O
                         net (fo=2, routed)           0.522     5.760    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.XiPhy_Bitslip.dataout_wire_all_current[0]
    SLICE_X356Y739       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.147     5.907 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.rdata_all_current_e_0[0]/O
                         net (fo=1, routed)           0.058     5.965    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.rdata_all_current_e_0[0]
    SLICE_X356Y739       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.data_out.data_out[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     3.911 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.951    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     3.951    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     3.974 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.977    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.219 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.225    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.627 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.106    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.130 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.727     5.857    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X356Y739       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.data_out.data_out[0]/C
                         clock pessimism              1.194     7.051    
                         clock uncertainty           -0.035     7.016    
    SLICE_X356Y739       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.043    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.data_out.data_out[0]
  -------------------------------------------------------------------
                         required time                          7.043    
                         arrival time                          -5.965    
  -------------------------------------------------------------------
                         slack                                  1.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank71_block2_div2
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.334
Sources:            { hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
Min Period        n/a     RX_BITSLICE/FIFO_RD_CLK  n/a            1.724         3.334       1.610      BITSLICE_RX_TX_X1Y637  cpm_rcv_HSTDM_4_FB1_BI3_P_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
Low Pulse Width   Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.668       0.892      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Fast    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/FIFO_RD_CLK
High Pulse Width  Slow    RX_BITSLICE/FIFO_RD_CLK  n/a            0.776         1.666       0.890      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div4
  To Clock:  hstdm_rxclk_1200_bank71_block2_div4

Setup :            0  Failing Endpoints,  Worst Slack        3.846ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/pause_cnt[8]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/idelay_cnt_out[7]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.687ns (25.596%)  route 1.997ns (74.404%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.330 - 6.668 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    1.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.911ns (routing 0.010ns, distribution 0.901ns)
  Clock Net Delay (Destination): 0.758ns (routing 0.009ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.911     4.000    hstdm_trainer_2/rxclkdiv4
    SLICE_X353Y730       FDCE                                         r  hstdm_trainer_2/pause_cnt[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y730       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     4.096 r  hstdm_trainer_2/pause_cnt[8]/Q
                         net (fo=2, routed)           0.221     4.317    hstdm_trainer_2/pause_cnt[8]
    SLICE_X352Y730       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     4.466 f  hstdm_trainer_2/un1_pause_cnt_16_1/O
                         net (fo=1, routed)           0.223     4.689    hstdm_trainer_2/un1_pause_cnt_16_1
    SLICE_X353Y729       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     4.804 f  hstdm_trainer_2/un1_pause_cnt_16/O
                         net (fo=124, routed)         0.862     5.666    hstdm_trainer_2/pause_cntZ
    SLICE_X354Y736       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     5.815 f  hstdm_trainer_2/next_idelay_cnt_sn_m2_0_a2/O
                         net (fo=18, routed)          0.457     6.272    hstdm_trainer_2/next_bitslip_reset_1_sqmuxa
    SLICE_X352Y733       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     6.450 r  hstdm_trainer_2/next_idelay_cnt[7]/O
                         net (fo=2, routed)           0.234     6.684    hstdm_trainer_2/next_idelay_cnt[7]
    SLICE_X352Y733       FDCE                                         r  hstdm_trainer_2/idelay_cnt_out[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.758     9.330    hstdm_trainer_2/rxclkdiv4
    SLICE_X352Y733       FDCE                                         r  hstdm_trainer_2/idelay_cnt_out[7]/C
                         clock pessimism              1.209    10.539    
                         clock uncertainty           -0.035    10.504    
    SLICE_X352Y733       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    10.531    hstdm_trainer_2/idelay_cnt_out[7]
  -------------------------------------------------------------------
                         required time                         10.531    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/pause_cnt[8]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/idelay_cnt_out[7]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        2.684ns  (logic 0.687ns (25.596%)  route 1.997ns (74.404%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.330 - 6.668 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    1.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.911ns (routing 0.010ns, distribution 0.901ns)
  Clock Net Delay (Destination): 0.758ns (routing 0.009ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.911     4.000    hstdm_trainer_2/rxclkdiv4
    SLICE_X353Y730       FDCE                                         r  hstdm_trainer_2/pause_cnt[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y730       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     4.096 f  hstdm_trainer_2/pause_cnt[8]/Q
                         net (fo=2, routed)           0.221     4.317    hstdm_trainer_2/pause_cnt[8]
    SLICE_X352Y730       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     4.466 r  hstdm_trainer_2/un1_pause_cnt_16_1/O
                         net (fo=1, routed)           0.223     4.689    hstdm_trainer_2/un1_pause_cnt_16_1
    SLICE_X353Y729       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     4.804 r  hstdm_trainer_2/un1_pause_cnt_16/O
                         net (fo=124, routed)         0.862     5.666    hstdm_trainer_2/pause_cntZ
    SLICE_X354Y736       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     5.815 r  hstdm_trainer_2/next_idelay_cnt_sn_m2_0_a2/O
                         net (fo=18, routed)          0.457     6.272    hstdm_trainer_2/next_bitslip_reset_1_sqmuxa
    SLICE_X352Y733       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     6.450 f  hstdm_trainer_2/next_idelay_cnt[7]/O
                         net (fo=2, routed)           0.234     6.684    hstdm_trainer_2/next_idelay_cnt[7]
    SLICE_X352Y733       FDCE                                         f  hstdm_trainer_2/idelay_cnt_out[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.758     9.330    hstdm_trainer_2/rxclkdiv4
    SLICE_X352Y733       FDCE                                         r  hstdm_trainer_2/idelay_cnt_out[7]/C
                         clock pessimism              1.209    10.539    
                         clock uncertainty           -0.035    10.504    
    SLICE_X352Y733       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    10.531    hstdm_trainer_2/idelay_cnt_out[7]
  -------------------------------------------------------------------
                         required time                         10.531    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/pause_cnt[2]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/idelay_cnt_out[7]/D
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        2.673ns  (logic 0.717ns (26.824%)  route 1.956ns (73.176%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 9.330 - 6.668 ) 
    Source Clock Delay      (SCD):    4.000ns
    Clock Pessimism Removal (CPR):    1.209ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.911ns (routing 0.010ns, distribution 0.901ns)
  Clock Net Delay (Destination): 0.758ns (routing 0.009ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.911     4.000    hstdm_trainer_2/rxclkdiv4
    SLICE_X353Y729       FDCE                                         r  hstdm_trainer_2/pause_cnt[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y729       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     4.096 r  hstdm_trainer_2/pause_cnt[2]/Q
                         net (fo=2, routed)           0.180     4.276    hstdm_trainer_2/pause_cnt[2]
    SLICE_X352Y730       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     4.455 f  hstdm_trainer_2/un1_pause_cnt_16_1/O
                         net (fo=1, routed)           0.223     4.678    hstdm_trainer_2/un1_pause_cnt_16_1
    SLICE_X353Y729       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.115     4.793 f  hstdm_trainer_2/un1_pause_cnt_16/O
                         net (fo=124, routed)         0.862     5.655    hstdm_trainer_2/pause_cntZ
    SLICE_X354Y736       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     5.804 f  hstdm_trainer_2/next_idelay_cnt_sn_m2_0_a2/O
                         net (fo=18, routed)          0.457     6.261    hstdm_trainer_2/next_bitslip_reset_1_sqmuxa
    SLICE_X352Y733       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     6.439 r  hstdm_trainer_2/next_idelay_cnt[7]/O
                         net (fo=2, routed)           0.234     6.673    hstdm_trainer_2/next_idelay_cnt[7]
    SLICE_X352Y733       FDCE                                         r  hstdm_trainer_2/idelay_cnt_out[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.758     9.330    hstdm_trainer_2/rxclkdiv4
    SLICE_X352Y733       FDCE                                         r  hstdm_trainer_2/idelay_cnt_out[7]/C
                         clock pessimism              1.209    10.539    
                         clock uncertainty           -0.035    10.504    
    SLICE_X352Y733       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    10.531    hstdm_trainer_2/idelay_cnt_out[7]
  -------------------------------------------------------------------
                         required time                         10.531    
                         arrival time                          -6.673    
  -------------------------------------------------------------------
                         slack                                  3.857    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_rxclk_1200_bank71_block2_div4
Waveform(ns):       { 0.000 3.334 }
Period(ns):         6.668
Sources:            { hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/CLK
Min Period        n/a     RX_BITSLICE/CLK  n/a            3.195         6.668       3.473      BITSLICE_RX_TX_X1Y637  cpm_rcv_HSTDM_4_FB1_BI3_P_7/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
Low Pulse Width   Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
High Pulse Width  Fast    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y638  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.bitslice_rx_data/CLK
High Pulse Width  Slow    RX_BITSLICE/CLK  n/a            1.438         3.334       1.896      BITSLICE_RX_TX_X1Y640  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.bitslice_rx_data/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  ref_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/ref_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG_GT/I          n/a            1.499         10.000      8.501      BUFG_GT_X0Y199  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         10.000      8.501      BUFGCE_X1Y161  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_bufg_clkfb/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         10.000      8.750      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       95.270ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       49.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.270ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.898ns (20.344%)  route 3.516ns (79.656%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 98.903 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 1.074ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.978ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.077    -0.676    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X413Y542       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X413Y542       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096    -0.580 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[5]/Q
                         net (fo=78, routed)          1.180     0.600    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[5]_1
    SLICE_X407Y554       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     0.699 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[27]_i_5/O
                         net (fo=24, routed)          0.240     0.939    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]_3
    SLICE_X406Y554       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     1.117 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_10/O
                         net (fo=1, routed)           0.053     1.170    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_10_n_0
    SLICE_X406Y554       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114     1.284 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_7/O
                         net (fo=1, routed)           0.287     1.571    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv_reg[9]_2
    SLICE_X410Y556       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.750 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv[9]_i_2/O
                         net (fo=1, routed)           0.995     2.745    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/srb32_dlm\\.srb_data_rd[4]
    SLICE_X426Y531       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     2.861 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_1/O
                         net (fo=2, routed)           0.701     3.562    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[9]
    SLICE_X415Y509       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.678 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.060     3.738    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_mux[9]
    SLICE_X415Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    96.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.135    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.159 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.744    98.903    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X415Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[9]/C
                         clock pessimism              0.184    99.087    
                         clock uncertainty           -0.106    98.981    
    SLICE_X415Y509       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    99.008    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         99.008    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                 95.270    

Slack (MET) :             95.270ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        4.414ns  (logic 0.898ns (20.344%)  route 3.516ns (79.656%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 98.903 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 1.074ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.978ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.077    -0.676    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X413Y542       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X413Y542       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096    -0.580 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[5]/Q
                         net (fo=78, routed)          1.180     0.600    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[5]_1
    SLICE_X407Y554       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     0.699 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[27]_i_5/O
                         net (fo=24, routed)          0.240     0.939    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[2]_3
    SLICE_X406Y554       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.178     1.117 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_10/O
                         net (fo=1, routed)           0.053     1.170    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_10_n_0
    SLICE_X406Y554       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.114     1.284 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_7/O
                         net (fo=1, routed)           0.287     1.571    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv_reg[9]_2
    SLICE_X410Y556       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.750 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv[9]_i_2/O
                         net (fo=1, routed)           0.995     2.745    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/srb32_dlm\\.srb_data_rd[4]
    SLICE_X426Y531       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     2.861 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_1/O
                         net (fo=2, routed)           0.701     3.562    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[9]
    SLICE_X415Y509       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.678 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.060     3.738    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_mux[9]
    SLICE_X415Y509       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    96.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.135    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.159 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.744    98.903    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X415Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[9]/C
                         clock pessimism              0.184    99.087    
                         clock uncertainty           -0.106    98.981    
    SLICE_X415Y509       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    99.008    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         99.008    
                         arrival time                          -3.738    
  -------------------------------------------------------------------
                         slack                                 95.270    

Slack (MET) :             95.376ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             haps_infra_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        4.308ns  (logic 0.797ns (18.500%)  route 3.511ns (81.500%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 98.903 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 1.074ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.978ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.077    -0.676    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/haps_infra_clk7
    SLICE_X413Y542       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X413Y542       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096    -0.580 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[5]/Q
                         net (fo=78, routed)          1.087     0.507    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[5]_1
    SLICE_X408Y555       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.113     0.620 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[30]_i_5/O
                         net (fo=25, routed)          0.381     1.001    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/local_addr_reg[1]_7
    SLICE_X406Y554       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     1.178 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_7/O
                         net (fo=1, routed)           0.287     1.465    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv_reg[9]_2
    SLICE_X410Y556       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     1.644 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/din_prv[9]_i_2/O
                         net (fo=1, routed)           0.995     2.639    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/srb32_dlm\\.srb_data_rd[4]
    SLICE_X426Y531       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     2.755 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_downstream/d_sib_leaf_32/din_prv[9]_i_1/O
                         net (fo=2, routed)           0.701     3.456    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/srb32_mst\\.srb_data_rd[9]
    SLICE_X415Y509       LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.572 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout[9]_i_1__0/O
                         net (fo=1, routed)           0.060     3.632    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_mux[9]
    SLICE_X415Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    96.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.135    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.159 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.744    98.903    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/haps_infra_clk7
    SLICE_X415Y509       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[9]/C
                         clock pessimism              0.184    99.087    
                         clock uncertainty           -0.106    98.981    
    SLICE_X415Y509       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    99.008    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         99.008    
                         arrival time                          -3.632    
  -------------------------------------------------------------------
                         slack                                 95.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         100.000     98.450     RAMB36_X7Y106  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y108  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.543         50.000      49.457     RAMB36_X7Y107  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        2.487ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 pipelineReg_hstdm_training_monitor_7_infopipe_empty_out/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        7.071ns  (logic 0.096ns (1.358%)  route 6.975ns (98.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.681ns = ( 10.681 - 10.000 ) 
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.400ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.681ns
    Common Clock Delay      (CCD):   -1.987ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.613ns (routing 0.950ns, distribution 2.663ns)
  Clock Net Delay (Destination): 3.533ns (routing 0.865ns, distribution 2.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        3.613     0.844    umr2_clk
    SLR Crossing[1->0]   
    SLICE_X328Y188       FDRE                                         r  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out/C
  -------------------------------------------------------------------    -------------------
    SLICE_X328Y188       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.940 r  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out/Q
                         net (fo=1, routed)           6.975     7.915    pipe_hstdm_training_monitor_7_infopipe_empty_out
    SLR Crossing[0->2]   
    SLICE_X199Y733       FDRE                                         r  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     6.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     7.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.148 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        3.533    10.681    umr2_clk
    SLR Crossing[1->2]   
    SLICE_X199Y733       FDRE                                         r  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0/C
                         clock pessimism              0.168    10.849    
                         inter-SLR compensation      -0.400    10.449    
                         clock uncertainty           -0.074    10.376    
    SLICE_X199Y733       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    10.403    pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0
  -------------------------------------------------------------------
                         required time                         10.403    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.487ns  (required time - arrival time)
  Source:                 pipelineReg_hstdm_training_monitor_7_infopipe_empty_out/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        7.071ns  (logic 0.096ns (1.358%)  route 6.975ns (98.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.681ns = ( 10.681 - 10.000 ) 
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.400ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.681ns
    Common Clock Delay      (CCD):   -1.987ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.613ns (routing 0.950ns, distribution 2.663ns)
  Clock Net Delay (Destination): 3.533ns (routing 0.865ns, distribution 2.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        3.613     0.844    umr2_clk
    SLR Crossing[1->0]   
    SLICE_X328Y188       FDRE                                         r  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out/C
  -------------------------------------------------------------------    -------------------
    SLICE_X328Y188       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.940 f  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out/Q
                         net (fo=1, routed)           6.975     7.915    pipe_hstdm_training_monitor_7_infopipe_empty_out
    SLR Crossing[0->2]   
    SLICE_X199Y733       FDRE                                         f  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     6.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     7.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.148 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        3.533    10.681    umr2_clk
    SLR Crossing[1->2]   
    SLICE_X199Y733       FDRE                                         r  pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0/C
                         clock pessimism              0.168    10.849    
                         inter-SLR compensation      -0.400    10.449    
                         clock uncertainty           -0.074    10.376    
    SLICE_X199Y733       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    10.403    pipelineReg_hstdm_training_monitor_7_infopipe_empty_out_0
  -------------------------------------------------------------------
                         required time                         10.403    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  2.487    

Slack (MET) :             2.878ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        6.467ns  (logic 0.272ns (4.206%)  route 6.195ns (95.794%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.091ns = ( 10.091 - 10.000 ) 
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.312ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    0.091ns
    Common Clock Delay      (CCD):   -1.987ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.325ns (routing 0.950ns, distribution 2.375ns)
  Clock Net Delay (Destination): 2.943ns (routing 0.865ns, distribution 2.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        3.325     0.556    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y413       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.649 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, routed)        2.076     2.725    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_reset_o
    SLR Crossing[1->0]   
    SLICE_X386Y299       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     2.904 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1/O
                         net (fo=64, routed)          4.119     7.023    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d[1][31]_i_1_n_0
    SLR Crossing[0->1]   
    SLICE_X376Y555       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     6.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     7.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.148 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        2.943    10.091    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/sys_clk
    SLICE_X376Y555       FDRE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][10]/C
                         clock pessimism              0.168    10.259    
                         inter-SLR compensation      -0.312     9.948    
                         clock uncertainty           -0.074     9.874    
    SLICE_X376Y555       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     9.901    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/tx_data_d_reg[1][10]
  -------------------------------------------------------------------
                         required time                          9.901    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                  2.878    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y25  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y24  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[0].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTYE4_CHANNEL_X0Y5   sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_snps_axd_l1_dtdpipe_uFPGA/CH_GEN[1].u_snps_axd_aurora/u_snps_axd_vu19p_aurora_2l_12G/inst/snps_axd_vu19p_aurora_2l_12G_core_i/snps_axd_vu19p_aurora_2l_12G_wrapper_i/snps_axd_vu19p_aurora_2l_12G_multi_gt_i/snps_axd_vu19p_aurora_2l_12G_gt_i/inst/gen_gtwizard_gtye4_top.snps_axd_vu19p_aurora_2l_12G_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[16].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X0Y36            hstdm_clkgen_1200_bank37/hstdm_plle3/CLKIN
Max Period        n/a     PLLE4_ADV/CLKIN       n/a            14.286        10.000      4.286      PLL_X0Y38            hstdm_clkgen_1200_bank38/hstdm_plle3/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y36            hstdm_clkgen_1200_bank37/hstdm_plle3/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y34            hstdm_clkgen_1200_bank36/hstdm_plle3/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN       n/a            3.500         5.000       1.500      PLL_X0Y36            hstdm_clkgen_1200_bank37/hstdm_plle3/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank36_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank36_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank36_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X0Y34                hstdm_clkgen_1200_bank36/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y140  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank37_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank37_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank37_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank37/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X0Y36                hstdm_clkgen_1200_bank37/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y148  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank38_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank38_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank38_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank38/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X0Y38                hstdm_clkgen_1200_bank38/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X0Y156  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank60_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank60_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y10  hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y8   hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y9   hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.991ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
Waveform(ns):       { 1.667 3.333 }
Period(ns):         3.333
Sources:            { hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[2].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[3].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[5].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[6].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT0[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT1[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT3[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25] hstdm_bitslice_ctrl_bank60/NIBBLE[7].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT5[25] }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y102  cpm_snd_HSTDM_4_FB1_B2_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            1.502         3.333       1.831      BITSLICE_RX_TX_X1Y93   cpm_snd_HSTDM_4_FB1_B2_A_2/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y102  cpm_snd_HSTDM_4_FB1_B2_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y101  cpm_snd_HSTDM_4_FB1_B2_A_10/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[25]  n/a            0.676         1.667       0.991      BITSLICE_RX_TX_X1Y102  cpm_snd_HSTDM_4_FB1_B2_A_11/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank69_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank69_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank69_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X1Y20               hstdm_clkgen_1200_bank69/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y85  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclk_1200_bank71_clkoutphy_net
  To Clock:  hstdm_txclk_1200_bank71_clkoutphy_net

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclk_1200_bank71_clkoutphy_net
Waveform(ns):       { 0.000 0.417 }
Period(ns):         0.833
Sources:            { hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a            0.400         0.833       0.433      BITSLICE_CONTROL_X1Y99  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a            0.333         0.833       0.500      PLL_X1Y24               hstdm_clkgen_1200_bank71/hstdm_plle3/CLKOUTPHY
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y99  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y98  hstdm_bitslice_ctrl_bank71/NIBBLE[2].BITSLICE_CTRL.bitslice_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a            0.188         0.417       0.229      BITSLICE_CONTROL_X1Y99  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local
  To Clock:  hstdm_txclkdiv2_local

Setup :            0  Failing Endpoints,  Worst Slack        1.881ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local rise@3.333ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.314ns (25.100%)  route 0.937ns (74.900%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 4.005 - 3.333 ) 
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.882ns (routing 0.001ns, distribution 0.881ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.001ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.882     0.927    cpm_snd_HSTDM_4_FB1_B2_B_2/txclkdiv2
    SLICE_X365Y83        FDCE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X365Y83        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.025 f  cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/Q
                         net (fo=4, routed)           0.113     1.138    cpm_snd_HSTDM_4_FB1_B2_B_2/txctrl_sync[1]
    SLICE_X365Y84        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     1.256 r  cpm_snd_HSTDM_4_FB1_B2_B_2/un3_data_in_mux[2]/O
                         net (fo=1, routed)           0.188     1.444    cpm_snd_HSTDM_4_FB1_B2_B_2/data_in_mux[2]
    SLICE_X365Y84        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.542 r  cpm_snd_HSTDM_4_FB1_B2_B_2/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, routed)           0.636     2.178    cpm_snd_HSTDM_4_FB1_B2_B_2/data_to_serdes[2]
    SLICE_X349Y94        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     5.416    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     0.229 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     0.458    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.482 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        2.945     3.427    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     3.037 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     3.288    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.312 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.693     4.005    cpm_snd_HSTDM_4_FB1_B2_B_2/txclkdiv2
    SLICE_X349Y94        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]/C
                         clock pessimism              0.086     4.091    
                         clock uncertainty           -0.059     4.032    
    SLICE_X349Y94        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.059    cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local rise@3.333ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.314ns (25.100%)  route 0.937ns (74.900%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.672ns = ( 4.005 - 3.333 ) 
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.882ns (routing 0.001ns, distribution 0.881ns)
  Clock Net Delay (Destination): 0.693ns (routing 0.001ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.882     0.927    cpm_snd_HSTDM_4_FB1_B2_B_2/txclkdiv2
    SLICE_X365Y83        FDCE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X365Y83        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     1.025 r  cpm_snd_HSTDM_4_FB1_B2_B_2/ar_tx_ctrl1.R1/Q
                         net (fo=4, routed)           0.113     1.138    cpm_snd_HSTDM_4_FB1_B2_B_2/txctrl_sync[1]
    SLICE_X365Y84        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.118     1.256 f  cpm_snd_HSTDM_4_FB1_B2_B_2/un3_data_in_mux[2]/O
                         net (fo=1, routed)           0.188     1.444    cpm_snd_HSTDM_4_FB1_B2_B_2/data_in_mux[2]
    SLICE_X365Y84        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.542 f  cpm_snd_HSTDM_4_FB1_B2_B_2/training_bit_gen_inst.data_to_serdes[2]/O
                         net (fo=1, routed)           0.636     2.178    cpm_snd_HSTDM_4_FB1_B2_B_2/data_to_serdes[2]
    SLICE_X349Y94        FDRE                                         f  cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     5.416    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     0.229 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     0.458    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.482 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        2.945     3.427    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     3.037 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     3.288    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.312 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.693     4.005    cpm_snd_HSTDM_4_FB1_B2_B_2/txclkdiv2
    SLICE_X349Y94        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]/C
                         clock pessimism              0.086     4.091    
                         clock uncertainty           -0.059     4.032    
    SLICE_X349Y94        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.059    cpm_snd_HSTDM_4_FB1_B2_B_2/tx_core.FF.data_in[2]
  -------------------------------------------------------------------
                         required time                          4.059    
                         arrival time                          -2.178    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.894ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[0].scrambler.shift[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[0].scrambler.shift[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (hstdm_txclkdiv2_local rise@3.333ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.096ns (6.967%)  route 1.282ns (93.033%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
    Destination Clock:    -0.833ns
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.718ns = ( 4.051 - 3.333 ) 
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.863ns (routing 0.001ns, distribution 0.862ns)
  Clock Net Delay (Destination): 0.739ns (routing 0.001ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.863     0.908    cpm_snd_HSTDM_4_FB1_B2_A_5/txclkdiv2
    SLICE_X354Y110       FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[0].scrambler.shift[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y110       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     1.004 r  cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[0].scrambler.shift[0]/Q
                         net (fo=1, routed)           1.282     2.286    cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[0].scrambler.shift[0]
    SLICE_X354Y110       FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[0].scrambler.shift[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclkdiv2_local rise edge)
                                                      3.333     3.333 r  
    GTYE4_COMMON_X0Y8                                 0.000     3.333 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     3.333    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     3.497 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     3.579    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     3.701 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     5.416    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     0.229 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     0.458    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.482 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        2.945     3.427    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.389     3.037 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.251     3.288    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.312 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.739     4.051    cpm_snd_HSTDM_4_FB1_B2_A_5/txclkdiv2
    SLICE_X354Y110       FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[0].scrambler.shift[1]/C
                         clock pessimism              0.161     4.213    
                         clock uncertainty           -0.059     4.154    
    SLICE_X354Y110       FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     4.181    cpm_snd_HSTDM_4_FB1_B2_A_5/training_bit_gen_inst.BIT[0].scrambler.shift[1]
  -------------------------------------------------------------------
                         required time                          4.181    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                  1.894    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hstdm_txclkdiv2_local
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         3.333       1.834      BUFGCE_X1Y38    hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/I
Min Period        n/a     PLLE4_ADV/CLKOUT1  n/a            1.499         3.333       1.834      PLL_X1Y2        hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
Min Period        n/a     FDCE/C             n/a            0.550         3.333       2.783      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
Low Pulse Width   Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
Low Pulse Width   Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R1/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
High Pulse Width  Fast    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R0/C
High Pulse Width  Slow    FDCE/C             n/a            0.275         1.667       1.392      SLICE_X354Y117  cpm_snd_HSTDM_4_FB1_B2_A_10/ar_tx_ctrl0.R1/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_160
  To Clock:  haps_infra_clk_160

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_160
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I            n/a            1.499         6.250       4.751      BUFGCE_X1Y160  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout1_buf/I
Min Period  n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         6.250       5.000      MMCM_X1Y6      sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_200
  To Clock:  haps_infra_clk_200

Setup :            0  Failing Endpoints,  Worst Slack        3.410ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.484ns (32.202%)  route 1.019ns (67.798%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.065ns = ( 3.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.066ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.968ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.787    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.759 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         2.028    -0.731    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X427Y534       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y534       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097    -0.634 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[5]/Q
                         net (fo=3, routed)           0.288    -0.346    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[5]
    SLICE_X427Y534       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147    -0.199 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2/O
                         net (fo=6, routed)           0.248     0.049    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2_n_0
    SLICE_X429Y535       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     0.115 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2/O
                         net (fo=5, routed)           0.425     0.540    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2_n_0
    SLICE_X427Y538       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     0.714 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_1/O
                         net (fo=1, routed)           0.058     0.772    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt0[15]
    SLICE_X427Y538       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     7.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.187     1.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.133    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.157 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.778     3.935    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X427Y538       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/C
                         clock pessimism              0.287     4.223    
                         clock uncertainty           -0.067     4.156    
    SLICE_X427Y538       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.183    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.183    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.484ns (32.202%)  route 1.019ns (67.798%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.065ns = ( 3.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.066ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.968ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.787    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.759 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         2.028    -0.731    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X427Y534       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y534       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097    -0.634 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[5]/Q
                         net (fo=3, routed)           0.288    -0.346    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[5]
    SLICE_X427Y534       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147    -0.199 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2/O
                         net (fo=6, routed)           0.248     0.049    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2_n_0
    SLICE_X429Y535       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     0.115 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2/O
                         net (fo=5, routed)           0.425     0.540    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2_n_0
    SLICE_X427Y538       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     0.714 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_1/O
                         net (fo=1, routed)           0.058     0.772    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt0[15]
    SLICE_X427Y538       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     7.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.187     1.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.133    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.157 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.778     3.935    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X427Y538       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/C
                         clock pessimism              0.287     4.223    
                         clock uncertainty           -0.067     4.156    
    SLICE_X427Y538       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.183    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.183    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  3.410    

Slack (MET) :             3.410ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by haps_infra_clk_200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             haps_infra_clk_200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (haps_infra_clk_200 rise@5.000ns - haps_infra_clk_200 rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.484ns (32.202%)  route 1.019ns (67.798%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.065ns = ( 3.935 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 1.066ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.968ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_200 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.268    -2.787    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.759 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         2.028    -0.731    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X427Y534       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X427Y534       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097    -0.634 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[5]/Q
                         net (fo=3, routed)           0.288    -0.346    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[5]
    SLICE_X427Y534       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147    -0.199 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2/O
                         net (fo=6, routed)           0.248     0.049    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[10]_i_2_n_0
    SLICE_X429Y535       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.066     0.115 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2/O
                         net (fo=5, routed)           0.425     0.540    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_2_n_0
    SLICE_X427Y538       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.174     0.714 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt[15]_i_1/O
                         net (fo=1, routed)           0.058     0.772    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt0[15]
    SLICE_X427Y538       FDRE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_200 rise edge)
                                                      5.000     5.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     5.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     5.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     5.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     5.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     7.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -5.187     1.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.238     2.133    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out4_clk_wiz_0
    BUFGCE_X1Y154        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.157 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=166, routed)         1.778     3.935    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/freq_reg[19]_1
    SLICE_X427Y538       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]/C
                         clock pessimism              0.287     4.223    
                         clock uncertainty           -0.067     4.156    
    SLICE_X427Y538       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.183    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/multi_freq_core[0].freq_core_inst/clk_dv_posedge_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          4.183    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                  3.410    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         5.000       3.501      BUFGCE_X1Y154   sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout4_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT3  n/a            1.250         5.000       3.750      MMCM_X1Y6       sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.550         5.000       4.450      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y563  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X427Y562  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/sys_idel_dv_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         2.500       2.225      SLICE_X428Y563  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/freq/counter_cascade_0/counter_last_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :            0  Failing Endpoints,  Worst Slack       17.798ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.798ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.749ns (37.600%)  route 1.243ns (62.400%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 19.015 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.087ns (routing 0.824ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.750ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.783    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.755 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.087    -0.668    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X343Y442       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X343Y442       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098    -0.570 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/Q
                         net (fo=4, routed)           0.181    -0.389    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt[12]
    SLICE_X343Y442       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    -0.241 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_7/O
                         net (fo=1, routed)           0.253     0.012    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_7_n_0
    SLICE_X343Y442       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     0.112 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_5/O
                         net (fo=2, routed)           0.219     0.331    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_5_n_0
    SLICE_X344Y443       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.446 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout[0]_i_2/O
                         net (fo=2, routed)           0.109     0.555    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_payload_cnt_reg[0]
    SLICE_X344Y443       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     0.669 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_payload_cnt[14]_i_1/O
                         net (fo=18, routed)          0.261     0.930    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/nxt_payload_cnt
    SLICE_X344Y443       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     1.104 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/FSM_sequential_reg_state[1]_i_1/O
                         net (fo=2, routed)           0.220     1.324    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx_n_1
    SLICE_X345Y443       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    16.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.134    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.158 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.857    19.015    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X345Y443       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state_reg[0]/C
                         clock pessimism              0.230    19.246    
                         clock uncertainty           -0.082    19.164    
    SLICE_X345Y443       FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    19.122    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                 17.798    

Slack (MET) :             17.798ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.749ns (37.600%)  route 1.243ns (62.400%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 19.015 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.087ns (routing 0.824ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.750ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.783    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.755 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.087    -0.668    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X343Y442       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X343Y442       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098    -0.570 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/Q
                         net (fo=4, routed)           0.181    -0.389    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt[12]
    SLICE_X343Y442       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    -0.241 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_7/O
                         net (fo=1, routed)           0.253     0.012    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_7_n_0
    SLICE_X343Y442       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     0.112 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_5/O
                         net (fo=2, routed)           0.219     0.331    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_5_n_0
    SLICE_X344Y443       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.446 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout[0]_i_2/O
                         net (fo=2, routed)           0.109     0.555    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_payload_cnt_reg[0]
    SLICE_X344Y443       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     0.669 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_payload_cnt[14]_i_1/O
                         net (fo=18, routed)          0.261     0.930    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/nxt_payload_cnt
    SLICE_X344Y443       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     1.104 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/FSM_sequential_reg_state[1]_i_1/O
                         net (fo=2, routed)           0.220     1.324    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx_n_1
    SLICE_X345Y443       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    16.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.134    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.158 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.857    19.015    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X345Y443       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state_reg[0]/C
                         clock pessimism              0.230    19.246    
                         clock uncertainty           -0.082    19.164    
    SLICE_X345Y443       FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    19.122    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                 17.798    

Slack (MET) :             17.844ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             haps_infra_clk_50_2_sync
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.749ns (37.190%)  route 1.265ns (62.810%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 19.015 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.087ns (routing 0.824ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.857ns (routing 0.750ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.783    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.755 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.087    -0.668    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X343Y442       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X343Y442       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098    -0.570 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt_reg[12]/Q
                         net (fo=4, routed)           0.181    -0.389    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_curr_cnt[12]
    SLICE_X343Y442       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148    -0.241 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_7/O
                         net (fo=1, routed)           0.253     0.012    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_7_n_0
    SLICE_X343Y442       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.100     0.112 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_5/O
                         net (fo=2, routed)           0.219     0.331    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state[1]_i_5_n_0
    SLICE_X344Y443       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.446 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_dataout[0]_i_2/O
                         net (fo=2, routed)           0.109     0.555    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_payload_cnt_reg[0]
    SLICE_X344Y443       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.114     0.669 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/reg_payload_cnt[14]_i_1/O
                         net (fo=18, routed)          0.261     0.930    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/nxt_payload_cnt
    SLICE_X344Y443       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     1.104 r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx/FSM_sequential_reg_state[1]_i_1/O
                         net (fo=2, routed)           0.242     1.346    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/sync_gpio_rx_n_1
    SLICE_X344Y443       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    16.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.134    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.158 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.857    19.015    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X344Y443       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state_reg[1]/C
                         clock pessimism              0.299    19.314    
                         clock uncertainty           -0.082    19.233    
    SLICE_X344Y443       FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    19.191    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/FSM_sequential_reg_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.191    
                         arrival time                          -1.346    
  -------------------------------------------------------------------
                         slack                                 17.844    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_50_2_sync
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     GTYE4_CHANNEL/DRPCLK  n/a            4.000         20.000      16.000     GTYE4_CHANNEL_X0Y34  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y32  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTYE4_CHANNEL/DRPCLK  n/a            1.800         10.000      8.200      GTYE4_CHANNEL_X0Y33  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :            0  Failing Endpoints,  Worst Slack        3.162ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.521ns (12.464%)  route 3.659ns (87.536%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 6.959 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.034ns (routing 0.731ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.666ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       2.034    -0.730    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/haps_infra_clk2
    SLICE_X413Y552       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X413Y552       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.631 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep/Q
                         net (fo=143, routed)         1.541     0.910    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep_n_0
    SLICE_X421Y547       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.092 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg[20]_i_1/O
                         net (fo=3, routed)           0.117     1.209    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/umr3_d_sib_tdata[20]
    SLICE_X420Y547       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     1.247 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core_i_292/O
                         net (fo=1, routed)           0.546     1.793    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core_i_292_n_0
    SLICE_X417Y547       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.857 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core_i_287/O
                         net (fo=2, routed)           0.305     2.162    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/I_srb_bridge/srb_bridge_sib/srb_bridge_sib_downstream/sib_filter/addr_ok__0
    SLICE_X413Y551       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.202 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core_i_267/O
                         net (fo=2, routed)           0.285     2.487    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X408Y548       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.585 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=63, routed)          0.865     3.450    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X7Y107        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187     4.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.128    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.152 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.807     6.959    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X7Y107        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.158     7.117    
                         clock uncertainty           -0.071     7.046    
    RAMB36_X7Y107        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[3])
                                                     -0.434     6.612    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -3.450    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.521ns (12.464%)  route 3.659ns (87.536%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 6.959 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.034ns (routing 0.731ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.666ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       2.034    -0.730    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/haps_infra_clk2
    SLICE_X413Y552       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X413Y552       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.631 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep/Q
                         net (fo=143, routed)         1.541     0.910    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep_n_0
    SLICE_X421Y547       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.092 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg[20]_i_1/O
                         net (fo=3, routed)           0.117     1.209    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/umr3_d_sib_tdata[20]
    SLICE_X420Y547       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     1.247 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core_i_292/O
                         net (fo=1, routed)           0.546     1.793    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core_i_292_n_0
    SLICE_X417Y547       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.857 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core_i_287/O
                         net (fo=2, routed)           0.305     2.162    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/I_srb_bridge/srb_bridge_sib/srb_bridge_sib_downstream/sib_filter/addr_ok__0
    SLICE_X413Y551       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.202 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core_i_267/O
                         net (fo=2, routed)           0.285     2.487    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X408Y548       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.585 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=63, routed)          0.865     3.450    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X7Y107        RAMB36E2                                     f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187     4.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.128    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.152 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.807     6.959    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X7Y107        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.158     7.117    
                         clock uncertainty           -0.071     7.046    
    RAMB36_X7Y107        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[3])
                                                     -0.434     6.612    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -3.450    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E2 clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             haps_infra_clk_umr3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.521ns (12.479%)  route 3.654ns (87.521%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.041ns = ( 6.959 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.034ns (routing 0.731ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.666ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       2.034    -0.730    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/haps_infra_clk2
    SLICE_X413Y552       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X413Y552       FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.631 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep/Q
                         net (fo=143, routed)         1.541     0.910    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/FSM_onehot_gen_state_reg[0]_rep_n_0
    SLICE_X421Y547       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     1.092 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/tdata_int_reg[20]_i_1/O
                         net (fo=3, routed)           0.117     1.209    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/umr3_d_sib_tdata[20]
    SLICE_X420Y547       LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.038     1.247 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core_i_292/O
                         net (fo=1, routed)           0.546     1.793    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core_i_292_n_0
    SLICE_X417Y547       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.064     1.857 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core_i_287/O
                         net (fo=2, routed)           0.305     2.162    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/I_srb_bridge/srb_bridge_sib/srb_bridge_sib_downstream/sib_filter/addr_ok__0
    SLICE_X413Y551       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     2.202 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_umr3_sib_interface/I_umr3_sib_interface_sv/dut_sib_gen/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core_i_267/O
                         net (fo=2, routed)           0.285     2.487    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X408Y548       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.585 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_2/O
                         net (fo=63, routed)          0.860     3.445    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/E[0]
    RAMB36_X7Y107        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187     4.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.128    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.152 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.807     6.959    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X7Y107        RAMB36E2                                     r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.158     7.117    
                         clock uncertainty           -0.071     7.046    
    RAMB36_X7Y107        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_WEBWE[1])
                                                     -0.434     6.612    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_sib2srb/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  3.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         haps_infra_clk_umr3
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y182   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y182   haps_system_memory/memory_core.memory_inst_memory_inst_0_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         8.000       6.261      RAMB18_X7Y164   hstdm_memory/memory_core.memory_inst_memory_inst_0_0/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         4.000       3.427      SLICE_X391Y411  hstdm_controller/TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      194.160ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.160ns  (required time - arrival time)
  Source:                 MEMREADMEM
                            (input port)
  Destination:            stall_aptn_s
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            208.300ns  (MaxDelay Path 208.300ns)
  Data Path Delay:        14.140ns  (logic 1.629ns (11.522%)  route 12.511ns (88.478%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 208.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B49                                               0.000     0.000 r  MEMREADMEM (IN)
                         net (fo=0)                   0.000     0.000    MEMREADMEM_ibuf/I
    B49                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.559     0.559 r  MEMREADMEM_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.559    MEMREADMEM_ibuf/OUT
    B49                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.559 r  MEMREADMEM_ibuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.697     2.256    dut_inst/hazard1/MEMREADMEM
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.354 r  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, routed)          10.814    13.168    stall_aptn_s_c
    SLR Crossing[3->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    14.140 r  stall_aptn_s_obuf/O
                         net (fo=0)                   0.000    14.140    stall_aptn_s
    BK44                                                              r  stall_aptn_s (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  208.300   208.300    
                         output delay                -0.000   208.300    
  -------------------------------------------------------------------
                         required time                        208.300    
                         arrival time                         -14.140    
  -------------------------------------------------------------------
                         slack                                194.160    

Slack (MET) :             194.160ns  (required time - arrival time)
  Source:                 MEMREADMEM
                            (input port)
  Destination:            stall_aptn_s
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            208.300ns  (MaxDelay Path 208.300ns)
  Data Path Delay:        14.140ns  (logic 1.629ns (11.522%)  route 12.511ns (88.478%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 208.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B49                                               0.000     0.000 r  MEMREADMEM (IN)
                         net (fo=0)                   0.000     0.000    MEMREADMEM_ibuf/I
    B49                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.559     0.559 r  MEMREADMEM_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.559    MEMREADMEM_ibuf/OUT
    B49                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.559 r  MEMREADMEM_ibuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.697     2.256    dut_inst/hazard1/MEMREADMEM
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.354 r  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, routed)          10.814    13.168    stall_aptn_s_c
    SLR Crossing[3->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    14.140 r  stall_aptn_s_obuf/O
                         net (fo=0)                   0.000    14.140    stall_aptn_s
    BK44                                                              r  stall_aptn_s (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  208.300   208.300    
                         output delay                -0.000   208.300    
  -------------------------------------------------------------------
                         required time                        208.300    
                         arrival time                         -14.140    
  -------------------------------------------------------------------
                         slack                                194.160    

Slack (MET) :             194.160ns  (required time - arrival time)
  Source:                 MEMREADMEM
                            (input port)
  Destination:            stall_aptn_s
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            208.300ns  (MaxDelay Path 208.300ns)
  Data Path Delay:        14.140ns  (logic 1.629ns (11.522%)  route 12.511ns (88.478%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 208.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B49                                               0.000     0.000 f  MEMREADMEM (IN)
                         net (fo=0)                   0.000     0.000    MEMREADMEM_ibuf/I
    B49                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.559     0.559 f  MEMREADMEM_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.559    MEMREADMEM_ibuf/OUT
    B49                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.559 f  MEMREADMEM_ibuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.697     2.256    dut_inst/hazard1/MEMREADMEM
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.354 f  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, routed)          10.814    13.168    stall_aptn_s_c
    SLR Crossing[3->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972    14.140 f  stall_aptn_s_obuf/O
                         net (fo=0)                   0.000    14.140    stall_aptn_s
    BK44                                                              f  stall_aptn_s (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  208.300   208.300    
                         output delay                -0.000   208.300    
  -------------------------------------------------------------------
                         required time                        208.300    
                         arrival time                         -14.140    
  -------------------------------------------------------------------
                         slack                                194.160    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      480.526ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             480.526ns  (required time - arrival time)
  Source:                 dut_inst/idex1/writeregister_out[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            stall_aptn_s
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            500.000ns  (System_FB1_uB rise@1000.000ns - clk rise@500.000ns)
  Data Path Delay:        13.638ns  (logic 1.682ns (12.334%)  route 11.956ns (87.666%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.811ns = ( 505.811 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.609ns (routing 1.532ns, distribution 3.077ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789   500.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   500.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335   501.174    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   501.202 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         4.609   505.811    dut_inst/idex1/clk
    SLR Crossing[2->3]   
    SLICE_X1Y1064        FDCE                                         r  dut_inst/idex1/writeregister_out[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1064        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098   505.909 r  dut_inst/idex1/writeregister_out[1]/Q
                         net (fo=3, routed)           0.252   506.161    dut_inst/hazard1/WREX[1]
    SLICE_X1Y1064        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182   506.343 f  dut_inst/hazard1/un1_wr_ex_1_NE_1/O
                         net (fo=1, routed)           0.112   506.455    dut_inst/hazard1/un1_wr_ex_1_NE_1
    SLICE_X1Y1062        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100   506.555 f  dut_inst/hazard1/un1_wr_ex_1_NE_2/O
                         net (fo=1, routed)           0.662   507.217    dut_inst/hazard1/un1_wr_ex_1_NE_2
    SLICE_X1Y1013        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182   507.399 r  dut_inst/hazard1/un1_memread_ex/O
                         net (fo=9, routed)           0.116   507.515    dut_inst/hazard1/un1_memread_ex_1z
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148   507.663 r  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, routed)          10.814   518.477    stall_aptn_s_c
    SLR Crossing[3->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972   519.449 r  stall_aptn_s_obuf/O
                         net (fo=0)                   0.000   519.449    stall_aptn_s
    BK44                                                              r  stall_aptn_s (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uB rise edge)
                                                   1000.000  1000.000 r  
                         ideal clock network latency
                                                      0.000  1000.000    
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.025   999.975    
                         output delay                -0.000   999.975    
  -------------------------------------------------------------------
                         required time                        999.975    
                         arrival time                        -519.449    
  -------------------------------------------------------------------
                         slack                                480.526    

Slack (MET) :             480.526ns  (required time - arrival time)
  Source:                 dut_inst/idex1/writeregister_out[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            stall_aptn_s
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            500.000ns  (System_FB1_uB rise@1000.000ns - clk rise@500.000ns)
  Data Path Delay:        13.638ns  (logic 1.682ns (12.334%)  route 11.956ns (87.666%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.811ns = ( 505.811 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.609ns (routing 1.532ns, distribution 3.077ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789   500.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   500.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335   501.174    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   501.202 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         4.609   505.811    dut_inst/idex1/clk
    SLR Crossing[2->3]   
    SLICE_X1Y1064        FDCE                                         r  dut_inst/idex1/writeregister_out[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1064        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098   505.909 f  dut_inst/idex1/writeregister_out[1]/Q
                         net (fo=3, routed)           0.252   506.161    dut_inst/hazard1/WREX[1]
    SLICE_X1Y1064        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182   506.343 f  dut_inst/hazard1/un1_wr_ex_1_NE_1/O
                         net (fo=1, routed)           0.112   506.455    dut_inst/hazard1/un1_wr_ex_1_NE_1
    SLICE_X1Y1062        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100   506.555 f  dut_inst/hazard1/un1_wr_ex_1_NE_2/O
                         net (fo=1, routed)           0.662   507.217    dut_inst/hazard1/un1_wr_ex_1_NE_2
    SLICE_X1Y1013        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182   507.399 r  dut_inst/hazard1/un1_memread_ex/O
                         net (fo=9, routed)           0.116   507.515    dut_inst/hazard1/un1_memread_ex_1z
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148   507.663 r  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, routed)          10.814   518.477    stall_aptn_s_c
    SLR Crossing[3->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972   519.449 r  stall_aptn_s_obuf/O
                         net (fo=0)                   0.000   519.449    stall_aptn_s
    BK44                                                              r  stall_aptn_s (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uB rise edge)
                                                   1000.000  1000.000 r  
                         ideal clock network latency
                                                      0.000  1000.000    
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.025   999.975    
                         output delay                -0.000   999.975    
  -------------------------------------------------------------------
                         required time                        999.975    
                         arrival time                        -519.449    
  -------------------------------------------------------------------
                         slack                                480.526    

Slack (MET) :             480.526ns  (required time - arrival time)
  Source:                 dut_inst/idex1/writeregister_out[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            stall_aptn_s
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            500.000ns  (System_FB1_uB rise@1000.000ns - clk rise@500.000ns)
  Data Path Delay:        13.638ns  (logic 1.682ns (12.334%)  route 11.956ns (87.666%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -5.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Source Clock Delay      (SCD):    5.811ns = ( 505.811 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.609ns (routing 1.532ns, distribution 3.077ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789   500.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050   500.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335   501.174    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   501.202 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         4.609   505.811    dut_inst/idex1/clk
    SLR Crossing[2->3]   
    SLICE_X1Y1064        FDCE                                         r  dut_inst/idex1/writeregister_out[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1064        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098   505.909 r  dut_inst/idex1/writeregister_out[1]/Q
                         net (fo=3, routed)           0.252   506.161    dut_inst/hazard1/WREX[1]
    SLICE_X1Y1064        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182   506.343 r  dut_inst/hazard1/un1_wr_ex_1_NE_1/O
                         net (fo=1, routed)           0.112   506.455    dut_inst/hazard1/un1_wr_ex_1_NE_1
    SLICE_X1Y1062        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.100   506.555 r  dut_inst/hazard1/un1_wr_ex_1_NE_2/O
                         net (fo=1, routed)           0.662   507.217    dut_inst/hazard1/un1_wr_ex_1_NE_2
    SLICE_X1Y1013        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182   507.399 f  dut_inst/hazard1/un1_memread_ex/O
                         net (fo=9, routed)           0.116   507.515    dut_inst/hazard1/un1_memread_ex_1z
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148   507.663 f  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, routed)          10.814   518.477    stall_aptn_s_c
    SLR Crossing[3->0]   
    BK44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.972   519.449 f  stall_aptn_s_obuf/O
                         net (fo=0)                   0.000   519.449    stall_aptn_s
    BK44                                                              f  stall_aptn_s (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock System_FB1_uB rise edge)
                                                   1000.000  1000.000 r  
                         ideal clock network latency
                                                      0.000  1000.000    
                         clock pessimism              0.000  1000.000    
                         clock uncertainty           -0.025   999.975    
                         output delay                -0.000   999.975    
  -------------------------------------------------------------------
                         required time                        999.975    
                         arrival time                        -519.449    
  -------------------------------------------------------------------
                         slack                                480.526    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div2
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      306.809ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             306.809ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            319.700ns  (MaxDelay Path 319.700ns)
  Data Path Delay:        12.891ns  (logic 1.283ns (9.954%)  route 11.608ns (90.046%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 319.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1052                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1052        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/Q
                         net (fo=1, routed)           0.530     0.626    dut_inst/adder2/PCID[60]
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.211     0.837 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    11.915    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    12.891 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    12.891    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  319.700   319.700    
                         output delay                -0.000   319.700    
  -------------------------------------------------------------------
                         required time                        319.700    
                         arrival time                         -12.891    
  -------------------------------------------------------------------
                         slack                                306.809    

Slack (MET) :             306.809ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            319.700ns  (MaxDelay Path 319.700ns)
  Data Path Delay:        12.891ns  (logic 1.283ns (9.954%)  route 11.608ns (90.046%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 319.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1052                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1052        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/Q
                         net (fo=1, routed)           0.530     0.626    dut_inst/adder2/PCID[60]
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.211     0.837 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    11.915    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    12.891 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    12.891    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  319.700   319.700    
                         output delay                -0.000   319.700    
  -------------------------------------------------------------------
                         required time                        319.700    
                         arrival time                         -12.891    
  -------------------------------------------------------------------
                         slack                                306.809    

Slack (MET) :             306.809ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            319.700ns  (MaxDelay Path 319.700ns)
  Data Path Delay:        12.891ns  (logic 1.283ns (9.954%)  route 11.608ns (90.046%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 319.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1052                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1052        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.data_out.data_out[0]/Q
                         net (fo=1, routed)           0.530     0.626    dut_inst/adder2/PCID[60]
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.211     0.837 f  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    11.915    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    12.891 f  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    12.891    ADDOUTID_aptn_s[63]
    BN44                                                              f  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  319.700   319.700    
                         output delay                -0.000   319.700    
  -------------------------------------------------------------------
                         required time                        319.700    
                         arrival time                         -12.891    
  -------------------------------------------------------------------
                         slack                                306.809    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div2
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      311.497ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             311.497ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            325.200ns  (MaxDelay Path 325.200ns)
  Data Path Delay:        13.703ns  (logic 1.420ns (10.363%)  route 12.283ns (89.636%))
  Logic Levels:           4  (CARRY8=3 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 325.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1112                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/C
    SLICE_X1Y1112        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/Q
                         net (fo=1, routed)           1.149     1.244    dut_inst/adder2/PCID[46]
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.441 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     1.469    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.492 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     1.520    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     1.649 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    12.727    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    13.703 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    13.703    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  325.200   325.200    
                         output delay                -0.000   325.200    
  -------------------------------------------------------------------
                         required time                        325.200    
                         arrival time                         -13.703    
  -------------------------------------------------------------------
                         slack                                311.497    

Slack (MET) :             311.497ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            325.200ns  (MaxDelay Path 325.200ns)
  Data Path Delay:        13.703ns  (logic 1.420ns (10.363%)  route 12.283ns (89.636%))
  Logic Levels:           4  (CARRY8=3 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 325.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1112                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/C
    SLICE_X1Y1112        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 f  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/Q
                         net (fo=1, routed)           1.149     1.244    dut_inst/adder2/PCID[46]
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.441 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     1.469    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.492 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     1.520    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     1.649 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    12.727    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    13.703 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    13.703    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  325.200   325.200    
                         output delay                -0.000   325.200    
  -------------------------------------------------------------------
                         required time                        325.200    
                         arrival time                         -13.703    
  -------------------------------------------------------------------
                         slack                                311.497    

Slack (MET) :             311.497ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            325.200ns  (MaxDelay Path 325.200ns)
  Data Path Delay:        13.703ns  (logic 1.420ns (10.363%)  route 12.283ns (89.636%))
  Logic Levels:           4  (CARRY8=3 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 325.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1112                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/C
    SLICE_X1Y1112        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/Q
                         net (fo=1, routed)           1.149     1.244    dut_inst/adder2/PCID[46]
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.441 f  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     1.469    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.492 f  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     1.520    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     1.649 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    12.727    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    13.703 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    13.703    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  325.200   325.200    
                         output delay                -0.000   325.200    
  -------------------------------------------------------------------
                         required time                        325.200    
                         arrival time                         -13.703    
  -------------------------------------------------------------------
                         slack                                311.497    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div2
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      312.653ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             312.653ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            327.000ns  (MaxDelay Path 327.000ns)
  Data Path Delay:        14.347ns  (logic 1.415ns (9.863%)  route 12.932ns (90.137%))
  Logic Levels:           6  (CARRY8=5 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 327.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1172                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[3]/C
    SLICE_X1Y1172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[3]/Q
                         net (fo=1, routed)           1.742     1.835    dut_inst/adder2/PCID[31]
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     1.983 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, routed)           0.028     2.011    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.034 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, routed)           0.028     2.062    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.085 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     2.113    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.136 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     2.164    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     2.293 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    13.371    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    14.347 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    14.347    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  327.000   327.000    
                         output delay                -0.000   327.000    
  -------------------------------------------------------------------
                         required time                        327.000    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                312.653    

Slack (MET) :             312.653ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            327.000ns  (MaxDelay Path 327.000ns)
  Data Path Delay:        14.347ns  (logic 1.415ns (9.863%)  route 12.932ns (90.137%))
  Logic Levels:           6  (CARRY8=5 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 327.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1172                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[3]/C
    SLICE_X1Y1172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 f  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[3]/Q
                         net (fo=1, routed)           1.742     1.835    dut_inst/adder2/PCID[31]
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     1.983 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, routed)           0.028     2.011    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.034 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, routed)           0.028     2.062    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.085 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     2.113    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.136 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     2.164    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     2.293 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    13.371    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    14.347 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    14.347    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  327.000   327.000    
                         output delay                -0.000   327.000    
  -------------------------------------------------------------------
                         required time                        327.000    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                312.653    

Slack (MET) :             312.653ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            327.000ns  (MaxDelay Path 327.000ns)
  Data Path Delay:        14.347ns  (logic 1.415ns (9.863%)  route 12.932ns (90.137%))
  Logic Levels:           6  (CARRY8=5 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 327.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1172                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[3]/C
    SLICE_X1Y1172        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.data_out.data_out[3]/Q
                         net (fo=1, routed)           1.742     1.835    dut_inst/adder2/PCID[31]
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     1.983 f  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, routed)           0.028     2.011    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.034 f  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, routed)           0.028     2.062    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.085 f  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     2.113    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.136 f  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     2.164    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     2.293 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    13.371    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    14.347 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    14.347    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  327.000   327.000    
                         output delay                -0.000   327.000    
  -------------------------------------------------------------------
                         required time                        327.000    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                312.653    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div2
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      194.099ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.099ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            equal
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            211.400ns  (MaxDelay Path 211.400ns)
  Data Path Delay:        17.301ns  (logic 1.894ns (10.947%)  route 15.407ns (89.053%))
  Logic Levels:           7  (CARRY8=3 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 211.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y92                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
    SLICE_X350Y92        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/Q
                         net (fo=64, routed)          7.001     7.096    dut_inst/mux3_1_1/forwardA[1]
    SLR Crossing[0->1]   
    SLICE_X165Y519       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     7.274 r  dut_inst/mux3_1_1/out[17]/O
                         net (fo=1, routed)           0.337     7.611    dut_inst/cp1/comparatorin1[17]
    SLICE_X165Y519       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     7.790 f  dut_inst/cp1/out_0_I_68/O
                         net (fo=1, routed)           0.474     8.264    dut_inst/cp1/out_0_N_89
    SLICE_X159Y510       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     8.412 r  dut_inst/cp1/out_0_I_74/O
                         net (fo=1, routed)           0.012     8.424    dut_inst/cp1/out_0_I_74
    SLICE_X159Y510       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.621 r  dut_inst/cp1/out_0_I_35/CO[7]
                         net (fo=1, routed)           0.028     8.649    dut_inst/cp1/out_0_data_tmp[7]
    SLICE_X159Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.672 r  dut_inst/cp1/out_0_I_75/CO[7]
                         net (fo=1, routed)           0.028     8.700    dut_inst/cp1/out_0_data_tmp[15]
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     8.797 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, routed)           7.527    16.324    equal_c
    SLR Crossing[1->0]   
    BM44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.977    17.301 r  equal_obuf/O
                         net (fo=0)                   0.000    17.301    equal
    BM44                                                              r  equal (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  211.400   211.400    
                         output delay                -0.000   211.400    
  -------------------------------------------------------------------
                         required time                        211.400    
                         arrival time                         -17.301    
  -------------------------------------------------------------------
                         slack                                194.099    

Slack (MET) :             194.099ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            equal
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            211.400ns  (MaxDelay Path 211.400ns)
  Data Path Delay:        17.301ns  (logic 1.894ns (10.947%)  route 15.407ns (89.053%))
  Logic Levels:           7  (CARRY8=3 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 211.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y92                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
    SLICE_X350Y92        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/Q
                         net (fo=64, routed)          7.001     7.096    dut_inst/mux3_1_1/forwardA[1]
    SLR Crossing[0->1]   
    SLICE_X165Y519       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     7.274 f  dut_inst/mux3_1_1/out[17]/O
                         net (fo=1, routed)           0.337     7.611    dut_inst/cp1/comparatorin1[17]
    SLICE_X165Y519       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     7.790 f  dut_inst/cp1/out_0_I_68/O
                         net (fo=1, routed)           0.474     8.264    dut_inst/cp1/out_0_N_89
    SLICE_X159Y510       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     8.412 r  dut_inst/cp1/out_0_I_74/O
                         net (fo=1, routed)           0.012     8.424    dut_inst/cp1/out_0_I_74
    SLICE_X159Y510       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.621 r  dut_inst/cp1/out_0_I_35/CO[7]
                         net (fo=1, routed)           0.028     8.649    dut_inst/cp1/out_0_data_tmp[7]
    SLICE_X159Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.672 r  dut_inst/cp1/out_0_I_75/CO[7]
                         net (fo=1, routed)           0.028     8.700    dut_inst/cp1/out_0_data_tmp[15]
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     8.797 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, routed)           7.527    16.324    equal_c
    SLR Crossing[1->0]   
    BM44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.977    17.301 r  equal_obuf/O
                         net (fo=0)                   0.000    17.301    equal
    BM44                                                              r  equal (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  211.400   211.400    
                         output delay                -0.000   211.400    
  -------------------------------------------------------------------
                         required time                        211.400    
                         arrival time                         -17.301    
  -------------------------------------------------------------------
                         slack                                194.099    

Slack (MET) :             194.099ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            equal
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            211.400ns  (MaxDelay Path 211.400ns)
  Data Path Delay:        17.301ns  (logic 1.894ns (10.947%)  route 15.407ns (89.053%))
  Logic Levels:           7  (CARRY8=3 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 211.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y92                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
    SLICE_X350Y92        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/Q
                         net (fo=64, routed)          7.001     7.096    dut_inst/mux3_1_1/forwardA[1]
    SLR Crossing[0->1]   
    SLICE_X165Y519       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     7.274 r  dut_inst/mux3_1_1/out[17]/O
                         net (fo=1, routed)           0.337     7.611    dut_inst/cp1/comparatorin1[17]
    SLICE_X165Y519       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     7.790 r  dut_inst/cp1/out_0_I_68/O
                         net (fo=1, routed)           0.474     8.264    dut_inst/cp1/out_0_N_89
    SLICE_X159Y510       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     8.412 f  dut_inst/cp1/out_0_I_74/O
                         net (fo=1, routed)           0.012     8.424    dut_inst/cp1/out_0_I_74
    SLICE_X159Y510       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.621 r  dut_inst/cp1/out_0_I_35/CO[7]
                         net (fo=1, routed)           0.028     8.649    dut_inst/cp1/out_0_data_tmp[7]
    SLICE_X159Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.672 r  dut_inst/cp1/out_0_I_75/CO[7]
                         net (fo=1, routed)           0.028     8.700    dut_inst/cp1/out_0_data_tmp[15]
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     8.797 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, routed)           7.527    16.324    equal_c
    SLR Crossing[1->0]   
    BM44                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.977    17.301 r  equal_obuf/O
                         net (fo=0)                   0.000    17.301    equal
    BM44                                                              r  equal (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  211.400   211.400    
                         output delay                -0.000   211.400    
  -------------------------------------------------------------------
                         required time                        211.400    
                         arrival time                         -17.301    
  -------------------------------------------------------------------
                         slack                                194.099    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div2
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      308.849ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             308.849ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            329.600ns  (MaxDelay Path 329.600ns)
  Data Path Delay:        20.751ns  (logic 1.610ns (7.759%)  route 19.141ns (92.241%))
  Logic Levels:           9  (CARRY8=7 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 329.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y639                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/C
    SLICE_X350Y639       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/Q
                         net (fo=2, routed)           7.654     7.749    dut_inst/adder2/PCID[13]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.849 r  dut_inst/adder2/out_0_axb_13/O
                         net (fo=1, routed)           0.241     8.090    dut_inst/adder2/out_0_axb_13
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.285 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, routed)           0.028     8.313    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.336 r  dut_inst/adder2/out_0_cry_20/CO[7]
                         net (fo=1, routed)           0.028     8.364    dut_inst/adder2/out_0_cry_24
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.387 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, routed)           0.028     8.415    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.438 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, routed)           0.028     8.466    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.489 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     8.517    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.540 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     8.568    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     8.697 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    19.775    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    20.751 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    20.751    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  329.600   329.600    
                         output delay                -0.000   329.600    
  -------------------------------------------------------------------
                         required time                        329.600    
                         arrival time                         -20.751    
  -------------------------------------------------------------------
                         slack                                308.849    

Slack (MET) :             308.849ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            329.600ns  (MaxDelay Path 329.600ns)
  Data Path Delay:        20.751ns  (logic 1.610ns (7.759%)  route 19.141ns (92.241%))
  Logic Levels:           9  (CARRY8=7 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 329.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y639                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/C
    SLICE_X350Y639       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/Q
                         net (fo=2, routed)           7.654     7.749    dut_inst/adder2/PCID[13]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.849 r  dut_inst/adder2/out_0_axb_13/O
                         net (fo=1, routed)           0.241     8.090    dut_inst/adder2/out_0_axb_13
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.285 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, routed)           0.028     8.313    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.336 r  dut_inst/adder2/out_0_cry_20/CO[7]
                         net (fo=1, routed)           0.028     8.364    dut_inst/adder2/out_0_cry_24
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.387 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, routed)           0.028     8.415    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.438 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, routed)           0.028     8.466    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.489 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     8.517    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.540 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     8.568    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     8.697 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    19.775    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    20.751 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    20.751    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  329.600   329.600    
                         output delay                -0.000   329.600    
  -------------------------------------------------------------------
                         required time                        329.600    
                         arrival time                         -20.751    
  -------------------------------------------------------------------
                         slack                                308.849    

Slack (MET) :             308.849ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            329.600ns  (MaxDelay Path 329.600ns)
  Data Path Delay:        20.751ns  (logic 1.610ns (7.759%)  route 19.141ns (92.241%))
  Logic Levels:           9  (CARRY8=7 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 329.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y639                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/C
    SLICE_X350Y639       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/Q
                         net (fo=2, routed)           7.654     7.749    dut_inst/adder2/PCID[13]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.849 f  dut_inst/adder2/out_0_axb_13/O
                         net (fo=1, routed)           0.241     8.090    dut_inst/adder2/out_0_axb_13
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.285 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, routed)           0.028     8.313    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.336 r  dut_inst/adder2/out_0_cry_20/CO[7]
                         net (fo=1, routed)           0.028     8.364    dut_inst/adder2/out_0_cry_24
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.387 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, routed)           0.028     8.415    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.438 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, routed)           0.028     8.466    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.489 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     8.517    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.540 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     8.568    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     8.697 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    19.775    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    20.751 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    20.751    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  329.600   329.600    
                         output delay                -0.000   329.600    
  -------------------------------------------------------------------
                         required time                        329.600    
                         arrival time                         -20.751    
  -------------------------------------------------------------------
                         slack                                308.849    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div2
  To Clock:  System_FB1_uB

Setup :            0  Failing Endpoints,  Worst Slack      295.175ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             295.175ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            315.300ns  (MaxDelay Path 315.300ns)
  Data Path Delay:        20.125ns  (logic 1.758ns (8.736%)  route 18.367ns (91.264%))
  Logic Levels:           10  (CARRY8=8 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 315.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y736                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[1]/C
    SLICE_X350Y736       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[1]/Q
                         net (fo=2, routed)           3.940     4.035    dut_inst/adder2/PCID[1]
    SLICE_X8Y737         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.217 r  dut_inst/adder2/out_0_axb_1/O
                         net (fo=3, routed)           3.153     7.370    dut_inst/adder2/ADDOUTID[1]
    SLR Crossing[2->3]   
    SLICE_X2Y1016        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     7.608 r  dut_inst/adder2/out_0_cry_4/CO[7]
                         net (fo=1, routed)           0.028     7.636    dut_inst/adder2/out_0_cry_8
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.659 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, routed)           0.028     7.687    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.710 r  dut_inst/adder2/out_0_cry_20/CO[7]
                         net (fo=1, routed)           0.028     7.738    dut_inst/adder2/out_0_cry_24
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.761 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, routed)           0.028     7.789    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.812 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, routed)           0.028     7.840    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.863 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     7.891    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.914 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     7.942    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     8.071 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    19.149    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    20.125 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    20.125    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  315.300   315.300    
                         output delay                -0.000   315.300    
  -------------------------------------------------------------------
                         required time                        315.300    
                         arrival time                         -20.125    
  -------------------------------------------------------------------
                         slack                                295.175    

Slack (MET) :             295.175ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            315.300ns  (MaxDelay Path 315.300ns)
  Data Path Delay:        20.125ns  (logic 1.758ns (8.736%)  route 18.367ns (91.264%))
  Logic Levels:           10  (CARRY8=8 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 315.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y736                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[1]/C
    SLICE_X350Y736       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 f  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[1]/Q
                         net (fo=2, routed)           3.940     4.035    dut_inst/adder2/PCID[1]
    SLICE_X8Y737         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.217 r  dut_inst/adder2/out_0_axb_1/O
                         net (fo=3, routed)           3.153     7.370    dut_inst/adder2/ADDOUTID[1]
    SLR Crossing[2->3]   
    SLICE_X2Y1016        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     7.608 r  dut_inst/adder2/out_0_cry_4/CO[7]
                         net (fo=1, routed)           0.028     7.636    dut_inst/adder2/out_0_cry_8
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.659 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, routed)           0.028     7.687    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.710 r  dut_inst/adder2/out_0_cry_20/CO[7]
                         net (fo=1, routed)           0.028     7.738    dut_inst/adder2/out_0_cry_24
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.761 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, routed)           0.028     7.789    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.812 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, routed)           0.028     7.840    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.863 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     7.891    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.914 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     7.942    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     8.071 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    19.149    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    20.125 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    20.125    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  315.300   315.300    
                         output delay                -0.000   315.300    
  -------------------------------------------------------------------
                         required time                        315.300    
                         arrival time                         -20.125    
  -------------------------------------------------------------------
                         slack                                295.175    

Slack (MET) :             295.175ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_aptn_s[63]
                            (output port clocked by System_FB1_uB  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             System_FB1_uB
  Path Type:              Max at Slow Process Corner
  Requirement:            315.300ns  (MaxDelay Path 315.300ns)
  Data Path Delay:        20.125ns  (logic 1.758ns (8.736%)  route 18.367ns (91.264%))
  Logic Levels:           10  (CARRY8=8 LUT2=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 315.300ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y736                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[1]/C
    SLICE_X350Y736       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[1]/Q
                         net (fo=2, routed)           3.940     4.035    dut_inst/adder2/PCID[1]
    SLICE_X8Y737         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     4.217 f  dut_inst/adder2/out_0_axb_1/O
                         net (fo=3, routed)           3.153     7.370    dut_inst/adder2/ADDOUTID[1]
    SLR Crossing[2->3]   
    SLICE_X2Y1016        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     7.608 r  dut_inst/adder2/out_0_cry_4/CO[7]
                         net (fo=1, routed)           0.028     7.636    dut_inst/adder2/out_0_cry_8
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.659 r  dut_inst/adder2/out_0_cry_12/CO[7]
                         net (fo=1, routed)           0.028     7.687    dut_inst/adder2/out_0_cry_16
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.710 r  dut_inst/adder2/out_0_cry_20/CO[7]
                         net (fo=1, routed)           0.028     7.738    dut_inst/adder2/out_0_cry_24
    SLICE_X2Y1019        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.761 r  dut_inst/adder2/out_0_cry_28/CO[7]
                         net (fo=1, routed)           0.028     7.789    dut_inst/adder2/out_0_cry_32
    SLICE_X2Y1020        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.812 r  dut_inst/adder2/out_0_cry_36/CO[7]
                         net (fo=1, routed)           0.028     7.840    dut_inst/adder2/out_0_cry_40
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.863 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     7.891    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     7.914 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     7.942    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     8.071 r  dut_inst/adder2/out_1_cry_12/O[6]
                         net (fo=2, routed)          11.078    19.149    ADDOUTID_aptn_s_c[63]
    SLR Crossing[3->0]   
    BN44                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    20.125 r  ADDOUTID_aptn_s_obuf[63]/O
                         net (fo=0)                   0.000    20.125    ADDOUTID_aptn_s[63]
    BN44                                                              r  ADDOUTID_aptn_s[63] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  315.300   315.300    
                         output delay                -0.000   315.300    
  -------------------------------------------------------------------
                         required time                        315.300    
                         arrival time                         -20.125    
  -------------------------------------------------------------------
                         slack                                295.175    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      134.676ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             134.676ns  (required time - arrival time)
  Source:                 REGWRITEWB_0
                            (input port)
  Destination:            dut_inst/registers1/Registers_1_I_10/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.100ns  (MaxDelay Path 142.100ns)
  Data Path Delay:        7.232ns  (logic 0.971ns (13.432%)  route 6.261ns (86.568%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Timing Exception:       MaxDelay Path -high_priority 142.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M38                                               0.000     0.000 r  REGWRITEWB_0 (IN)
                         net (fo=0)                   0.000     0.000    REGWRITEWB_0_ibuf/I
    M38                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.793     0.793 r  REGWRITEWB_0_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.793    REGWRITEWB_0_ibuf/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.793 r  REGWRITEWB_0_ibuf/IBUFCTRL_INST/O
                         net (fo=6, routed)           5.121     5.914    dut_inst/registers1/REGWRITEWB
    SLR Crossing[2->1]   
    SLICE_X159Y522       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     6.092 r  dut_inst/registers1/un1_RegWriteEnable/O
                         net (fo=162, routed)         1.140     7.232    dut_inst/registers1/Registers_1_I_10/WE
    SLICE_X162Y511       RAMD32                                       r  dut_inst/registers1/Registers_1_I_10/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         max delay                  142.100   142.100    
    SLICE_X162Y511       RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.192   141.908    dut_inst/registers1/Registers_1_I_10/RAMA
  -------------------------------------------------------------------
                         required time                        141.908    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                134.676    

Slack (MET) :             134.676ns  (required time - arrival time)
  Source:                 REGWRITEWB_0
                            (input port)
  Destination:            dut_inst/registers1/Registers_1_I_10/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.100ns  (MaxDelay Path 142.100ns)
  Data Path Delay:        7.232ns  (logic 0.971ns (13.432%)  route 6.261ns (86.568%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Timing Exception:       MaxDelay Path -high_priority 142.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M38                                               0.000     0.000 r  REGWRITEWB_0 (IN)
                         net (fo=0)                   0.000     0.000    REGWRITEWB_0_ibuf/I
    M38                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.793     0.793 r  REGWRITEWB_0_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.793    REGWRITEWB_0_ibuf/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.793 r  REGWRITEWB_0_ibuf/IBUFCTRL_INST/O
                         net (fo=6, routed)           5.121     5.914    dut_inst/registers1/REGWRITEWB
    SLR Crossing[2->1]   
    SLICE_X159Y522       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     6.092 r  dut_inst/registers1/un1_RegWriteEnable/O
                         net (fo=162, routed)         1.140     7.232    dut_inst/registers1/Registers_1_I_10/WE
    SLICE_X162Y511       RAMD32                                       r  dut_inst/registers1/Registers_1_I_10/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         max delay                  142.100   142.100    
    SLICE_X162Y511       RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.192   141.908    dut_inst/registers1/Registers_1_I_10/RAMA
  -------------------------------------------------------------------
                         required time                        141.908    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                134.676    

Slack (MET) :             134.676ns  (required time - arrival time)
  Source:                 REGWRITEWB_0
                            (input port)
  Destination:            dut_inst/registers1/Registers_1_I_10/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            142.100ns  (MaxDelay Path 142.100ns)
  Data Path Delay:        7.232ns  (logic 0.971ns (13.432%)  route 6.261ns (86.568%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Timing Exception:       MaxDelay Path -high_priority 142.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M38                                               0.000     0.000 f  REGWRITEWB_0 (IN)
                         net (fo=0)                   0.000     0.000    REGWRITEWB_0_ibuf/I
    M38                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.793     0.793 f  REGWRITEWB_0_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.793    REGWRITEWB_0_ibuf/OUT
    M38                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.793 f  REGWRITEWB_0_ibuf/IBUFCTRL_INST/O
                         net (fo=6, routed)           5.121     5.914    dut_inst/registers1/REGWRITEWB
    SLR Crossing[2->1]   
    SLICE_X159Y522       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.178     6.092 f  dut_inst/registers1/un1_RegWriteEnable/O
                         net (fo=162, routed)         1.140     7.232    dut_inst/registers1/Registers_1_I_10/WE
    SLICE_X162Y511       RAMD32                                       f  dut_inst/registers1/Registers_1_I_10/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         max delay                  142.100   142.100    
    SLICE_X162Y511       RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.192   141.908    dut_inst/registers1/Registers_1_I_10/RAMA
  -------------------------------------------------------------------
                         required time                        141.908    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                134.676    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div2
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      230.887ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             230.887ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            dut_inst/idex1/func3_out[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            237.700ns  (MaxDelay Path 237.700ns)
  Data Path Delay:        6.840ns  (logic 0.096ns (1.404%)  route 6.744ns (98.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path -high_priority 237.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y737                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.data_out.data_out[0]/C
    SLICE_X350Y737       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.data_out.data_out[0]/Q
                         net (fo=1, routed)           6.744     6.840    dut_inst/idex1/INSTRUCID[13]
    SLR Crossing[2->0]   
    SLICE_X356Y188       FDCE                                         r  dut_inst/idex1/func3_out[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  237.700   237.700    
    SLICE_X356Y188       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.027   237.727    dut_inst/idex1/func3_out[1]
  -------------------------------------------------------------------
                         required time                        237.727    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                230.887    

Slack (MET) :             230.887ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            dut_inst/idex1/func3_out[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            237.700ns  (MaxDelay Path 237.700ns)
  Data Path Delay:        6.840ns  (logic 0.096ns (1.404%)  route 6.744ns (98.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path -high_priority 237.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y737                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.data_out.data_out[0]/C
    SLICE_X350Y737       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.data_out.data_out[0]/Q
                         net (fo=1, routed)           6.744     6.840    dut_inst/idex1/INSTRUCID[13]
    SLR Crossing[2->0]   
    SLICE_X356Y188       FDCE                                         f  dut_inst/idex1/func3_out[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  237.700   237.700    
    SLICE_X356Y188       FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.027   237.727    dut_inst/idex1/func3_out[1]
  -------------------------------------------------------------------
                         required time                        237.727    
                         arrival time                          -6.840    
  -------------------------------------------------------------------
                         slack                                230.887    

Slack (MET) :             231.024ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            dut_inst/idex1/func3_out[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            237.700ns  (MaxDelay Path 237.700ns)
  Data Path Delay:        6.703ns  (logic 0.095ns (1.417%)  route 6.608ns (98.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path -high_priority 237.700ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y737                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.data_out.data_out[1]/C
    SLICE_X350Y737       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.data_out.data_out[1]/Q
                         net (fo=1, routed)           6.608     6.703    dut_inst/idex1/INSTRUCID[14]
    SLR Crossing[2->0]   
    SLICE_X356Y190       FDCE                                         r  dut_inst/idex1/func3_out[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  237.700   237.700    
    SLICE_X356Y190       FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.027   237.727    dut_inst/idex1/func3_out[2]
  -------------------------------------------------------------------
                         required time                        237.727    
                         arrival time                          -6.703    
  -------------------------------------------------------------------
                         slack                                231.024    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div4
  To Clock:  hstdm_rxclk_1200_bank36_block3_div2

Setup :            0  Failing Endpoints,  Worst Slack        2.218ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/bitslip_pulse[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.276ns (35.159%)  route 0.509ns (64.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 5.714 - 3.334 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.854ns (routing 0.010ns, distribution 0.844ns)
  Clock Net Delay (Destination): 0.714ns (routing 0.001ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.854     3.768    hstdm_trainer_3/rxclkdiv4
    SLICE_X5Y1051        FDCE                                         r  hstdm_trainer_3/bitslip_pulse[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1051        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.865 r  hstdm_trainer_3/bitslip_pulse[3]/Q
                         net (fo=2, routed)           0.449     4.314    cpm_rcv_HSTDM_4_FB1_A2_D_2/bitslip_pulse_in
    SLICE_X3Y1051        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.493 r  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.060     4.553    cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X3Y1051        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.826    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.114    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     4.976    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.000 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.714     5.714    cpm_rcv_HSTDM_4_FB1_A2_D_2/rxclkdiv2
    SLICE_X3Y1051        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.065     6.779    
                         clock uncertainty           -0.035     6.744    
    SLICE_X3Y1051        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.771    cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.218ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/bitslip_pulse[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.276ns (35.159%)  route 0.509ns (64.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.380ns = ( 5.714 - 3.334 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.854ns (routing 0.010ns, distribution 0.844ns)
  Clock Net Delay (Destination): 0.714ns (routing 0.001ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.854     3.768    hstdm_trainer_3/rxclkdiv4
    SLICE_X5Y1051        FDCE                                         r  hstdm_trainer_3/bitslip_pulse[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1051        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.865 f  hstdm_trainer_3/bitslip_pulse[3]/Q
                         net (fo=2, routed)           0.449     4.314    cpm_rcv_HSTDM_4_FB1_A2_D_2/bitslip_pulse_in
    SLICE_X3Y1051        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.493 f  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.060     4.553    cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X3Y1051        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.826    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.114    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     4.976    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.000 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.714     5.714    cpm_rcv_HSTDM_4_FB1_A2_D_2/rxclkdiv2
    SLICE_X3Y1051        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.065     6.779    
                         clock uncertainty           -0.035     6.744    
    SLICE_X3Y1051        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.771    cpm_rcv_HSTDM_4_FB1_A2_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -4.553    
  -------------------------------------------------------------------
                         slack                                  2.218    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.291ns (37.500%)  route 0.485ns (62.500%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.386ns = ( 5.720 - 3.334 ) 
    Source Clock Delay      (SCD):    3.782ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.868ns (routing 0.010ns, distribution 0.858ns)
  Clock Net Delay (Destination): 0.720ns (routing 0.001ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.868     3.782    hstdm_trainer_3/rxclkdiv4
    SLICE_X5Y1053        FDCE                                         r  hstdm_trainer_3/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1053        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.878 r  hstdm_trainer_3/bitslip_pulse[1]/Q
                         net (fo=2, routed)           0.463     4.341    cpm_rcv_HSTDM_4_FB1_A2_C_0/bitslip_pulse_in
    SLICE_X4Y1053        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.195     4.536 r  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.022     4.558    cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X4Y1053        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     3.784 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.824    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.824 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.826    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.851 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.854    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.108 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.114    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.497 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     4.976    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.000 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.720     5.720    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv2
    SLICE_X4Y1053        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.065     6.785    
                         clock uncertainty           -0.035     6.750    
    SLICE_X4Y1053        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     6.777    cpm_rcv_HSTDM_4_FB1_A2_C_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.777    
                         arrival time                          -4.558    
  -------------------------------------------------------------------
                         slack                                  2.219    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank36_block3_div2
  To Clock:  hstdm_rxclk_1200_bank36_block3_div4

Setup :            0  Failing Endpoints,  Worst Slack        1.917ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns)
  Data Path Delay:        1.370ns  (logic 0.096ns (7.007%)  route 1.274ns (92.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 9.211 - 6.668 ) 
    Source Clock Delay      (SCD):    3.647ns = ( 6.981 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.856ns (routing 0.001ns, distribution 0.855ns)
  Clock Net Delay (Destination): 0.769ns (routing 0.009ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     3.869 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.919    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.919 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.922    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     3.972 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     3.978    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.700 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.713    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.503 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.097    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.125 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.856     6.981    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv2
    SLICE_X9Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1043        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     7.077 r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, routed)           1.274     8.351    cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X9Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.769     9.211    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv4
    SLICE_X9Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism              1.065    10.276    
                         clock uncertainty           -0.035    10.241    
    SLICE_X9Y1043        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    10.268    cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             1.917ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns)
  Data Path Delay:        1.370ns  (logic 0.096ns (7.007%)  route 1.274ns (92.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 9.211 - 6.668 ) 
    Source Clock Delay      (SCD):    3.647ns = ( 6.981 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.856ns (routing 0.001ns, distribution 0.855ns)
  Clock Net Delay (Destination): 0.769ns (routing 0.009ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     3.869 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.919    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.919 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.922    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     3.972 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     3.978    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.700 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.713    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.503 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.097    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.125 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.856     6.981    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv2
    SLICE_X9Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1043        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     7.077 f  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, routed)           1.274     8.351    cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X9Y1043        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.769     9.211    cpm_rcv_HSTDM_4_FB1_A2_C_0/rxclkdiv4
    SLICE_X9Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism              1.065    10.276    
                         clock uncertainty           -0.035    10.241    
    SLICE_X9Y1043        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    10.268    cpm_rcv_HSTDM_4_FB1_A2_C_0/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  1.917    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank36_block3_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div2 rise@3.334ns)
  Data Path Delay:        1.257ns  (logic 0.097ns (7.717%)  route 1.160ns (92.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 9.211 - 6.668 ) 
    Source Clock Delay      (SCD):    3.647ns = ( 6.981 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.856ns (routing 0.001ns, distribution 0.855ns)
  Clock Net Delay (Destination): 0.769ns (routing 0.009ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div2 rise edge)
                                                      3.334     3.334 r  
    M48                                               0.000     3.334 r  pin_M48 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     3.869 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.919    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.919 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.922    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     3.972 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     3.978    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.700 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.713    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.503 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.097    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_X0Y408        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.125 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv2_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=256, routed)         0.856     6.981    cpm_rcv_HSTDM_4_FB1_A2_C_1/rxclkdiv2
    SLICE_X5Y1045        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1045        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     7.078 r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, routed)           1.160     8.238    cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X9Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.769     9.211    cpm_rcv_HSTDM_4_FB1_A2_C_1/rxclkdiv4
    SLICE_X9Y1043        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism              1.065    10.276    
                         clock uncertainty           -0.035    10.241    
    SLICE_X9Y1043        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027    10.268    cpm_rcv_HSTDM_4_FB1_A2_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  2.030    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div4
  To Clock:  hstdm_rxclk_1200_bank37_block4_div2

Setup :            0  Failing Endpoints,  Worst Slack        2.014ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.098ns (10.103%)  route 0.872ns (89.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 5.753 - 3.334 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.884ns (routing 0.010ns, distribution 0.874ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.001ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.884     3.826    hstdm_trainer_4/rxclkdiv4
    SLICE_X4Y1126        FDRE                                         r  hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1126        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.924 r  hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, routed)           0.872     4.796    cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_in
    SLICE_X4Y1112        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 f  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     3.812 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.852    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.852 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.854    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.879 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.882    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.136 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.142    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.525 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.004    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.028 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.725     5.753    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X4Y1112        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_local/C
                         clock pessimism              1.065     6.818    
                         clock uncertainty           -0.035     6.783    
    SLICE_X4Y1112        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.810    cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.014ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.098ns (10.103%)  route 0.872ns (89.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 5.753 - 3.334 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.884ns (routing 0.010ns, distribution 0.874ns)
  Clock Net Delay (Destination): 0.725ns (routing 0.001ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.884     3.826    hstdm_trainer_4/rxclkdiv4
    SLICE_X4Y1126        FDRE                                         r  hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1126        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.924 f  hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, routed)           0.872     4.796    cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_in
    SLICE_X4Y1112        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 f  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     3.812 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.852    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.852 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.854    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.879 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.882    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.136 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.142    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.525 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.004    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.028 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.725     5.753    cpm_rcv_HSTDM_4_FB1_A3_D_3/rxclkdiv2
    SLICE_X4Y1112        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_local/C
                         clock pessimism              1.065     6.818    
                         clock uncertainty           -0.035     6.783    
    SLICE_X4Y1112        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     6.810    cpm_rcv_HSTDM_4_FB1_A3_D_3/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                  2.014    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.098ns (10.769%)  route 0.812ns (89.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns = ( 5.757 - 3.334 ) 
    Source Clock Delay      (SCD):    3.826ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.884ns (routing 0.010ns, distribution 0.874ns)
  Clock Net Delay (Destination): 0.729ns (routing 0.001ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.884     3.826    hstdm_trainer_4/rxclkdiv4
    SLICE_X4Y1126        FDRE                                         r  hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1126        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.924 r  hstdm_trainer_4/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, routed)           0.812     4.736    cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_in
    SLICE_X5Y1112        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 f  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     3.812 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.852    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.852 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.854    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.879 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.882    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.136 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.142    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.525 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.004    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.028 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.729     5.757    cpm_rcv_HSTDM_4_FB1_A3_D_2/rxclkdiv2
    SLICE_X5Y1112        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_local/C
                         clock pessimism              1.065     6.822    
                         clock uncertainty           -0.035     6.787    
    SLICE_X5Y1112        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027     6.814    cpm_rcv_HSTDM_4_FB1_A3_D_2/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.814    
                         arrival time                          -4.736    
  -------------------------------------------------------------------
                         slack                                  2.078    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank37_block4_div2
  To Clock:  hstdm_rxclk_1200_bank37_block4_div4

Setup :            0  Failing Endpoints,  Worst Slack        1.908ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns)
  Data Path Delay:        1.376ns  (logic 0.097ns (7.049%)  route 1.279ns (92.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 9.222 - 6.668 ) 
    Source Clock Delay      (SCD):    3.661ns = ( 6.995 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.842ns (routing 0.001ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.752ns (routing 0.009ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 r  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     3.897 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.947    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.947 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.950    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.000 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.006    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.728 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.741    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.531 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.125    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.153 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.842     6.995    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X4Y1107        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1107        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     7.092 r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[3]/Q
                         net (fo=2, routed)           1.279     8.371    cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[3]
    SLICE_X4Y1107        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.752     9.222    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv4
    SLICE_X4Y1107        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/C
                         clock pessimism              1.065    10.287    
                         clock uncertainty           -0.035    10.252    
    SLICE_X4Y1107        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.279    cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns)
  Data Path Delay:        1.376ns  (logic 0.097ns (7.049%)  route 1.279ns (92.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 9.222 - 6.668 ) 
    Source Clock Delay      (SCD):    3.661ns = ( 6.995 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.842ns (routing 0.001ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.752ns (routing 0.009ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 r  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     3.897 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.947    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.947 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.950    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.000 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.006    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.728 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.741    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.531 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.125    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.153 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.842     6.995    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv2
    SLICE_X4Y1107        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1107        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     7.092 f  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[3]/Q
                         net (fo=2, routed)           1.279     8.371    cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.rdatap[3]
    SLICE_X4Y1107        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.752     9.222    cpm_rcv_HSTDM_4_FB1_A3_C_1/rxclkdiv4
    SLICE_X4Y1107        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/C
                         clock pessimism              1.065    10.287    
                         clock uncertainty           -0.035    10.252    
    SLICE_X4Y1107        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.279    cpm_rcv_HSTDM_4_FB1_A3_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]
  -------------------------------------------------------------------
                         required time                         10.279    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             2.021ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank37_block4_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div2 rise@3.334ns)
  Data Path Delay:        1.238ns  (logic 0.096ns (7.754%)  route 1.142ns (92.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 9.227 - 6.668 ) 
    Source Clock Delay      (SCD):    3.691ns = ( 7.025 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.872ns (routing 0.001ns, distribution 0.871ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.009ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div2 rise edge)
                                                      3.334     3.334 r  
    D45                                               0.000     3.334 f  pin_D45 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     3.897 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.947    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.947 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.950    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.000 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.006    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.728 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.741    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.531 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.125    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_X0Y432        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.153 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv2_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=256, routed)         0.872     7.025    cpm_rcv_HSTDM_4_FB1_A3_D_2/rxclkdiv2
    SLICE_X5Y1105        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.rdatap[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1105        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     7.121 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.rdatap[3]/Q
                         net (fo=2, routed)           1.142     8.263    cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.rdatap[3]
    SLICE_X6Y1105        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.757     9.227    cpm_rcv_HSTDM_4_FB1_A3_D_2/rxclkdiv4
    SLICE_X6Y1105        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]/C
                         clock pessimism              1.065    10.292    
                         clock uncertainty           -0.035    10.257    
    SLICE_X6Y1105        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    10.284    cpm_rcv_HSTDM_4_FB1_A3_D_2/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[3]
  -------------------------------------------------------------------
                         required time                         10.284    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  2.021    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div4
  To Clock:  hstdm_rxclk_1200_bank38_block5_div2

Setup :            0  Failing Endpoints,  Worst Slack        2.088ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/bitslip_pulse[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.245ns (27.436%)  route 0.648ns (72.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 5.756 - 3.334 ) 
    Source Clock Delay      (SCD):    3.832ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.886ns (routing 0.010ns, distribution 0.876ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.001ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.886     3.832    hstdm_trainer_5/rxclkdiv4
    SLICE_X5Y1171        FDCE                                         r  hstdm_trainer_5/bitslip_pulse[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1171        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.930 r  hstdm_trainer_5/bitslip_pulse[0]/Q
                         net (fo=2, routed)           0.590     4.520    cpm_rcv_HSTDM_4_FB1_A4_C_1/bitslip_pulse_in
    SLICE_X4Y1175        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.667 r  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.058     4.725    cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X4Y1175        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 f  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     3.816 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.856    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.856 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.858    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.883 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.886    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.140 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.146    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.529 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.008    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.032 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.724     5.756    cpm_rcv_HSTDM_4_FB1_A4_C_1/rxclkdiv2
    SLICE_X4Y1175        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.065     6.821    
                         clock uncertainty           -0.035     6.786    
    SLICE_X4Y1175        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.813    cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.813    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/bitslip_pulse[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.245ns (27.436%)  route 0.648ns (72.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 5.756 - 3.334 ) 
    Source Clock Delay      (SCD):    3.832ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.886ns (routing 0.010ns, distribution 0.876ns)
  Clock Net Delay (Destination): 0.724ns (routing 0.001ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.886     3.832    hstdm_trainer_5/rxclkdiv4
    SLICE_X5Y1171        FDCE                                         r  hstdm_trainer_5/bitslip_pulse[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1171        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     3.930 f  hstdm_trainer_5/bitslip_pulse[0]/Q
                         net (fo=2, routed)           0.590     4.520    cpm_rcv_HSTDM_4_FB1_A4_C_1/bitslip_pulse_in
    SLICE_X4Y1175        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     4.667 f  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.058     4.725    cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X4Y1175        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 f  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     3.816 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.856    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.856 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.858    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.883 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.886    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.140 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.146    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.529 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.008    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.032 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.724     5.756    cpm_rcv_HSTDM_4_FB1_A4_C_1/rxclkdiv2
    SLICE_X4Y1175        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.065     6.821    
                         clock uncertainty           -0.035     6.786    
    SLICE_X4Y1175        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     6.813    cpm_rcv_HSTDM_4_FB1_A4_C_1/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.813    
                         arrival time                          -4.725    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.172ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/bitslip_pulse[3]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.275ns (34.854%)  route 0.514ns (65.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 5.745 - 3.334 ) 
    Source Clock Delay      (SCD):    3.841ns
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.010ns, distribution 0.885ns)
  Clock Net Delay (Destination): 0.713ns (routing 0.001ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.895     3.841    hstdm_trainer_5/rxclkdiv4
    SLICE_X4Y1169        FDCE                                         r  hstdm_trainer_5/bitslip_pulse[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1169        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.937 r  hstdm_trainer_5/bitslip_pulse[3]/Q
                         net (fo=2, routed)           0.454     4.391    cpm_rcv_HSTDM_4_FB1_A4_D_2/bitslip_pulse_in
    SLICE_X3Y1170        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.570 r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.060     4.630    cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X3Y1170        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 f  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     3.816 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.856    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.856 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.858    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.883 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.886    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.140 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.146    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.529 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.008    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.032 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.713     5.745    cpm_rcv_HSTDM_4_FB1_A4_D_2/rxclkdiv2
    SLICE_X3Y1170        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.065     6.810    
                         clock uncertainty           -0.035     6.775    
    SLICE_X3Y1170        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.802    cpm_rcv_HSTDM_4_FB1_A4_D_2/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.802    
                         arrival time                          -4.630    
  -------------------------------------------------------------------
                         slack                                  2.172    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank38_block5_div2
  To Clock:  hstdm_rxclk_1200_bank38_block5_div4

Setup :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns)
  Data Path Delay:        1.263ns  (logic 0.096ns (7.601%)  route 1.167ns (92.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 9.240 - 6.668 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 7.034 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.001ns, distribution 0.876ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.009ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 r  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     3.901 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.951    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.954    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.004 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.010    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.732 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.745    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.535 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.129    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.157 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.877     7.034    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv2
    SLICE_X4Y1183        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1183        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     7.130 r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]/Q
                         net (fo=2, routed)           1.167     8.297    cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]
    SLICE_X6Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.766     9.240    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv4
    SLICE_X6Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/C
                         clock pessimism              1.065    10.305    
                         clock uncertainty           -0.035    10.270    
    SLICE_X6Y1182        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    10.297    cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.000ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns)
  Data Path Delay:        1.263ns  (logic 0.096ns (7.601%)  route 1.167ns (92.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 9.240 - 6.668 ) 
    Source Clock Delay      (SCD):    3.700ns = ( 7.034 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.877ns (routing 0.001ns, distribution 0.876ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.009ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 r  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     3.901 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.951    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.954    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.004 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.010    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.732 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.745    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.535 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.129    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.157 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.877     7.034    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv2
    SLICE_X4Y1183        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1183        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     7.130 f  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]/Q
                         net (fo=2, routed)           1.167     8.297    cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.rdatap[0]
    SLICE_X6Y1182        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.766     9.240    cpm_rcv_HSTDM_4_FB1_A4_D_3/rxclkdiv4
    SLICE_X6Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/C
                         clock pessimism              1.065    10.305    
                         clock uncertainty           -0.035    10.270    
    SLICE_X6Y1182        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027    10.297    cpm_rcv_HSTDM_4_FB1_A4_D_3/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                          -8.297    
  -------------------------------------------------------------------
                         slack                                  2.000    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank38_block5_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div2 rise@3.334ns)
  Data Path Delay:        1.229ns  (logic 0.096ns (7.811%)  route 1.133ns (92.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 9.240 - 6.668 ) 
    Source Clock Delay      (SCD):    3.693ns = ( 7.027 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.870ns (routing 0.001ns, distribution 0.869ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.009ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div2 rise edge)
                                                      3.334     3.334 r  
    N44                                               0.000     3.334 f  pin_N44 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     3.901 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.951    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.954    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.004 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.010    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.732 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.745    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.535 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.129    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_X0Y456        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.157 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv2_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=256, routed)         0.870     7.027    cpm_rcv_HSTDM_4_FB1_A4_C_1/rxclkdiv2
    SLICE_X4Y1181        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1181        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     7.123 r  cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]/Q
                         net (fo=1, routed)           1.133     8.256    cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb[3]
    SLICE_X6Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.766     9.240    cpm_rcv_HSTDM_4_FB1_A4_C_1/rxclkdiv4
    SLICE_X6Y1182        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]/C
                         clock pessimism              1.065    10.305    
                         clock uncertainty           -0.035    10.270    
    SLICE_X6Y1182        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.027    10.297    cpm_rcv_HSTDM_4_FB1_A4_C_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[7]
  -------------------------------------------------------------------
                         required time                         10.297    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  2.041    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div4
  To Clock:  hstdm_rxclk_1200_bank60_block7_div2

Setup :            0  Failing Endpoints,  Worst Slack        2.143ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.275ns (31.719%)  route 0.592ns (68.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 5.795 - 3.334 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    1.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.860ns (routing 0.010ns, distribution 0.850ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.001ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.860     3.843    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y91        FDCE                                         r  hstdm_trainer_7/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y91        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.939 r  hstdm_trainer_7/bitslip_pulse[1]/Q
                         net (fo=2, routed)           0.532     4.471    cpm_rcv_HSTDM_4_FB1_B2_A_0/bitslip_pulse_in
    SLICE_X354Y91        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.650 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.060     4.710    cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X354Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 f  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     3.852 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.892    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.892 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.894    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.919 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.922    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.176 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.182    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.565 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.044    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.068 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.727     5.795    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X354Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.066     6.861    
                         clock uncertainty           -0.035     6.826    
    SLICE_X354Y91        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.853    cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.853    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.275ns (31.719%)  route 0.592ns (68.281%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 5.795 - 3.334 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    1.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.860ns (routing 0.010ns, distribution 0.850ns)
  Clock Net Delay (Destination): 0.727ns (routing 0.001ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.860     3.843    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y91        FDCE                                         r  hstdm_trainer_7/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y91        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     3.939 f  hstdm_trainer_7/bitslip_pulse[1]/Q
                         net (fo=2, routed)           0.532     4.471    cpm_rcv_HSTDM_4_FB1_B2_A_0/bitslip_pulse_in
    SLICE_X354Y91        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.179     4.650 f  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0/O
                         net (fo=1, routed)           0.060     4.710    cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0
    SLICE_X354Y91        FDRE                                         f  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 f  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     3.852 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.892    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.892 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.894    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.919 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.922    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.176 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.182    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.565 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.044    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.068 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.727     5.795    cpm_rcv_HSTDM_4_FB1_B2_A_0/rxclkdiv2
    SLICE_X354Y91        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ/C
                         clock pessimism              1.066     6.861    
                         clock uncertainty           -0.035     6.826    
    SLICE_X354Y91        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     6.853    cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ
  -------------------------------------------------------------------
                         required time                          6.853    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.257ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/bitslip_reset[0]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_local/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.097ns (12.848%)  route 0.658ns (87.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns = ( 5.797 - 3.334 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    1.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.860ns (routing 0.010ns, distribution 0.850ns)
  Clock Net Delay (Destination): 0.729ns (routing 0.001ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.860     3.843    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y91        FDCE                                         r  hstdm_trainer_7/bitslip_reset[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y91        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.940 r  hstdm_trainer_7/bitslip_reset[0]/Q
                         net (fo=1, routed)           0.658     4.598    cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_in
    SLICE_X353Y92        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 f  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     3.852 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.892    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.892 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     3.894    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     3.919 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.922    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     4.176 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.182    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     4.565 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.044    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.068 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.729     5.797    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y92        FDSE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_local/C
                         clock pessimism              1.066     6.863    
                         clock uncertainty           -0.035     6.828    
    SLICE_X353Y92        FDSE (Setup_EFF_SLICEL_C_D)
                                                      0.027     6.855    cpm_rcv_HSTDM_4_FB1_B2_A_1/bitslip_reset_local
  -------------------------------------------------------------------
                         required time                          6.855    
                         arrival time                          -4.598    
  -------------------------------------------------------------------
                         slack                                  2.257    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank60_block7_div2
  To Clock:  hstdm_rxclk_1200_bank60_block7_div4

Setup :            0  Failing Endpoints,  Worst Slack        1.536ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            hstdm_trainer_7/channel_rdy_local[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns)
  Data Path Delay:        1.736ns  (logic 0.096ns (5.530%)  route 1.640ns (94.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 9.253 - 6.668 ) 
    Source Clock Delay      (SCD):    3.705ns = ( 7.039 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Net Delay (Destination): 0.743ns (routing 0.009ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 r  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     3.938 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.988    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.988 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.991    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.041 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.047    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.769 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.782    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.572 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.166    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.194 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.845     7.039    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X354Y95        FDCE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y95        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     7.135 r  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           1.640     8.775    hstdm_trainer_7/channel_rdy_in[0]
    SLICE_X354Y93        FDRE                                         r  hstdm_trainer_7/channel_rdy_local[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.743     9.253    hstdm_trainer_7/rxclkdiv4
    SLICE_X354Y93        FDRE                                         r  hstdm_trainer_7/channel_rdy_local[0]/C
                         clock pessimism              1.066    10.319    
                         clock uncertainty           -0.035    10.284    
    SLICE_X354Y93        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.311    hstdm_trainer_7/channel_rdy_local[0]
  -------------------------------------------------------------------
                         required time                         10.311    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            hstdm_trainer_7/channel_rdy_local[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns)
  Data Path Delay:        1.736ns  (logic 0.096ns (5.530%)  route 1.640ns (94.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 9.253 - 6.668 ) 
    Source Clock Delay      (SCD):    3.705ns = ( 7.039 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.001ns, distribution 0.844ns)
  Clock Net Delay (Destination): 0.743ns (routing 0.009ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 r  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     3.938 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.988    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.988 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.991    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.041 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.047    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.769 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.782    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.572 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.166    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.194 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.845     7.039    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X354Y95        FDCE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X354Y95        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     7.135 f  cpm_rcv_HSTDM_4_FB1_B2_A_1/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           1.640     8.775    hstdm_trainer_7/channel_rdy_in[0]
    SLICE_X354Y93        FDRE                                         f  hstdm_trainer_7/channel_rdy_local[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.743     9.253    hstdm_trainer_7/rxclkdiv4
    SLICE_X354Y93        FDRE                                         r  hstdm_trainer_7/channel_rdy_local[0]/C
                         clock pessimism              1.066    10.319    
                         clock uncertainty           -0.035    10.284    
    SLICE_X354Y93        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.311    hstdm_trainer_7/channel_rdy_local[0]
  -------------------------------------------------------------------
                         required time                         10.311    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank60_block7_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div2 rise@3.334ns)
  Data Path Delay:        1.676ns  (logic 0.096ns (5.728%)  route 1.580ns (94.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.592ns = ( 9.260 - 6.668 ) 
    Source Clock Delay      (SCD):    3.720ns = ( 7.054 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.066ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.860ns (routing 0.001ns, distribution 0.859ns)
  Clock Net Delay (Destination): 0.750ns (routing 0.009ns, distribution 0.741ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div2 rise edge)
                                                      3.334     3.334 r  
    BN16                                              0.000     3.334 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     3.938 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.988    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.988 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     3.991    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     4.041 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.047    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     4.769 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.782    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     5.572 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.166    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_X1Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.194 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=128, routed)         0.860     7.054    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv2
    SLICE_X353Y89        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y89        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     7.150 r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.rdatap[0]/Q
                         net (fo=2, routed)           1.580     8.730    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.rdatap[0]
    SLICE_X353Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.750     9.260    cpm_rcv_HSTDM_4_FB1_B2_A_1/rxclkdiv4
    SLICE_X353Y88        FDRE                                         r  cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]/C
                         clock pessimism              1.066    10.326    
                         clock uncertainty           -0.035    10.291    
    SLICE_X353Y88        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.318    cpm_rcv_HSTDM_4_FB1_B2_A_1/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[0]
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  1.588    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div4
  To Clock:  hstdm_rxclk_1200_bank69_block1_div2

Setup :            0  Failing Endpoints,  Worst Slack        2.221ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.096ns (12.632%)  route 0.664ns (87.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 5.952 - 3.334 ) 
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    1.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.010ns, distribution 0.884ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.894     4.075    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y642       FDCE                                         r  hstdm_trainer_1/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y642       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.171 r  hstdm_trainer_1/bitslip_pulse[1]/Q
                         net (fo=2, routed)           0.664     4.835    cpm_rcv_HSTDM_4_FB1_AI1_P_18/bitslip_pulse_in
    SLICE_X354Y639       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     4.001 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.041    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.041 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     4.041    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     4.064 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     4.067    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.309 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.315    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.717 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.196    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.220 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.732     5.952    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X354Y639       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/C
                         clock pessimism              1.112     7.064    
                         clock uncertainty           -0.035     7.029    
    SLICE_X354Y639       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.056    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.221ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/bitslip_pulse[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.096ns (12.632%)  route 0.664ns (87.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 5.952 - 3.334 ) 
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    1.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.010ns, distribution 0.884ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.001ns, distribution 0.731ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.894     4.075    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y642       FDCE                                         r  hstdm_trainer_1/bitslip_pulse[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y642       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     4.171 f  hstdm_trainer_1/bitslip_pulse[1]/Q
                         net (fo=2, routed)           0.664     4.835    cpm_rcv_HSTDM_4_FB1_AI1_P_18/bitslip_pulse_in
    SLICE_X354Y639       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     4.001 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.041    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.041 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     4.041    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     4.064 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     4.067    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.309 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.315    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.717 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.196    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.220 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.732     5.952    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X354Y639       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ/C
                         clock pessimism              1.112     7.064    
                         clock uncertainty           -0.035     7.029    
    SLICE_X354Y639       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.027     7.056    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  2.221    

Slack (MET) :             2.241ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/bitslip_reset[1]/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_P_18/bitslip_reset_local/D
                            (rising edge-triggered cell FDSE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.097ns (13.179%)  route 0.639ns (86.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 5.948 - 3.334 ) 
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    1.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.010ns, distribution 0.884ns)
  Clock Net Delay (Destination): 0.728ns (routing 0.001ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.894     4.075    hstdm_trainer_1/rxclkdiv4
    SLICE_X353Y642       FDCE                                         r  hstdm_trainer_1/bitslip_reset[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y642       FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     4.172 r  hstdm_trainer_1/bitslip_reset[1]/Q
                         net (fo=1, routed)           0.639     4.811    cpm_rcv_HSTDM_4_FB1_AI1_P_18/bitslip_reset_in
    SLICE_X353Y639       FDSE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/bitslip_reset_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     4.001 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.041    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.041 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     4.041    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     4.064 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     4.067    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.309 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.315    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.717 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.196    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.220 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.728     5.948    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X353Y639       FDSE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/bitslip_reset_local/C
                         clock pessimism              1.112     7.060    
                         clock uncertainty           -0.035     7.025    
    SLICE_X353Y639       FDSE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.052    cpm_rcv_HSTDM_4_FB1_AI1_P_18/bitslip_reset_local
  -------------------------------------------------------------------
                         required time                          7.052    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                  2.241    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank69_block1_div2
  To Clock:  hstdm_rxclk_1200_bank69_block1_div4

Setup :            0  Failing Endpoints,  Worst Slack        1.536ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns)
  Data Path Delay:        1.733ns  (logic 0.097ns (5.597%)  route 1.636ns (94.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 9.407 - 6.668 ) 
    Source Clock Delay      (SCD):    3.908ns = ( 7.242 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.850ns (routing 0.001ns, distribution 0.849ns)
  Clock Net Delay (Destination): 0.745ns (routing 0.009ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     4.090 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     4.140    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.140 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     4.142    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     4.191 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.197    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     4.924 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.937    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     5.770 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.364    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.392 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.850     7.242    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y634       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     7.339 r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, routed)           1.636     8.975    cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X354Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.745     9.407    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv4
    SLICE_X354Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism              1.112    10.519    
                         clock uncertainty           -0.035    10.484    
    SLICE_X354Y634       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    10.511    cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns)
  Data Path Delay:        1.733ns  (logic 0.097ns (5.597%)  route 1.636ns (94.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 9.407 - 6.668 ) 
    Source Clock Delay      (SCD):    3.908ns = ( 7.242 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.850ns (routing 0.001ns, distribution 0.849ns)
  Clock Net Delay (Destination): 0.745ns (routing 0.009ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     4.090 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     4.140    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.140 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     4.142    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     4.191 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.197    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     4.924 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.937    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     5.770 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.364    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.392 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.850     7.242    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv2
    SLICE_X353Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y634       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     7.339 f  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]/Q
                         net (fo=1, routed)           1.636     8.975    cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb[1]
    SLICE_X354Y634       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.745     9.407    cpm_rcv_HSTDM_4_FB1_AI1_N_18/rxclkdiv4
    SLICE_X354Y634       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]/C
                         clock pessimism              1.112    10.519    
                         clock uncertainty           -0.035    10.484    
    SLICE_X354Y634       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    10.511    cpm_rcv_HSTDM_4_FB1_AI1_N_18/training_bit_pattern_rebuild.BASE4.pattern_to_trainer[5]
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.689ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            hstdm_trainer_1/channel_rdy_local[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank69_block1_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div2 rise@3.334ns)
  Data Path Delay:        1.599ns  (logic 0.099ns (6.191%)  route 1.500ns (93.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 9.410 - 6.668 ) 
    Source Clock Delay      (SCD):    3.892ns = ( 7.226 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.112ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.834ns (routing 0.001ns, distribution 0.833ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.009ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div2 rise edge)
                                                      3.334     3.334 r  
    F34                                               0.000     3.334 r  pin_F34 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     4.090 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     4.140    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.140 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     4.142    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     4.191 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.197    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     4.924 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.937    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     5.770 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.364    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_X1Y240        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.392 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv2_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=128, routed)         0.834     7.226    cpm_rcv_HSTDM_4_FB1_AI1_P_18/rxclkdiv2
    SLICE_X352Y641       FDCE                                         r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X352Y641       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     7.325 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           1.500     8.825    hstdm_trainer_1/channel_rdy_in[1]
    SLICE_X352Y641       FDRE                                         r  hstdm_trainer_1/channel_rdy_local[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.748     9.410    hstdm_trainer_1/rxclkdiv4
    SLICE_X352Y641       FDRE                                         r  hstdm_trainer_1/channel_rdy_local[1]/C
                         clock pessimism              1.112    10.522    
                         clock uncertainty           -0.035    10.487    
    SLICE_X352Y641       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.514    hstdm_trainer_1/channel_rdy_local[1]
  -------------------------------------------------------------------
                         required time                         10.514    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  1.689    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div4
  To Clock:  hstdm_rxclk_1200_bank71_block2_div2

Setup :            0  Failing Endpoints,  Worst Slack        2.189ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.098ns (12.327%)  route 0.697ns (87.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 5.868 - 3.334 ) 
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    1.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.010ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.738ns (routing 0.001ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.897     3.986    hstdm_trainer_2/rxclkdiv4
    SLICE_X355Y739       FDRE                                         r  hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y739       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     4.084 r  hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, routed)           0.697     4.781    cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_in
    SLICE_X354Y739       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     3.911 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.951    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     3.951    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     3.974 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.977    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.219 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.225    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.627 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.106    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.130 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.738     5.868    cpm_rcv_HSTDM_4_FB1_BI3_P_7/rxclkdiv2
    SLICE_X354Y739       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local/C
                         clock pessimism              1.111     6.978    
                         clock uncertainty           -0.035     6.943    
    SLICE_X354Y739       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.970    cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.970    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.098ns (12.327%)  route 0.697ns (87.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.534ns = ( 5.868 - 3.334 ) 
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    1.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.010ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.738ns (routing 0.001ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.897     3.986    hstdm_trainer_2/rxclkdiv4
    SLICE_X355Y739       FDRE                                         r  hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y739       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     4.084 f  hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, routed)           0.697     4.781    cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_in
    SLICE_X354Y739       FDRE                                         f  cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     3.911 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.951    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     3.951    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     3.974 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.977    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.219 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.225    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.627 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.106    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.130 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.738     5.868    cpm_rcv_HSTDM_4_FB1_BI3_P_7/rxclkdiv2
    SLICE_X354Y739       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local/C
                         clock pessimism              1.111     6.978    
                         clock uncertainty           -0.035     6.943    
    SLICE_X354Y739       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.027     6.970    cpm_rcv_HSTDM_4_FB1_BI3_P_7/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.970    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            cpm_rcv_HSTDM_4_FB1_BI3_P_8/train_pulse_local/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.098ns (12.468%)  route 0.688ns (87.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 5.875 - 3.334 ) 
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    1.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.897ns (routing 0.010ns, distribution 0.887ns)
  Clock Net Delay (Destination): 0.745ns (routing 0.001ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.897     3.986    hstdm_trainer_2/rxclkdiv4
    SLICE_X355Y739       FDRE                                         r  hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/C
  -------------------------------------------------------------------    -------------------
    SLICE_X355Y739       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     4.084 r  hstdm_trainer_2/channel_rst_pulse_inst.fdcr1.IntQ/Q
                         net (fo=4, routed)           0.688     4.772    cpm_rcv_HSTDM_4_FB1_BI3_P_8/train_pulse_in
    SLICE_X356Y740       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/train_pulse_local/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     3.911 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.951    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.951 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     3.951    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     3.974 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     3.977    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     4.219 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     4.225    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     4.627 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.479     5.106    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.130 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.745     5.875    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rxclkdiv2
    SLICE_X356Y740       FDRE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/train_pulse_local/C
                         clock pessimism              1.111     6.985    
                         clock uncertainty           -0.035     6.950    
    SLICE_X356Y740       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     6.977    cpm_rcv_HSTDM_4_FB1_BI3_P_8/train_pulse_local
  -------------------------------------------------------------------
                         required time                          6.977    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  2.205    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_rxclk_1200_bank71_block2_div2
  To Clock:  hstdm_rxclk_1200_bank71_block2_div4

Setup :            0  Failing Endpoints,  Worst Slack        1.270ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            hstdm_trainer_2/channel_rdy_local[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns)
  Data Path Delay:        1.997ns  (logic 0.099ns (4.957%)  route 1.898ns (95.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 9.329 - 6.668 ) 
    Source Clock Delay      (SCD):    3.830ns = ( 7.164 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.864ns (routing 0.001ns, distribution 0.863ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.009ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     3.998 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     4.048    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.048 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     4.050    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     4.099 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.105    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     4.832 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.845    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     5.678 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.272    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.300 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.864     7.164    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X353Y739       FDCE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y739       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     7.263 r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           1.898     9.161    hstdm_trainer_2/channel_rdy_in[0]
    SLICE_X352Y739       FDRE                                         r  hstdm_trainer_2/channel_rdy_local[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.757     9.329    hstdm_trainer_2/rxclkdiv4
    SLICE_X352Y739       FDRE                                         r  hstdm_trainer_2/channel_rdy_local[0]/C
                         clock pessimism              1.111    10.439    
                         clock uncertainty           -0.035    10.404    
    SLICE_X352Y739       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.431    hstdm_trainer_2/channel_rdy_local[0]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.270ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            hstdm_trainer_2/channel_rdy_local[0]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns)
  Data Path Delay:        1.997ns  (logic 0.099ns (4.957%)  route 1.898ns (95.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 9.329 - 6.668 ) 
    Source Clock Delay      (SCD):    3.830ns = ( 7.164 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.864ns (routing 0.001ns, distribution 0.863ns)
  Clock Net Delay (Destination): 0.757ns (routing 0.009ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     3.998 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     4.048    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.048 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     4.050    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     4.099 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.105    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     4.832 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.845    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     5.678 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.272    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.300 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.864     7.164    cpm_rcv_HSTDM_4_FB1_BI3_N_8/rxclkdiv2
    SLICE_X353Y739       FDCE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y739       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     7.263 f  cpm_rcv_HSTDM_4_FB1_BI3_N_8/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           1.898     9.161    hstdm_trainer_2/channel_rdy_in[0]
    SLICE_X352Y739       FDRE                                         f  hstdm_trainer_2/channel_rdy_local[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.757     9.329    hstdm_trainer_2/rxclkdiv4
    SLICE_X352Y739       FDRE                                         r  hstdm_trainer_2/channel_rdy_local[0]/C
                         clock pessimism              1.111    10.439    
                         clock uncertainty           -0.035    10.404    
    SLICE_X352Y739       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.431    hstdm_trainer_2/channel_rdy_local[0]
  -------------------------------------------------------------------
                         required time                         10.431    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.set_fifo.rd_en/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            hstdm_trainer_2/channel_rdy_local[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             hstdm_rxclk_1200_bank71_block2_div4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.334ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div2 rise@3.334ns)
  Data Path Delay:        1.958ns  (logic 0.096ns (4.903%)  route 1.862ns (95.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 9.338 - 6.668 ) 
    Source Clock Delay      (SCD):    3.830ns = ( 7.164 - 3.334 ) 
    Clock Pessimism Removal (CPR):    1.111ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.864ns (routing 0.001ns, distribution 0.863ns)
  Clock Net Delay (Destination): 0.766ns (routing 0.009ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div2 rise edge)
                                                      3.334     3.334 r  
    B33                                               0.000     3.334 r  pin_B33 (IN)
                         net (fo=0)                   0.000     3.334    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     3.998 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     4.048    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.048 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     4.050    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     4.099 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     4.105    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     4.832 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     4.845    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     5.678 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     6.272    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.300 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv2_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=253, routed)         0.864     7.164    cpm_rcv_HSTDM_4_FB1_BI3_P_8/rxclkdiv2
    SLICE_X353Y739       FDCE                                         r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.set_fifo.rd_en/C
  -------------------------------------------------------------------    -------------------
    SLICE_X353Y739       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     7.260 r  cpm_rcv_HSTDM_4_FB1_BI3_P_8/rx_core.set_fifo.rd_en/Q
                         net (fo=2, routed)           1.862     9.122    hstdm_trainer_2/channel_rdy_in[1]
    SLICE_X354Y735       FDRE                                         r  hstdm_trainer_2/channel_rdy_local[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.766     9.338    hstdm_trainer_2/rxclkdiv4
    SLICE_X354Y735       FDRE                                         r  hstdm_trainer_2/channel_rdy_local[1]/C
                         clock pessimism              1.111    10.448    
                         clock uncertainty           -0.035    10.413    
    SLICE_X354Y735       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    10.440    hstdm_trainer_2/channel_rdy_local[1]
  -------------------------------------------------------------------
                         required time                         10.440    
                         arrival time                          -9.122    
  -------------------------------------------------------------------
                         slack                                  1.318    





---------------------------------------------------------------------------------------------------
From Clock:  haps_infra_clk_100
  To Clock:  ref_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.018ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.524ns (84.953%)  route 0.270ns (15.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.354ns (routing 0.950ns, distribution 2.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        3.354     0.585    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.442     1.027 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.270     1.297    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.082     2.380 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     2.380    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 1.524ns (84.953%)  route 0.270ns (15.047%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        -0.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      3.354ns (routing 0.950ns, distribution 2.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        3.354     0.585    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.442     1.027 f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.270     1.297    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.082     2.380 f  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     2.380    AFPGA_GLNK_OUT
    BY35                                                              f  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AFPGA_GLNK_OUT
                            (output port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ref_clk_p
  Path Type:              Max at Fast Process Corner
  Requirement:            10.000ns  (ref_clk_p rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.953ns (84.867%)  route 0.170ns (15.133%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.430ns
  Clock Path Skew:        0.991ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Source):      1.957ns (routing 0.545ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.299     0.299 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.057     0.356    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.082     0.438 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.123     1.561    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.694    -3.133 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166    -2.967    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -2.948 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        1.957    -0.991    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y337
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X1Y337
                         FDPE (Prop_OUT_FF_BITSLICE_COMPONENT_RX_TX_C_Q)
                                                      0.245    -0.746 r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_o_reg/Q
                         net (fo=1, routed)           0.170    -0.576    AFPGA_GLNK_OUT_c
    BY35                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.708     0.133 r  AFPGA_GLNK_OUT_obuf/O
                         net (fo=0)                   0.000     0.133    AFPGA_GLNK_OUT
    BY35                                                              r  AFPGA_GLNK_OUT (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.172     9.828    
                         output delay                -2.430     7.398    
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  7.265    





---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.707ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.481ns (70.101%)  route 0.205ns (29.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 8.755 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.666ns (routing 0.487ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.481     3.631 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.631 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.205     3.836    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142    10.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052    10.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    10.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000    11.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341     6.926 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     7.072    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.089 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        1.666     8.755    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     8.755    
                         clock uncertainty           -0.172     8.583    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.041     8.542    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.481ns (70.101%)  route 0.205ns (29.899%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        -1.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 8.755 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 1.666ns (routing 0.487ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 f  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.481     3.631 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.631    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.631 f  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.205     3.836    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.142    10.142 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.052    10.194    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073    10.267 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.000    11.267    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -4.341     6.926 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     7.072    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     7.089 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        1.666     8.755    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000     8.755    
                         clock uncertainty           -0.172     8.583    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.041     8.542    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          8.542    
                         arrival time                          -3.836    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 AFPGA_LOCK_CDO_GLNK_I[0]
                            (input port clocked by ref_clk_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             haps_infra_clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        1.020ns  (logic 0.688ns (67.440%)  route 0.332ns (32.560%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.150ns
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.063ns = ( 10.063 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Clock Net Delay (Destination): 2.915ns (routing 0.865ns, distribution 2.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.150     3.150    
    BW38                                              0.000     3.150 r  AFPGA_LOCK_CDO_GLNK_I[0] (IN)
                         net (fo=0)                   0.000     3.150    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/I
    BW38                 INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.688     3.838 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.838    AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/OUT
    BW38                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     3.838 r  AFPGA_LOCK_CDO_GLNK_I_ibuf[0]/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.332     4.170    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/afpga_lock_cdo_glnk_i
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     6.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     7.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.148 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        2.915    10.063    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    BITSLICE_RX_TX_X1Y363
                         FDPE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg/C
                         clock pessimism              0.000    10.063    
                         clock uncertainty           -0.172     9.891    
    BITSLICE_RX_TX_X1Y363
                         FDPE (Setup_IN_FF_BITSLICE_COMPONENT_RX_TX_C_D)
                                                     -0.113     9.778    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/gpiolink_i_d_reg
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -4.170    
  -------------------------------------------------------------------
                         slack                                  5.609    





---------------------------------------------------------------------------------------------------
From Clock:  hstdm_txclkdiv2_local
  To Clock:  hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV

Setup :            0  Failing Endpoints,  Worst Slack        3.307ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.FF.data_in[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.bitslice_tx_data/D[1]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.096ns (2.965%)  route 3.142ns (97.035%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 4.035 - 3.333 ) 
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.827ns (routing 0.001ns, distribution 0.826ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.827     0.872    cpm_snd_HSTDM_4_FB1_B2_D_2/txclkdiv2
    SLICE_X349Y69        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.FF.data_in[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y69        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.968 r  cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.FF.data_in[1]/Q
                         net (fo=1, routed)           3.142     4.110    cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.FF.data_in[1]
    BITSLICE_RX_TX_X1Y60 RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 r  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     8.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     3.562 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     3.791    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.815 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        2.945     6.760    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.004 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.104     7.108    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[25])
                                                      0.260     7.368 f  hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25]
                         net (fo=1, routed)           0.000     7.368    cpm_snd_HSTDM_4_FB1_B2_D_2/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y60 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.414     7.782    
                         clock uncertainty           -0.178     7.604    
    BITSLICE_RX_TX_X1Y60 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[1])
                                                     -0.187     7.417    cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.FF.data_in[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.bitslice_tx_data/D[1]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.096ns (2.965%)  route 3.142ns (97.035%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.701ns = ( 4.035 - 3.333 ) 
    Source Clock Delay      (SCD):    0.872ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.827ns (routing 0.001ns, distribution 0.826ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.827     0.872    cpm_snd_HSTDM_4_FB1_B2_D_2/txclkdiv2
    SLICE_X349Y69        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.FF.data_in[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y69        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.968 f  cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.FF.data_in[1]/Q
                         net (fo=1, routed)           3.142     4.110    cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.FF.data_in[1]
    BITSLICE_RX_TX_X1Y60 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.bitslice_tx_data/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 r  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     8.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     3.562 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     3.791    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.815 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        2.945     6.760    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.004 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.104     7.108    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y9
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT2[25])
                                                      0.260     7.368 f  hstdm_bitslice_ctrl_bank60/NIBBLE[1].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT2[25]
                         net (fo=1, routed)           0.000     7.368    cpm_snd_HSTDM_4_FB1_B2_D_2/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y60 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.414     7.782    
                         clock uncertainty           -0.178     7.604    
    BITSLICE_RX_TX_X1Y60 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[1])
                                                     -0.187     7.417    cpm_snd_HSTDM_4_FB1_B2_D_2/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.417    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.623ns  (required time - arrival time)
  Source:                 cpm_snd_HSTDM_4_FB1_B2_D_6/tx_core.FF.data_in[3]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_D_6/tx_core.bitslice_tx_data/D[3]
                            (falling edge-triggered cell RXTX_BITSLICE clocked by hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV  {rise@1.667ns fall@3.333ns period=3.333ns})
  Path Group:             hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall@6.667ns - hstdm_txclkdiv2_local rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.096ns (3.266%)  route 2.843ns (96.734%))
  Logic Levels:           0  
  Phase Shift in Clock Latency:
    Source Clock:         -0.833ns
  Clock Path Skew:        0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.706ns = ( 4.040 - 3.333 ) 
    Source Clock Delay      (SCD):    0.874ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.829ns (routing 0.001ns, distribution 0.828ns)
  Timing Exception:       MultiCycle Path   Setup -end   2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_txclkdiv2_local rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        3.276     0.507    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.779    -0.272 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUT1
                         net (fo=1, routed)           0.289     0.017    hstdm_clkgen_1200_bank60/hstdm_txclkdiv2_local
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.045 r  hstdm_clkgen_1200_bank60/TXCLKDIV2.txclkdiv2_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=2856, routed)        0.829     0.874    cpm_snd_HSTDM_4_FB1_B2_D_6/txclkdiv2
    SLICE_X349Y64        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_D_6/tx_core.FF.data_in[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y64        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.970 r  cpm_snd_HSTDM_4_FB1_B2_D_6/tx_core.FF.data_in[3]/Q
                         net (fo=1, routed)           2.843     3.813    cpm_snd_HSTDM_4_FB1_B2_D_6/tx_core.FF.data_in[3]
    BITSLICE_RX_TX_X1Y56 RXTX_BITSLICE                                r  cpm_snd_HSTDM_4_FB1_B2_D_6/tx_core.bitslice_tx_data/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_txclk_1200_bank60_clkoutphy_net_DIV_INV fall edge)
                                                      6.667     6.667 r  
    GTYE4_COMMON_X0Y8                                 0.000     6.667 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     6.667    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     6.830 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     6.912    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     7.034 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715     8.749    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     3.562 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     3.791    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.815 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
                         net (fo=5914, routed)        2.945     6.760    hstdm_clkgen_1200_bank60/clk_in
    SLR Crossing[1->0]   
    PLL_X1Y2             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                      0.244     7.004 r  hstdm_clkgen_1200_bank60/hstdm_plle3/CLKOUTPHY
                         net (fo=8, routed)           0.105     7.109    hstdm_bitslice_ctrl_bank60/PLL_CLK
    BITSLICE_CONTROL_X1Y8
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_BIT_CTRL_OUT4[25])
                                                      0.264     7.373 f  hstdm_bitslice_ctrl_bank60/NIBBLE[0].BITSLICE_CTRL.bitslice_control/TX_BIT_CTRL_OUT4[25]
                         net (fo=1, routed)           0.000     7.373    cpm_snd_HSTDM_4_FB1_B2_D_6/TX_BIT_CTRL_IN[25]
    BITSLICE_RX_TX_X1Y56 RXTX_BITSLICE                                f  cpm_snd_HSTDM_4_FB1_B2_D_6/tx_core.bitslice_tx_data/TX_BIT_CTRL_IN[25]
                         clock pessimism              0.414     7.787    
                         clock uncertainty           -0.178     7.609    
    BITSLICE_RX_TX_X1Y56 RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[25]_D[3])
                                                     -0.173     7.436    cpm_snd_HSTDM_4_FB1_B2_D_6/tx_core.bitslice_tx_data
  -------------------------------------------------------------------
                         required time                          7.436    
                         arrival time                          -3.813    
  -------------------------------------------------------------------
                         slack                                  3.623    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  hstdm_txclkdiv2_local

Setup :            0  Failing Endpoints,  Worst Slack       60.274ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.274ns  (required time - arrival time)
  Source:                 dut_inst/idex1/regrs2_out[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.000ns  (MaxDelay Path 67.000ns)
  Data Path Delay:        6.753ns  (logic 0.440ns (6.516%)  route 6.313ns (93.484%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 67.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y433                                    0.000     0.000 r  dut_inst/idex1/regrs2_out[0]/C
    SLICE_X194Y433       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dut_inst/idex1/regrs2_out[0]/Q
                         net (fo=1, routed)           5.721     5.820    cpm_snd_HSTDM_4_FB1_B2_D_3/data_in[1]
    SLR Crossing[1->0]   
    SLICE_X353Y70        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     6.013 r  cpm_snd_HSTDM_4_FB1_B2_D_3/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.196     6.209    cpm_snd_HSTDM_4_FB1_B2_D_3/data_in_mux[1]
    SLICE_X353Y70        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.357 r  cpm_snd_HSTDM_4_FB1_B2_D_3/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.396     6.753    cpm_snd_HSTDM_4_FB1_B2_D_3/data_to_serdes[1]
    SLICE_X349Y70        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   67.000    67.000    
    SLICE_X349Y70        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    67.027    cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                         67.027    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 60.274    

Slack (MET) :             60.274ns  (required time - arrival time)
  Source:                 dut_inst/idex1/regrs2_out[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[1]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.000ns  (MaxDelay Path 67.000ns)
  Data Path Delay:        6.753ns  (logic 0.440ns (6.516%)  route 6.313ns (93.484%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 67.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y433                                    0.000     0.000 r  dut_inst/idex1/regrs2_out[0]/C
    SLICE_X194Y433       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.099 f  dut_inst/idex1/regrs2_out[0]/Q
                         net (fo=1, routed)           5.721     5.820    cpm_snd_HSTDM_4_FB1_B2_D_3/data_in[1]
    SLR Crossing[1->0]   
    SLICE_X353Y70        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     6.013 f  cpm_snd_HSTDM_4_FB1_B2_D_3/un3_data_in_mux[1]/O
                         net (fo=1, routed)           0.196     6.209    cpm_snd_HSTDM_4_FB1_B2_D_3/data_in_mux[1]
    SLICE_X353Y70        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     6.357 f  cpm_snd_HSTDM_4_FB1_B2_D_3/training_bit_gen_inst.data_to_serdes[1]/O
                         net (fo=1, routed)           0.396     6.753    cpm_snd_HSTDM_4_FB1_B2_D_3/data_to_serdes[1]
    SLICE_X349Y70        FDRE                                         f  cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   67.000    67.000    
    SLICE_X349Y70        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027    67.027    cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[1]
  -------------------------------------------------------------------
                         required time                         67.027    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 60.274    

Slack (MET) :             60.278ns  (required time - arrival time)
  Source:                 dut_inst/idex1/regrs2_out[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[3]/D
                            (rising edge-triggered cell FDRE clocked by hstdm_txclkdiv2_local  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             hstdm_txclkdiv2_local
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.000ns  (MaxDelay Path 67.000ns)
  Data Path Delay:        6.749ns  (logic 0.301ns (4.460%)  route 6.448ns (95.540%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Phase Shift in Clock Latency:
    Destination Clock:    -0.833ns
  Timing Exception:       MaxDelay Path -high_priority 67.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y433                                    0.000     0.000 r  dut_inst/idex1/regrs2_out[2]/C
    SLICE_X194Y433       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dut_inst/idex1/regrs2_out[2]/Q
                         net (fo=1, routed)           5.877     5.976    cpm_snd_HSTDM_4_FB1_B2_D_3/data_in[3]
    SLR Crossing[1->0]   
    SLICE_X354Y70        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     6.140 r  cpm_snd_HSTDM_4_FB1_B2_D_3/un3_data_in_mux[3]/O
                         net (fo=1, routed)           0.199     6.339    cpm_snd_HSTDM_4_FB1_B2_D_3/data_in_mux[3]
    SLICE_X354Y70        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.038     6.377 r  cpm_snd_HSTDM_4_FB1_B2_D_3/training_bit_gen_inst.data_to_serdes[3]/O
                         net (fo=1, routed)           0.372     6.749    cpm_snd_HSTDM_4_FB1_B2_D_3/data_to_serdes[3]
    SLICE_X349Y70        FDRE                                         r  cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   67.000    67.000    
    SLICE_X349Y70        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    67.027    cpm_snd_HSTDM_4_FB1_B2_D_3/tx_core.FF.data_in[3]
  -------------------------------------------------------------------
                         required time                         67.027    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                 60.278    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      484.777ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             484.777ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/idex1/readdata1_out[24]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@500.000ns - clk rise@0.000ns)
  Data Path Delay:        14.684ns  (logic 0.096ns (0.654%)  route 14.588ns (99.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 504.829 - 500.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.356ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.829ns
    Common Clock Delay      (CCD):    2.458ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.979ns (routing 1.532ns, distribution 2.447ns)
  Clock Net Delay (Destination): 3.767ns (routing 1.396ns, distribution 2.371ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         3.979     5.181    dut_inst/clk
    SLICE_X340Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y655       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     5.277 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=210, routed)        14.588    19.865    dut_inst/idex1/rst_n_0_i
    SLR Crossing[2->0]   
    SLICE_X230Y61        FDCE                                         f  dut_inst/idex1/readdata1_out[24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702   500.702 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   500.742    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.742 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296   501.038    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   501.062 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         3.767   504.829    dut_inst/idex1/clk
    SLR Crossing[2->0]   
    SLICE_X230Y61        FDCE                                         r  dut_inst/idex1/readdata1_out[24]/C
                         clock pessimism              0.277   505.105    
                         inter-SLR compensation      -0.356   504.750    
                         clock uncertainty           -0.035   504.714    
    SLICE_X230Y61        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072   504.642    dut_inst/idex1/readdata1_out[24]
  -------------------------------------------------------------------
                         required time                        504.642    
                         arrival time                         -19.865    
  -------------------------------------------------------------------
                         slack                                484.777    

Slack (MET) :             484.788ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/idex1/readdata1_out[23]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@500.000ns - clk rise@0.000ns)
  Data Path Delay:        14.669ns  (logic 0.096ns (0.654%)  route 14.573ns (99.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 504.824 - 500.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.355ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.824ns
    Common Clock Delay      (CCD):    2.458ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.979ns (routing 1.532ns, distribution 2.447ns)
  Clock Net Delay (Destination): 3.762ns (routing 1.396ns, distribution 2.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         3.979     5.181    dut_inst/clk
    SLICE_X340Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y655       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     5.277 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=210, routed)        14.573    19.850    dut_inst/idex1/rst_n_0_i
    SLR Crossing[2->0]   
    SLICE_X231Y61        FDCE                                         f  dut_inst/idex1/readdata1_out[23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702   500.702 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   500.742    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.742 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296   501.038    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   501.062 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         3.762   504.824    dut_inst/idex1/clk
    SLR Crossing[2->0]   
    SLICE_X231Y61        FDCE                                         r  dut_inst/idex1/readdata1_out[23]/C
                         clock pessimism              0.277   505.100    
                         inter-SLR compensation      -0.355   504.745    
                         clock uncertainty           -0.035   504.710    
    SLICE_X231Y61        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072   504.638    dut_inst/idex1/readdata1_out[23]
  -------------------------------------------------------------------
                         required time                        504.638    
                         arrival time                         -19.850    
  -------------------------------------------------------------------
                         slack                                484.788    

Slack (MET) :             484.853ns  (required time - arrival time)
  Source:                 dut_inst/aptn_reset_sync_rst_n/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            dut_inst/idex1/readdata1_out[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (clk rise@500.000ns - clk rise@0.000ns)
  Data Path Delay:        14.604ns  (logic 0.096ns (0.657%)  route 14.508ns (99.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 504.824 - 500.000 ) 
    Source Clock Delay      (SCD):    5.181ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.355ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.824ns
    Common Clock Delay      (CCD):    2.458ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      3.979ns (routing 1.532ns, distribution 2.447ns)
  Clock Net Delay (Destination): 3.762ns (routing 1.396ns, distribution 2.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F35                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.789     0.789 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.839    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.839 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.174    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.202 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         3.979     5.181    dut_inst/clk
    SLICE_X340Y655       FDRE                                         r  dut_inst/aptn_reset_sync_rst_n/C
  -------------------------------------------------------------------    -------------------
    SLICE_X340Y655       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     5.277 r  dut_inst/aptn_reset_sync_rst_n/Q
                         net (fo=210, routed)        14.508    19.785    dut_inst/idex1/rst_n_0_i
    SLR Crossing[2->0]   
    SLICE_X230Y63        FDCE                                         f  dut_inst/idex1/readdata1_out[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      500.000   500.000 r  
    F35                                               0.000   500.000 r  clk (IN)
                         net (fo=0)                   0.000   500.000    clk_ibufgds/I
    HPIOBDIFFINBUF_X1Y253
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.702   500.702 r  clk_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040   500.742    clk_ibufgds/OUT
    F35                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   500.742 r  clk_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296   501.038    clk_bufg
    BUFGCE_X1Y249        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   501.062 r  clk_bufg/O
    X4Y9 (CLOCK_ROOT)    net (fo=372, routed)         3.762   504.824    dut_inst/idex1/clk
    SLR Crossing[2->0]   
    SLICE_X230Y63        FDCE                                         r  dut_inst/idex1/readdata1_out[12]/C
                         clock pessimism              0.277   505.100    
                         inter-SLR compensation      -0.355   504.745    
                         clock uncertainty           -0.035   504.710    
    SLICE_X230Y63        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072   504.638    dut_inst/idex1/readdata1_out[12]
  -------------------------------------------------------------------
                         required time                        504.638    
                         arrival time                         -19.785    
  -------------------------------------------------------------------
                         slack                                484.853    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_10
  To Clock:  haps_infra_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       98.654ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.654ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.094ns (9.162%)  route 0.932ns (90.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 98.892 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.013ns (routing 1.074ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.978ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.013    -0.740    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X421Y503       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y503       FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094    -0.646 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.932     0.286    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X419Y509       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    96.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.135    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.159 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.733    98.892    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X419Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.226    99.118    
                         clock uncertainty           -0.106    99.012    
    SLICE_X419Y509       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072    98.940    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         98.940    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                 98.654    

Slack (MET) :             98.654ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.094ns (9.162%)  route 0.932ns (90.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.108ns = ( 98.892 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.013ns (routing 1.074ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.978ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.013    -0.740    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X421Y503       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y503       FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094    -0.646 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.932     0.286    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X419Y509       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    96.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.135    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.159 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.733    98.892    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X419Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.226    99.118    
                         clock uncertainty           -0.106    99.012    
    SLICE_X419Y509       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    98.940    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         98.940    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                 98.654    

Slack (MET) :             98.931ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (haps_infra_clk_10 rise@100.000ns - haps_infra_clk_10 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.094ns (12.160%)  route 0.679ns (87.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 98.916 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.013ns (routing 1.074ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.757ns (routing 0.978ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_10 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.274    -2.781    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.753 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        2.013    -0.740    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X421Y503       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X421Y503       FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.094    -0.646 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.679     0.033    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X420Y509       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_10 rise edge)
                                                    100.000   100.000 r  
    GTYE4_COMMON_X0Y8                                 0.000   100.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000   100.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163   100.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082   100.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122   100.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715   102.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -5.187    96.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.240    97.135    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out7_clk_wiz_0
    BUFGCE_X1Y155        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    97.159 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout7_buf/O
    X8Y8 (CLOCK_ROOT)    net (fo=1885, routed)        1.757    98.916    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X420Y509       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.226    99.142    
                         clock uncertainty           -0.106    99.036    
    SLICE_X420Y509       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    98.964    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_srb_bridge_host/I_srb_bridge/sib_fifo_async_srb2sib/fifo512x288_pf479_fwft_async/genblk1.device_8P.xcvup_fifo512x288_pf479_fwft_async_core/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                 98.931    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_100
  To Clock:  haps_infra_clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.783ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[13]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.093ns (1.955%)  route 4.664ns (98.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.074ns = ( 10.074 - 10.000 ) 
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.325ns (routing 0.950ns, distribution 2.375ns)
  Clock Net Delay (Destination): 2.926ns (routing 0.865ns, distribution 2.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        3.325     0.556    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y413       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.649 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, routed)        4.664     5.313    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X378Y562       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     6.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     7.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.148 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        2.926    10.074    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X378Y562       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[13]/C
                         clock pessimism              0.168    10.242    
                         clock uncertainty           -0.074    10.169    
    SLICE_X378Y562       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    10.097    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[13]
  -------------------------------------------------------------------
                         required time                         10.097    
                         arrival time                          -5.313    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[45]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.093ns (1.955%)  route 4.664ns (98.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.074ns = ( 10.074 - 10.000 ) 
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.325ns (routing 0.950ns, distribution 2.375ns)
  Clock Net Delay (Destination): 2.926ns (routing 0.865ns, distribution 2.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        3.325     0.556    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y413       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.649 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, routed)        4.664     5.313    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X378Y562       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     6.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     7.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.148 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        2.926    10.074    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X378Y562       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[45]/C
                         clock pessimism              0.168    10.242    
                         clock uncertainty           -0.074    10.169    
    SLICE_X378Y562       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    10.097    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[45]
  -------------------------------------------------------------------
                         required time                         10.097    
                         arrival time                          -5.313    
  -------------------------------------------------------------------
                         slack                                  4.783    

Slack (MET) :             4.783ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[77]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (haps_infra_clk_100 rise@10.000ns - haps_infra_clk_100 rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 0.093ns (1.955%)  route 4.664ns (98.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.074ns = ( 10.074 - 10.000 ) 
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.325ns (routing 0.950ns, distribution 2.375ns)
  Clock Net Delay (Destination): 2.926ns (routing 0.865ns, distribution 2.061ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_100 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258    -2.797    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.769 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        3.325     0.556    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/clk_out3
    SLICE_X350Y413       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y413       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.649 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_sys_reset/reset_sync_o_reg/Q
                         net (fo=2564, routed)        4.664     5.313    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_reset_o
    SLICE_X378Y562       FDCE                                         f  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_100 rise edge)
                                                     10.000    10.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    10.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    10.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    10.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    10.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    10.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    12.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -5.187     6.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     7.124    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out3_clk_wiz_0
    BUFGCE_X1Y164        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.148 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout3_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=5914, routed)        2.926    10.074    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/sys_clk
    SLICE_X378Y562       FDCE                                         r  sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[77]/C
                         clock pessimism              0.168    10.242    
                         clock uncertainty           -0.074    10.169    
    SLICE_X378Y562       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    10.097    sysip_inst/bsa19_system_ip_u/anaconda_systemip_afpga_if_u/I_ufpga_gpiolink_if/I_gpiolink_ufpga/I_gpio/reg_tx_data_d_reg[77]
  -------------------------------------------------------------------
                         required time                         10.097    
                         arrival time                          -5.313    
  -------------------------------------------------------------------
                         slack                                  4.783    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_50_2_sync
  To Clock:  haps_infra_clk_50_2_sync

Setup :            0  Failing Endpoints,  Worst Slack       18.259ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.259ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/PRE
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.096ns (3.890%)  route 2.372ns (96.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 18.881 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.936ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.819ns (routing 0.001ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.750ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.783    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.755 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFG_inst/O
    X7Y6 (CLOCK_ROOT)    net (fo=4, routed)           0.819    -1.936    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/CLK
    SLICE_X349Y390       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y390       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -1.840 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/Q
                         net (fo=3, routed)           2.372     0.532    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/init_reset_o
    SLICE_X378Y486       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    16.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.134    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.158 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.723    18.881    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/CLK
    SLICE_X378Y486       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg/C
                         clock pessimism              0.064    18.945    
                         clock uncertainty           -0.082    18.864    
    SLICE_X378Y486       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.072    18.792    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_r_reg
  -------------------------------------------------------------------
                         required time                         18.792    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                 18.259    

Slack (MET) :             18.259ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_reg/PRE
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.096ns (3.890%)  route 2.372ns (96.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.119ns = ( 18.881 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.936ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.819ns (routing 0.001ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.750ns, distribution 0.973ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.783    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y162        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.755 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0_BUFG_inst/O
    X7Y6 (CLOCK_ROOT)    net (fo=4, routed)           0.819    -1.936    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/CLK
    SLICE_X349Y390       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X349Y390       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -1.840 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_init_reset/reset_sync_o_reg/Q
                         net (fo=3, routed)           2.372     0.532    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/init_reset_o
    SLICE_X378Y486       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    16.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.134    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.158 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.723    18.881    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/CLK
    SLICE_X378Y486       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_reg/C
                         clock pessimism              0.064    18.945    
                         clock uncertainty           -0.082    18.864    
    SLICE_X378Y486       FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.072    18.792    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/socket_gt_sys_aurora_anaconda_fsm_0/sys_pwron_rst_rsync_reg
  -------------------------------------------------------------------
                         required time                         18.792    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                 18.259    

Slack (MET) :             18.595ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_50_2_sync  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (haps_infra_clk_50_2_sync rise@20.000ns - haps_infra_clk_50_2_sync rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.096ns (8.355%)  route 1.053ns (91.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 19.008 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.096ns (routing 0.824ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.750ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_50_2_sync rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.272    -2.783    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.755 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         2.096    -0.659    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/CLK
    SLICE_X346Y442       FDPE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X346Y442       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.096    -0.563 f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/wordclk_reset_sync/rst_in_out_reg/Q
                         net (fo=116, routed)         1.053     0.490    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/AR[0]
    SLICE_X347Y439       FDCE                                         f  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_50_2_sync rise edge)
                                                     20.000    20.000 r  
    GTYE4_COMMON_X0Y8                                 0.000    20.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    20.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163    20.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082    20.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122    20.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    22.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT4)
                                                     -5.187    16.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT4
                         net (fo=2, routed)           0.239    17.134    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out5_clk_wiz_0
    BUFGCE_X1Y148        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    17.158 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout5_buf/O
    X7Y8 (CLOCK_ROOT)    net (fo=610, routed)         1.850    19.008    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/CLK
    SLICE_X347Y439       FDCE                                         r  sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[10]/C
                         clock pessimism              0.230    19.239    
                         clock uncertainty           -0.082    19.157    
    SLICE_X347Y439       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    19.085    sysip_inst/bsa19_system_ip_u/ufpga_debug_top_u/u_mng_user_fpga/cmd/reg_payload_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         19.085    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                 18.595    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  haps_infra_clk_umr3
  To Clock:  haps_infra_clk_umr3

Setup :            0  Failing Endpoints,  Worst Slack        5.147ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[11]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.121ns (4.618%)  route 2.499ns (95.382%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 6.930 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.933ns (routing 0.731ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.666ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.933    -0.831    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X350Y403       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y403       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    -0.738 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.974     0.236    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y173        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.264 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11217, routed)       1.525     1.789    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/umr3_sib_reset_o
    SLICE_X408Y541       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187     4.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.128    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.152 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.778     6.930    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/haps_infra_clk2
    SLICE_X408Y541       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[11]/C
                         clock pessimism              0.149     7.079    
                         clock uncertainty           -0.071     7.008    
    SLICE_X408Y541       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072     6.936    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[13]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.121ns (4.618%)  route 2.499ns (95.382%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 6.930 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.933ns (routing 0.731ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.666ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.933    -0.831    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X350Y403       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y403       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    -0.738 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.974     0.236    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y173        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.264 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11217, routed)       1.525     1.789    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/umr3_sib_reset_o
    SLICE_X408Y541       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187     4.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.128    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.152 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.778     6.930    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/haps_infra_clk2
    SLICE_X408Y541       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[13]/C
                         clock pessimism              0.149     7.079    
                         clock uncertainty           -0.071     7.008    
    SLICE_X408Y541       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072     6.936    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
                            (rising edge-triggered cell FDPE clocked by haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[15]/CLR
                            (recovery check against rising-edge clock haps_infra_clk_umr3  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (haps_infra_clk_umr3 rise@8.000ns - haps_infra_clk_umr3 rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.121ns (4.618%)  route 2.499ns (95.382%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.070ns = ( 6.930 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.933ns (routing 0.731ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.778ns (routing 0.666ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock haps_infra_clk_umr3 rise edge)
                                                      0.000     0.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.479     0.479 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.089     0.568    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.707 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.932     2.639    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.694    -3.055 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.263    -2.792    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -2.764 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.933    -0.831    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/haps_infra_clk2
    SLICE_X350Y403       FDPE                                         r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y403       FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.093    -0.738 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg/Q
                         net (fo=1, routed)           0.974     0.236    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/umr3_sib_reset_o_bufg_place
    BUFGCE_X1Y173        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.264 f  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/I_rsync_umr3_sib_reset/reset_sync_o_reg_bufg_place/O
                         net (fo=11217, routed)       1.525     1.789    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/umr3_sib_reset_o
    SLICE_X408Y541       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock haps_infra_clk_umr3 rise edge)
                                                      8.000     8.000 r  
    GTYE4_COMMON_X0Y8                                 0.000     8.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     8.000    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_p
    GTYE4_COMMON_X0Y8    IBUFDS_GTE4 (Prop_IBUFDS1_GTYE4_GTYE4_COMMON_I_ODIV2)
                                                      0.163     8.163 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/IBUFDS_GTE4_INST/ODIV2
                         net (fo=2, routed)           0.082     8.245    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/ref_clk_x0y1_int
    BUFG_GT_X0Y199       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     8.367 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/BUFG_GT_inst/O
                         net (fo=1, routed)           1.715    10.082    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_in1
    MMCM_X1Y6            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -5.187     4.895 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.233     5.128    sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clk_out2_clk_wiz_0
    BUFGCE_X1Y167        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.152 r  sysip_inst/bsa19_system_ip_u/haps_sysip_infra_clocks_inst/haps_sysip_infra_clocks_mmcm/clkout2_buf/O
    X7Y7 (CLOCK_ROOT)    net (fo=16062, routed)       1.778     6.930    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/haps_infra_clk2
    SLICE_X408Y541       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[15]/C
                         clock pessimism              0.149     7.079    
                         clock uncertainty           -0.071     7.008    
    SLICE_X408Y541       FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072     6.936    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_umr3_sib_us/umr3_sib2umr_inst/I_umr3_elastic_buffer/buffer_out_reg[15]
  -------------------------------------------------------------------
                         required time                          6.936    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                  5.147    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank36_block3_div4
  To Clock:  hstdm_rxclk_1200_bank36_block3_div4

Setup :            0  Failing Endpoints,  Worst Slack        5.135ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/tdata[40]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.162ns (12.423%)  route 1.142ns (87.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 9.206 - 6.668 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.010ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.764ns (routing 0.009ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.910     3.824    hstdm_trainer_3/rxclkdiv4
    SLICE_X11Y1055       FDCE                                         r  hstdm_trainer_3/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1055       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.923 r  hstdm_trainer_3/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.187     4.110    hstdm_trainer_3/train_latched
    SLICE_X11Y1055       LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.173 f  hstdm_trainer_3/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.955     5.128    hstdm_trainer_3/train_latched_i
    SLICE_X15Y1050       FDCE                                         f  hstdm_trainer_3/tdata[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.764     9.206    hstdm_trainer_3/rxclkdiv4
    SLICE_X15Y1050       FDCE                                         r  hstdm_trainer_3/tdata[40]/C
                         clock pessimism              1.164    10.371    
                         clock uncertainty           -0.035    10.335    
    SLICE_X15Y1050       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    10.263    hstdm_trainer_3/tdata[40]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.135ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/tdata[41]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.162ns (12.423%)  route 1.142ns (87.577%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.538ns = ( 9.206 - 6.668 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.010ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.764ns (routing 0.009ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.910     3.824    hstdm_trainer_3/rxclkdiv4
    SLICE_X11Y1055       FDCE                                         r  hstdm_trainer_3/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1055       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.923 r  hstdm_trainer_3/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.187     4.110    hstdm_trainer_3/train_latched
    SLICE_X11Y1055       LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.173 f  hstdm_trainer_3/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.955     5.128    hstdm_trainer_3/train_latched_i
    SLICE_X15Y1050       FDCE                                         f  hstdm_trainer_3/tdata[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.764     9.206    hstdm_trainer_3/rxclkdiv4
    SLICE_X15Y1050       FDCE                                         r  hstdm_trainer_3/tdata[41]/C
                         clock pessimism              1.164    10.371    
                         clock uncertainty           -0.035    10.335    
    SLICE_X15Y1050       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    10.263    hstdm_trainer_3/tdata[41]
  -------------------------------------------------------------------
                         required time                         10.263    
                         arrival time                          -5.128    
  -------------------------------------------------------------------
                         slack                                  5.135    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 hstdm_trainer_3/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_3/data_loaded[1]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank36_block3_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank36_block3_div4 rise@6.668ns - hstdm_rxclk_1200_bank36_block3_div4 rise@0.000ns)
  Data Path Delay:        1.310ns  (logic 0.162ns (12.366%)  route 1.148ns (87.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 9.213 - 6.668 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.910ns (routing 0.010ns, distribution 0.900ns)
  Clock Net Delay (Destination): 0.771ns (routing 0.009ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      0.000     0.000 r  
    M48                                               0.000     0.000 r  pin_M48 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.585    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.585 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.588    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.638 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.644    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.366 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.379    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.169 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.763    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.914 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.910     3.824    hstdm_trainer_3/rxclkdiv4
    SLICE_X11Y1055       FDCE                                         r  hstdm_trainer_3/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1055       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.923 r  hstdm_trainer_3/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.187     4.110    hstdm_trainer_3/train_latched
    SLICE_X11Y1055       LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.173 f  hstdm_trainer_3/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         0.961     5.134    hstdm_trainer_3/train_latched_i
    SLICE_X10Y1045       FDCE                                         f  hstdm_trainer_3/data_loaded[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank36_block3_div4 rise edge)
                                                      6.668     6.668 r  
    M48                                               0.000     6.668 r  pin_M48 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_M48/I
    HPIOBDIFFINBUF_X0Y420
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.450     7.118 r  ibufds_pin_M48/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.158    ibufds_pin_M48/OUT
    M48                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.158 r  ibufds_pin_M48/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.160    hstdm_clkgen_1200_rx_bank36_block3/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.185 f  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.188    hstdm_bitslice_ctrl_bank36/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y140
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.442 r  hstdm_bitslice_ctrl_bank36/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.448    hstdm_clkgen_1200_rx_bank36_block3/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y910
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.831 r  hstdm_clkgen_1200_rx_bank36_block3/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.311    hstdm_clkgen_1200_rx_bank36_block3/fifo_wrclk_out
    BUFGCE_DIV_X0Y68     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.442 r  hstdm_clkgen_1200_rx_bank36_block3/BASE4.rxclkdiv4_bufg/O
    X0Y17 (CLOCK_ROOT)   net (fo=347, routed)         0.771     9.213    hstdm_trainer_3/rxclkdiv4
    SLICE_X10Y1045       FDCE                                         r  hstdm_trainer_3/data_loaded[1]/C
                         clock pessimism              1.164    10.378    
                         clock uncertainty           -0.035    10.342    
    SLICE_X10Y1045       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    10.270    hstdm_trainer_3/data_loaded[1]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                          -5.134    
  -------------------------------------------------------------------
                         slack                                  5.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank37_block4_div4
  To Clock:  hstdm_rxclk_1200_bank37_block4_div4

Setup :            0  Failing Endpoints,  Worst Slack        4.957ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/idelay_current_eye_first[5]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.163ns (10.816%)  route 1.344ns (89.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 9.229 - 6.668 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.880ns (routing 0.010ns, distribution 0.870ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.009ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.880     3.822    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1126        FDCE                                         r  hstdm_trainer_4/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1126        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.921 r  hstdm_trainer_4/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.180     4.101    hstdm_trainer_4/train_latched
    SLICE_X7Y1126        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.165 f  hstdm_trainer_4/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         1.164     5.329    hstdm_trainer_4/train_latched_i
    SLICE_X10Y1113       FDCE                                         f  hstdm_trainer_4/idelay_current_eye_first[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.759     9.229    hstdm_trainer_4/rxclkdiv4
    SLICE_X10Y1113       FDCE                                         r  hstdm_trainer_4/idelay_current_eye_first[5]/C
                         clock pessimism              1.165    10.394    
                         clock uncertainty           -0.035    10.358    
    SLICE_X10Y1113       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    10.286    hstdm_trainer_4/idelay_current_eye_first[5]
  -------------------------------------------------------------------
                         required time                         10.286    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/idelay_current_eye_first[7]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.163ns (10.816%)  route 1.344ns (89.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 9.229 - 6.668 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.880ns (routing 0.010ns, distribution 0.870ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.009ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.880     3.822    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1126        FDCE                                         r  hstdm_trainer_4/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1126        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.921 r  hstdm_trainer_4/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.180     4.101    hstdm_trainer_4/train_latched
    SLICE_X7Y1126        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.165 f  hstdm_trainer_4/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         1.164     5.329    hstdm_trainer_4/train_latched_i
    SLICE_X10Y1113       FDCE                                         f  hstdm_trainer_4/idelay_current_eye_first[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.759     9.229    hstdm_trainer_4/rxclkdiv4
    SLICE_X10Y1113       FDCE                                         r  hstdm_trainer_4/idelay_current_eye_first[7]/C
                         clock pessimism              1.165    10.394    
                         clock uncertainty           -0.035    10.358    
    SLICE_X10Y1113       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072    10.286    hstdm_trainer_4/idelay_current_eye_first[7]
  -------------------------------------------------------------------
                         required time                         10.286    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 hstdm_trainer_4/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_4/idelay_current_eye_last[5]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank37_block4_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank37_block4_div4 rise@6.668ns - hstdm_rxclk_1200_bank37_block4_div4 rise@0.000ns)
  Data Path Delay:        1.507ns  (logic 0.163ns (10.816%)  route 1.344ns (89.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.561ns = ( 9.229 - 6.668 ) 
    Source Clock Delay      (SCD):    3.822ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.880ns (routing 0.010ns, distribution 0.870ns)
  Clock Net Delay (Destination): 0.759ns (routing 0.009ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      0.000     0.000 r  
    D45                                               0.000     0.000 f  pin_D45 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.563     0.563 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.613    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.613 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.616    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.666 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.672    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.394 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.407    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.197 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.791    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.942 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.880     3.822    hstdm_trainer_4/rxclkdiv4
    SLICE_X7Y1126        FDCE                                         r  hstdm_trainer_4/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1126        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.921 r  hstdm_trainer_4/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.180     4.101    hstdm_trainer_4/train_latched
    SLICE_X7Y1126        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.165 f  hstdm_trainer_4/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         1.164     5.329    hstdm_trainer_4/train_latched_i
    SLICE_X10Y1113       FDCE                                         f  hstdm_trainer_4/idelay_current_eye_last[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank37_block4_div4 rise edge)
                                                      6.668     6.668 f  
    D45                                               0.000     6.668 f  pin_D45 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_D45/I
    HPIOBDIFFINBUF_X0Y444
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.478     7.146 f  ibufds_pin_D45/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.186    ibufds_pin_D45/OUT
    D45                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.186 f  ibufds_pin_D45/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.188    hstdm_clkgen_1200_rx_bank37_block4/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.213 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.216    hstdm_bitslice_ctrl_bank37/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y148
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.470 r  hstdm_bitslice_ctrl_bank37/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.476    hstdm_clkgen_1200_rx_bank37_block4/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y962
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.859 r  hstdm_clkgen_1200_rx_bank37_block4/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.339    hstdm_clkgen_1200_rx_bank37_block4/fifo_wrclk_out
    BUFGCE_DIV_X0Y72     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.470 r  hstdm_clkgen_1200_rx_bank37_block4/BASE4.rxclkdiv4_bufg/O
    X0Y18 (CLOCK_ROOT)   net (fo=347, routed)         0.759     9.229    hstdm_trainer_4/rxclkdiv4
    SLICE_X10Y1113       FDCE                                         r  hstdm_trainer_4/idelay_current_eye_last[5]/C
                         clock pessimism              1.165    10.394    
                         clock uncertainty           -0.035    10.358    
    SLICE_X10Y1113       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    10.286    hstdm_trainer_4/idelay_current_eye_last[5]
  -------------------------------------------------------------------
                         required time                         10.286    
                         arrival time                          -5.329    
  -------------------------------------------------------------------
                         slack                                  4.957    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank38_block5_div4
  To Clock:  hstdm_rxclk_1200_bank38_block5_div4

Setup :            0  Failing Endpoints,  Worst Slack        4.789ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/data_loaded[0]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.163ns (9.708%)  route 1.516ns (90.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 9.239 - 6.668 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.882ns (routing 0.010ns, distribution 0.872ns)
  Clock Net Delay (Destination): 0.765ns (routing 0.009ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.882     3.828    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1165       FDCE                                         r  hstdm_trainer_5/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1165       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.927 r  hstdm_trainer_5/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.253     4.180    hstdm_trainer_5/train_latched
    SLICE_X5Y1164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.244 f  hstdm_trainer_5/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         1.263     5.507    hstdm_trainer_5/train_latched_i
    SLICE_X6Y1181        FDCE                                         f  hstdm_trainer_5/data_loaded[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.765     9.239    hstdm_trainer_5/rxclkdiv4
    SLICE_X6Y1181        FDCE                                         r  hstdm_trainer_5/data_loaded[0]/C
                         clock pessimism              1.165    10.404    
                         clock uncertainty           -0.035    10.368    
    SLICE_X6Y1181        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    10.296    hstdm_trainer_5/data_loaded[0]
  -------------------------------------------------------------------
                         required time                         10.296    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/data_loaded[2]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.163ns (9.708%)  route 1.516ns (90.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 9.239 - 6.668 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.882ns (routing 0.010ns, distribution 0.872ns)
  Clock Net Delay (Destination): 0.765ns (routing 0.009ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.882     3.828    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1165       FDCE                                         r  hstdm_trainer_5/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1165       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.927 r  hstdm_trainer_5/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.253     4.180    hstdm_trainer_5/train_latched
    SLICE_X5Y1164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.244 f  hstdm_trainer_5/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         1.263     5.507    hstdm_trainer_5/train_latched_i
    SLICE_X6Y1181        FDCE                                         f  hstdm_trainer_5/data_loaded[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.765     9.239    hstdm_trainer_5/rxclkdiv4
    SLICE_X6Y1181        FDCE                                         r  hstdm_trainer_5/data_loaded[2]/C
                         clock pessimism              1.165    10.404    
                         clock uncertainty           -0.035    10.368    
    SLICE_X6Y1181        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    10.296    hstdm_trainer_5/data_loaded[2]
  -------------------------------------------------------------------
                         required time                         10.296    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 hstdm_trainer_5/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_5/data_loaded[3]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank38_block5_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank38_block5_div4 rise@6.668ns - hstdm_rxclk_1200_bank38_block5_div4 rise@0.000ns)
  Data Path Delay:        1.679ns  (logic 0.163ns (9.708%)  route 1.516ns (90.292%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 9.239 - 6.668 ) 
    Source Clock Delay      (SCD):    3.828ns
    Clock Pessimism Removal (CPR):    1.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.882ns (routing 0.010ns, distribution 0.872ns)
  Clock Net Delay (Destination): 0.765ns (routing 0.009ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      0.000     0.000 r  
    N44                                               0.000     0.000 f  pin_N44 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.567     0.567 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.617    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.617 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.620    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.670 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.676    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.398 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.411    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.201 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.795    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.946 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.882     3.828    hstdm_trainer_5/rxclkdiv4
    SLICE_X10Y1165       FDCE                                         r  hstdm_trainer_5/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1165       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.927 r  hstdm_trainer_5/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.253     4.180    hstdm_trainer_5/train_latched
    SLICE_X5Y1164        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.244 f  hstdm_trainer_5/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         1.263     5.507    hstdm_trainer_5/train_latched_i
    SLICE_X6Y1181        FDCE                                         f  hstdm_trainer_5/data_loaded[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank38_block5_div4 rise edge)
                                                      6.668     6.668 f  
    N44                                               0.000     6.668 f  pin_N44 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_N44/I
    HPIOBDIFFINBUF_X0Y468
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.482     7.150 f  ibufds_pin_N44/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.190    ibufds_pin_N44/OUT
    N44                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.190 f  ibufds_pin_N44/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.192    hstdm_clkgen_1200_rx_bank38_block5/hstdm_rxclk_in
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.217 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.220    hstdm_bitslice_ctrl_bank38/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X0Y156
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.474 r  hstdm_bitslice_ctrl_bank38/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.480    hstdm_clkgen_1200_rx_bank38_block5/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X0Y1014
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.863 r  hstdm_clkgen_1200_rx_bank38_block5/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.343    hstdm_clkgen_1200_rx_bank38_block5/fifo_wrclk_out
    BUFGCE_DIV_X0Y76     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.474 r  hstdm_clkgen_1200_rx_bank38_block5/BASE4.rxclkdiv4_bufg/O
    X0Y19 (CLOCK_ROOT)   net (fo=347, routed)         0.765     9.239    hstdm_trainer_5/rxclkdiv4
    SLICE_X6Y1181        FDCE                                         r  hstdm_trainer_5/data_loaded[3]/C
                         clock pessimism              1.165    10.404    
                         clock uncertainty           -0.035    10.368    
    SLICE_X6Y1181        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    10.296    hstdm_trainer_5/data_loaded[3]
  -------------------------------------------------------------------
                         required time                         10.296    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  4.789    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank60_block7_div4
  To Clock:  hstdm_rxclk_1200_bank60_block7_div4

Setup :            0  Failing Endpoints,  Worst Slack        5.160ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.160ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/idelay_cnt_out[0]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.138ns (10.739%)  route 1.147ns (89.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 9.258 - 6.668 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.887ns (routing 0.010ns, distribution 0.877ns)
  Clock Net Delay (Destination): 0.748ns (routing 0.009ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.887     3.870    hstdm_trainer_7/rxclkdiv4
    SLICE_X364Y88        FDCE                                         r  hstdm_trainer_7/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X364Y88        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.969 r  hstdm_trainer_7/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.344     4.313    hstdm_trainer_7/train_latched
    SLICE_X361Y90        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.352 f  hstdm_trainer_7/ar_train_latched.train_latched_i.O/O
                         net (fo=244, routed)         0.803     5.155    hstdm_trainer_7/train_latched_i
    SLICE_X356Y95        FDCE                                         f  hstdm_trainer_7/idelay_cnt_out[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.748     9.258    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y95        FDCE                                         r  hstdm_trainer_7/idelay_cnt_out[0]/C
                         clock pessimism              1.164    10.423    
                         clock uncertainty           -0.035    10.387    
    SLICE_X356Y95        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    10.315    hstdm_trainer_7/idelay_cnt_out[0]
  -------------------------------------------------------------------
                         required time                         10.315    
                         arrival time                          -5.155    
  -------------------------------------------------------------------
                         slack                                  5.160    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/pause_cnt[15]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.138ns (10.996%)  route 1.117ns (89.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 9.274 - 6.668 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.887ns (routing 0.010ns, distribution 0.877ns)
  Clock Net Delay (Destination): 0.764ns (routing 0.009ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.887     3.870    hstdm_trainer_7/rxclkdiv4
    SLICE_X364Y88        FDCE                                         r  hstdm_trainer_7/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X364Y88        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.969 r  hstdm_trainer_7/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.344     4.313    hstdm_trainer_7/train_latched
    SLICE_X361Y90        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.352 f  hstdm_trainer_7/ar_train_latched.train_latched_i.O/O
                         net (fo=244, routed)         0.773     5.125    hstdm_trainer_7/train_latched_i
    SLICE_X355Y87        FDCE                                         f  hstdm_trainer_7/pause_cnt[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.764     9.274    hstdm_trainer_7/rxclkdiv4
    SLICE_X355Y87        FDCE                                         r  hstdm_trainer_7/pause_cnt[15]/C
                         clock pessimism              1.164    10.439    
                         clock uncertainty           -0.035    10.403    
    SLICE_X355Y87        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072    10.331    hstdm_trainer_7/pause_cnt[15]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -5.125    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.216ns  (required time - arrival time)
  Source:                 hstdm_trainer_7/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_7/idelay_cnt_out[6]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank60_block7_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank60_block7_div4 rise@6.668ns - hstdm_rxclk_1200_bank60_block7_div4 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.138ns (11.183%)  route 1.096ns (88.817%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 9.263 - 6.668 ) 
    Source Clock Delay      (SCD):    3.870ns
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.887ns (routing 0.010ns, distribution 0.877ns)
  Clock Net Delay (Destination): 0.753ns (routing 0.009ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      0.000     0.000 r  
    BN16                                              0.000     0.000 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.604     0.604 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.654    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.654 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.003     0.657    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.050     0.707 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.713    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.722     1.435 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.448    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.790     2.238 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.832    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     2.983 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.887     3.870    hstdm_trainer_7/rxclkdiv4
    SLICE_X364Y88        FDCE                                         r  hstdm_trainer_7/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X364Y88        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     3.969 r  hstdm_trainer_7/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.344     4.313    hstdm_trainer_7/train_latched
    SLICE_X361Y90        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.039     4.352 f  hstdm_trainer_7/ar_train_latched.train_latched_i.O/O
                         net (fo=244, routed)         0.752     5.104    hstdm_trainer_7/train_latched_i
    SLICE_X356Y96        FDCE                                         f  hstdm_trainer_7/idelay_cnt_out[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank60_block7_div4 rise edge)
                                                      6.668     6.668 f  
    BN16                                              0.000     6.668 f  pin_BN16 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_BN16/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.518     7.186 f  ibufds_pin_BN16/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.226    ibufds_pin_BN16/OUT
    BN16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.226 f  ibufds_pin_BN16/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     7.228    hstdm_clkgen_1200_rx_bank60_block7/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.025     7.253 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.256    hstdm_bitslice_ctrl_bank60/RX_BIT_CTRL_IN0[169]
    BITSLICE_CONTROL_X1Y12
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.254     7.510 r  hstdm_bitslice_ctrl_bank60/NIBBLE[4].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.516    hstdm_clkgen_1200_rx_bank60_block7/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y78 RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.383     7.899 r  hstdm_clkgen_1200_rx_bank60_block7/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.379    hstdm_clkgen_1200_rx_bank60_block7/fifo_wrclk_out
    BUFGCE_DIV_X1Y4      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.510 r  hstdm_clkgen_1200_rx_bank60_block7/BASE4.rxclkdiv4_bufg/O
    X7Y1 (CLOCK_ROOT)    net (fo=314, routed)         0.753     9.263    hstdm_trainer_7/rxclkdiv4
    SLICE_X356Y96        FDCE                                         r  hstdm_trainer_7/idelay_cnt_out[6]/C
                         clock pessimism              1.164    10.428    
                         clock uncertainty           -0.035    10.392    
    SLICE_X356Y96        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    10.320    hstdm_trainer_7/idelay_cnt_out[6]
  -------------------------------------------------------------------
                         required time                         10.320    
                         arrival time                          -5.104    
  -------------------------------------------------------------------
                         slack                                  5.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank69_block1_div4
  To Clock:  hstdm_rxclk_1200_bank69_block1_div4

Setup :            0  Failing Endpoints,  Worst Slack        4.623ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/tdata[11]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.163ns (8.873%)  route 1.674ns (91.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 9.432 - 6.668 ) 
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.010ns, distribution 0.884ns)
  Clock Net Delay (Destination): 0.770ns (routing 0.009ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.894     4.075    hstdm_trainer_1/rxclkdiv4
    SLICE_X356Y653       FDCE                                         r  hstdm_trainer_1/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y653       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.174 r  hstdm_trainer_1/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.348     4.522    hstdm_trainer_1/train_latched
    SLICE_X358Y642       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.586 f  hstdm_trainer_1/ar_train_latched.train_latched_i.O/O
                         net (fo=244, routed)         1.326     5.912    hstdm_trainer_1/train_latched_i
    SLICE_X359Y647       FDCE                                         f  hstdm_trainer_1/tdata[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.770     9.432    hstdm_trainer_1/rxclkdiv4
    SLICE_X359Y647       FDCE                                         r  hstdm_trainer_1/tdata[11]/C
                         clock pessimism              1.210    10.643    
                         clock uncertainty           -0.035    10.607    
    SLICE_X359Y647       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    10.535    hstdm_trainer_1/tdata[11]
  -------------------------------------------------------------------
                         required time                         10.535    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/tdata[12]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.163ns (8.873%)  route 1.674ns (91.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 9.432 - 6.668 ) 
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.010ns, distribution 0.884ns)
  Clock Net Delay (Destination): 0.770ns (routing 0.009ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.894     4.075    hstdm_trainer_1/rxclkdiv4
    SLICE_X356Y653       FDCE                                         r  hstdm_trainer_1/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y653       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.174 r  hstdm_trainer_1/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.348     4.522    hstdm_trainer_1/train_latched
    SLICE_X358Y642       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.586 f  hstdm_trainer_1/ar_train_latched.train_latched_i.O/O
                         net (fo=244, routed)         1.326     5.912    hstdm_trainer_1/train_latched_i
    SLICE_X359Y647       FDCE                                         f  hstdm_trainer_1/tdata[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.770     9.432    hstdm_trainer_1/rxclkdiv4
    SLICE_X359Y647       FDCE                                         r  hstdm_trainer_1/tdata[12]/C
                         clock pessimism              1.210    10.643    
                         clock uncertainty           -0.035    10.607    
    SLICE_X359Y647       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    10.535    hstdm_trainer_1/tdata[12]
  -------------------------------------------------------------------
                         required time                         10.535    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  4.623    

Slack (MET) :             4.623ns  (required time - arrival time)
  Source:                 hstdm_trainer_1/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_1/tdata[13]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank69_block1_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank69_block1_div4 rise@6.668ns - hstdm_rxclk_1200_bank69_block1_div4 rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.163ns (8.873%)  route 1.674ns (91.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.764ns = ( 9.432 - 6.668 ) 
    Source Clock Delay      (SCD):    4.075ns
    Clock Pessimism Removal (CPR):    1.210ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.894ns (routing 0.010ns, distribution 0.884ns)
  Clock Net Delay (Destination): 0.770ns (routing 0.009ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      0.000     0.000 r  
    F34                                               0.000     0.000 r  pin_F34 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.756     0.756 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.806    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.808    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.857 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.863    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.590 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.603    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.436 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     3.030    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.181 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.894     4.075    hstdm_trainer_1/rxclkdiv4
    SLICE_X356Y653       FDCE                                         r  hstdm_trainer_1/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X356Y653       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.174 r  hstdm_trainer_1/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.348     4.522    hstdm_trainer_1/train_latched
    SLICE_X358Y642       LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.586 f  hstdm_trainer_1/ar_train_latched.train_latched_i.O/O
                         net (fo=244, routed)         1.326     5.912    hstdm_trainer_1/train_latched_i
    SLICE_X359Y647       FDCE                                         f  hstdm_trainer_1/tdata[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank69_block1_div4 rise edge)
                                                      6.668     6.668 r  
    F34                                               0.000     6.668 r  pin_F34 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_F34/I
    HPIOBDIFFINBUF_X1Y255
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.667     7.335 r  ibufds_pin_F34/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.375    ibufds_pin_F34/OUT
    F34                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.375 r  ibufds_pin_F34/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.375    hstdm_clkgen_1200_rx_bank69_block1/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.398 f  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.401    hstdm_bitslice_ctrl_bank69/RX_BIT_CTRL_IN0[209]
    BITSLICE_CONTROL_X1Y85
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.643 r  hstdm_bitslice_ctrl_bank69/NIBBLE[5].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.649    hstdm_clkgen_1200_rx_bank69_block1/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y552
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     8.051 r  hstdm_clkgen_1200_rx_bank69_block1/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.531    hstdm_clkgen_1200_rx_bank69_block1/fifo_wrclk_out
    BUFGCE_DIV_X1Y40     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.662 r  hstdm_clkgen_1200_rx_bank69_block1/BASE4.rxclkdiv4_bufg/O
    X7Y10 (CLOCK_ROOT)   net (fo=314, routed)         0.770     9.432    hstdm_trainer_1/rxclkdiv4
    SLICE_X359Y647       FDCE                                         r  hstdm_trainer_1/tdata[13]/C
                         clock pessimism              1.210    10.643    
                         clock uncertainty           -0.035    10.607    
    SLICE_X359Y647       FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    10.535    hstdm_trainer_1/tdata[13]
  -------------------------------------------------------------------
                         required time                         10.535    
                         arrival time                          -5.912    
  -------------------------------------------------------------------
                         slack                                  4.623    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hstdm_rxclk_1200_bank71_block2_div4
  To Clock:  hstdm_rxclk_1200_bank71_block2_div4

Setup :            0  Failing Endpoints,  Worst Slack        5.018ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/tdata[10]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.165ns (11.119%)  route 1.319ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 9.350 - 6.668 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    1.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.925ns (routing 0.010ns, distribution 0.915ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.009ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.925     4.014    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y728       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.113 r  hstdm_trainer_2/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.248     4.361    hstdm_trainer_2/train_latched
    SLICE_X357Y733       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     4.427 f  hstdm_trainer_2/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         1.071     5.498    hstdm_trainer_2/train_latched_i
    SLICE_X358Y726       FDCE                                         f  hstdm_trainer_2/tdata[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.778     9.350    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y726       FDCE                                         r  hstdm_trainer_2/tdata[10]/C
                         clock pessimism              1.274    10.623    
                         clock uncertainty           -0.035    10.588    
    SLICE_X358Y726       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    10.516    hstdm_trainer_2/tdata[10]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/tdata[12]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.165ns (11.119%)  route 1.319ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 9.350 - 6.668 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    1.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.925ns (routing 0.010ns, distribution 0.915ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.009ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.925     4.014    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y728       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.113 r  hstdm_trainer_2/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.248     4.361    hstdm_trainer_2/train_latched
    SLICE_X357Y733       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     4.427 f  hstdm_trainer_2/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         1.071     5.498    hstdm_trainer_2/train_latched_i
    SLICE_X358Y726       FDCE                                         f  hstdm_trainer_2/tdata[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.778     9.350    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y726       FDCE                                         r  hstdm_trainer_2/tdata[12]/C
                         clock pessimism              1.274    10.623    
                         clock uncertainty           -0.035    10.588    
    SLICE_X358Y726       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    10.516    hstdm_trainer_2/tdata[12]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 hstdm_trainer_2/ar_train_latched.R1/C
                            (rising edge-triggered cell FDCE clocked by hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Destination:            hstdm_trainer_2/tdata[14]/CLR
                            (recovery check against rising-edge clock hstdm_rxclk_1200_bank71_block2_div4  {rise@0.000ns fall@3.334ns period=6.668ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.668ns  (hstdm_rxclk_1200_bank71_block2_div4 rise@6.668ns - hstdm_rxclk_1200_bank71_block2_div4 rise@0.000ns)
  Data Path Delay:        1.484ns  (logic 0.165ns (11.119%)  route 1.319ns (88.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 9.350 - 6.668 ) 
    Source Clock Delay      (SCD):    4.014ns
    Clock Pessimism Removal (CPR):    1.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.925ns (routing 0.010ns, distribution 0.915ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.009ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      0.000     0.000 r  
    B33                                               0.000     0.000 r  pin_B33 (IN)
                         net (fo=0)                   0.000     0.000    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.664     0.664 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.714    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.714 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.002     0.716    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.049     0.765 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.006     0.771    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.727     1.498 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.013     1.511    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.833     2.344 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.594     2.938    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.151     3.089 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.925     4.014    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y728       FDCE                                         r  hstdm_trainer_2/ar_train_latched.R1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X358Y728       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     4.113 r  hstdm_trainer_2/ar_train_latched.R1/Q
                         net (fo=4, routed)           0.248     4.361    hstdm_trainer_2/train_latched
    SLICE_X357Y733       LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     4.427 f  hstdm_trainer_2/ar_train_latched.train_latched_i.O/O
                         net (fo=255, routed)         1.071     5.498    hstdm_trainer_2/train_latched_i
    SLICE_X358Y726       FDCE                                         f  hstdm_trainer_2/tdata[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hstdm_rxclk_1200_bank71_block2_div4 rise edge)
                                                      6.668     6.668 r  
    B33                                               0.000     6.668 r  pin_B33 (IN)
                         net (fo=0)                   0.000     6.668    ibufds_pin_B33/I
    HPIOBDIFFINBUF_X1Y297
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.577     7.245 r  ibufds_pin_B33/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.285    ibufds_pin_B33/OUT
    B33                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.285 r  ibufds_pin_B33/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.000     7.285    hstdm_clkgen_1200_rx_bank71_block2/hstdm_rxclk_in
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_DATAIN_RX_BIT_CTRL_OUT[9])
                                                      0.023     7.308 f  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/RX_BIT_CTRL_OUT[9]
                         net (fo=1, routed)           0.003     7.311    hstdm_bitslice_ctrl_bank71/RX_BIT_CTRL_IN0[129]
    BITSLICE_CONTROL_X1Y99
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_BIT_CTRL_IN0[9]_RX_BIT_CTRL_OUT0[20])
                                                      0.242     7.553 r  hstdm_bitslice_ctrl_bank71/NIBBLE[3].BITSLICE_CTRL.bitslice_control/RX_BIT_CTRL_OUT0[20]
                         net (fo=1, routed)           0.006     7.559    hstdm_clkgen_1200_rx_bank71_block2/RX_BIT_CTRL_IN[20]
    BITSLICE_RX_TX_X1Y643
                         RX_BITSLICE (Prop_RX_BITSLICE_BITSLICE_RXTX_RX_RX_BIT_CTRL_IN[20]_FIFO_WRCLK_OUT)
                                                      0.402     7.961 r  hstdm_clkgen_1200_rx_bank71_block2/bitslice_rx_clock/FIFO_WRCLK_OUT
                         net (fo=2, routed)           0.480     8.441    hstdm_clkgen_1200_rx_bank71_block2/fifo_wrclk_out
    BUFGCE_DIV_X1Y48     BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.131     8.572 r  hstdm_clkgen_1200_rx_bank71_block2/BASE4.rxclkdiv4_bufg/O
    X7Y12 (CLOCK_ROOT)   net (fo=347, routed)         0.778     9.350    hstdm_trainer_2/rxclkdiv4
    SLICE_X358Y726       FDCE                                         r  hstdm_trainer_2/tdata[14]/C
                         clock pessimism              1.274    10.623    
                         clock uncertainty           -0.035    10.588    
    SLICE_X358Y726       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072    10.516    hstdm_trainer_2/tdata[14]
  -------------------------------------------------------------------
                         required time                         10.516    
                         arrival time                          -5.498    
  -------------------------------------------------------------------
                         slack                                  5.018    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rxoutclk_out[2]
  To Clock:  rxoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        4.722ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.093ns (24.474%)  route 0.287ns (75.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 6.585 - 5.333 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.229ns (routing 0.244ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.221ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.229     1.458    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X431Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y548       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.551 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.287     1.838    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X430Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.047     6.585    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X430Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]/C
                         clock pessimism              0.093     6.678    
                         clock uncertainty           -0.046     6.632    
    SLICE_X430Y548       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     6.560    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.093ns (24.474%)  route 0.287ns (75.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 6.585 - 5.333 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.229ns (routing 0.244ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.221ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.229     1.458    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X431Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y548       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.551 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.287     1.838    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X430Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.047     6.585    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X430Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]/C
                         clock pessimism              0.093     6.678    
                         clock uncertainty           -0.046     6.632    
    SLICE_X430Y548       FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     6.560    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR
                            (recovery check against rising-edge clock rxoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (rxoutclk_out[2] rise@5.333ns - rxoutclk_out[2] rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.093ns (24.474%)  route 0.287ns (75.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.252ns = ( 6.585 - 5.333 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.229ns (routing 0.244ns, distribution 0.985ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.221ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.229     1.458    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
    SLICE_X431Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X431Y548       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     1.551 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg/Q
                         net (fo=8, routed)           0.287     1.838    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/gtwiz_userclk_rx_active_out
    SLICE_X430Y548       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=2, routed)           0.083     5.416    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_srcclk_in
    BUFG_GT_X0Y204       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.538 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O
    X8Y8 (CLOCK_ROOT)    net (fo=2829, routed)        1.047     6.585    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/ultrascale_rx_userclk_n_1
    SLICE_X430Y548       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]/C
                         clock pessimism              0.093     6.678    
                         clock uncertainty           -0.046     6.632    
    SLICE_X430Y548       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     6.560    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/usrclk_rx_active_in_extend_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -1.838    
  -------------------------------------------------------------------
                         slack                                  4.722    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txoutclk_out[2]
  To Clock:  txoutclk_out[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.323ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[216]/CLR
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.196ns (6.928%)  route 2.633ns (93.072%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.398ns = ( 6.731 - 5.333 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.337ns (routing 0.237ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.194ns (routing 0.214ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.337     1.566    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X424Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y533       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.662 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          0.564     2.226    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X422Y560       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     2.326 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         2.069     4.395    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X411Y516       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[216]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.194     6.731    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X411Y516       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[216]/C
                         clock pessimism              0.105     6.836    
                         clock uncertainty           -0.046     6.790    
    SLICE_X411Y516       FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072     6.718    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[216]
  -------------------------------------------------------------------
                         required time                          6.718    
                         arrival time                          -4.395    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[227]/PRE
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.196ns (6.953%)  route 2.623ns (93.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 6.733 - 5.333 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.337ns (routing 0.237ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.214ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.337     1.566    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X424Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y533       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.662 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          0.564     2.226    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X422Y560       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     2.326 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         2.059     4.385    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X407Y516       FDPE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[227]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.196     6.733    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X407Y516       FDPE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[227]/C
                         clock pessimism              0.105     6.838    
                         clock uncertainty           -0.046     6.792    
    SLICE_X407Y516       FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.072     6.720    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[227]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.385    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[228]/CLR
                            (recovery check against rising-edge clock txoutclk_out[2]  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (txoutclk_out[2] rise@5.333ns - txoutclk_out[2] rise@0.000ns)
  Data Path Delay:        2.819ns  (logic 0.196ns (6.953%)  route 2.623ns (93.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.400ns = ( 6.733 - 5.333 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.337ns (routing 0.237ns, distribution 1.100ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.214ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[2] rise edge)
                                                      0.000     0.000 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     0.000 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.090     0.090    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.139     0.229 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.337     1.566    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/user_clk
    SLICE_X424Y533       FDRE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X424Y533       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     1.662 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/simplex_rx_global_logic_i/simplex_rx_channel_init_sm_i/RX_CHANNEL_UP_reg/Q
                         net (fo=29, routed)          0.564     2.226    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/rx_channel_up
    SLICE_X422Y560       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.100     2.326 f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr[255]_i_3/O
                         net (fo=304, routed)         2.059     4.385    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/crc_rst
    SLICE_X407Y516       FDCE                                         f  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[228]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[2] rise edge)
                                                      5.333     5.333 r  
    GTYE4_CHANNEL_X0Y34  GTYE4_CHANNEL                0.000     5.333 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/I_umr3_sib_aurora_socket_wrapper/I_aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE/inst/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_wrapper_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_multi_gt_i/aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_i/inst/gen_gtwizard_gtye4_top.aurora_xcvu19p_64b66b_GTY_12g_100m_4l_DC_DFE_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     5.415    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/tx_out_clk
    BUFG_GT_X0Y207       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.122     5.537 r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_aurora_socket_0/bufg_gt_tx_usrclk2_0/O
    X8Y8 (CLOCK_ROOT)    net (fo=5119, routed)        1.196     6.733    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/socket256\\.user_clk
    SLICE_X407Y516       FDCE                                         r  sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[228]/C
                         clock pessimism              0.105     6.838    
                         clock uncertainty           -0.046     6.792    
    SLICE_X407Y516       FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072     6.720    sysip_inst/bsa19_system_ip_u/umr3_sib_top_u/I_umr3_sib_fpga/I_umr3_sib_dlm_us_quad/I_umr3_sib_dlm_us_0/I_sib_bridge_rx/sib_bridge_rx_rcv/sib_bridge_rx_crc/misr_reg[228]
  -------------------------------------------------------------------
                         required time                          6.720    
                         arrival time                          -4.385    
  -------------------------------------------------------------------
                         slack                                  2.335    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       96.633ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.633ns  (required time - arrival time)
  Source:                 dut_inst/idex1/memread_out/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            MEMREADEX
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            99.200ns  (MaxDelay Path 99.200ns)
  Data Path Delay:        2.567ns  (logic 1.042ns (40.581%)  route 1.525ns (59.419%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 99.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1010                                     0.000     0.000 r  dut_inst/idex1/memread_out/C
    SLICE_X1Y1010        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dut_inst/idex1/memread_out/Q
                         net (fo=2, routed)           1.525     1.621    MEMREADEX_c
    D56                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.946     2.567 r  MEMREADEX_obuf/O
                         net (fo=0)                   0.000     2.567    MEMREADEX
    D56                                                               r  MEMREADEX (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   99.200    99.200    
                         output delay                -0.000    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 96.633    

Slack (MET) :             96.633ns  (required time - arrival time)
  Source:                 dut_inst/idex1/memread_out/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            MEMREADEX
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            99.200ns  (MaxDelay Path 99.200ns)
  Data Path Delay:        2.567ns  (logic 1.042ns (40.581%)  route 1.525ns (59.419%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 99.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1010                                     0.000     0.000 r  dut_inst/idex1/memread_out/C
    SLICE_X1Y1010        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  dut_inst/idex1/memread_out/Q
                         net (fo=2, routed)           1.525     1.621    MEMREADEX_c
    D56                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.946     2.567 f  MEMREADEX_obuf/O
                         net (fo=0)                   0.000     2.567    MEMREADEX
    D56                                                               f  MEMREADEX (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   99.200    99.200    
                         output delay                -0.000    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                          -2.567    
  -------------------------------------------------------------------
                         slack                                 96.633    

Slack (MET) :             97.617ns  (required time - arrival time)
  Source:                 dut_inst/idex1/memread_out/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@250.000ns period=500.000ns})
  Destination:            MEMREADEX
  Path Group:             **default**
  Path Type:              Max at Fast Process Corner
  Requirement:            99.200ns  (MaxDelay Path 99.200ns)
  Data Path Delay:        1.583ns  (logic 0.697ns (44.013%)  route 0.886ns (55.987%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 99.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1010                                     0.000     0.000 r  dut_inst/idex1/memread_out/C
    SLICE_X1Y1010        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     0.051 r  dut_inst/idex1/memread_out/Q
                         net (fo=2, routed)           0.886     0.937    MEMREADEX_c
    D56                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.646     1.583 r  MEMREADEX_obuf/O
                         net (fo=0)                   0.000     1.583    MEMREADEX
    D56                                                               r  MEMREADEX (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   99.200    99.200    
                         output delay                -0.000    99.200    
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                 97.617    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  hstdm_rxclk_1200_bank36_block3_div2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      242.558ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             242.558ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[60]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            246.000ns  (MaxDelay Path 246.000ns)
  Data Path Delay:        3.442ns  (logic 1.294ns (37.588%)  route 2.148ns (62.412%))
  Logic Levels:           3  (CARRY8=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 246.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1053                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1053        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/Q
                         net (fo=1, routed)           0.532     0.628    dut_inst/adder2/PCID[56]
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     0.776 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     0.804    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     0.908 r  dut_inst/adder2/out_1_cry_12/O[3]
                         net (fo=2, routed)           1.588     2.496    ADDOUTID_63_0_c[60]
    C56                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     3.442 r  ADDOUTID_63_0_obuf[60]/O
                         net (fo=0)                   0.000     3.442    ADDOUTID_63_0[60]
    C56                                                               r  ADDOUTID_63_0[60] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  246.000   246.000    
                         output delay                -0.000   246.000    
  -------------------------------------------------------------------
                         required time                        246.000    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                242.558    

Slack (MET) :             242.558ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[60]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            246.000ns  (MaxDelay Path 246.000ns)
  Data Path Delay:        3.442ns  (logic 1.294ns (37.588%)  route 2.148ns (62.412%))
  Logic Levels:           3  (CARRY8=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 246.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1053                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1053        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/Q
                         net (fo=1, routed)           0.532     0.628    dut_inst/adder2/PCID[56]
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     0.776 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     0.804    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     0.908 r  dut_inst/adder2/out_1_cry_12/O[3]
                         net (fo=2, routed)           1.588     2.496    ADDOUTID_63_0_c[60]
    C56                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     3.442 r  ADDOUTID_63_0_obuf[60]/O
                         net (fo=0)                   0.000     3.442    ADDOUTID_63_0[60]
    C56                                                               r  ADDOUTID_63_0[60] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  246.000   246.000    
                         output delay                -0.000   246.000    
  -------------------------------------------------------------------
                         required time                        246.000    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                242.558    

Slack (MET) :             242.558ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank36_block3_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[60]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            246.000ns  (MaxDelay Path 246.000ns)
  Data Path Delay:        3.442ns  (logic 1.294ns (37.588%)  route 2.148ns (62.412%))
  Logic Levels:           3  (CARRY8=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 246.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1053                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1053        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A2_D_3/rx_core.data_out.data_out[0]/Q
                         net (fo=1, routed)           0.532     0.628    dut_inst/adder2/PCID[56]
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.148     0.776 f  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     0.804    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     0.908 r  dut_inst/adder2/out_1_cry_12/O[3]
                         net (fo=2, routed)           1.588     2.496    ADDOUTID_63_0_c[60]
    C56                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     3.442 r  ADDOUTID_63_0_obuf[60]/O
                         net (fo=0)                   0.000     3.442    ADDOUTID_63_0[60]
    C56                                                               r  ADDOUTID_63_0[60] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  246.000   246.000    
                         output delay                -0.000   246.000    
  -------------------------------------------------------------------
                         required time                        246.000    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                242.558    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  hstdm_rxclk_1200_bank37_block4_div2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      246.242ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             246.242ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[60]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            250.400ns  (MaxDelay Path 250.400ns)
  Data Path Delay:        4.158ns  (logic 1.365ns (32.823%)  route 2.793ns (67.177%))
  Logic Levels:           4  (CARRY8=3 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 250.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1112                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/C
    SLICE_X1Y1112        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/Q
                         net (fo=1, routed)           1.149     1.244    dut_inst/adder2/PCID[46]
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.441 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     1.469    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.492 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     1.520    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     1.624 r  dut_inst/adder2/out_1_cry_12/O[3]
                         net (fo=2, routed)           1.588     3.212    ADDOUTID_63_0_c[60]
    C56                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     4.158 r  ADDOUTID_63_0_obuf[60]/O
                         net (fo=0)                   0.000     4.158    ADDOUTID_63_0[60]
    C56                                                               r  ADDOUTID_63_0[60] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  250.400   250.400    
                         output delay                -0.000   250.400    
  -------------------------------------------------------------------
                         required time                        250.400    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                246.242    

Slack (MET) :             246.242ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[60]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            250.400ns  (MaxDelay Path 250.400ns)
  Data Path Delay:        4.158ns  (logic 1.365ns (32.823%)  route 2.793ns (67.177%))
  Logic Levels:           4  (CARRY8=3 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 250.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1112                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/C
    SLICE_X1Y1112        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 f  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/Q
                         net (fo=1, routed)           1.149     1.244    dut_inst/adder2/PCID[46]
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.441 r  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     1.469    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.492 r  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     1.520    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     1.624 r  dut_inst/adder2/out_1_cry_12/O[3]
                         net (fo=2, routed)           1.588     3.212    ADDOUTID_63_0_c[60]
    C56                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     4.158 r  ADDOUTID_63_0_obuf[60]/O
                         net (fo=0)                   0.000     4.158    ADDOUTID_63_0[60]
    C56                                                               r  ADDOUTID_63_0[60] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  250.400   250.400    
                         output delay                -0.000   250.400    
  -------------------------------------------------------------------
                         required time                        250.400    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                246.242    

Slack (MET) :             246.242ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank37_block4_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[60]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            250.400ns  (MaxDelay Path 250.400ns)
  Data Path Delay:        4.158ns  (logic 1.365ns (32.823%)  route 2.793ns (67.177%))
  Logic Levels:           4  (CARRY8=3 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 250.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1112                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/C
    SLICE_X1Y1112        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_A3_D_2/rx_core.data_out.data_out[2]/Q
                         net (fo=1, routed)           1.149     1.244    dut_inst/adder2/PCID[46]
    SLICE_X2Y1021        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     1.441 f  dut_inst/adder2/out_0_cry_44/CO[7]
                         net (fo=1, routed)           0.028     1.469    dut_inst/adder2/out_1_cry_0
    SLICE_X2Y1022        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     1.492 f  dut_inst/adder2/out_1_cry_4/CO[7]
                         net (fo=1, routed)           0.028     1.520    dut_inst/adder2/out_1_cry_8
    SLICE_X2Y1023        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     1.624 r  dut_inst/adder2/out_1_cry_12/O[3]
                         net (fo=2, routed)           1.588     3.212    ADDOUTID_63_0_c[60]
    C56                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.946     4.158 r  ADDOUTID_63_0_obuf[60]/O
                         net (fo=0)                   0.000     4.158    ADDOUTID_63_0[60]
    C56                                                               r  ADDOUTID_63_0[60] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  250.400   250.400    
                         output delay                -0.000   250.400    
  -------------------------------------------------------------------
                         required time                        250.400    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                246.242    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  hstdm_rxclk_1200_bank38_block5_div2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      243.863ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             243.863ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[23]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            256.200ns  (MaxDelay Path 256.200ns)
  Data Path Delay:        12.337ns  (logic 1.441ns (11.683%)  route 10.896ns (88.317%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 256.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1174                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1174        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/Q
                         net (fo=1, routed)           1.678     1.774    dut_inst/adder2/PCID[20]
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.211     1.985 r  dut_inst/adder2/out_0_cry_20/O[6]
                         net (fo=2, routed)           9.218    11.203    ADDOUTID_63_0_c[23]
    SLR Crossing[3->2]   
    E37                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.134    12.337 r  ADDOUTID_63_0_obuf[23]/O
                         net (fo=0)                   0.000    12.337    ADDOUTID_63_0[23]
    E37                                                               r  ADDOUTID_63_0[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  256.200   256.200    
                         output delay                -0.000   256.200    
  -------------------------------------------------------------------
                         required time                        256.200    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                243.863    

Slack (MET) :             243.863ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[23]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            256.200ns  (MaxDelay Path 256.200ns)
  Data Path Delay:        12.337ns  (logic 1.441ns (11.683%)  route 10.896ns (88.317%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 256.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1174                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1174        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/Q
                         net (fo=1, routed)           1.678     1.774    dut_inst/adder2/PCID[20]
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.211     1.985 r  dut_inst/adder2/out_0_cry_20/O[6]
                         net (fo=2, routed)           9.218    11.203    ADDOUTID_63_0_c[23]
    SLR Crossing[3->2]   
    E37                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.134    12.337 r  ADDOUTID_63_0_obuf[23]/O
                         net (fo=0)                   0.000    12.337    ADDOUTID_63_0[23]
    E37                                                               r  ADDOUTID_63_0[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  256.200   256.200    
                         output delay                -0.000   256.200    
  -------------------------------------------------------------------
                         required time                        256.200    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                243.863    

Slack (MET) :             243.863ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank38_block5_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[23]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            256.200ns  (MaxDelay Path 256.200ns)
  Data Path Delay:        12.337ns  (logic 1.441ns (11.683%)  route 10.896ns (88.317%))
  Logic Levels:           2  (CARRY8=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 256.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1174                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/C
    SLICE_X1Y1174        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_A4_C_0/rx_core.data_out.data_out[0]/Q
                         net (fo=1, routed)           1.678     1.774    dut_inst/adder2/PCID[20]
    SLICE_X2Y1018        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[6])
                                                      0.211     1.985 f  dut_inst/adder2/out_0_cry_20/O[6]
                         net (fo=2, routed)           9.218    11.203    ADDOUTID_63_0_c[23]
    SLR Crossing[3->2]   
    E37                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      1.134    12.337 f  ADDOUTID_63_0_obuf[23]/O
                         net (fo=0)                   0.000    12.337    ADDOUTID_63_0[23]
    E37                                                               f  ADDOUTID_63_0[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  256.200   256.200    
                         output delay                -0.000   256.200    
  -------------------------------------------------------------------
                         required time                        256.200    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                243.863    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  hstdm_rxclk_1200_bank60_block7_div2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      129.480ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             129.480ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            PCSRCID
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            147.900ns  (MaxDelay Path 147.900ns)
  Data Path Delay:        18.420ns  (logic 1.886ns (10.237%)  route 16.534ns (89.763%))
  Logic Levels:           8  (CARRY8=3 LUT5=2 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 147.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y92                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
    SLICE_X350Y92        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/Q
                         net (fo=64, routed)          7.001     7.096    dut_inst/mux3_1_1/forwardA[1]
    SLR Crossing[0->1]   
    SLICE_X165Y519       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     7.274 r  dut_inst/mux3_1_1/out[17]/O
                         net (fo=1, routed)           0.337     7.611    dut_inst/cp1/comparatorin1[17]
    SLICE_X165Y519       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     7.790 f  dut_inst/cp1/out_0_I_68/O
                         net (fo=1, routed)           0.474     8.264    dut_inst/cp1/out_0_N_89
    SLICE_X159Y510       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     8.412 r  dut_inst/cp1/out_0_I_74/O
                         net (fo=1, routed)           0.012     8.424    dut_inst/cp1/out_0_I_74
    SLICE_X159Y510       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.621 r  dut_inst/cp1/out_0_I_35/CO[7]
                         net (fo=1, routed)           0.028     8.649    dut_inst/cp1/out_0_data_tmp[7]
    SLICE_X159Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.672 r  dut_inst/cp1/out_0_I_75/CO[7]
                         net (fo=1, routed)           0.028     8.700    dut_inst/cp1/out_0_data_tmp[15]
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     8.797 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, routed)           6.875    15.672    dut_inst/immgen1/equal
    SLR Crossing[1->3]   
    SLICE_X1Y1013        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039    15.711 r  dut_inst/immgen1/PCSRCID/O
                         net (fo=1, routed)           1.779    17.490    PCSRCID_c
    G48                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.930    18.420 r  PCSRCID_obuf/O
                         net (fo=0)                   0.000    18.420    PCSRCID
    G48                                                               r  PCSRCID (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  147.900   147.900    
                         output delay                -0.000   147.900    
  -------------------------------------------------------------------
                         required time                        147.900    
                         arrival time                         -18.420    
  -------------------------------------------------------------------
                         slack                                129.480    

Slack (MET) :             129.480ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            PCSRCID
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            147.900ns  (MaxDelay Path 147.900ns)
  Data Path Delay:        18.420ns  (logic 1.886ns (10.237%)  route 16.534ns (89.763%))
  Logic Levels:           8  (CARRY8=3 LUT5=2 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 147.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y92                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
    SLICE_X350Y92        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/Q
                         net (fo=64, routed)          7.001     7.096    dut_inst/mux3_1_1/forwardA[1]
    SLR Crossing[0->1]   
    SLICE_X165Y519       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     7.274 f  dut_inst/mux3_1_1/out[17]/O
                         net (fo=1, routed)           0.337     7.611    dut_inst/cp1/comparatorin1[17]
    SLICE_X165Y519       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     7.790 f  dut_inst/cp1/out_0_I_68/O
                         net (fo=1, routed)           0.474     8.264    dut_inst/cp1/out_0_N_89
    SLICE_X159Y510       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     8.412 r  dut_inst/cp1/out_0_I_74/O
                         net (fo=1, routed)           0.012     8.424    dut_inst/cp1/out_0_I_74
    SLICE_X159Y510       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.621 r  dut_inst/cp1/out_0_I_35/CO[7]
                         net (fo=1, routed)           0.028     8.649    dut_inst/cp1/out_0_data_tmp[7]
    SLICE_X159Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.672 r  dut_inst/cp1/out_0_I_75/CO[7]
                         net (fo=1, routed)           0.028     8.700    dut_inst/cp1/out_0_data_tmp[15]
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     8.797 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, routed)           6.875    15.672    dut_inst/immgen1/equal
    SLR Crossing[1->3]   
    SLICE_X1Y1013        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039    15.711 r  dut_inst/immgen1/PCSRCID/O
                         net (fo=1, routed)           1.779    17.490    PCSRCID_c
    G48                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.930    18.420 r  PCSRCID_obuf/O
                         net (fo=0)                   0.000    18.420    PCSRCID
    G48                                                               r  PCSRCID (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  147.900   147.900    
                         output delay                -0.000   147.900    
  -------------------------------------------------------------------
                         required time                        147.900    
                         arrival time                         -18.420    
  -------------------------------------------------------------------
                         slack                                129.480    

Slack (MET) :             129.480ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank60_block7_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            PCSRCID
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            147.900ns  (MaxDelay Path 147.900ns)
  Data Path Delay:        18.420ns  (logic 1.886ns (10.237%)  route 16.534ns (89.763%))
  Logic Levels:           8  (CARRY8=3 LUT5=2 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 147.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y92                                     0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/C
    SLICE_X350Y92        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_B2_A_0/rx_core.data_out.data_out[1]/Q
                         net (fo=64, routed)          7.001     7.096    dut_inst/mux3_1_1/forwardA[1]
    SLR Crossing[0->1]   
    SLICE_X165Y519       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.178     7.274 r  dut_inst/mux3_1_1/out[17]/O
                         net (fo=1, routed)           0.337     7.611    dut_inst/cp1/comparatorin1[17]
    SLICE_X165Y519       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.179     7.790 r  dut_inst/cp1/out_0_I_68/O
                         net (fo=1, routed)           0.474     8.264    dut_inst/cp1/out_0_N_89
    SLICE_X159Y510       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     8.412 f  dut_inst/cp1/out_0_I_74/O
                         net (fo=1, routed)           0.012     8.424    dut_inst/cp1/out_0_I_74
    SLICE_X159Y510       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     8.621 r  dut_inst/cp1/out_0_I_35/CO[7]
                         net (fo=1, routed)           0.028     8.649    dut_inst/cp1/out_0_data_tmp[7]
    SLICE_X159Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.672 r  dut_inst/cp1/out_0_I_75/CO[7]
                         net (fo=1, routed)           0.028     8.700    dut_inst/cp1/out_0_data_tmp[15]
    SLICE_X159Y512       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.097     8.797 r  dut_inst/cp1/out_0_I_59/CO[5]
                         net (fo=2, routed)           6.875    15.672    dut_inst/immgen1/equal
    SLR Crossing[1->3]   
    SLICE_X1Y1013        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039    15.711 r  dut_inst/immgen1/PCSRCID/O
                         net (fo=1, routed)           1.779    17.490    PCSRCID_c
    G48                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.930    18.420 r  PCSRCID_obuf/O
                         net (fo=0)                   0.000    18.420    PCSRCID
    G48                                                               r  PCSRCID (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  147.900   147.900    
                         output delay                -0.000   147.900    
  -------------------------------------------------------------------
                         required time                        147.900    
                         arrival time                         -18.420    
  -------------------------------------------------------------------
                         slack                                129.480    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  hstdm_rxclk_1200_bank69_block1_div2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      238.136ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             238.136ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[15]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            256.600ns  (MaxDelay Path 256.600ns)
  Data Path Delay:        18.464ns  (logic 1.467ns (7.945%)  route 16.997ns (92.055%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 256.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y639                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/C
    SLICE_X350Y639       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/Q
                         net (fo=2, routed)           7.654     7.749    dut_inst/adder2/PCID[13]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.849 r  dut_inst/adder2/out_0_axb_13/O
                         net (fo=1, routed)           0.241     8.090    dut_inst/adder2/out_0_axb_13
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.158     8.248 r  dut_inst/adder2/out_0_cry_12/O[6]
                         net (fo=2, routed)           9.102    17.350    ADDOUTID_63_0_c[15]
    SLR Crossing[3->2]   
    C29                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.114    18.464 r  ADDOUTID_63_0_obuf[15]/O
                         net (fo=0)                   0.000    18.464    ADDOUTID_63_0[15]
    C29                                                               r  ADDOUTID_63_0[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  256.600   256.600    
                         output delay                -0.000   256.600    
  -------------------------------------------------------------------
                         required time                        256.600    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                238.136    

Slack (MET) :             238.136ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[15]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            256.600ns  (MaxDelay Path 256.600ns)
  Data Path Delay:        18.464ns  (logic 1.467ns (7.945%)  route 16.997ns (92.055%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 256.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y639                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/C
    SLICE_X350Y639       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 f  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/Q
                         net (fo=2, routed)           7.654     7.749    dut_inst/adder2/PCID[13]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.849 r  dut_inst/adder2/out_0_axb_13/O
                         net (fo=1, routed)           0.241     8.090    dut_inst/adder2/out_0_axb_13
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.158     8.248 r  dut_inst/adder2/out_0_cry_12/O[6]
                         net (fo=2, routed)           9.102    17.350    ADDOUTID_63_0_c[15]
    SLR Crossing[3->2]   
    C29                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.114    18.464 r  ADDOUTID_63_0_obuf[15]/O
                         net (fo=0)                   0.000    18.464    ADDOUTID_63_0[15]
    C29                                                               r  ADDOUTID_63_0[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  256.600   256.600    
                         output delay                -0.000   256.600    
  -------------------------------------------------------------------
                         required time                        256.600    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                238.136    

Slack (MET) :             238.136ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank69_block1_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[15]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            256.600ns  (MaxDelay Path 256.600ns)
  Data Path Delay:        18.464ns  (logic 1.467ns (7.945%)  route 16.997ns (92.055%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 256.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y639                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/C
    SLICE_X350Y639       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.095 r  cpm_rcv_HSTDM_4_FB1_AI1_P_18/rx_core.data_out.data_out[1]/Q
                         net (fo=2, routed)           7.654     7.749    dut_inst/adder2/PCID[13]
    SLR Crossing[2->3]   
    SLICE_X2Y1015        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     7.849 f  dut_inst/adder2/out_0_axb_13/O
                         net (fo=1, routed)           0.241     8.090    dut_inst/adder2/out_0_axb_13
    SLICE_X2Y1017        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[6])
                                                      0.158     8.248 r  dut_inst/adder2/out_0_cry_12/O[6]
                         net (fo=2, routed)           9.102    17.350    ADDOUTID_63_0_c[15]
    SLR Crossing[3->2]   
    C29                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      1.114    18.464 r  ADDOUTID_63_0_obuf[15]/O
                         net (fo=0)                   0.000    18.464    ADDOUTID_63_0[15]
    C29                                                               r  ADDOUTID_63_0[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  256.600   256.600    
                         output delay                -0.000   256.600    
  -------------------------------------------------------------------
                         required time                        256.600    
                         arrival time                         -18.464    
  -------------------------------------------------------------------
                         slack                                238.136    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  hstdm_rxclk_1200_bank71_block2_div2
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      231.815ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             231.815ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            234.500ns  (MaxDelay Path 234.500ns)
  Data Path Delay:        2.685ns  (logic 1.089ns (40.568%)  route 1.596ns (59.432%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 234.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y736                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/C
    SLICE_X350Y736       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/Q
                         net (fo=2, routed)           1.596     1.692    ADDOUTID_63_0_c[0]
    M37                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.993     2.685 r  ADDOUTID_63_0_obuf[0]/O
                         net (fo=0)                   0.000     2.685    ADDOUTID_63_0[0]
    M37                                                               r  ADDOUTID_63_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  234.500   234.500    
                         output delay                -0.000   234.500    
  -------------------------------------------------------------------
                         required time                        234.500    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                231.815    

Slack (MET) :             231.815ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            234.500ns  (MaxDelay Path 234.500ns)
  Data Path Delay:        2.685ns  (logic 1.089ns (40.568%)  route 1.596ns (59.432%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 234.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y736                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/C
    SLICE_X350Y736       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 f  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/Q
                         net (fo=2, routed)           1.596     1.692    ADDOUTID_63_0_c[0]
    M37                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.993     2.685 f  ADDOUTID_63_0_obuf[0]/O
                         net (fo=0)                   0.000     2.685    ADDOUTID_63_0[0]
    M37                                                               f  ADDOUTID_63_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  234.500   234.500    
                         output delay                -0.000   234.500    
  -------------------------------------------------------------------
                         required time                        234.500    
                         arrival time                          -2.685    
  -------------------------------------------------------------------
                         slack                                231.815    

Slack (MET) :             232.813ns  (required time - arrival time)
  Source:                 cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/C
                            (rising edge-triggered cell FDRE clocked by hstdm_rxclk_1200_bank71_block2_div2  {rise@0.000ns fall@1.666ns period=3.334ns})
  Destination:            ADDOUTID_63_0[0]
  Path Group:             **default**
  Path Type:              Max at Fast Process Corner
  Requirement:            234.500ns  (MaxDelay Path 234.500ns)
  Data Path Delay:        1.687ns  (logic 0.744ns (44.116%)  route 0.943ns (55.884%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 234.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X350Y736                                    0.000     0.000 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/C
    SLICE_X350Y736       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.051     0.051 r  cpm_rcv_HSTDM_4_FB1_BI3_N_7/rx_core.data_out.data_out[0]/Q
                         net (fo=2, routed)           0.943     0.994    ADDOUTID_63_0_c[0]
    M37                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.693     1.687 r  ADDOUTID_63_0_obuf[0]/O
                         net (fo=0)                   0.000     1.687    ADDOUTID_63_0[0]
    M37                                                               r  ADDOUTID_63_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  234.500   234.500    
                         output delay                -0.000   234.500    
  -------------------------------------------------------------------
                         required time                        234.500    
                         arrival time                          -1.687    
  -------------------------------------------------------------------
                         slack                                232.813    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack      119.151ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             119.151ns  (required time - arrival time)
  Source:                 MEMREADMEM
                            (input port)
  Destination:            stall_0
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            124.100ns  (MaxDelay Path 124.100ns)
  Data Path Delay:        4.949ns  (logic 1.586ns (32.047%)  route 3.363ns (67.953%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 124.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B49                                               0.000     0.000 r  MEMREADMEM (IN)
                         net (fo=0)                   0.000     0.000    MEMREADMEM_ibuf/I
    B49                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.559     0.559 r  MEMREADMEM_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.559    MEMREADMEM_ibuf/OUT
    B49                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.559 r  MEMREADMEM_ibuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.697     2.256    dut_inst/hazard1/MEMREADMEM
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.354 r  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, routed)           1.666     4.020    stall_0_c
    H48                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.929     4.949 r  stall_0_obuf/O
                         net (fo=0)                   0.000     4.949    stall_0
    H48                                                               r  stall_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  124.100   124.100    
                         output delay                -0.000   124.100    
  -------------------------------------------------------------------
                         required time                        124.100    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                119.151    

Slack (MET) :             119.151ns  (required time - arrival time)
  Source:                 MEMREADMEM
                            (input port)
  Destination:            stall_0
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            124.100ns  (MaxDelay Path 124.100ns)
  Data Path Delay:        4.949ns  (logic 1.586ns (32.047%)  route 3.363ns (67.953%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 124.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B49                                               0.000     0.000 r  MEMREADMEM (IN)
                         net (fo=0)                   0.000     0.000    MEMREADMEM_ibuf/I
    B49                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.559     0.559 r  MEMREADMEM_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.559    MEMREADMEM_ibuf/OUT
    B49                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.559 r  MEMREADMEM_ibuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.697     2.256    dut_inst/hazard1/MEMREADMEM
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.354 r  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, routed)           1.666     4.020    stall_0_c
    H48                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.929     4.949 r  stall_0_obuf/O
                         net (fo=0)                   0.000     4.949    stall_0
    H48                                                               r  stall_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  124.100   124.100    
                         output delay                -0.000   124.100    
  -------------------------------------------------------------------
                         required time                        124.100    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                119.151    

Slack (MET) :             119.151ns  (required time - arrival time)
  Source:                 MEMREADMEM
                            (input port)
  Destination:            stall_0
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            124.100ns  (MaxDelay Path 124.100ns)
  Data Path Delay:        4.949ns  (logic 1.586ns (32.047%)  route 3.363ns (67.953%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path -high_priority 124.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B49                                               0.000     0.000 f  MEMREADMEM (IN)
                         net (fo=0)                   0.000     0.000    MEMREADMEM_ibuf/I
    B49                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.559     0.559 f  MEMREADMEM_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.559    MEMREADMEM_ibuf/OUT
    B49                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.559 f  MEMREADMEM_ibuf/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.697     2.256    dut_inst/hazard1/MEMREADMEM
    SLICE_X1Y1013        LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     2.354 f  dut_inst/hazard1/stall_0_0/O
                         net (fo=2, routed)           1.666     4.020    stall_0_c
    H48                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.929     4.949 f  stall_0_obuf/O
                         net (fo=0)                   0.000     4.949    stall_0
    H48                                                               f  stall_0 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                  124.100   124.100    
                         output delay                -0.000   124.100    
  -------------------------------------------------------------------
                         required time                        124.100    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                119.151    





