
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
Ü
Running: %s
333*	simulator2°
›C:/Xilinx/Vivado/2013.4/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1NumberGuess_tb_behav --prj U:/private/elec444_lab1/elec444_lab1.sim/sim_1/behav/lab1NumberGuess_tb.prj work.lab1NumberGuess_tb work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
¼
+Analyzing Verilog file "%s" into library %s165*xsimverific2W
CU:/private/elec444_lab1/elec444_lab1.srcs/sources_1/new/slowclock.v2default:default2
work2default:defaultZ10-165
¿
+Analyzing Verilog file "%s" into library %s165*xsimverific2Z
FU:/private/elec444_lab1/elec444_lab1.srcs/sources_1/new/sevenSegCtrl.v2default:default2
work2default:defaultZ10-165
¿
+Analyzing Verilog file "%s" into library %s165*xsimverific2Z
FU:/private/elec444_lab1/elec444_lab1.srcs/sources_1/new/guessCounter.v2default:default2
work2default:defaultZ10-165
º
+Analyzing Verilog file "%s" into library %s165*xsimverific2U
AU:/private/elec444_lab1/elec444_lab1.srcs/sources_1/new/bouncer.v2default:default2
work2default:defaultZ10-165
º
+Analyzing Verilog file "%s" into library %s165*xsimverific2U
AU:/private/elec444_lab1/elec444_lab1.srcs/sources_1/new/bin2bcd.v2default:default2
work2default:defaultZ10-165
Å
+Analyzing Verilog file "%s" into library %s165*xsimverific2`
LU:/private/elec444_lab1/elec444_lab1.srcs/sources_1/imports/elec444lab1fsm.v2default:default2
work2default:defaultZ10-165
Ö
+Analyzing Verilog file "%s" into library %s165*xsimverific2q
]U:/private/elec444_lab1/elec444_lab1.srcs/sources_1/imports/ELEC240Lab3/SevenSegmentDecoder.v2default:default2
work2default:defaultZ10-165
Â
+Analyzing Verilog file "%s" into library %s165*xsimverific2]
IU:/private/elec444_lab1/elec444_lab1.srcs/sources_1/new/lab1NumberGuess.v2default:default2
work2default:defaultZ10-165
Á
+Analyzing Verilog file "%s" into library %s165*xsimverific2\
HU:/private/elec444_lab1/elec444_lab1.srcs/sim_1/new/lab1NumberGuess_tb.v2default:default2
work2default:defaultZ10-165
¨
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
U
Compiling module %s405*	simulator2#
work.slowclock
2default:defaultZ43-3953
U
Compiling module %s405*	simulator2#
work.debouncer
2default:defaultZ43-3953
S
Compiling module %s405*	simulator2!
work.lab1fsm
2default:defaultZ43-3953
X
Compiling module %s405*	simulator2&
work.guessCounter
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.add3
2default:defaultZ43-3953
S
Compiling module %s405*	simulator2!
work.bin2bcd
2default:defaultZ43-3953
^
Compiling module %s405*	simulator2,
work.SevenSegmenDecoder
2default:defaultZ43-3953
X
Compiling module %s405*	simulator2&
work.sevenSegCtrl
2default:defaultZ43-3953
[
Compiling module %s405*	simulator2)
work.lab1NumberGuess
2default:defaultZ43-3953
^
Compiling module %s405*	simulator2,
work.lab1NumberGuess_tb
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
22default:defaultZ43-3497
h
Built simulation snapshot %s
278*	simulator2,
lab1NumberGuess_tb_behav2default:defaultZ43-3394


End Record