#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jan 17 23:13:31 2020
# Process ID: 20084
# Current directory: D:/personal_srcs/homework/cnn/cnn_hls
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22184 D:\personal_srcs\homework\cnn\cnn_hls\cnn_hls.xpr
# Log file: D:/personal_srcs/homework/cnn/cnn_hls/vivado.log
# Journal file: D:/personal_srcs/homework/cnn/cnn_hls\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/personal_srcs/homework/cnn/cnn_hls/cnn_hls.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/personal_srcs/homework/cnn/cnn_hls/cnn_hls.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Conv:1.0 Conv_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pooling:1.0 pooling_0
endgroup
delete_bd_objs [get_bd_cells pooling_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pooling:1.0 pooling_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/Conv_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/pooling_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP1} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP1]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/Conv_0/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins Conv_0/s_axi_AXILiteS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/pooling_0/s_axi_AXILiteS} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins pooling_0/s_axi_AXILiteS]
endgroup
validate_bd_design
regenerate_bd_layout
save_bd_design
report_ip_status -name ip_status 
