#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000237314bd0e0 .scope module, "fullAdder_tb" "fullAdder_tb" 2 1;
 .timescale 0 0;
v000002373150d150_0 .var "a", 0 0;
v000002373150db50_0 .var "b", 0 0;
v000002373150dbf0_0 .var "c_in", 0 0;
v0000023731510b10_0 .net "c_out_b", 0 0, v000002373150ddd0_0;  1 drivers
v000002373150f850_0 .net "c_out_d", 0 0, L_0000023731510890;  1 drivers
v000002373150f170_0 .net "c_out_s", 0 0, L_00000237314a54d0;  1 drivers
v0000023731510110_0 .net "sum_b", 0 0, v000002373150d3d0_0;  1 drivers
v0000023731510070_0 .net "sum_d", 0 0, L_0000023731510cf0;  1 drivers
v0000023731510d90_0 .net "sum_s", 0 0, L_00000237314a5540;  1 drivers
S_00000237314bd270 .scope module, "U1" "fullAdder_dflow" 2 7, 3 1 0, S_00000237314bd0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum_d";
    .port_info 4 /OUTPUT 1 "c_out_d";
L_00000237315110e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023731483040_0 .net *"_ivl_10", 0 0, L_00000237315110e0;  1 drivers
v0000023731483400_0 .net *"_ivl_11", 1 0, L_000002373150f5d0;  1 drivers
v00000237314a8d80_0 .net *"_ivl_13", 1 0, L_0000023731510bb0;  1 drivers
L_0000023731511128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000237314a8a70_0 .net *"_ivl_16", 0 0, L_0000023731511128;  1 drivers
v000002373150d1f0_0 .net *"_ivl_17", 1 0, L_0000023731510e30;  1 drivers
v000002373150df10_0 .net *"_ivl_3", 1 0, L_000002373150f2b0;  1 drivers
L_0000023731511098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002373150dc90_0 .net *"_ivl_6", 0 0, L_0000023731511098;  1 drivers
v000002373150d470_0 .net *"_ivl_7", 1 0, L_000002373150fb70;  1 drivers
v000002373150d790_0 .net "a", 0 0, v000002373150d150_0;  1 drivers
v000002373150da10_0 .net "b", 0 0, v000002373150db50_0;  1 drivers
v000002373150d5b0_0 .net "c_in", 0 0, v000002373150dbf0_0;  1 drivers
v000002373150dd30_0 .net "c_out_d", 0 0, L_0000023731510890;  alias, 1 drivers
v000002373150d290_0 .net "sum_d", 0 0, L_0000023731510cf0;  alias, 1 drivers
L_0000023731510890 .part L_0000023731510e30, 1, 1;
L_0000023731510cf0 .part L_0000023731510e30, 0, 1;
L_000002373150f2b0 .concat [ 1 1 0 0], v000002373150d150_0, L_0000023731511098;
L_000002373150fb70 .concat [ 1 1 0 0], v000002373150db50_0, L_00000237315110e0;
L_000002373150f5d0 .arith/sum 2, L_000002373150f2b0, L_000002373150fb70;
L_0000023731510bb0 .concat [ 1 1 0 0], v000002373150dbf0_0, L_0000023731511128;
L_0000023731510e30 .arith/sum 2, L_000002373150f5d0, L_0000023731510bb0;
S_00000237314827f0 .scope module, "U2" "fullAdder_behav" 2 8, 3 9 0, S_00000237314bd0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum_b";
    .port_info 4 /OUTPUT 1 "c_out_b";
v000002373150d0b0_0 .net "a", 0 0, v000002373150d150_0;  alias, 1 drivers
v000002373150d330_0 .net "b", 0 0, v000002373150db50_0;  alias, 1 drivers
v000002373150d8d0_0 .net "c_in", 0 0, v000002373150dbf0_0;  alias, 1 drivers
v000002373150ddd0_0 .var "c_out_b", 0 0;
v000002373150d3d0_0 .var "sum_b", 0 0;
E_00000237315ba0b0 .event anyedge, v000002373150d5b0_0, v000002373150da10_0, v000002373150d790_0;
S_0000023731482980 .scope module, "U3" "fullAdder_struct" 2 9, 3 18 0, S_00000237314bd0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum_s";
    .port_info 4 /OUTPUT 1 "c_out_s";
L_00000237314a5310 .functor XOR 1, v000002373150d150_0, v000002373150db50_0, C4<0>, C4<0>;
L_00000237314a5540 .functor XOR 1, L_00000237314a5310, v000002373150dbf0_0, C4<0>, C4<0>;
L_00000237314a5380 .functor AND 1, v000002373150d150_0, v000002373150db50_0, C4<1>, C4<1>;
L_00000237314a53f0 .functor AND 1, L_00000237314a5310, v000002373150dbf0_0, C4<1>, C4<1>;
L_00000237314a54d0 .functor OR 1, L_00000237314a5380, L_00000237314a53f0, C4<0>, C4<0>;
v000002373150d510_0 .net "a", 0 0, v000002373150d150_0;  alias, 1 drivers
v000002373150d6f0_0 .net "b", 0 0, v000002373150db50_0;  alias, 1 drivers
v000002373150d650_0 .net "c1", 0 0, L_00000237314a5380;  1 drivers
v000002373150dfb0_0 .net "c2", 0 0, L_00000237314a53f0;  1 drivers
v000002373150d830_0 .net "c_in", 0 0, v000002373150dbf0_0;  alias, 1 drivers
v000002373150de70_0 .net "c_out_s", 0 0, L_00000237314a54d0;  alias, 1 drivers
v000002373150d970_0 .net "s1", 0 0, L_00000237314a5310;  1 drivers
v000002373150dab0_0 .net "sum_s", 0 0, L_00000237314a5540;  alias, 1 drivers
    .scope S_00000237314827f0;
T_0 ;
    %wait E_00000237315ba0b0;
    %load/vec4 v000002373150d0b0_0;
    %pad/u 2;
    %load/vec4 v000002373150d330_0;
    %pad/u 2;
    %add;
    %load/vec4 v000002373150d8d0_0;
    %pad/u 2;
    %add;
    %split/vec4 1;
    %store/vec4 v000002373150d3d0_0, 0, 1;
    %store/vec4 v000002373150ddd0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000237314bd0e0;
T_1 ;
    %vpi_call 2 12 "$dumpfile", "fullAdder_tb.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000237314bd0e0 {0 0 0};
    %vpi_call 2 14 "$monitor", "time = %0t | a=%b b=%b c_in=%b | dflow: sum=%b c_out=%b | behav: sum=%b c_out=%b | struct: sum=%b c_out=%b", $time, v000002373150d150_0, v000002373150db50_0, v000002373150dbf0_0, v0000023731510070_0, v000002373150f850_0, v0000023731510110_0, v0000023731510b10_0, v0000023731510d90_0, v000002373150f170_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002373150d150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002373150db50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002373150dbf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002373150d150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002373150db50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002373150dbf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002373150d150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002373150db50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002373150dbf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002373150d150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002373150db50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002373150dbf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002373150d150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002373150db50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002373150dbf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002373150d150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002373150db50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002373150dbf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002373150d150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002373150db50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002373150dbf0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002373150d150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002373150db50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002373150dbf0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fa_tb.v";
    "fullAdder.v";
