Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 17 18:01:56 2021
| Host         : DESKTOP-UKFSNKU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Problem1SequenceDetectorPlus_timing_summary_routed.rpt -pb Problem1SequenceDetectorPlus_timing_summary_routed.pb -rpx Problem1SequenceDetectorPlus_timing_summary_routed.rpx -warn_on_violation
| Design       : Problem1SequenceDetectorPlus
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.546        0.000                      0                   75        0.232        0.000                      0                   75        3.000        0.000                       0                    62  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       95.546        0.000                      0                   72        0.232        0.000                      0                   72       13.360        0.000                       0                    58  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       98.071        0.000                      0                    3      100.162        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       95.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.546ns  (required time - arrival time)
  Source:                 cur_bit0_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.058ns (25.503%)  route 3.090ns (74.497%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.564    -0.948    div_clk
    SLICE_X15Y36         FDPE                                         r  cur_bit0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDPE (Prop_fdpe_C_Q)         0.456    -0.492 r  cur_bit0_reg[1]/Q
                         net (fo=20, routed)          1.354     0.862    cur_bit0_reg_n_0_[1]
    SLICE_X14Y39         LUT4 (Prop_lut4_I1_O)        0.150     1.012 f  disabled_bits[15]_i_8/O
                         net (fo=4, routed)           0.739     1.751    disabled_bits[15]_i_8_n_0
    SLICE_X13Y40         LUT2 (Prop_lut2_I1_O)        0.328     2.079 r  disabled_bits[15]_i_3/O
                         net (fo=1, routed)           0.998     3.077    primary_fsm/disabled_bits_reg[15]_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.201 r  primary_fsm/disabled_bits[15]_i_1/O
                         net (fo=1, routed)           0.000     3.201    primary_fsm_n_0
    SLICE_X13Y39         FDCE                                         r  disabled_bits_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448    98.453    div_clk
    SLICE_X13Y39         FDCE                                         r  disabled_bits_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.318    98.713    
    SLICE_X13Y39         FDCE (Setup_fdce_C_D)        0.034    98.747    disabled_bits_reg[15]
  -------------------------------------------------------------------
                         required time                         98.747    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                 95.546    

Slack (MET) :             95.658ns  (required time - arrival time)
  Source:                 cur_bit2_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.126ns (28.017%)  route 2.893ns (71.983%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.564    -0.948    div_clk
    SLICE_X10Y36         FDPE                                         r  cur_bit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDPE (Prop_fdpe_C_Q)         0.518    -0.430 r  cur_bit2_reg[0]/Q
                         net (fo=28, routed)          1.221     0.791    cur_bit2[0]
    SLICE_X10Y38         LUT4 (Prop_lut4_I2_O)        0.153     0.944 f  disabled_bits[11]_i_5/O
                         net (fo=4, routed)           1.017     1.961    disabled_bits[11]_i_5_n_0
    SLICE_X12Y36         LUT6 (Prop_lut6_I5_O)        0.331     2.292 r  disabled_bits[8]_i_2/O
                         net (fo=1, routed)           0.655     2.947    primary_fsm/disabled_bits_reg[8]
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.071 r  primary_fsm/disabled_bits[8]_i_1/O
                         net (fo=1, routed)           0.000     3.071    primary_fsm_n_7
    SLICE_X13Y36         FDCE                                         r  disabled_bits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.445    98.450    div_clk
    SLICE_X13Y36         FDCE                                         r  disabled_bits_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.564    99.013    
                         clock uncertainty           -0.318    98.696    
    SLICE_X13Y36         FDCE (Setup_fdce_C_D)        0.034    98.730    disabled_bits_reg[8]
  -------------------------------------------------------------------
                         required time                         98.730    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                 95.658    

Slack (MET) :             95.716ns  (required time - arrival time)
  Source:                 cur_bit0_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.828ns (20.811%)  route 3.151ns (79.189%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.947ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.565    -0.947    div_clk
    SLICE_X15Y37         FDPE                                         r  cur_bit0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDPE (Prop_fdpe_C_Q)         0.456    -0.491 r  cur_bit0_reg[0]/Q
                         net (fo=21, routed)          1.326     0.836    cur_bit0_reg_n_0_[0]
    SLICE_X14Y37         LUT4 (Prop_lut4_I2_O)        0.124     0.960 f  disabled_bits[3]_i_6/O
                         net (fo=4, routed)           1.032     1.992    disabled_bits[3]_i_6_n_0
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     2.116 r  disabled_bits[3]_i_3/O
                         net (fo=1, routed)           0.792     2.908    primary_fsm/disabled_bits_reg[3]_0
    SLICE_X13Y39         LUT6 (Prop_lut6_I2_O)        0.124     3.032 r  primary_fsm/disabled_bits[3]_i_1/O
                         net (fo=1, routed)           0.000     3.032    primary_fsm_n_12
    SLICE_X13Y39         FDCE                                         r  disabled_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448    98.453    div_clk
    SLICE_X13Y39         FDCE                                         r  disabled_bits_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.578    99.030    
                         clock uncertainty           -0.318    98.713    
    SLICE_X13Y39         FDCE (Setup_fdce_C_D)        0.035    98.748    disabled_bits_reg[3]
  -------------------------------------------------------------------
                         required time                         98.748    
                         arrival time                          -3.032    
  -------------------------------------------------------------------
                         slack                                 95.716    

Slack (MET) :             95.870ns  (required time - arrival time)
  Source:                 cur_bit0_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 1.054ns (27.206%)  route 2.820ns (72.794%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.564    -0.948    div_clk
    SLICE_X15Y36         FDPE                                         r  cur_bit0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDPE (Prop_fdpe_C_Q)         0.456    -0.492 r  cur_bit0_reg[1]/Q
                         net (fo=20, routed)          0.983     0.492    cur_bit0_reg_n_0_[1]
    SLICE_X12Y36         LUT6 (Prop_lut6_I4_O)        0.124     0.616 f  secondary_enable_i_5/O
                         net (fo=2, routed)           0.947     1.563    secondary_enable_i_5_n_0
    SLICE_X14Y38         LUT3 (Prop_lut3_I0_O)        0.146     1.709 f  disabled_bits[7]_i_4/O
                         net (fo=4, routed)           0.890     2.599    primary_fsm/disabled_bits_reg[7]_1
    SLICE_X12Y37         LUT6 (Prop_lut6_I3_O)        0.328     2.927 r  primary_fsm/disabled_bits[4]_i_1/O
                         net (fo=1, routed)           0.000     2.927    primary_fsm_n_11
    SLICE_X12Y37         FDCE                                         r  disabled_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.446    98.451    div_clk
    SLICE_X12Y37         FDCE                                         r  disabled_bits_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.318    98.711    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)        0.086    98.797    disabled_bits_reg[4]
  -------------------------------------------------------------------
                         required time                         98.797    
                         arrival time                          -2.927    
  -------------------------------------------------------------------
                         slack                                 95.870    

Slack (MET) :             95.874ns  (required time - arrival time)
  Source:                 cur_bit2_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.118ns (29.373%)  route 2.688ns (70.627%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 98.453 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.564    -0.948    div_clk
    SLICE_X10Y36         FDPE                                         r  cur_bit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDPE (Prop_fdpe_C_Q)         0.518    -0.430 f  cur_bit2_reg[0]/Q
                         net (fo=28, routed)          1.035     0.606    cur_bit2[0]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.148     0.754 f  disabled_bits[13]_i_5/O
                         net (fo=4, routed)           0.613     1.367    disabled_bits[13]_i_5_n_0
    SLICE_X11Y39         LUT6 (Prop_lut6_I4_O)        0.328     1.695 r  disabled_bits[1]_i_2/O
                         net (fo=1, routed)           1.040     2.735    primary_fsm/disabled_bits_reg[1]
    SLICE_X13Y39         LUT6 (Prop_lut6_I1_O)        0.124     2.859 r  primary_fsm/disabled_bits[1]_i_1/O
                         net (fo=1, routed)           0.000     2.859    primary_fsm_n_14
    SLICE_X13Y39         FDCE                                         r  disabled_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.448    98.453    div_clk
    SLICE_X13Y39         FDCE                                         r  disabled_bits_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.564    99.016    
                         clock uncertainty           -0.318    98.699    
    SLICE_X13Y39         FDCE (Setup_fdce_C_D)        0.034    98.733    disabled_bits_reg[1]
  -------------------------------------------------------------------
                         required time                         98.733    
                         arrival time                          -2.859    
  -------------------------------------------------------------------
                         slack                                 95.874    

Slack (MET) :             95.878ns  (required time - arrival time)
  Source:                 cur_bit2_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 1.118ns (29.430%)  route 2.681ns (70.570%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.564    -0.948    div_clk
    SLICE_X10Y36         FDPE                                         r  cur_bit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDPE (Prop_fdpe_C_Q)         0.518    -0.430 f  cur_bit2_reg[0]/Q
                         net (fo=28, routed)          1.035     0.606    cur_bit2[0]
    SLICE_X10Y38         LUT2 (Prop_lut2_I1_O)        0.148     0.754 f  disabled_bits[13]_i_5/O
                         net (fo=4, routed)           0.690     1.444    disabled_bits[13]_i_5_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I4_O)        0.328     1.772 r  disabled_bits[9]_i_2/O
                         net (fo=1, routed)           0.955     2.727    primary_fsm/disabled_bits_reg[9]
    SLICE_X15Y38         LUT6 (Prop_lut6_I1_O)        0.124     2.851 r  primary_fsm/disabled_bits[9]_i_1/O
                         net (fo=1, routed)           0.000     2.851    primary_fsm_n_6
    SLICE_X15Y38         FDCE                                         r  disabled_bits_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.447    98.452    div_clk
    SLICE_X15Y38         FDCE                                         r  disabled_bits_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.564    99.015    
                         clock uncertainty           -0.318    98.698    
    SLICE_X15Y38         FDCE (Setup_fdce_C_D)        0.032    98.730    disabled_bits_reg[9]
  -------------------------------------------------------------------
                         required time                         98.730    
                         arrival time                          -2.851    
  -------------------------------------------------------------------
                         slack                                 95.878    

Slack (MET) :             95.905ns  (required time - arrival time)
  Source:                 cur_bit0_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.828ns (21.592%)  route 3.007ns (78.408%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.564    -0.948    div_clk
    SLICE_X15Y36         FDPE                                         r  cur_bit0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDPE (Prop_fdpe_C_Q)         0.456    -0.492 r  cur_bit0_reg[1]/Q
                         net (fo=20, routed)          1.345     0.854    cur_bit0_reg_n_0_[1]
    SLICE_X13Y38         LUT6 (Prop_lut6_I4_O)        0.124     0.978 f  secondary_enable_i_3/O
                         net (fo=2, routed)           0.824     1.801    secondary_enable_i_3_n_0
    SLICE_X14Y38         LUT3 (Prop_lut3_I0_O)        0.124     1.925 f  disabled_bits[3]_i_4/O
                         net (fo=4, routed)           0.838     2.763    primary_fsm/disabled_bits_reg[3]_1
    SLICE_X12Y37         LUT6 (Prop_lut6_I3_O)        0.124     2.887 r  primary_fsm/disabled_bits[0]_i_1/O
                         net (fo=1, routed)           0.000     2.887    primary_fsm_n_15
    SLICE_X12Y37         FDCE                                         r  disabled_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.446    98.451    div_clk
    SLICE_X12Y37         FDCE                                         r  disabled_bits_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.318    98.711    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)        0.082    98.793    disabled_bits_reg[0]
  -------------------------------------------------------------------
                         required time                         98.793    
                         arrival time                          -2.887    
  -------------------------------------------------------------------
                         slack                                 95.905    

Slack (MET) :             95.913ns  (required time - arrival time)
  Source:                 cur_bit0_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.828ns (21.924%)  route 2.949ns (78.076%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 98.450 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.564    -0.948    div_clk
    SLICE_X15Y36         FDPE                                         r  cur_bit0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDPE (Prop_fdpe_C_Q)         0.456    -0.492 f  cur_bit0_reg[1]/Q
                         net (fo=20, routed)          1.266     0.774    cur_bit0_reg_n_0_[1]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.898 f  disabled_bits[12]_i_4/O
                         net (fo=8, routed)           1.213     2.112    disabled_bits[12]_i_4_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.236 r  disabled_bits[7]_i_3/O
                         net (fo=1, routed)           0.469     2.705    primary_fsm/disabled_bits_reg[7]_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.829 r  primary_fsm/disabled_bits[7]_i_1/O
                         net (fo=1, routed)           0.000     2.829    primary_fsm_n_8
    SLICE_X13Y36         FDCE                                         r  disabled_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.445    98.450    div_clk
    SLICE_X13Y36         FDCE                                         r  disabled_bits_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.578    99.027    
                         clock uncertainty           -0.318    98.710    
    SLICE_X13Y36         FDCE (Setup_fdce_C_D)        0.032    98.742    disabled_bits_reg[7]
  -------------------------------------------------------------------
                         required time                         98.742    
                         arrival time                          -2.829    
  -------------------------------------------------------------------
                         slack                                 95.913    

Slack (MET) :             95.931ns  (required time - arrival time)
  Source:                 cur_bit0_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 1.058ns (27.760%)  route 2.753ns (72.240%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 98.451 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.564    -0.948    div_clk
    SLICE_X15Y36         FDPE                                         r  cur_bit0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDPE (Prop_fdpe_C_Q)         0.456    -0.492 r  cur_bit0_reg[1]/Q
                         net (fo=20, routed)          1.266     0.774    cur_bit0_reg_n_0_[1]
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.150     0.924 f  disabled_bits[13]_i_6/O
                         net (fo=4, routed)           0.970     1.895    disabled_bits[13]_i_6_n_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I4_O)        0.328     2.223 r  disabled_bits[5]_i_3/O
                         net (fo=1, routed)           0.517     2.740    primary_fsm/disabled_bits_reg[5]_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I2_O)        0.124     2.864 r  primary_fsm/disabled_bits[5]_i_1/O
                         net (fo=1, routed)           0.000     2.864    primary_fsm_n_10
    SLICE_X12Y37         FDCE                                         r  disabled_bits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.446    98.451    div_clk
    SLICE_X12Y37         FDCE                                         r  disabled_bits_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.578    99.028    
                         clock uncertainty           -0.318    98.711    
    SLICE_X12Y37         FDCE (Setup_fdce_C_D)        0.084    98.795    disabled_bits_reg[5]
  -------------------------------------------------------------------
                         required time                         98.795    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 95.931    

Slack (MET) :             95.959ns  (required time - arrival time)
  Source:                 cur_bit2_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 1.126ns (29.850%)  route 2.646ns (70.150%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 98.452 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.564    -0.948    div_clk
    SLICE_X10Y36         FDPE                                         r  cur_bit2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDPE (Prop_fdpe_C_Q)         0.518    -0.430 r  cur_bit2_reg[0]/Q
                         net (fo=28, routed)          1.221     0.791    cur_bit2[0]
    SLICE_X10Y38         LUT4 (Prop_lut4_I2_O)        0.153     0.944 f  disabled_bits[11]_i_5/O
                         net (fo=4, routed)           0.527     1.472    disabled_bits[11]_i_5_n_0
    SLICE_X11Y38         LUT6 (Prop_lut6_I5_O)        0.331     1.803 r  disabled_bits[10]_i_2/O
                         net (fo=1, routed)           0.898     2.701    primary_fsm/disabled_bits_reg[10]
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124     2.825 r  primary_fsm/disabled_bits[10]_i_1/O
                         net (fo=1, routed)           0.000     2.825    primary_fsm_n_5
    SLICE_X14Y38         FDCE                                         r  disabled_bits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.447    98.452    div_clk
    SLICE_X14Y38         FDCE                                         r  disabled_bits_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.564    99.015    
                         clock uncertainty           -0.318    98.698    
    SLICE_X14Y38         FDCE (Setup_fdce_C_D)        0.086    98.784    disabled_bits_reg[10]
  -------------------------------------------------------------------
                         required time                         98.784    
                         arrival time                          -2.825    
  -------------------------------------------------------------------
                         slack                                 95.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 secondary_fsm/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            secondary_fsm/outVal_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    secondary_fsm/CLK
    SLICE_X13Y37         FDCE                                         r  secondary_fsm/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  secondary_fsm/current_state_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.321    secondary_fsm/current_state_reg_n_0_[1]
    SLICE_X13Y37         LUT3 (Prop_lut3_I0_O)        0.042    -0.279 r  secondary_fsm/outVal_i_1/O
                         net (fo=1, routed)           0.000    -0.279    secondary_fsm/outVal_i_1_n_0
    SLICE_X13Y37         FDCE                                         r  secondary_fsm/outVal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.858    secondary_fsm/CLK
    SLICE_X13Y37         FDCE                                         r  secondary_fsm/outVal_reg/C
                         clock pessimism              0.239    -0.618    
    SLICE_X13Y37         FDCE (Hold_fdce_C_D)         0.107    -0.511    secondary_fsm/outVal_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 disabled_bits_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.688%)  route 0.149ns (41.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 99.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 99.383 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226   100.226 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.667    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.307 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.793    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.819 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    99.383    div_clk
    SLICE_X14Y38         FDCE                                         r  disabled_bits_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.167    99.550 r  disabled_bits_reg[2]/Q
                         net (fo=3, routed)           0.149    99.699    primary_fsm/disabled_bits_reg[2]_1
    SLICE_X14Y38         LUT6 (Prop_lut6_I5_O)        0.045    99.744 r  primary_fsm/disabled_bits[2]_i_1/O
                         net (fo=1, routed)           0.000    99.744    primary_fsm_n_13
    SLICE_X14Y38         FDCE                                         r  disabled_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414   100.414 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.894    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.752 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    98.282    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    98.311 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    99.144    div_clk
    SLICE_X14Y38         FDCE                                         r  disabled_bits_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.238    99.383    
    SLICE_X14Y38         FDCE (Hold_fdce_C_D)         0.125    99.508    disabled_bits_reg[2]
  -------------------------------------------------------------------
                         required time                        -99.508    
                         arrival time                          99.744    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 disabled_bits_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.361ns  (logic 0.212ns (58.688%)  route 0.149ns (41.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 99.142 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.618ns = ( 99.382 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226   100.226 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.667    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.307 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.793    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.819 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    99.382    div_clk
    SLICE_X12Y37         FDCE                                         r  disabled_bits_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.167    99.549 r  disabled_bits_reg[6]/Q
                         net (fo=3, routed)           0.149    99.698    primary_fsm/disabled_bits_reg[6]_1
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.045    99.743 r  primary_fsm/disabled_bits[6]_i_1/O
                         net (fo=1, routed)           0.000    99.743    primary_fsm_n_9
    SLICE_X12Y37         FDCE                                         r  disabled_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414   100.414 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.894    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.752 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    98.282    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    98.311 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    99.142    div_clk
    SLICE_X12Y37         FDCE                                         r  disabled_bits_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.239    99.382    
    SLICE_X12Y37         FDCE (Hold_fdce_C_D)         0.125    99.507    disabled_bits_reg[6]
  -------------------------------------------------------------------
                         required time                        -99.507    
                         arrival time                          99.743    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 primary_fsm/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            primary_fsm/outVal_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    primary_fsm/CLK
    SLICE_X12Y36         FDCE                                         r  primary_fsm/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  primary_fsm/current_state_reg[1]/Q
                         net (fo=2, routed)           0.163    -0.292    primary_fsm/current_state_reg_n_0_[1]
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.043    -0.249 r  primary_fsm/outVal/O
                         net (fo=1, routed)           0.000    -0.249    primary_fsm/outVal_n_0
    SLICE_X12Y36         FDCE                                         r  primary_fsm/outVal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    -0.859    primary_fsm/CLK
    SLICE_X12Y36         FDCE                                         r  primary_fsm/outVal_reg/C
                         clock pessimism              0.239    -0.619    
    SLICE_X12Y36         FDCE (Hold_fdce_C_D)         0.131    -0.488    primary_fsm/outVal_reg
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 disabled_bits_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.347ns  (logic 0.191ns (55.110%)  route 0.156ns (44.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns = ( 99.141 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns = ( 99.381 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226   100.226 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.667    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.307 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.793    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.819 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    99.381    div_clk
    SLICE_X13Y36         FDCE                                         r  disabled_bits_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDCE (Prop_fdce_C_Q)         0.146    99.527 r  disabled_bits_reg[8]/Q
                         net (fo=3, routed)           0.156    99.682    primary_fsm/disabled_bits_reg[8]_1
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.045    99.727 r  primary_fsm/disabled_bits[8]_i_1/O
                         net (fo=1, routed)           0.000    99.727    primary_fsm_n_7
    SLICE_X13Y36         FDCE                                         r  disabled_bits_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414   100.414 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.894    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.752 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    98.282    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    98.311 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    99.141    div_clk
    SLICE_X13Y36         FDCE                                         r  disabled_bits_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.239    99.381    
    SLICE_X13Y36         FDCE (Hold_fdce_C_D)         0.099    99.480    disabled_bits_reg[8]
  -------------------------------------------------------------------
                         required time                        -99.480    
                         arrival time                          99.727    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 secondary_fsm/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            secondary_fsm/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    secondary_fsm/CLK
    SLICE_X13Y37         FDCE                                         r  secondary_fsm/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  secondary_fsm/current_state_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.321    secondary_fsm/current_state_reg_n_0_[1]
    SLICE_X13Y37         LUT3 (Prop_lut3_I0_O)        0.045    -0.276 r  secondary_fsm/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    secondary_fsm/current_state[1]_i_1_n_0
    SLICE_X13Y37         FDCE                                         r  secondary_fsm/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.858    secondary_fsm/CLK
    SLICE_X13Y37         FDCE                                         r  secondary_fsm/current_state_reg[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X13Y37         FDCE (Hold_fdce_C_D)         0.091    -0.527    secondary_fsm/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 primary_fsm/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            primary_fsm/current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.562    -0.619    primary_fsm/CLK
    SLICE_X12Y36         FDCE                                         r  primary_fsm/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y36         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  primary_fsm/current_state_reg[1]/Q
                         net (fo=2, routed)           0.163    -0.292    primary_fsm/current_state_reg_n_0_[1]
    SLICE_X12Y36         LUT3 (Prop_lut3_I0_O)        0.045    -0.247 r  primary_fsm/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    primary_fsm/current_state[1]_i_1_n_0
    SLICE_X12Y36         FDCE                                         r  primary_fsm/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.831    -0.859    primary_fsm/CLK
    SLICE_X12Y36         FDCE                                         r  primary_fsm/current_state_reg[1]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X12Y36         FDCE (Hold_fdce_C_D)         0.120    -0.499    primary_fsm/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 cur_bit0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cur_bit0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    -0.618    div_clk
    SLICE_X15Y37         FDCE                                         r  cur_bit0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  cur_bit0_reg[2]/Q
                         net (fo=12, routed)          0.179    -0.298    cur_bit0_reg_n_0_[2]
    SLICE_X15Y37         LUT4 (Prop_lut4_I2_O)        0.042    -0.256 r  cur_bit0[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.256    cur_bit0[3]_i_2_n_0
    SLICE_X15Y37         FDCE                                         r  cur_bit0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.858    div_clk
    SLICE_X15Y37         FDCE                                         r  cur_bit0_reg[3]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X15Y37         FDCE (Hold_fdce_C_D)         0.107    -0.511    cur_bit0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 disabled_bits_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.361ns  (logic 0.191ns (52.864%)  route 0.170ns (47.135%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 99.144 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.617ns = ( 99.383 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226   100.226 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.667    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.307 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.793    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.819 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    99.383    div_clk
    SLICE_X13Y39         FDCE                                         r  disabled_bits_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y39         FDCE (Prop_fdce_C_Q)         0.146    99.529 r  disabled_bits_reg[3]/Q
                         net (fo=3, routed)           0.170    99.699    primary_fsm/disabled_bits_reg[3]_2
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.045    99.744 r  primary_fsm/disabled_bits[3]_i_1/O
                         net (fo=1, routed)           0.000    99.744    primary_fsm_n_12
    SLICE_X13Y39         FDCE                                         r  disabled_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414   100.414 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.894    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.752 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    98.282    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    98.311 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.834    99.144    div_clk
    SLICE_X13Y39         FDCE                                         r  disabled_bits_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.238    99.383    
    SLICE_X13Y39         FDCE (Hold_fdce_C_D)         0.099    99.482    disabled_bits_reg[3]
  -------------------------------------------------------------------
                         required time                        -99.482    
                         arrival time                          99.744    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 disabled_bits_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disabled_bits_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@100.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.747%)  route 0.175ns (45.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns = ( 99.142 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.618ns = ( 99.382 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226   100.226 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.667    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.307 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.793    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.819 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.563    99.382    div_clk
    SLICE_X12Y37         FDCE                                         r  disabled_bits_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDCE (Prop_fdce_C_Q)         0.167    99.549 r  disabled_bits_reg[0]/Q
                         net (fo=3, routed)           0.175    99.724    primary_fsm/disabled_bits_reg[0]_1
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.045    99.769 r  primary_fsm/disabled_bits[0]_i_1/O
                         net (fo=1, routed)           0.000    99.769    primary_fsm_n_15
    SLICE_X12Y37         FDCE                                         r  disabled_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414   100.414 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480   100.894    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    97.752 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    98.282    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    98.311 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    99.142    div_clk
    SLICE_X12Y37         FDCE                                         r  disabled_bits_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.239    99.382    
    SLICE_X12Y37         FDCE (Hold_fdce_C_D)         0.124    99.506    disabled_bits_reg[0]
  -------------------------------------------------------------------
                         required time                        -99.506    
                         arrival time                          99.769    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clock_divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clock_divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X8Y37      DOUT_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y37     DOUT_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y35     DOUT_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y38     DOUT_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y38     DOUT_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X10Y39     DOUT_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X11Y38     DOUT_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X8Y39      DOUT_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clock_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X15Y36     cur_bit0_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y36     cur_bit1_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X14Y36     cur_bit1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y36     cur_bit1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X14Y36     cur_bit1_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X10Y36     cur_bit2_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y36     cur_bit2_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y36     cur_bit2_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y36     cur_bit2_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y36     cur_bit3_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y35     DOUT_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y35      DOUT_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X9Y36      DOUT_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X8Y36      DOUT_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X9Y35      DOUT_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y36     disabled_bits_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X13Y36     disabled_bits_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y38     DOUT_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y38     DOUT_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X10Y39     DOUT_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clock_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clock_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clock_divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       98.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack      100.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.071ns  (required time - arrival time)
  Source:                 secondary_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            secondary_fsm/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.181ns  (logic 0.459ns (38.874%)  route 0.722ns (61.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 198.451 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 99.054 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   101.458 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.691    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.731 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    97.392    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.488 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.566    99.054    div_clk
    SLICE_X13Y38         FDCE                                         r  secondary_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.459    99.513 f  secondary_enable_reg/Q
                         net (fo=4, routed)           0.722   100.235    secondary_fsm/secondary_enable
    SLICE_X13Y37         FDCE                                         f  secondary_fsm/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  CLK (IN)
                         net (fo=0)                   0.000   200.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.446   198.451    secondary_fsm/CLK
    SLICE_X13Y37         FDCE                                         r  secondary_fsm/current_state_reg[0]/C
                         clock pessimism              0.578   199.028    
                         clock uncertainty           -0.318   198.711    
    SLICE_X13Y37         FDCE (Recov_fdce_C_CLR)     -0.405   198.306    secondary_fsm/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.306    
                         arrival time                        -100.235    
  -------------------------------------------------------------------
                         slack                                 98.071    

Slack (MET) :             98.071ns  (required time - arrival time)
  Source:                 secondary_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            secondary_fsm/current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.181ns  (logic 0.459ns (38.874%)  route 0.722ns (61.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 198.451 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 99.054 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   101.458 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.691    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.731 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    97.392    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.488 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.566    99.054    div_clk
    SLICE_X13Y38         FDCE                                         r  secondary_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.459    99.513 f  secondary_enable_reg/Q
                         net (fo=4, routed)           0.722   100.235    secondary_fsm/secondary_enable
    SLICE_X13Y37         FDCE                                         f  secondary_fsm/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  CLK (IN)
                         net (fo=0)                   0.000   200.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.446   198.451    secondary_fsm/CLK
    SLICE_X13Y37         FDCE                                         r  secondary_fsm/current_state_reg[1]/C
                         clock pessimism              0.578   199.028    
                         clock uncertainty           -0.318   198.711    
    SLICE_X13Y37         FDCE (Recov_fdce_C_CLR)     -0.405   198.306    secondary_fsm/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.306    
                         arrival time                        -100.235    
  -------------------------------------------------------------------
                         slack                                 98.071    

Slack (MET) :             98.071ns  (required time - arrival time)
  Source:                 secondary_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            secondary_fsm/outVal_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        1.181ns  (logic 0.459ns (38.874%)  route 0.722ns (61.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 198.451 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.946ns = ( 99.054 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458   101.458 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.691    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    95.731 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    97.392    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    97.488 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.566    99.054    div_clk
    SLICE_X13Y38         FDCE                                         r  secondary_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.459    99.513 f  secondary_enable_reg/Q
                         net (fo=4, routed)           0.722   100.235    secondary_fsm/secondary_enable
    SLICE_X13Y37         FDCE                                         f  secondary_fsm/outVal_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  CLK (IN)
                         net (fo=0)                   0.000   200.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          1.446   198.451    secondary_fsm/CLK
    SLICE_X13Y37         FDCE                                         r  secondary_fsm/outVal_reg/C
                         clock pessimism              0.578   199.028    
                         clock uncertainty           -0.318   198.711    
    SLICE_X13Y37         FDCE (Recov_fdce_C_CLR)     -0.405   198.306    secondary_fsm/outVal_reg
  -------------------------------------------------------------------
                         required time                        198.306    
                         arrival time                        -100.235    
  -------------------------------------------------------------------
                         slack                                 98.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             100.162ns  (arrival time - required time)
  Source:                 secondary_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            secondary_fsm/current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -100.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.402ns  (logic 0.146ns (36.342%)  route 0.256ns (63.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns = ( 99.383 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226   100.226 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.667    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.307 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.793    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.819 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    99.383    div_clk
    SLICE_X13Y38         FDCE                                         r  secondary_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.146    99.529 f  secondary_enable_reg/Q
                         net (fo=4, routed)           0.256    99.784    secondary_fsm/secondary_enable
    SLICE_X13Y37         FDCE                                         f  secondary_fsm/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.858    secondary_fsm/CLK
    SLICE_X13Y37         FDCE                                         r  secondary_fsm/current_state_reg[0]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.318    -0.286    
    SLICE_X13Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.378    secondary_fsm/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          99.784    
  -------------------------------------------------------------------
                         slack                                100.162    

Slack (MET) :             100.162ns  (arrival time - required time)
  Source:                 secondary_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            secondary_fsm/current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -100.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.402ns  (logic 0.146ns (36.342%)  route 0.256ns (63.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns = ( 99.383 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226   100.226 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.667    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.307 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.793    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.819 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    99.383    div_clk
    SLICE_X13Y38         FDCE                                         r  secondary_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.146    99.529 f  secondary_enable_reg/Q
                         net (fo=4, routed)           0.256    99.784    secondary_fsm/secondary_enable
    SLICE_X13Y37         FDCE                                         f  secondary_fsm/current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.858    secondary_fsm/CLK
    SLICE_X13Y37         FDCE                                         r  secondary_fsm/current_state_reg[1]/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.318    -0.286    
    SLICE_X13Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.378    secondary_fsm/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          99.784    
  -------------------------------------------------------------------
                         slack                                100.162    

Slack (MET) :             100.162ns  (arrival time - required time)
  Source:                 secondary_enable_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            secondary_fsm/outVal_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -100.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@100.000ns)
  Data Path Delay:        0.402ns  (logic 0.146ns (36.342%)  route 0.256ns (63.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.617ns = ( 99.383 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    100.000   100.000 f  
    W5                                                0.000   100.000 f  CLK (IN)
                         net (fo=0)                   0.000   100.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226   100.226 f  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440   100.667    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    98.307 f  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    98.793    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.819 f  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.564    99.383    div_clk
    SLICE_X13Y38         FDCE                                         r  secondary_enable_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.146    99.529 f  secondary_enable_reg/Q
                         net (fo=4, routed)           0.256    99.784    secondary_fsm/secondary_enable
    SLICE_X13Y37         FDCE                                         f  secondary_fsm/outVal_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clock_divider/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_divider/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_divider/inst/clkout1_buf/O
                         net (fo=56, routed)          0.832    -0.858    secondary_fsm/CLK
    SLICE_X13Y37         FDCE                                         r  secondary_fsm/outVal_reg/C
                         clock pessimism              0.254    -0.603    
                         clock uncertainty            0.318    -0.286    
    SLICE_X13Y37         FDCE (Remov_fdce_C_CLR)     -0.092    -0.378    secondary_fsm/outVal_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          99.784    
  -------------------------------------------------------------------
                         slack                                100.162    





