{"Config": [{"name": "TX_en", "addr": 8192, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 0, "size": 2.0, "fields": [{"name": "DP_en", "description": "enable - activates the clock enable of TX lineup", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disable": "0"}, {"enable": "1"}]}, {"name": "en_lup1", "description": "enable lineup1 - AND with TX_DP_enable reg", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disable": "0"}, {"enable": "1"}]}, {"name": "en_lup2", "description": "enable lineup2 - AND with TX_DP_enable reg", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disable": "0"}, {"enable": "1"}]}, {"name": "IQBal_DACIF_En1", "description": "enable IQBal1 and DAC I/F1", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disable": "0"}, {"enable": "1"}]}, {"name": "IQBal_DACIF_En2", "description": "enable IQBal1 and DAC I/F2", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disable": "0"}, {"enable": "1"}]}, {"name": "txpol_from_mem", "description": "controls txpol value (BPSK)", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disable": "0"}, {"enable": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "TX_DAC_N_FIFO_CNTL", "addr": 8193, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 1, "size": 2.0, "fields": [{"name": "en_dac1_fifo_wr", "description": "enable DAC FIFO write", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}, {"name": "en_dac1_fifo_rd", "description": "enable DAC1 FIFO read", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}, {"name": "dac1_en", "description": "DAC1 enable signal", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}, {"name": "dac1_rstn", "description": "DAC1 reset signal", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"reset": "0"}, {"enable": "1"}]}, {"name": "en_dac2_fifo_wr", "description": "enable DAC2 FIFO write", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}, {"name": "en_dac2_fifo_rd", "description": "enable DAC2 FIFO read", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}, {"name": "dac2_en", "description": "DAC2 enable signal", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}, {"name": "dac2_rstn", "description": "DAC2 reset signal", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"reset": "0"}, {"enable": "1"}]}]}, {"name": "TX_clear", "addr": 8194, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 2, "size": 2.0, "fields": [{"name": "TX_MR_Clear", "description": "clear the values in the TX data pipe", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"send clear": "1"}]}, {"name": "TX_FO1_Clear", "description": "clear the values in the TX data pipe", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"send clear": "1"}]}, {"name": "TX_IQbal1_Clear", "description": "clear the values in the TX data pipe", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"send clear": "1"}]}, {"name": "TX_FO2_Clear", "description": "clear the values in the TX data pipe", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"send clear": "1"}]}, {"name": "TX_IQbal2_Clear", "description": "clear the values in the TX data pipe", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"send clear": "1"}]}, {"name": "TX_DACif1_Clear", "description": "clear the values in the TX data pipe", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"send clear": "1"}]}, {"name": "TX_DACif2_Clear", "description": "clear the values in the TX data pipe", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"send clear": "1"}]}, {"name": "TX_Ramp1_Clear", "description": "Sets Ramp to initial state - soft reset", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"send clear": "1"}]}, {"name": "TX_Ramp2_Clear", "description": "Sets Ramp to initial state - soft reset", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"send clear": "1"}]}]}, {"name": "TX_MR_StAddr1", "addr": 8195, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 3, "size": 2.0, "fields": [{"name": "addr", "description": "start address 1", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_MR_MaxCnt1", "addr": 8196, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 4, "size": 2.0, "fields": [{"name": "maxval", "description": "max value of count 1", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_MR_StAddr2", "addr": 8197, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 5, "size": 2.0, "fields": [{"name": "addr", "description": "start address 2", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_MR_MaxCnt2", "addr": 8198, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 6, "size": 2.0, "fields": [{"name": "maxval", "description": "max value of count 2", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_MR_Cfg", "addr": 8199, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 7, "size": 2.0, "fields": [{"name": "Interp_en", "description": "interpolation mode - each sample repeates 2N times", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"interpolation": "1"}]}, {"name": "interp_factor", "description": "interpolation factor - N", "bitOffset": 1, "bitWidth": 6, "defaultValue": 0, "enumValues": [{"default": "0"}]}, {"name": "Repeat1_en", "description": "repetitive mode - SmpCnt automatically set to 0 when reaching", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"repetitive": "1"}]}, {"name": "Repeat2_en", "description": "repetitive mode - SmpCnt automatically set to 0 when reaching", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"repetitive": "1"}]}, {"name": "SinStr_en", "description": "single stream  mode - outputs to the two lineups be equal", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"single stream": "1"}]}, {"name": "Bypass_en", "description": "bypass mode - block outputs equals (I,Q) = (fixedValue,0)", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"bypass": "1"}]}, {"name": "fixval_separation", "description": "Fixedval separation for muxing fixed val in bypass", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"dont_separate": "0"}, {"separate": "1"}]}]}, {"name": "TX_MR_CurCnt1", "addr": 8201, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 9, "size": 2.0, "fields": [{"name": "cntval", "description": "current count 1", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_MR_CurCnt2", "addr": 8202, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 10, "size": 2.0, "fields": [{"name": "cntval", "description": "current count 2", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_MR_InterpCnt", "addr": 8203, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 11, "size": 2.0, "fields": [{"name": "cntval", "description": "current value of interpolation counter", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_MR_FixedVal", "addr": 8204, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 12, "size": 2.0, "fields": [{"name": "val", "description": "fixed output value is sent in Bypass mode ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0x7FFF"}]}]}, {"name": "TX_MR_FixedVal2", "addr": 8205, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 13, "size": 2.0, "fields": [{"name": "val", "description": "fixed output to 2nd lineup in Bypass+Seperation mode ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0x7FFF"}]}]}, {"name": "TX_FO_DDPhi1_hi", "addr": 8225, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 33, "size": 2.0, "fields": [{"name": "DDPhi_hi", "description": "chirp rate of NCO 1 high part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_FO_DDPhi1_lo", "addr": 8224, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 32, "size": 2.0, "fields": [{"name": "DDPhi_lo", "description": "chirp rate of NCO 1 low part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_FO_DPhi1_hi", "addr": 8227, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 35, "size": 2.0, "fields": [{"name": "DPhi_hi", "description": "freq. of NCO 1 high part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_FO_DPhi1_lo", "addr": 8226, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 34, "size": 2.0, "fields": [{"name": "DPhi_lo", "description": "freq. of NCO 1 low part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_FO_Phi1_hi", "addr": 8229, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 37, "size": 2.0, "fields": [{"name": "Phi_hi", "description": "phase of NCO 1 high part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_FO_Phi1_lo", "addr": 8228, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 36, "size": 2.0, "fields": [{"name": "Phi_lo", "description": "phase of NCO 1 low part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_FO_DDPhi2_hi", "addr": 8231, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 39, "size": 2.0, "fields": [{"name": "DDPhi_hi", "description": "chirp rate of NCO 2 high part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_FO_DDPhi2_lo", "addr": 8230, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 38, "size": 2.0, "fields": [{"name": "DDPhi_lo", "description": "chirp rate of NCO 2 low part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_FO_DPhi2_hi", "addr": 8233, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 41, "size": 2.0, "fields": [{"name": "DPhi_hi", "description": "freq. of NCO 2 high part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_FO_DPhi2_lo", "addr": 8232, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 40, "size": 2.0, "fields": [{"name": "DPhi_lo", "description": "freq. of NCO 2 low part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_FO_Phi2_hi", "addr": 8235, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 43, "size": 2.0, "fields": [{"name": "Phi_hi", "description": "phase of NCO 2 high part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_FO_Phi2_lo", "addr": 8234, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 42, "size": 2.0, "fields": [{"name": "Phi_lo", "description": "phase of NCO 2 low part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_FO_cfg", "addr": 8236, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 44, "size": 2.0, "fields": [{"name": "Sign_inversion_I1", "description": ">Sign_inversion of I part", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"default": "0"}]}, {"name": "Sign_inversion_Q1", "description": ">Sign_inversion of Q part", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"default": "0"}]}, {"name": "Bypass1", "description": "bypass mode - output signals equals to input signals", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"bypass": "1"}]}, {"name": "Sign_inversion_I2", "description": ">Sign_inversion of I part", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"default": "0"}]}, {"name": "Sign_inversion_Q2", "description": ">Sign_inversion of Q part", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"default": "0"}]}, {"name": "Bypass2", "description": "bypass mode - output signals equals to input signals", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"bypass": "1"}]}, {"name": "Bypass_I1", "description": "Bypass_I1", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"default": "0"}]}, {"name": "Bypass_Q1", "description": "Bypass_Q1", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"default": "0"}]}, {"name": "Bypass_I2", "description": "Bypass_I2", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"default": "0"}]}, {"name": "Bypass_Q2", "description": "Bypass_Q2", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_FO_gain1", "addr": 8238, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 46, "size": 2.0, "fields": [{"name": "val", "description": "gain value", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}]}, {"name": "TX_FO_gain2", "addr": 8239, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 47, "size": 2.0, "fields": [{"name": "val", "description": "gain value", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}]}, {"name": "TX_IQbal1_K_I_m", "addr": 8256, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 64, "size": 2.0, "fields": [{"name": "K_I_m", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal1_K_I_0", "addr": 8257, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 65, "size": 2.0, "fields": [{"name": "K_I_0", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal1_K_I_p", "addr": 8258, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 66, "size": 2.0, "fields": [{"name": "K_I_p", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal1_K_Q_m", "addr": 8259, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 67, "size": 2.0, "fields": [{"name": "K_Q_m", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal1_K_Q_0", "addr": 8260, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 68, "size": 2.0, "fields": [{"name": "K_Q_0", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal1_K_Q_p", "addr": 8261, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 69, "size": 2.0, "fields": [{"name": "K_Q_p", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal1_DC_I", "addr": 8262, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 70, "size": 2.0, "fields": [{"name": "DC_I", "description": "signed 16 bit", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal1_DC_Q", "addr": 8263, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 71, "size": 2.0, "fields": [{"name": "DC_Q", "description": "signed 16 bit", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal1_Bypass", "addr": 8264, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 72, "size": 2.0, "fields": [{"name": "Bypass", "description": "outputs equals to its inputs", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"bypass": "1"}]}]}, {"name": "TX_IQbal1_K_Q_m2", "addr": 8265, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 73, "size": 2.0, "fields": [{"name": "K_Q_m2", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal1_K_Q_m3", "addr": 8266, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 74, "size": 2.0, "fields": [{"name": "K_Q_m3", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal1_K_Q_p2", "addr": 8267, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 75, "size": 2.0, "fields": [{"name": "K_Q_p2", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal1_K_Q_p3", "addr": 8268, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 76, "size": 2.0, "fields": [{"name": "K_Q_p3", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_K_I_m", "addr": 8272, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 80, "size": 2.0, "fields": [{"name": "K_I_m", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_K_I_0", "addr": 8273, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 81, "size": 2.0, "fields": [{"name": "K_I_0", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_K_I_p", "addr": 8274, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 82, "size": 2.0, "fields": [{"name": "K_I_p", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_K_Q_m", "addr": 8275, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 83, "size": 2.0, "fields": [{"name": "K_Q_m", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_K_Q_0", "addr": 8276, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 84, "size": 2.0, "fields": [{"name": "K_Q_0", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_K_Q_p", "addr": 8277, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 85, "size": 2.0, "fields": [{"name": "K_Q_p", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_DC_I", "addr": 8278, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 86, "size": 2.0, "fields": [{"name": "DC_I", "description": "signed 16 bit", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_DC_Q", "addr": 8279, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 87, "size": 2.0, "fields": [{"name": "DC_Q", "description": "signed 16 bit", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_Bypass", "addr": 8280, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 88, "size": 2.0, "fields": [{"name": "Bypass", "description": "outputs equals to its inputs", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"bypass": "1"}]}]}, {"name": "TX_IQbal2_K_Q_m2", "addr": 8281, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 89, "size": 2.0, "fields": [{"name": "K_Q_m2", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_K_Q_m3", "addr": 8282, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 90, "size": 2.0, "fields": [{"name": "K_Q_m3", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_K_Q_p2", "addr": 8283, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 91, "size": 2.0, "fields": [{"name": "K_Q_p2", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_K_Q_p3", "addr": 8284, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 92, "size": 2.0, "fields": [{"name": "K_Q_p3", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_DACif1_ctrl", "addr": 8288, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 96, "size": 2.0, "fields": [{"name": "OutputType", "description": "signed or unsigned", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"signed": "0"}, {"unsigned": "1"}]}, {"name": "ZeroOutput", "description": "zeroing the output", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"zeroing": "1"}]}]}, {"name": "TX_DACif2_ctrl", "addr": 8289, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 97, "size": 2.0, "fields": [{"name": "OutputType", "description": "signed or unsigned", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"signed": "0"}, {"unsigned": "1"}]}, {"name": "ZeroOutput", "description": "zeroing the output", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"zeroing": "1"}]}]}, {"name": "TX_DAC1_timing", "addr": 8292, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 100, "size": 2.0, "fields": [{"name": "rd_en_dly_cycles", "description": "number of 640Mhz cycles delay for the FIFO RD EN signal", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": [{"num of cycles": "0"}]}, {"name": "rd_en_add_half_cycle", "description": "add another half cycle delay to the FIFO RD EN signal", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no_add": "0"}, {"add": "1"}]}]}, {"name": "TX_DAC2_timing", "addr": 8293, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 101, "size": 2.0, "fields": [{"name": "rd_en_dly_cycles", "description": "number of 640Mhz cycles delay for the FIFO RD EN signal", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": [{"num of cycles": "0"}]}, {"name": "rd_en_add_half_cycle", "description": "add another half cycle delay to the FIFO RD EN signal", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no_add": "0"}, {"add": "1"}]}]}, {"name": "TX_DAC_status", "addr": 8294, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 102, "size": 2.0, "fields": [{"name": "toggle_xor_dac1clk", "description": "toggle XOR indication for checking if the DAC are aligned.", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aligned": "0"}]}, {"name": "toggle_xor_dac2clk", "description": "toggle XOR indication for checking if the DAC are aligned.", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aligned": "0"}]}, {"name": "dac1_fifo_overflow", "description": "DAC fifo overflow indication.", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ok": "0"}, {"overflow occured": "1"}]}, {"name": "dac2_fifo_overflow", "description": "DAC fifo overflow indication.", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ok": "0"}, {"overflow occured": "1"}]}, {"name": "dac1_fifo_underflow", "description": "DAC fifo underflow indication.", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ok": "0"}, {"underflow occured": "1"}]}, {"name": "dac2_fifo_underflow", "description": "DAC fifo underflow indication.", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ok": "0"}, {"underflow occured": "1"}]}, {"name": "Ramp1_Status", "description": "Ramp Status", "bitOffset": 6, "bitWidth": 2, "defaultValue": 0, "enumValues": [{"inactive": "0"}, {"step_up": "1"}, {"step_down": "2"}, {"illegal": "3"}]}, {"name": "Ramp2_Status", "description": "Ramp Status", "bitOffset": 8, "bitWidth": 2, "defaultValue": 0, "enumValues": [{"inactive": "0"}, {"step_up": "1"}, {"step_down": "2"}, {"illegal": "3"}]}]}, {"name": "TX_lat_measure_cnt", "addr": 8295, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 103, "size": 2.0, "fields": [{"name": "en", "description": "enables measurement and clears reg", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disabled": "0"}]}]}, {"name": "TX_lat_measure", "addr": 8296, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 104, "size": 2.0, "fields": [{"name": "val", "description": "measurement value (from FO in DV to DACif DV)", "bitOffset": 0, "bitWidth": 10, "defaultValue": 0, "enumValues": [{"disabled": "0"}]}]}, {"name": "TX_IQbal1_K_I_m2", "addr": 8304, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 112, "size": 2.0, "fields": [{"name": "K_I_m2", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal1_K_I_m3", "addr": 8305, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 113, "size": 2.0, "fields": [{"name": "K_I_m3", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal1_K_I_p2", "addr": 8306, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 114, "size": 2.0, "fields": [{"name": "K_I_p2", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal1_K_I_p3", "addr": 8307, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 115, "size": 2.0, "fields": [{"name": "K_I_p3", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_K_I_m2", "addr": 8308, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 116, "size": 2.0, "fields": [{"name": "K_I_m2", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_K_I_m3", "addr": 8309, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 117, "size": 2.0, "fields": [{"name": "K_I_m3", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_K_I_p2", "addr": 8310, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 118, "size": 2.0, "fields": [{"name": "K_I_p2", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_IQbal2_K_I_p3", "addr": 8311, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 119, "size": 2.0, "fields": [{"name": "K_I_p3", "description": "?", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "TX_Ramp1_init_lo", "addr": 8320, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 128, "size": 2.0, "fields": [{"name": "init_lo", "description": "Ramp initial value for the ramp accumulator low part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp1_init_hi", "addr": 8321, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 129, "size": 2.0, "fields": [{"name": "init_hi", "description": "Ramp initial value for the ramp accumulator high part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp1_step_up_lo", "addr": 8322, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 130, "size": 2.0, "fields": [{"name": "step_up_lo", "description": "Ramp initial value for the ramp step up low part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp1_step_up_hi", "addr": 8323, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 131, "size": 2.0, "fields": [{"name": "step_up_hi", "description": "Ramp initial value for the ramp step up high part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp1_step_down_lo", "addr": 8324, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 132, "size": 2.0, "fields": [{"name": "step_down_lo", "description": "Ramp initial value for the ramp step down low part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp1_step_down_hi", "addr": 8325, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 133, "size": 2.0, "fields": [{"name": "step_down_hi", "description": "Ramp initial value for the ramp step down high part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp1_count_up_lo", "addr": 8326, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 134, "size": 2.0, "fields": [{"name": "count_up_lo", "description": "Ramp cycle count for the step up low part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp1_count_up_hi", "addr": 8327, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 135, "size": 2.0, "fields": [{"name": "count_up_hi", "description": "Ramp cycle count for the step up high part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp1_count_down_lo", "addr": 8328, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 136, "size": 2.0, "fields": [{"name": "count_down_lo", "description": "Ramp cycle count for the step down low part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp1_count_down_hi", "addr": 8329, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 137, "size": 2.0, "fields": [{"name": "count_down_hi", "description": "Ramp cycle count for the step down high part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp1_value_lo", "addr": 8330, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 138, "size": 2.0, "fields": [{"name": "Ramp_value_lo", "description": "Ramp current value low part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp1_value_hi", "addr": 8331, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 139, "size": 2.0, "fields": [{"name": "Ramp_value_hi", "description": "Ramp current value high part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp1_select", "addr": 8332, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 140, "size": 2.0, "fields": [{"name": "Ramp_sel", "description": "Select Ramp or Lineup", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": [{"lineup_only": "0"}, {"i_replaced": "1"}, {"q_replaced": "2"}, {"illegal": "3"}]}]}, {"name": "TX_Ramp2_init_lo", "addr": 8336, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 144, "size": 2.0, "fields": [{"name": "init_lo", "description": "Ramp initial value for the ramp accumulator low part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp2_init_hi", "addr": 8337, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 145, "size": 2.0, "fields": [{"name": "init_hi", "description": "Ramp initial value for the ramp accumulator high part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp2_step_up_lo", "addr": 8338, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 146, "size": 2.0, "fields": [{"name": "step_up_lo", "description": "Ramp initial value for the ramp step up low part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp2_step_up_hi", "addr": 8339, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 147, "size": 2.0, "fields": [{"name": "step_up_hi", "description": "Ramp initial value for the ramp step up high part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp2_step_down_lo", "addr": 8340, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 148, "size": 2.0, "fields": [{"name": "step_down_lo", "description": "Ramp initial value for the ramp step down low part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp2_step_down_hi", "addr": 8341, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 149, "size": 2.0, "fields": [{"name": "step_down_hi", "description": "Ramp initial value for the ramp step down high part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp2_count_up_lo", "addr": 8342, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 150, "size": 2.0, "fields": [{"name": "count_up_lo", "description": "Ramp cycle count for the step up low part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp2_count_up_hi", "addr": 8343, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 151, "size": 2.0, "fields": [{"name": "count_up_hi", "description": "Ramp cycle count for the step up high part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp2_count_down_lo", "addr": 8344, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 152, "size": 2.0, "fields": [{"name": "count_down_lo", "description": "Ramp cycle count for the step down low part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp2_count_down_hi", "addr": 8345, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 153, "size": 2.0, "fields": [{"name": "count_down_hi", "description": "Ramp cycle count for the step down high part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp2_value_lo", "addr": 8346, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 154, "size": 2.0, "fields": [{"name": "Ramp_value_lo", "description": "Ramp current value low part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp2_value_hi", "addr": 8347, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 155, "size": 2.0, "fields": [{"name": "Ramp_value_hi", "description": "Ramp current value high part ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0"}]}]}, {"name": "TX_Ramp2_select", "addr": 8348, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 156, "size": 2.0, "fields": [{"name": "Ramp_sel", "description": "Select Ramp or Lineup", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": [{"lineup_only": "0"}, {"i_replaced": "1"}, {"q_replaced": "2"}, {"illegal": "3"}]}]}, {"name": "TX_SWrst_cntr", "addr": 8349, "access": "read-write-enable", "description": "TBD", "busID": -1, "memType": "Config", "offset": 157, "size": 2.0, "fields": [{"name": "val", "description": "Counter value for SW reset", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"val": "0"}, {"val": "255"}]}]}, {"name": "TX_TMR_CTRL_err_inv", "addr": 8353, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 161, "size": 2.0, "fields": [{"name": "val", "description": "Invert TMR error indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"default": "0"}, {"invert": "1"}]}]}, {"name": "TX_TMR_CTRL_flip_inject_vec", "addr": 8354, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 162, "size": 2.0, "fields": [{"name": "val", "description": "Pulse to invert TMR bit. Writing 1 flips corresponding TMR bit.", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "TX_TMR_CTRL_flip_bit_vec", "addr": 8355, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 163, "size": 2.0, "fields": [{"name": "val", "description": "Register bit flip enable. Writing 1 to corresponding bit enables bit flip during TMR test process.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TX_TMR_STS_MN", "addr": 8356, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 164, "size": 2.0, "fields": [{"name": "error", "description": "Main TMR error indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "unanim_error", "description": "Main Unanimous TMR error indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TX_TMR_STS_RD", "addr": 8357, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 165, "size": 2.0, "fields": [{"name": "error", "description": "Main TMR error indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "unanim_error", "description": "Main Unanimous TMR error indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TX_ECC_err_correction_disable", "addr": 8368, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 176, "size": 2.0, "fields": [{"name": "val", "description": "Bypass TX memory ECC error correction logic", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"correction enable": "0"}, {"correction disable": "1"}]}]}, {"name": "TX_ECC_err_injection", "addr": 8369, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 177, "size": 2.0, "fields": [{"name": "sei", "description": "Single Error Injection control signal", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sei disable": "0"}, {"sei enable": "1"}]}, {"name": "dei", "description": "Double Error Injection control signal", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"dei disable": "0"}, {"dei enable": "1"}]}, {"name": "aei", "description": "Address Error Injection control signal", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aei disable": "0"}, {"aei enable": "1"}]}]}, {"name": "TX_ECC_CH_1_RAW_0", "addr": 8370, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 178, "size": 2.0, "fields": [{"name": "it_SEC", "description": "Single Error Corrected Indicator for ch1_it memory block", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "it_DED", "description": "Double Error Detected Indicator for ch1_it memory block", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "it_AED", "description": "Address Error Detected Indicator for ch1_it memory block", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qt_SEC", "description": "Single Error Corrected Indicator for ch1_qt memory block", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qt_DED", "description": "Double Error Detected Indicator for ch1_qt memory block", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qt_AED", "description": "Address Error Detected Indicator for ch1_qt memory block", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "itp1_SEC", "description": "Single Error Corrected Indicator for ch1_itp1 memory block", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "itp1_DED", "description": "Double Error Detected Indicator for ch1_itp1 memory block", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "itp1_AED", "description": "Address Error Detected Indicator for ch1_itp1 memory block", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved2", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qtp1_SEC", "description": "Single Error Corrected Indicator for ch1_qtp1 memory block", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qtp1_DED", "description": "Double Error Detected Indicator for ch1_qtp1 memory block", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qtp1_AED", "description": "Address Error Detected Indicator for ch1_qtp1 memory block", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}]}, {"name": "TX_ECC_CH_2_RAW_0", "addr": 8371, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 179, "size": 2.0, "fields": [{"name": "it_SEC", "description": "Single Error Corrected Indicator for ch2_it memory block", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "it_DED", "description": "Double Error Detected Indicator for ch2_it memory block", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "it_AED", "description": "Address Error Detected Indicator for ch2_it memory block", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qt_SEC", "description": "Single Error Corrected Indicator for ch2_qt memory block", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qt_DED", "description": "Double Error Detected Indicator for ch2_qt memory block", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qt_AED", "description": "Address Error Detected Indicator for ch2_qt memory block", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "itp1_SEC", "description": "Single Error Corrected Indicator for ch2_itp1 memory block", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "itp1_DED", "description": "Double Error Detected Indicator for ch2_itp1 memory block", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "itp1_AED", "description": "Address Error Detected Indicator for ch2_itp1 memory block", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved2", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qtp1_SEC", "description": "Single Error Corrected Indicator for ch2_qtp1 memory block", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qtp1_DED", "description": "Double Error Detected Indicator for ch2_qtp1 memory block", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qtp1_AED", "description": "Address Error Detected Indicator for ch2_qtp1 memory block", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}]}, {"name": "TX_ECC_CH_1_RAW_1", "addr": 8372, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 180, "size": 2.0, "fields": [{"name": "it_SEC", "description": "Redundant Single Error Corrected Indicator for ch1_it memory block", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "it_DED", "description": "Redundant Double Error Detected Indicator for ch1_it memory block", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "it_AED", "description": "Redundant Address Error Detected Indicator for ch1_it memory block", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qt_SEC", "description": "Redundant Single Error Corrected Indicator for ch1_qt memory block", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qt_DED", "description": "Redundant Double Error Detected Indicator for ch1_qt memory block", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qt_AED", "description": "Redundant Address Error Detected Indicator for ch1_qt memory block", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "itp1_SEC", "description": "Redundant Single Error Corrected Indicator for ch1_itp1 memory block", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "itp1_DED", "description": "Redundant Double Error Detected Indicator for ch1_itp1 memory block", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "itp1_AED", "description": "Redundant Address Error Detected Indicator for ch1_itp1 memory block", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved2", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qtp1_SEC", "description": "Redundant Single Error Corrected Indicator for ch1_qtp1 memory block", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qtp1_DED", "description": "Redundant Double Error Detected Indicator for ch1_qtp1 memory block", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qtp1_AED", "description": "Redundant Address Error Detected Indicator for ch1_qtp1 memory block", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}]}, {"name": "TX_ECC_CH_2_RAW_1", "addr": 8373, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 181, "size": 2.0, "fields": [{"name": "it_SEC", "description": "Redundant Single Error Corrected Indicator for ch2_it memory block", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "it_DED", "description": "Redundant Double Error Detected Indicator for ch2_it memory block", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "it_AED", "description": "Redundant Address Error Detected Indicator for ch2_it memory block", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qt_SEC", "description": "Redundant Single Error Corrected Indicator for ch2_qt memory block", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qt_DED", "description": "Redundant Double Error Detected Indicator for ch2_qt memory block", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qt_AED", "description": "Redundant Address Error Detected Indicator for ch2_qt memory block", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "itp1_SEC", "description": "Redundant Single Error Corrected Indicator for ch2_itp1 memory block", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "itp1_DED", "description": "Redundant Double Error Detected Indicator for ch2_itp1 memory block", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "itp1_AED", "description": "Redundant Address Error Detected Indicator for ch2_itp1 memory block", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved2", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qtp1_SEC", "description": "Redundant Single Error Corrected Indicator for ch2_qtp1 memory block", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qtp1_DED", "description": "Redundant Double Error Detected Indicator for ch2_qtp1 memory block", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qtp1_AED", "description": "Redundant Address Error Detected Indicator for ch2_qtp1 memory block", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}]}, {"name": "TX_ECC_CH_1_STICKY_0", "addr": 8374, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 182, "size": 2.0, "fields": [{"name": "it_SEC", "description": "Sticky Single Error Corrected Indicator for ch1_it memory block", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "it_DED", "description": "Sticky Double Error Detected Indicator for ch1_it memory block", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "it_AED", "description": "Sticky Address Error Detected Indicator for ch1_it memory block", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qt_SEC", "description": "Sticky Single Error Corrected Indicator for ch1_qt memory block", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qt_DED", "description": "Sticky Double Error Detected Indicator for ch1_qt memory block", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qt_AED", "description": "Sticky Address Error Detected Indicator for ch1_qt memory block", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "itp1_SEC", "description": "Sticky Single Error Corrected Indicator for ch1_itp1 memory block", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "itp1_DED", "description": "Sticky Double Error Detected Indicator for ch1_itp1 memory block", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "itp1_AED", "description": "Sticky Address Error Detected Indicator for ch1_itp1 memory block", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved2", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qtp1_SEC", "description": "Sticky Single Error Corrected Indicator for ch1_qtp1 memory block", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qtp1_DED", "description": "Sticky Double Error Detected Indicator for ch1_qtp1 memory block", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qtp1_AED", "description": "Sticky Address Error Detected Indicator for ch1_qtp1 memory block", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}]}, {"name": "TX_ECC_CH_2_STICKY_0", "addr": 8375, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 183, "size": 2.0, "fields": [{"name": "it_SEC", "description": "Sticky Single Error Corrected Indicator for ch2_it memory block", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "it_DED", "description": "Sticky Double Error Detected Indicator for ch2_it memory block", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "it_AED", "description": "Sticky Address Error Detected Indicator for ch2_it memory block", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qt_SEC", "description": "Sticky Single Error Corrected Indicator for ch2_qt memory block", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qt_DED", "description": "Sticky Double Error Detected Indicator for ch2_qt memory block", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qt_AED", "description": "Sticky Address Error Detected Indicator for ch2_qt memory block", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "itp1_SEC", "description": "Sticky Single Error Corrected Indicator for ch2_itp1 memory block", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "itp1_DED", "description": "Sticky Double Error Detected Indicator for ch2_itp1 memory block", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "itp1_AED", "description": "Sticky Address Error Detected Indicator for ch2_itp1 memory block", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved2", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qtp1_SEC", "description": "Sticky Single Error Corrected Indicator for ch2_qtp1 memory block", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qtp1_DED", "description": "Sticky Double Error Detected Indicator for ch2_qtp1 memory block", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qtp1_AED", "description": "Sticky Address Error Detected Indicator for ch2_qtp1 memory block", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}]}, {"name": "TX_ECC_CH_1_STICKY_1", "addr": 8376, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 184, "size": 2.0, "fields": [{"name": "it_SEC", "description": "Sticky Redundant Single Error Corrected Indicator for ch1_it memory block", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "it_DED", "description": "Sticky Redundant Double Error Detected Indicator for ch1_it memory block", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "it_AED", "description": "Sticky Redundant Address Error Detected Indicator for ch1_it memory block", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qt_SEC", "description": "Sticky Redundant Single Error Corrected Indicator for ch1_qt memory block", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qt_DED", "description": "Sticky Redundant Double Error Detected Indicator for ch1_qt memory block", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qt_AED", "description": "Sticky Redundant Address Error Detected Indicator for ch1_qt memory block", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "itp1_SEC", "description": "Sticky Redundant Single Error Corrected Indicator for ch1_itp1 memory block", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "itp1_DED", "description": "Sticky Redundant Double Error Detected Indicator for ch1_itp1 memory block", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "itp1_AED", "description": "Sticky Redundant Address Error Detected Indicator for ch1_itp1 memory block", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved2", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qtp1_SEC", "description": "Sticky Redundant Single Error Corrected Indicator for ch1_qtp1 memory block", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qtp1_DED", "description": "Sticky Redundant Double Error Detected Indicator for ch1_qtp1 memory block", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qtp1_AED", "description": "Sticky Redundant Address Error Detected Indicator for ch1_qtp1 memory block", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}]}, {"name": "TX_ECC_CH_2_STICKY_1", "addr": 8377, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 185, "size": 2.0, "fields": [{"name": "it_SEC", "description": "Sticky Redundant Single Error Corrected Indicator for ch2_it memory block", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "it_DED", "description": "Sticky Redundant Double Error Detected Indicator for ch2_it memory block", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "it_AED", "description": "Sticky Redundant Address Error Detected Indicator for ch2_it memory block", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qt_SEC", "description": "Sticky Redundant Single Error Corrected Indicator for ch2_qt memory block", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qt_DED", "description": "Sticky Redundant Double Error Detected Indicator for ch2_qt memory block", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qt_AED", "description": "Sticky Redundant Address Error Detected Indicator for ch2_qt memory block", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "itp1_SEC", "description": "Sticky Redundant Single Error Corrected Indicator for ch2_itp1 memory block", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "itp1_DED", "description": "Sticky Redundant Double Error Detected Indicator for ch2_itp1 memory block", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "itp1_AED", "description": "Sticky Redundant Address Error Detected Indicator for ch2_itp1 memory block", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved2", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "qtp1_SEC", "description": "Sticky Redundant Single Error Corrected Indicator for ch2_qtp1 memory block", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "qtp1_DED", "description": "Sticky Redundant Double Error Detected Indicator for ch2_qtp1 memory block", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "qtp1_AED", "description": "Sticky Redundant Address Error Detected Indicator for ch2_qtp1 memory block", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}]}, {"name": "TX_ECC_ERR_CLEAR", "addr": 8378, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 186, "size": 2.0, "fields": [{"name": "sec", "description": "Self clear register; Clears Single error corrected source of tx_ram_ecc_err interrupt if active", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}, {"name": "ded", "description": "Self clear register; Clears Double Error Detected source of tx_ram_ecc_err interrupt if active", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}, {"name": "aed", "description": "Self clear register; Clears Address Error Detected source of tx_ram_ecc_err interrupt if active", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}]}, {"name": "TX_ECC_ERR_MASK", "addr": 8379, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 187, "size": 2.0, "fields": [{"name": "sec", "description": "Masking single error corrected as tx_ram_ecc_err interrupt source", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"masked": "1"}, {"unmasked": "0"}]}, {"name": "ded", "description": "Masking double error detected as tx_ram_ecc_err interrupt source", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"masked": "1"}, {"unmasked": "0"}]}, {"name": "aed", "description": "Masking address error detected as tx_ram_ecc_err interrupt source", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"masked": "1"}, {"unmasked": "0"}]}]}, {"name": "TX_ECC_err_addr_ch1_it", "addr": 8380, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 188, "size": 2.0, "fields": [{"name": "val", "description": "ECC error address for ch1_it memory block", "bitOffset": 0, "bitWidth": 10, "defaultValue": 0, "enumValues": []}]}, {"name": "TX_ECC_err_addr_ch1_qt", "addr": 8381, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 189, "size": 2.0, "fields": [{"name": "val", "description": "ECC error address for ch1_qt memory block", "bitOffset": 0, "bitWidth": 10, "defaultValue": 0, "enumValues": []}]}, {"name": "TX_ECC_err_addr_ch1_itp1", "addr": 8382, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 190, "size": 2.0, "fields": [{"name": "val", "description": "ECC error address for ch1_itp1 memory block", "bitOffset": 0, "bitWidth": 10, "defaultValue": 0, "enumValues": []}]}, {"name": "TX_ECC_err_addr_ch1_qtp1", "addr": 8383, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 191, "size": 2.0, "fields": [{"name": "val", "description": "ECC error address for ch1_qtp1 memory block", "bitOffset": 0, "bitWidth": 10, "defaultValue": 0, "enumValues": []}]}, {"name": "TX_ECC_err_addr_ch2_it", "addr": 8384, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 192, "size": 2.0, "fields": [{"name": "val", "description": "ECC error address for ch2_it memory block", "bitOffset": 0, "bitWidth": 10, "defaultValue": 0, "enumValues": []}]}, {"name": "TX_ECC_err_addr_ch2_qt", "addr": 8385, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 193, "size": 2.0, "fields": [{"name": "val", "description": "ECC error address for ch2_qt memory block", "bitOffset": 0, "bitWidth": 10, "defaultValue": 0, "enumValues": []}]}, {"name": "TX_ECC_err_addr_ch2_itp1", "addr": 8386, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 194, "size": 2.0, "fields": [{"name": "val", "description": "ECC error address for ch2_itp1 memory block", "bitOffset": 0, "bitWidth": 10, "defaultValue": 0, "enumValues": []}]}, {"name": "TX_ECC_err_addr_ch2_qtp1", "addr": 8387, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 195, "size": 2.0, "fields": [{"name": "val", "description": "ECC error address for ch2_qtp1 memory block", "bitOffset": 0, "bitWidth": 10, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_BC_SW_remove0", "addr": 4304, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 208, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove1", "addr": 4305, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 209, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove2", "addr": 4306, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 210, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove3", "addr": 4307, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 211, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove4", "addr": 4308, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 212, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove5", "addr": 4309, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 213, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove6", "addr": 4310, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 214, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove7", "addr": 4311, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 215, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove8", "addr": 4312, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 216, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove9", "addr": 4313, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 217, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove10", "addr": 4314, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 218, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove11", "addr": 4315, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 219, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove12", "addr": 4316, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 220, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove13", "addr": 4317, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 221, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove14", "addr": 4318, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 222, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove15", "addr": 4319, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 223, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove16", "addr": 4320, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 224, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove17", "addr": 4321, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 225, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove18", "addr": 4322, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 226, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove19", "addr": 4323, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 227, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove20", "addr": 4324, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 228, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove21", "addr": 4325, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 229, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove22", "addr": 4326, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 230, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove23", "addr": 4327, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 231, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove0", "addr": 4336, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 240, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove1", "addr": 4337, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 241, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove2", "addr": 4338, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 242, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove3", "addr": 4339, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 243, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove4", "addr": 4340, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 244, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove5", "addr": 4341, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 245, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove6", "addr": 4342, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 246, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove7", "addr": 4343, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 247, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove8", "addr": 4344, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 248, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove9", "addr": 4345, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 249, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove10", "addr": 4346, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 250, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove11", "addr": 4347, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 251, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove12", "addr": 4348, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 252, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove13", "addr": 4349, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 253, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove14", "addr": 4350, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 254, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove15", "addr": 4351, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 255, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove16", "addr": 4352, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 256, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove17", "addr": 4353, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 257, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove18", "addr": 4354, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 258, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove19", "addr": 4355, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 259, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove20", "addr": 4356, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 260, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove21", "addr": 4357, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 261, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove22", "addr": 4358, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 262, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove23", "addr": 4359, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 263, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_clear", "addr": 4096, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 0, "size": 2.0, "fields": [{"name": "CIC_clr", "description": "reset RX CIC of the digital lineup", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"clear": "1"}]}, {"name": "ADF_clr", "description": "reset RX Anti droop filter of the digital lineup", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"clear": "1"}]}, {"name": "STS_clr", "description": "reset RX stream serializer of the digital lineup", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"clear": "1"}]}, {"name": "HBF_clr", "description": "reset RX half band filter of the digital lineup", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"clear": "1"}]}, {"name": "RXMIF_clr", "description": "reset RX memory interface of the digital lineup", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"clear": "1"}]}, {"name": "power_accum_clr", "description": "clear power accumulator registers", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"clear": "1"}]}, {"name": "miu_overflow_indication_clr", "description": "clear MIU fifo overflow indication", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"clear": "1"}]}, {"name": "su_overflow_indication_clr", "description": "clear SU fifo overflow indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"clear": "1"}]}, {"name": "BC_clr", "description": "reset RX BC of the digital lineup", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"clear": "1"}]}, {"name": "FO_clr", "description": "reset RX FO of the digital lineup", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"clear": "1"}]}, {"name": "Integrator_clr", "description": "reset RX integrator of the digital lineup", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"clear": "1"}]}, {"name": "bc_sw_remove_clr", "description": "clear RX BC SW remove registers", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"clear": "1"}]}, {"name": "bc_remove_clr", "description": "clear RX BC remove registers", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"clear": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_Chain_en", "addr": 4097, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 1, "size": 2.0, "fields": [{"name": "en_cic0", "description": "enable cic chain 0", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}, {"name": "en_cic1", "description": "enable cic chain 1", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}, {"name": "en_cic2", "description": "enable cic chain 2", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}, {"name": "en_cic3", "description": "enable cic chain 3", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "en_im_cic", "description": "enable cic image chains", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}]}, {"name": "RX_ADC_N_FIFO_CNTL", "addr": 4098, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 2, "size": 2.0, "fields": [{"name": "en_adc0_fifo_wr", "description": "enable ADC0 FIFO write", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}, {"name": "en_adc0_fifo_rd", "description": "enable ADC0 FIFO read", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}, {"name": "adc0_rstn", "description": "ADC0 reset signal", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}, {"name": "adc0_en", "description": "ADC0 enable signal", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}]}, {"name": "RX_ADSR_Rel_dly", "addr": 4099, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 3, "size": 2.0, "fields": [{"name": "Delay_ADC0", "description": "relative delay of datasync ADC0", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"delay": "11"}, {"off": "15"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 4, "bitWidth": 8, "defaultValue": 0, "enumValues": []}, {"name": "ADC0_dv", "description": "ADC0 data valid", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"active": "1"}]}]}, {"name": "RX_ADSR_N_smpl_lo", "addr": 4100, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 4, "size": 2.0, "fields": [{"name": "N_sample", "description": "number of samples to record 16 LSB", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"sample": "0xFFFF"}]}]}, {"name": "RX_ADSR_N_smpl_hi", "addr": 4101, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 5, "size": 2.0, "fields": [{"name": "N_sample", "description": "number of samples to record 16 MSB", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"sample": "0xFFFF"}]}]}, {"name": "RX_ADC0_timing", "addr": 4102, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 6, "size": 2.0, "fields": [{"name": "wr_en_dly_cycles", "description": "number of 640Mhz cycles delay for the FIFO WR EN signal", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": [{"num of cycles": "0"}]}, {"name": "wr_en_add_half_cycle", "description": "add another half cycle delay to the FIFO WR EN signal", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no_add": "0"}, {"add": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "adc_rstn_dly_cycles", "description": "number of 640Mhz cycles delay for the ADC rstn signal", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": [{"num of cycles": "0"}]}, {"name": "adc_rstn_add_half_cycle", "description": "add another half cycle delay to the ADC rstn signal", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no_add": "0"}, {"add": "1"}]}, {"name": "adc_fifo_rd_dly_cycles", "description": "number of 320Mhz cycles delay for the ADC fifo read signal", "bitOffset": 12, "bitWidth": 3, "defaultValue": 0, "enumValues": [{"num of cycles": "0"}]}]}, {"name": "RX_ADC_status", "addr": 4104, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 8, "size": 2.0, "fields": [{"name": "adc0_fifo_overflow", "description": "ADC fifo overflow indication.", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ok": "0"}, {"overflow occured": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "adc0_fifo_underflow", "description": "ADC fifo underflow indication.", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ok": "0"}, {"underflow occured": "1"}]}]}, {"name": "RX_ADSR_Recording_st", "addr": 4114, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 18, "size": 2.0, "fields": [{"name": "st_ADC0", "description": "start recording adc0", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"enable": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "ADC0_rec_forever", "description": "adc recording runs forever (disregarding N smpl reg)", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"limited": "0"}, {"forever": "1"}]}]}, {"name": "RX_lat_measure_cnt", "addr": 4116, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 20, "size": 2.0, "fields": [{"name": "en", "description": "enables measurement and clears reg", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disabled": "0"}]}]}, {"name": "RX_lat_measure", "addr": 4117, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 21, "size": 2.0, "fields": [{"name": "val", "description": "measurement value (from aligner DV to mem DV)", "bitOffset": 0, "bitWidth": 10, "defaultValue": 0, "enumValues": [{"disabled": "0"}]}]}, {"name": "RX_CIC_N", "addr": 4128, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 32, "size": 2.0, "fields": [{"name": "N", "description": "decimation factor -1", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": [{"decimation": "127"}]}]}, {"name": "RX_CIC_Sign", "addr": 4129, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 33, "size": 2.0, "fields": [{"name": "OutputType", "description": "signed or unsigned", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"signed": "0"}, {"unsigned": "1"}]}]}, {"name": "RX_CIC_ShR", "addr": 4130, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 34, "size": 2.0, "fields": [{"name": "ShR", "description": "num of bits to shift right", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": [{"shift": "31"}]}]}, {"name": "RX_CIC_Input_Mode", "addr": 4131, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 35, "size": 2.0, "fields": [{"name": "mode", "description": "The Input can be 11 or 13 bits for backward compatability.", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"backward_mode": "0"}, {"new_mode": "1"}]}]}, {"name": "RX_ADF_ADalpha", "addr": 4145, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 49, "size": 2.0, "fields": [{"name": "ADalpha", "description": "ADF parameter - unsigned ", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": [{"bypass": "0"}, {"ADF param": "63"}]}]}, {"name": "RX_SU_Active_str_15_0", "addr": 4160, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 64, "size": 2.0, "fields": [{"name": "AStr", "description": "bitmap part0-which of 48 streams is active for streams 15:0", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"active mode": "0xFFFF"}]}]}, {"name": "RX_SU_Active_str_23_16", "addr": 4161, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 65, "size": 2.0, "fields": [{"name": "AStr", "description": "bitmap part1-which of 48 streams is active for streams 23-16", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"active mode": "0xFF"}]}]}, {"name": "RX_SU_Overflow", "addr": 4163, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 67, "size": 2.0, "fields": [{"name": "Overflow", "description": "overflow indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle": "0"}, {"overflow": "1"}]}]}, {"name": "RX_HBF_M", "addr": 4176, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 80, "size": 2.0, "fields": [{"name": "M", "description": "number of stream interleaved -1 ", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": [{"interleaved": "15"}]}]}, {"name": "RX_HBF_K1", "addr": 4178, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 82, "size": 2.0, "fields": [{"name": "K1", "description": "HBF coefficients, signed", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"coefficients": "0xFFF"}]}]}, {"name": "RX_HBF_K3", "addr": 4179, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 83, "size": 2.0, "fields": [{"name": "K3", "description": "HBF coefficients, signed", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"coefficients": "0xFFF"}]}]}, {"name": "RX_HBF_K5", "addr": 4180, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 84, "size": 2.0, "fields": [{"name": "K5", "description": "HBF coefficients, signed", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"coefficients": "0xFFF"}]}]}, {"name": "RX_HBF_K7", "addr": 4181, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 85, "size": 2.0, "fields": [{"name": "K7", "description": "HBF coefficients, signed", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"coefficients": "0xFFF"}]}]}, {"name": "RX_HBF_K9", "addr": 4182, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 86, "size": 2.0, "fields": [{"name": "K9", "description": "HBF coefficients, signed", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"coefficients": "0xFFF"}]}]}, {"name": "RX_HBF_K11", "addr": 4183, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 87, "size": 2.0, "fields": [{"name": "K11", "description": "HBF coefficients, signed", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"coefficients": "0xFFF"}]}]}, {"name": "RX_MIU_Mode", "addr": 4200, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 104, "size": 2.0, "fields": [{"name": "Data_source", "description": "data source to memory", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"RX": "0"}, {"wideband": "1"}]}, {"name": "summation_mode", "description": "Summation mode (ignored when data source=1)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"overwrite": "0"}, {"overlap": "1"}]}, {"name": "Invert_sign", "description": "invert sign for lineup0", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disable": "0"}, {"enable": "1"}]}, {"name": "Invert_sign1", "description": "invert sign for lineup1", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disable": "0"}, {"enable": "1"}]}, {"name": "Input_select", "description": "input selector", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": [{"Backward_comp": "0"}, {"HBF_dual": "2"}, {"STS_dual": "1"}, {"INT_dual": "3"}]}]}, {"name": "RX_MIU_Shift", "addr": 4201, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 105, "size": 2.0, "fields": [{"name": "Input_shift", "description": "num bit shift right the input value", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"shift": "0xF"}]}]}, {"name": "RX_MIU_Num_of_active_stream", "addr": 4202, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 106, "size": 2.0, "fields": [{"name": "Num_of_active_stream", "description": "Num_of_active_stream - 1 from 0 to 23", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": [{"active": "23"}]}]}, {"name": "RX_MIU_Overflow", "addr": 4203, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 107, "size": 2.0, "fields": [{"name": "Overflow", "description": "asserted in overlap and add mode", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"off": "0"}, {"overflow": "1"}]}]}, {"name": "RX_MIU_N_RemoveSmp", "addr": 4204, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 108, "size": 2.0, "fields": [{"name": "N_RemoveSmp", "description": "Num of samples to remove from each stream from the begining", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"disable": "0"}, {"active": "0xF"}]}]}, {"name": "RX_MIU_N_OverlapAdd_Smp", "addr": 4205, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 109, "size": 2.0, "fields": [{"name": "N_OverlapAddSmp", "description": "Num of samples to write for each stream before reseting current addr to start addr", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"disable": "0"}, {"active": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_high_0", "addr": 4210, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 114, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_1", "addr": 4213, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 117, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_2", "addr": 4216, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 120, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_3", "addr": 4219, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 123, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_4", "addr": 4222, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 126, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_5", "addr": 4225, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 129, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_6", "addr": 4228, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 132, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_7", "addr": 4231, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 135, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_8", "addr": 4234, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 138, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_9", "addr": 4237, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 141, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_10", "addr": 4240, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 144, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_11", "addr": 4243, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 147, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_12", "addr": 4246, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 150, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_13", "addr": 4249, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 153, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_14", "addr": 4252, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 156, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_15", "addr": 4255, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 159, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_16", "addr": 4258, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 162, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_17", "addr": 4261, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 165, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_18", "addr": 4264, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 168, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_19", "addr": 4267, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 171, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_20", "addr": 4270, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 174, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_21", "addr": 4273, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 177, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_22", "addr": 4276, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 180, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_high_23", "addr": 4279, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 183, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"power": "0xFF"}]}, {"name": "wrap_ind", "description": "power accumolator wrap around indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wrap": "0x1"}]}]}, {"name": "RX_MIU_PowerAccum_medium_0", "addr": 4209, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 113, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_1", "addr": 4212, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 116, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_2", "addr": 4215, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 119, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_3", "addr": 4218, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 122, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_4", "addr": 4221, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 125, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_5", "addr": 4224, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 128, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_6", "addr": 4227, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 131, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_7", "addr": 4230, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 134, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_8", "addr": 4233, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 137, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_9", "addr": 4236, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 140, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_10", "addr": 4239, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 143, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_11", "addr": 4242, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 146, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_12", "addr": 4245, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 149, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_13", "addr": 4248, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 152, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_14", "addr": 4251, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 155, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_15", "addr": 4254, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 158, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_16", "addr": 4257, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 161, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_17", "addr": 4260, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 164, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_18", "addr": 4263, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 167, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_19", "addr": 4266, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 170, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_20", "addr": 4269, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 173, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_21", "addr": 4272, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 176, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_22", "addr": 4275, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 179, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_medium_23", "addr": 4278, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 182, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_0", "addr": 4208, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 112, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_1", "addr": 4211, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 115, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_2", "addr": 4214, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 118, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_3", "addr": 4217, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 121, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_4", "addr": 4220, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 124, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_5", "addr": 4223, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 127, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_6", "addr": 4226, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 130, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_7", "addr": 4229, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 133, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_8", "addr": 4232, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 136, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_9", "addr": 4235, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 139, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_10", "addr": 4238, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 142, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_11", "addr": 4241, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 145, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_12", "addr": 4244, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 148, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_13", "addr": 4247, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 151, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_14", "addr": 4250, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 154, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_15", "addr": 4253, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 157, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_16", "addr": 4256, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 160, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_17", "addr": 4259, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 163, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_18", "addr": 4262, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 166, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_19", "addr": 4265, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 169, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_20", "addr": 4268, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 172, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_21", "addr": 4271, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 175, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_22", "addr": 4274, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 178, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_MIU_PowerAccum_low_23", "addr": 4277, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 181, "size": 2.0, "fields": [{"name": "PowerAccum", "description": "power accumolator per active stream", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"power": "0xFFFF"}]}]}, {"name": "RX_BC_SW_remove0", "addr": 4304, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 208, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove1", "addr": 4305, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 209, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove2", "addr": 4306, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 210, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove3", "addr": 4307, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 211, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove4", "addr": 4308, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 212, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove5", "addr": 4309, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 213, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove6", "addr": 4310, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 214, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove7", "addr": 4311, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 215, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove8", "addr": 4312, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 216, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove9", "addr": 4313, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 217, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove10", "addr": 4314, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 218, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove11", "addr": 4315, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 219, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove12", "addr": 4316, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 220, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove13", "addr": 4317, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 221, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove14", "addr": 4318, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 222, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove15", "addr": 4319, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 223, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove16", "addr": 4320, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 224, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove17", "addr": 4321, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 225, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove18", "addr": 4322, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 226, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove19", "addr": 4323, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 227, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove20", "addr": 4324, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 228, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove21", "addr": 4325, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 229, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove22", "addr": 4326, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 230, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_SW_remove23", "addr": 4327, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 231, "size": 2.0, "fields": [{"name": "val", "description": "value to remove from the sample(RWH)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove0", "addr": 4336, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 240, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove1", "addr": 4337, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 241, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove2", "addr": 4338, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 242, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove3", "addr": 4339, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 243, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove4", "addr": 4340, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 244, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove5", "addr": 4341, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 245, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove6", "addr": 4342, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 246, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove7", "addr": 4343, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 247, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove8", "addr": 4344, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 248, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove9", "addr": 4345, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 249, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove10", "addr": 4346, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 250, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove11", "addr": 4347, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 251, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove12", "addr": 4348, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 252, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove13", "addr": 4349, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 253, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove14", "addr": 4350, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 254, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove15", "addr": 4351, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 255, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove16", "addr": 4352, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 256, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove17", "addr": 4353, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 257, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove18", "addr": 4354, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 258, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove19", "addr": 4355, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 259, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove20", "addr": 4356, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 260, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove21", "addr": 4357, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 261, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove22", "addr": 4358, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 262, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_remove23", "addr": 4359, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 263, "size": 2.0, "fields": [{"name": "val", "description": "HW calculated value to remove from the sample", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_N_accum_delay", "addr": 4360, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 264, "size": 2.0, "fields": [{"name": "val", "description": "samples before accumulation start", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_IIR_Shift", "addr": 4361, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 265, "size": 2.0, "fields": [{"name": "val", "description": "The number of LSB to shift when input the value to the IIR. The number of accumulated sample is given by 2^(13-IIR_Shift)", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_BC_Num_Samples", "addr": 4362, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 266, "size": 2.0, "fields": [{"name": "val", "description": "The number of samples to accumulate before changing mode. This number should be set in SW to 2^(13-IIR_Shift)", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": [{"default_val": "1"}]}]}, {"name": "RX_BC_BiasUpdate", "addr": 4363, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 267, "size": 2.0, "fields": [{"name": "mux_before_NS", "description": "Mux state before Num_Samples", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": [{"insert_zeros": "0"}, {"BC_SW_remove": "2"}, {"BC_remove": "3"}]}, {"name": "accum_before_NS", "description": "Accumulation mode before Num_Samples (See Table of possible work modes (depend on copy_sw_reg))", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"dont_up": "0"}, {"up": "1"}]}, {"name": "copy_sw_reg", "description": "Copy BC_remove to BC_SW_Remove after Num_Sample (See Table of possible work modes (depend on accum_before_NS))", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"dont_copy": "0"}, {"copy": "1"}]}, {"name": "mux_after_NS", "description": "Mux state after Num_Samples", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": [{"insert_zeros": "0"}, {"BC_SW_remove": "2"}, {"BC_remove": "3 or 1"}]}, {"name": "accum_after_NS", "description": "Accumulation mode after Num_Samples", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"dont_up": "0"}, {"up": "1"}]}]}, {"name": "RX_BC_N_Zero", "addr": 4364, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 268, "size": 2.0, "fields": [{"name": "val", "description": "The number of zeros to inject the lineup after end of reception", "bitOffset": 0, "bitWidth": 12, "defaultValue": 0, "enumValues": [{"default_val": "0"}]}]}, {"name": "RX_FO_DDPhi1_lo", "addr": 4368, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 272, "size": 2.0, "fields": [{"name": "DDPhi_lo", "description": "chirp rate of NCO 1 low part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_DDPhi1_hi", "addr": 4369, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 273, "size": 2.0, "fields": [{"name": "DDPhi_hi", "description": "chirp rate of NCO 1 high part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_DPhi1_lo", "addr": 4370, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 274, "size": 2.0, "fields": [{"name": "DPhi_lo", "description": "freq. of NCO 1 low part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_DPhi1_hi", "addr": 4371, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 275, "size": 2.0, "fields": [{"name": "DPhi_hi", "description": "freq. of NCO 1 high part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_Phi1_lo", "addr": 4372, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 276, "size": 2.0, "fields": [{"name": "Phi_lo", "description": "phase of NCO 1 low part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_Phi1_hi", "addr": 4373, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 277, "size": 2.0, "fields": [{"name": "Phi_hi", "description": "phase of NCO 1 high part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_Config", "addr": 4374, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 278, "size": 2.0, "fields": [{"name": "sign_inversion", "description": "Config  the image sample sign inversion", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"invert_n": "0"}, {"invert": "1"}]}, {"name": "bypass", "description": "output signal equals the input signal ", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"active": "0"}, {"bypass": "1"}]}]}, {"name": "RX_FO_Stream_Enable_lo", "addr": 4376, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 280, "size": 2.0, "fields": [{"name": "se_lo", "description": "Enable per stream.low part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_Stream_Enable_hi", "addr": 4377, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 281, "size": 2.0, "fields": [{"name": "se_hi", "description": "Enable per stream.high part", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_Integrator_K", "addr": 4384, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 288, "size": 2.0, "fields": [{"name": "val", "description": "Number of active streams.", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_Integrator_N_offset", "addr": 4385, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 289, "size": 2.0, "fields": [{"name": "val", "description": "Number of samples after which integration starts. Must be even (LSB should always 0 and ignored by HW).", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_Integrator_N_window", "addr": 4386, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 290, "size": 2.0, "fields": [{"name": "val", "description": "Number of samples  to integrate. Must be even (LSB should always 0 and ignored by HW)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0x2 to 0xFFFF"}]}]}, {"name": "RX_Integrator_ShiftRight", "addr": 4387, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 291, "size": 2.0, "fields": [{"name": "val", "description": "Number of bits to shift right. Should be set (by SW) to ceil(log2(N_window)).", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_Stream_Sel_lo", "addr": 4388, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 292, "size": 2.0, "fields": [{"name": "se_lo", "description": "Select NCO per stream.low part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_Stream_Sel_hi", "addr": 4389, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 293, "size": 2.0, "fields": [{"name": "se_hi", "description": "Select NCO per stream.high part", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"default": "0"}]}, {"name": "nco2_input_shift", "description": "nco2 input bit shift", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_DDPhi2_lo", "addr": 4390, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 294, "size": 2.0, "fields": [{"name": "DDPhi_lo", "description": "chirp rate of NCO 2 low part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_DDPhi2_hi", "addr": 4391, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 295, "size": 2.0, "fields": [{"name": "DDPhi_hi", "description": "chirp rate of NCO 2 high part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_DPhi2_lo", "addr": 4392, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 296, "size": 2.0, "fields": [{"name": "DPhi_lo", "description": "freq. of NCO 2 low part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_DPhi2_hi", "addr": 4393, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 297, "size": 2.0, "fields": [{"name": "DPhi_hi", "description": "freq. of NCO 2 high part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_Phi2_lo", "addr": 4394, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 298, "size": 2.0, "fields": [{"name": "Phi_lo", "description": "phase of NCO 2 low part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_FO_Phi2_hi", "addr": 4395, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 299, "size": 2.0, "fields": [{"name": "Phi_hi", "description": "phase of NCO 2 high part", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "RX_TMR_CTRL_err_inv", "addr": 4448, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 352, "size": 2.0, "fields": [{"name": "val", "description": "Invert TMR error indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"default": "0"}, {"invert": "1"}]}]}, {"name": "RX_TMR_CTRL_flip_inject_vec", "addr": 4450, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 354, "size": 2.0, "fields": [{"name": "val", "description": "Pulse to invert TMR bit. Writing 1 flips corresponding TMR bit.", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_TMR_CTRL_flip_bit_vec", "addr": 4451, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 355, "size": 2.0, "fields": [{"name": "val", "description": "Register bit flip enable. Writing 1 to corresponding bit enables bit flip during TMR test process.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_TMR_STS_MN", "addr": 4452, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 356, "size": 2.0, "fields": [{"name": "error", "description": "Main TMR error indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "unanim_error", "description": "Main Unanimous TMR error indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_TMR_STS_RD", "addr": 4453, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 357, "size": 2.0, "fields": [{"name": "error", "description": "Main TMR error indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "unanim_error", "description": "Main Unanimous TMR error indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_SWrst_cntr", "addr": 4456, "access": "read-write-enable", "description": "TBD", "busID": -1, "memType": "Config", "offset": 360, "size": 2.0, "fields": [{"name": "val", "description": "Counter value for SW reset", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"val": "0"}, {"val": "255"}]}]}, {"name": "RX_OCP_AM_CFG_toggle_range", "addr": 4464, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 368, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: wheter boudaries define allowed or forbiden range", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"allowed range": "0"}, {"forbiden range": "1"}]}]}, {"name": "RX_OCP_AM_CFG_rw_constr", "addr": 4466, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 370, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: access permisions apply to RW", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"apply constr to RW": "1"}, {"apply constr to Wo/Ro": "0"}]}]}, {"name": "RX_OCP_AM_CFG_wo_ron_constr", "addr": 4467, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 371, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: access permissions apply to Write only/Read only", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"apply constr to WR only": "1"}, {"apply constr to RD only": "0"}]}]}, {"name": "RX_OCP_AM_CFG_addr_bound_0_HI_lo", "addr": 4468, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 372, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 0 - upper bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_0_HI_hi", "addr": 4469, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 373, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 0 - upper bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_0_LO_lo", "addr": 4470, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 374, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 0 - lower bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_0_LO_hi", "addr": 4471, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 375, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 0 - lower bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_1_HI_lo", "addr": 4472, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 376, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 1 - upper bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_1_HI_hi", "addr": 4473, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 377, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 1 - upper bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_1_LO_lo", "addr": 4474, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 378, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 1 - lower bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_1_LO_hi", "addr": 4475, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 379, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 1 - lower bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_2_HI_lo", "addr": 4476, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 380, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 2 - upper bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_2_HI_hi", "addr": 4477, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 381, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 2 - upper bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_2_LO_lo", "addr": 4478, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 382, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 2 - lower bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_2_LO_hi", "addr": 4479, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 383, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 2 - lower bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_3_HI_lo", "addr": 4480, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 384, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 3 - upper bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_3_HI_hi", "addr": 4481, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 385, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 3 - upper bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_3_LO_lo", "addr": 4482, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 386, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 3 - lower bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_3_LO_hi", "addr": 4483, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 387, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 3 - lower bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_4_HI_lo", "addr": 4484, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 388, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 4 - upper bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_4_HI_hi", "addr": 4485, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 389, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 4 - upper bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_4_LO_lo", "addr": 4486, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 390, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 4 - lower bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_4_LO_hi", "addr": 4487, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 391, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 4 - lower bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_5_HI_lo", "addr": 4488, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 392, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 5 - upper bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_5_HI_hi", "addr": 4489, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 393, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 5 - upper bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_5_LO_lo", "addr": 4490, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 394, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 5 - lower bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_5_LO_hi", "addr": 4491, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 395, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 5 - lower bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_6_HI_lo", "addr": 4492, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 396, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 6 - upper bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_6_HI_hi", "addr": 4493, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 397, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 6 - upper bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_6_LO_lo", "addr": 4494, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 398, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 6 - lower bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_6_LO_hi", "addr": 4495, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 399, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 6 - lower bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_7_HI_lo", "addr": 4496, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 400, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 7 - upper bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_7_HI_hi", "addr": 4497, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 401, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 7 - upper bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_7_LO_lo", "addr": 4498, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 402, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 7 - lower bound LSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_CFG_addr_bound_7_LO_hi", "addr": 4499, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 403, "size": 2.0, "fields": [{"name": "val", "description": "Access monitor range config: range 7 - lower bound MSBs ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_OCP_AM_FAULT_MSK", "addr": 4500, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 404, "size": 2.0, "fields": [{"name": "min_address_16bit", "description": "16 bit interface access monitor fault: min addr out of range fault source", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"source mask": "1"}, {"source enable": "0"}]}, {"name": "min_address_32bit", "description": "32 bit interface access monitor fault: min addr out of range fault source", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"source mask": "1"}, {"source enable": "0"}]}, {"name": "min_address_64bit", "description": "64 bit interface access monitor fault: min addr out of range fault source", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"source mask": "1"}, {"source enable": "0"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "max_address_16bit", "description": "16 bit interface access monitor fault: max addr out of range fault source", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"source mask": "1"}, {"source enable": "0"}]}, {"name": "max_address_32bit", "description": "32 bit interface access monitor fault: max addr out of range fault source", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"source mask": "1"}, {"source enable": "0"}]}, {"name": "max_address_64bit", "description": "64 bit interface access monitor fault: max addr out of range fault source", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"source mask": "1"}, {"source enable": "0"}]}]}, {"name": "RX_OCP_AM_FAULT_CLR", "addr": 4502, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 406, "size": 2.0, "fields": [{"name": "min_address_16bit", "description": "16 bit interface access monitor fault: min addr out of range fault source", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}, {"name": "min_address_32bit", "description": "32 bit interface access monitor fault: min addr out of range fault source", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}, {"name": "min_address_64bit", "description": "64 bit interface access monitor fault: min addr out of range fault source", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "max_address_16bit", "description": "16 bit interface access monitor fault: max addr out of range fault source", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}, {"name": "max_address_32bit", "description": "32 bit interface access monitor fault: max addr out of range fault source", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}, {"name": "max_address_64bit", "description": "64 bit interface access monitor fault: max addr out of range fault source", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}]}, {"name": "RX_OCP_AM_FAULT_RAW_0", "addr": 4504, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 408, "size": 2.0, "fields": [{"name": "min_address_16bit", "description": "16 bit interface access monitor fault: raw min addr out of range fault source", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "min_address_32bit", "description": "32 bit interface access monitor fault: raw min addr out of range fault source", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "min_address_64bit", "description": "64 bit interface access monitor fault: raw min addr out of range fault source", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "max_address_16bit", "description": "16 bit interface access monitor fault: raw max addr out of range fault source", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "max_address_32bit", "description": "32 bit interface access monitor fault: raw max addr out of range fault source", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "max_address_64bit", "description": "64 bit interface access monitor fault: raw max addr out of range fault source", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}]}, {"name": "RX_OCP_AM_FAULT_RAW_1", "addr": 4505, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 409, "size": 2.0, "fields": [{"name": "min_address_16bit", "description": "16 bit interface access monitor fault: redundant raw min addr out of range fault source", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "min_address_32bit", "description": "32 bit interface access monitor fault: redundant raw min addr out of range fault source", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "min_address_64bit", "description": "64 bit interface access monitor fault: redundant raw min addr out of range fault source", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "max_address_16bit", "description": "16 bit interface access monitor fault: redundant raw max addr out of range fault source", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "max_address_32bit", "description": "32 bit interface access monitor fault: redundant raw max addr out of range fault source", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "max_address_64bit", "description": "64 bit interface access monitor fault: redundant raw max addr out of range fault source", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}]}, {"name": "RX_OCP_AM_FAULT_STICKY_0", "addr": 4506, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 410, "size": 2.0, "fields": [{"name": "min_address_16bit", "description": "16 bit interface access monitor fault: sticky min addr out of range fault source", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "min_address_32bit", "description": "32 bit interface access monitor fault: sticky min addr out of range fault source", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "min_address_64bit", "description": "64 bit interface access monitor fault: sticky min addr out of range fault source", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "max_address_16bit", "description": "16 bit interface access monitor fault: sticky max addr out of range fault source", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "max_address_32bit", "description": "32 bit interface access monitor fault: sticky max addr out of range fault source", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "max_address_64bit", "description": "64 bit interface access monitor fault: sticky max addr out of range fault source", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}]}, {"name": "RX_OCP_AM_FAULT_STICKY_1", "addr": 4507, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 411, "size": 2.0, "fields": [{"name": "min_address_16bit", "description": "16 bit interface access monitor fault: redundant sticky min addr out of range fault source", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "min_address_32bit", "description": "32 bit interface access monitor fault: redundant sticky min addr out of range fault source", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "min_address_64bit", "description": "64 bit interface access monitor fault: redundant sticky min addr out of range fault source", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "max_address_16bit", "description": "16 bit interface access monitor fault: redundant sticky max addr out of range fault source", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "max_address_32bit", "description": "32 bit interface access monitor fault: redundant sticky max addr out of range fault source", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}, {"name": "max_address_64bit", "description": "64 bit interface access monitor fault: redundant sticky max addr out of range fault source", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fault": "1"}, {"ok": "0"}]}]}, {"name": "RX_ERR_INT_RAW_0", "addr": 4608, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 512, "size": 2.0, "fields": [{"name": "ocp_backpressure", "description": "Backpressure indication from the OCP interface - In cases of high throughput this may cause TX FIFO overflow and RX FIFO under run", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_ERR_INT_RAW_1", "addr": 4609, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 513, "size": 2.0, "fields": [{"name": "ocp_backpressure", "description": "Backpressure indication from the OCP interface - In cases of high throughput this may cause TX FIFO overflow and RX FIFO under run", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_ERR_INT_STICKY_0", "addr": 4610, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 514, "size": 2.0, "fields": [{"name": "ocp_backpressure", "description": "Sticky backpressure indication from the OCP interface - In cases of high throughput this may cause TX FIFO overflow and RX FIFO under run", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_ERR_INT_STICKY_1", "addr": 4611, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 515, "size": 2.0, "fields": [{"name": "ocp_backpressure", "description": "Sticky backpressure indication from the OCP interface - In cases of high throughput this may cause TX FIFO overflow and RX FIFO under run", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "RX_ERR_INT_CLEAR", "addr": 4612, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 516, "size": 2.0, "fields": [{"name": "ocp_backpressure", "description": "Self clear register. OCP backpressure irq source clear", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}]}, {"name": "RX_ERR_INT_MASK", "addr": 4613, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 517, "size": 2.0, "fields": [{"name": "ocp_backpressure", "description": "Interrupt source mask", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"masked": "1"}, {"unmasked": "0"}]}]}, {"name": "RF_latch_timetorise", "addr": 0, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 0, "size": 2.0, "fields": [{"name": "latch_timetorise_rd", "description": "configures how many clocks to wait before asserting the latch_en to the RF", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"num of clocks": "255"}]}, {"name": "latch_timetorise_wr", "description": "configures how many clocks to wait before asserting the latch_en to the RF", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"num of clocks": "255"}]}]}, {"name": "RF_latch_timetofall", "addr": 1, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 1, "size": 2.0, "fields": [{"name": "latch_timetofall_rd", "description": "configures how many clocks to wait after asserting the latch_en before de-asserting it, to the RF", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"num of clocks": "255"}]}, {"name": "latch_timetofall_wr", "description": "configures how many clocks to wait after asserting the latch_en before de-asserting it, to the RF", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"num of clocks": "255"}]}]}, {"name": "RF_latch_timetogap", "addr": 2, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 2, "size": 2.0, "fields": [{"name": "latch_timetogap_rd", "description": "configures how many clocks after latch_fall to wait before deasserting ", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"num of clocks": "255"}]}, {"name": "latch_timetogap_wr", "description": "configures how many clocks after latch_fall to wait before deasserting ", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"num of clocks": "255"}]}]}, {"name": "RF_status", "addr": 3, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 3, "size": 2.0, "fields": [{"name": "latching_in_progress", "description": " when 0 RF interface is ready for next read/write cycle", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"ready": "0"}, {"busy": "1"}]}]}, {"name": "RF1_data_rd", "addr": 4, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 4, "size": 2.0, "fields": [{"name": "val", "description": "Data received from RF client, valid after latching_in_progress is deasserted", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"data": "0"}]}]}, {"name": "RF_apb_access", "addr": 6, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 6, "size": 2.0, "fields": [{"name": "error", "description": " If new access was started when latching_in_progress==1", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"new": "0"}]}]}, {"name": "RF_apb_access_clear", "addr": 7, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 7, "size": 2.0, "fields": [{"name": "error", "description": " Clearing RF_access_err", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}]}, {"name": "ADC0_control_enable_and_selects", "addr": 4105, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 75, "size": 2.0, "fields": [{"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "atben", "description": "analog test bus enable, when deactivated (low) the test outputs are in a high impedance state", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"atben": "1"}]}, {"name": "shbufbias", "description": "S/H buffer bias control", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": [{"shbufbias": "1"}]}, {"name": "atbblk", "description": "ATB block select", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": [{"atbblk": "1"}]}, {"name": "atbsel", "description": "ATB select controls", "bitOffset": 6, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"atbsel": "1"}]}]}, {"name": "DAC1_control_enable_and_control", "addr": 8297, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 77, "size": 2.0, "fields": [{"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "atben", "description": "analog test bus enable", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"atben": "1"}]}, {"name": "clksel", "description": "CMOS clock select, when activated (high) the CMOS clock is selected over the differential clock", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clksel": "1"}]}, {"name": "gain", "description": "gain control (0.25dB/step)", "bitOffset": 3, "bitWidth": 7, "defaultValue": 0, "enumValues": [{"gain": "1"}]}, {"name": "atbsel", "description": "analog test bus select, selects between 16 internal test points", "bitOffset": 10, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"atbsel": "1"}]}]}, {"name": "DAC2_control_enable_and_control", "addr": 8298, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 78, "size": 2.0, "fields": [{"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "atben", "description": "analog test bus enable", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"atben": "1"}]}, {"name": "clksel", "description": "CMOS clock select, when activated (high) the CMOS clock is selected over the differential clock", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clksel": "1"}]}, {"name": "gain", "description": "gain control (0.25dB/step)", "bitOffset": 3, "bitWidth": 7, "defaultValue": 0, "enumValues": [{"gain": "1"}]}, {"name": "atbsel", "description": "analog test bus select, selects between 16 internal test points", "bitOffset": 10, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"atbsel": "1"}]}]}, {"name": "Scratch_Pad0", "addr": 12320, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 112, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad1", "addr": 12321, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 113, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad2", "addr": 12322, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 114, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad3", "addr": 12323, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 115, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad4", "addr": 12324, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 116, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad5", "addr": 12325, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 117, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad6", "addr": 12326, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 118, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad7", "addr": 12327, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 119, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad8", "addr": 12328, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 120, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad9", "addr": 12329, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 121, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad10", "addr": 12330, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 122, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad11", "addr": 12331, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 123, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad12", "addr": 12332, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 124, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad13", "addr": 12333, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 125, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad14", "addr": 12334, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 126, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "Scratch_Pad15", "addr": 12335, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 127, "size": 2.0, "fields": [{"name": "val", "description": "spare reg to be used as scratchpad", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "CLK_scope_ctrl", "addr": 12784, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 157, "size": 2.0, "fields": [{"name": "src_sel", "description": "selects which source to scope", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": [{"fast_clk": "0"}, {"acd0": "1"}, {"acdw": "2"}, {"dac1": "3"}, {"dac2": "4"}]}]}, {"name": "scope_data_out_lo", "addr": 12785, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 176, "size": 2.0, "fields": [{"name": "val", "description": "16 output bits of the scope mechanism", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "scope_data_out_mi", "addr": 12786, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 177, "size": 2.0, "fields": [{"name": "val", "description": "16 output bits of the scope mechanism", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "scope_data_out_hi", "addr": 12787, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 178, "size": 2.0, "fields": [{"name": "val", "description": "16 output bits of the scope mechanism", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "MISC_MACRO", "addr": 8352, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 192, "size": 2.0, "fields": [{"name": "pll0_chirp_start", "description": "starting chirp function", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "pll0_chirp_start_delay", "description": "chip start delay from 40Mhz edge in 320Mhz clock", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "pll1_chirp_start", "description": "starting chirp function", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "___reserved1", "description": "Automatically added to fill undeclared bits", "bitOffset": 9, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "pll1_chirp_start_delay", "description": "chip start delay from 40Mhz edge in 320Mhz clock", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "RF_latch_hi_timetorise", "addr": 8, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 304, "size": 2.0, "fields": [{"name": "latch_timetorise_rd", "description": "8 MSB to extend RF_latch_timetorise register", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"num of clocks": "255"}]}, {"name": "latch_timetorise_wr", "description": "8 MSB to extend RF_latch_timetorise register", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"num of clocks": "255"}]}]}, {"name": "RF_latch_hi_timetofall", "addr": 9, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 305, "size": 2.0, "fields": [{"name": "latch_timetofall_rd", "description": "8 MSB to extend RF_latch_timetofall register", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"num of clocks": "255"}]}, {"name": "latch_timetofall_wr", "description": "8 MSB to extend RF_latch_timetofall register", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"num of clocks": "255"}]}]}, {"name": "RF_latch_hi_timetogap", "addr": 10, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 306, "size": 2.0, "fields": [{"name": "latch_timetogap_rd", "description": "8 MSB to extend RF_latch_timetogap register", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"num of clocks": "255"}]}, {"name": "latch_timetogap_wr", "description": "8 MSB to extend RF_latch_timetogap register", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"num of clocks": "255"}]}]}, {"name": "RF3_data_rd", "addr": 11, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 307, "size": 2.0, "fields": [{"name": "val", "description": "Data received from RF client, valid after latching_in_progress is deasserted", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"data": "0"}]}]}, {"name": "RF4_data_rd", "addr": 12, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 308, "size": 2.0, "fields": [{"name": "val", "description": "Data received from RF client, valid after latching_in_progress is deasserted", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"data": "0"}]}]}, {"name": "DSP_OCP_rx_coal_base_addr_lo", "addr": 4396, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 352, "size": 2.0, "fields": [{"name": "val", "description": "RX Coalescing base address (16b word granularity) 16 LSB", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_coal_base_addr_hi", "addr": 4397, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 353, "size": 2.0, "fields": [{"name": "val", "description": "RX Coalescing base address (16b word granularity) 5 MSB", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_coal_mask_addr_lo", "addr": 4398, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 354, "size": 2.0, "fields": [{"name": "val", "description": "RX Coalescing mask address 16 LSB", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_coal_mask_addr_hi", "addr": 4399, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 355, "size": 2.0, "fields": [{"name": "val", "description": "RX Coalescing mask address 5 MSB", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_coal_con_read_lo", "addr": 4400, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 356, "size": 2.0, "fields": [{"name": "val", "description": "RX Coalescing consecutive read count (16b word granularity) 16 LSB", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_coal_con_read_hi", "addr": 4401, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 357, "size": 2.0, "fields": [{"name": "val", "description": "RX Coalescing consecutive read count (16b word granularity) 5 MSB", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_coal_stride_num_lo", "addr": 4402, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 358, "size": 2.0, "fields": [{"name": "val", "description": "RX Coalescing Stride Number 16 LSB", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"num_Zero": "0"}, {"stride_num ": "val"}]}]}, {"name": "DSP_OCP_rx_coal_stride_num_hi", "addr": 4403, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 359, "size": 2.0, "fields": [{"name": "val", "description": "RX Coalescing Stride Number 5 MSB", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": [{"num_Zero": "0"}, {"stride_num ": "val"}]}]}, {"name": "DSP_OCP_rx_coal_stride_offset_lo", "addr": 4404, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 360, "size": 2.0, "fields": [{"name": "val", "description": "RX Coalescing Stride Offset (16b word granularity) 16 LSB", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_coal_stride_offset_hi", "addr": 4405, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 361, "size": 2.0, "fields": [{"name": "val", "description": "RX Coalescing Stride Offset (16b word granularity) 5 MSB", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_coal_CurAddr_lo", "addr": 4406, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 362, "size": 2.0, "fields": [{"name": "val", "description": "RX Coalescing next stride Address keeper 16LSB", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_coal_CurAddr_hi", "addr": 4407, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 363, "size": 2.0, "fields": [{"name": "val", "description": "RX Coalescing next stride Address keeper 5 LSB", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_coal", "addr": 4408, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 364, "size": 2.0, "fields": [{"name": "fifo_clear", "description": "RX Coalescing fifo clear", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fifo_unclear": "0"}, {"fifo_clear": "1"}]}, {"name": "fifo_err_clear", "description": "RX Coalescing clear sticky error", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fifo_unclear": "0"}, {"fifo_clear": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "burstlen", "description": "RX Coalescing burst size in multpiles of 16b", "bitOffset": 4, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_coal_fifo", "addr": 4409, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 365, "size": 2.0, "fields": [{"name": "level", "description": "RX Coalescing FIFO level in entries (not 16b), valid only when no error occured", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": []}, {"name": "err_of", "description": "RX Coalescing FIFO overflow error", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "err_uf", "description": "RX Coalescing FIFO underflow error", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "err_af", "description": "RX Coalescing FIFO configured level exceeded error ", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rxcoal", "addr": 4410, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 366, "size": 2.0, "fields": [{"name": "on", "description": "RX Coalescing enable", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"dma_off": "0"}, {"dma_on": "1"}]}]}, {"name": "DSP_OCP_RX_width", "addr": 4411, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 367, "size": 2.0, "fields": [{"name": "sel", "description": "RX OCP Width", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": [{"64b": "0"}, {"32b": "1"}, {"16b": "2"}, {"illegal": "3"}]}]}, {"name": "DSP_OCP_rx_dma_base_addr_lo", "addr": 4412, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 368, "size": 2.0, "fields": [{"name": "val", "description": "RX DMA 16 LSB", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_dma_base_addr_hi", "addr": 4413, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 369, "size": 2.0, "fields": [{"name": "val", "description": "RX DMA base addr 5 MSB", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_dma_mask_addr_lo", "addr": 4414, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 370, "size": 2.0, "fields": [{"name": "val", "description": "RX DMA mask address 16 LSB", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_dma_mask_addr_hi", "addr": 4415, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 371, "size": 2.0, "fields": [{"name": "val", "description": "RX DMA mask address 5 MSB", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_dma_con_read_lo", "addr": 4416, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 372, "size": 2.0, "fields": [{"name": "val", "description": "RX DMA consecutive read count 16 LSB", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_dma_con_read_hi", "addr": 4417, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 373, "size": 2.0, "fields": [{"name": "val", "description": "RX DMA consecutive read count 5 MSB", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_dma_stride_num_lo", "addr": 4418, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 374, "size": 2.0, "fields": [{"name": "val", "description": "RX DMA Stride Number 16 LSB", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"num_Zero": "0"}, {"stride_num ": "val"}]}]}, {"name": "DSP_OCP_rx_dma_stride_num_hi", "addr": 4419, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 375, "size": 2.0, "fields": [{"name": "val", "description": "RX DMA Stride Number 5 MSB", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": [{"num_Zero": "0"}, {"stride_num ": "val"}]}]}, {"name": "DSP_OCP_rx_dma_stride_offset_lo", "addr": 4420, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 376, "size": 2.0, "fields": [{"name": "val", "description": "RX DMA Stride Offset 16 LSB", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_dma_stride_offset_hi", "addr": 4421, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 377, "size": 2.0, "fields": [{"name": "val", "description": "RX DMA Stride Offset 5 MSB", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_dma_CurAddr_lo", "addr": 4422, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 378, "size": 2.0, "fields": [{"name": "val", "description": "RX DMA  Current Address 16LSB", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_dma_CurAddr_hi", "addr": 4423, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 379, "size": 2.0, "fields": [{"name": "val", "description": "RX DMA  Current Address 5 LSB", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_dma", "addr": 4424, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 380, "size": 2.0, "fields": [{"name": "fifo_clear", "description": "RX DMA fifo clear", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fifo_unclear": "0"}, {"fifo_clear": "1"}]}, {"name": "fifo_err_clear", "description": "RX DMA clear sticky error", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"fifo_unclear": "0"}, {"fifo_clear": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "burstlen", "description": "RX DMA burst size in multpiles of 16b", "bitOffset": 4, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_dma_fifo", "addr": 4425, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 381, "size": 2.0, "fields": [{"name": "level", "description": "RX DMA FIFO level in entries (not 16b), valid only when no error occured", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": []}, {"name": "err_of", "description": "RX DMA FIFO overflow error", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "err_uf", "description": "RX DMA FIFO underflow error", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "err_af", "description": "RX DMA FIFO level exceeded error", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rxdma", "addr": 4426, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 382, "size": 2.0, "fields": [{"name": "on", "description": "RX DMA enable", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"dma_off": "0"}, {"dma_on": "1"}]}]}, {"name": "DSP_OCP_RX_err_level", "addr": 4427, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 383, "size": 2.0, "fields": [{"name": "coal", "description": "RX coal FIFO level to invoke a level exceeded af error", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": []}, {"name": "dma", "description": "RX dma FIFO level to invoke a level exceeded af error", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_coal_fifo_flush", "addr": 4428, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 400, "size": 2.0, "fields": [{"name": "flush_on", "description": " FIFO flush en - while on dummy writes are written to FIFO. Be aware it is counting entries not 16b as the rest of DMA configurations ", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_coal_fifo_flush_length", "addr": 4429, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 401, "size": 2.0, "fields": [{"name": "flush_length", "description": "defines how many write to flush into FIFO - 0 flush while flush_on is set, != 0 shutdown flush after legth is reached ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_dma_fifo_flush", "addr": 4430, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 402, "size": 2.0, "fields": [{"name": "flush_on", "description": " FIFO flush en - while on dummy writes are written to FIFO. Be aware it is counting entries not 16b as the rest of DMA configurations", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_rx_dma_fifo_flush_length", "addr": 4431, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 403, "size": 2.0, "fields": [{"name": "flush_length", "description": "defines how many write to flush into FIFO - 0 flush while flush_on is set, != 0 shutdown flush after legth is reached ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "DSP_OCP_dma_threshold", "addr": 4432, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 426, "size": 2.0, "fields": [{"name": "rx", "description": "RX DMA will use this value as maximal available need to align with other configurations", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"zero": "0"}]}]}, {"name": "RF_apb_ready_mode", "addr": 5, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 5, "size": 2.0, "fields": [{"name": "force_ready", "description": "force pready to 1 for slaves that require short response time e.g. SPI in external mode ", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"forced": "1"}]}]}, {"name": "GPIO_write_0_to_7", "addr": 16, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 16, "size": 2.0, "fields": [{"name": "val", "description": "Value to be written (before masking). This controls 8 GPO (when configured as output) ", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": []}, {"name": "mask", "description": "masking bits. This controls 8 GPO (when configured as output), 0 = masked, 1 = unmasked ", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "GPIO_write_8_to_15", "addr": 17, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 17, "size": 2.0, "fields": [{"name": "val", "description": "Value to be written (before masking). This controls 8 GPO (when configured as output) ", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": []}, {"name": "mask", "description": "masking bits. This controls 8 GPO (when configured as output), 0 = masked, 1 = unmasked ", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "GPIO_write_16_to_23", "addr": 18, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 18, "size": 2.0, "fields": [{"name": "val", "description": "Value to be written (before masking). This controls 8 GPO (when configured as output) ", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": []}, {"name": "mask", "description": "masking bits. This controls 8 GPO (when configured as output), 0 = masked, 1 = unmasked ", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "GPIO_write_24_to_31", "addr": 19, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 19, "size": 2.0, "fields": [{"name": "val", "description": "Value to be written (before masking). This controls 8 GPO (when configured as output) ", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": []}, {"name": "mask", "description": "masking bits. This controls 8 GPO (when configured as output), 0 = masked, 1 = unmasked ", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "GPIO_write_32_to_35", "addr": 20, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 20, "size": 2.0, "fields": [{"name": "val", "description": "Value to be written (before masking). This controls 4 GPO (when configured as output) ", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "mask", "description": "masking bits. This controls 4 GPO (when configured as output), 0 = masked, 1 = unmasked ", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "GPIO_read_0_to_15", "addr": 21, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 21, "size": 2.0, "fields": [{"name": "val", "description": "Current Value of GPIO pads (when in GPO mode it reads the GPO value from the pad). ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "GPIO_read_16_to_31", "addr": 22, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 22, "size": 2.0, "fields": [{"name": "val", "description": "Current Value of GPIO pads (when in GPO mode it reads the GPO value from the pad). ", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "GPIO_read_32_to_35", "addr": 23, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 23, "size": 2.0, "fields": [{"name": "val", "description": "Current Value of GPIO pads (when in GPO mode it reads the GPO value from the pad). ", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "GPIO_dir_0_to_15", "addr": 24, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 24, "size": 2.0, "fields": [{"name": "dir", "description": "GPIO direction. 0 is input, 1 is output.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"input": "0"}, {"output": "1"}]}]}, {"name": "GPIO_dir_16_to_31", "addr": 25, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 25, "size": 2.0, "fields": [{"name": "dir", "description": "GPIO direction. 0 is input, 1 is output.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"input": "0"}, {"output": "1"}]}]}, {"name": "GPIO_dir_32_to_35", "addr": 26, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 26, "size": 2.0, "fields": [{"name": "dir", "description": "GPIO direction. 0 is input, 1 is output.", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"input": "0"}, {"output": "1"}]}]}, {"name": "GPIO_func_0_to_15", "addr": 27, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 27, "size": 2.0, "fields": [{"name": "dir", "description": "Set mode of GPIO pad, 0: Functional, 1:GPIO", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"FUNC": "0"}, {"GPIO": "1"}]}]}, {"name": "GPIO_func_16_to_31", "addr": 28, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 28, "size": 2.0, "fields": [{"name": "dir", "description": "Set mode of GPIO pad, 0: Functional, 1:GPIO", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"FUNC": "0"}, {"GPIO": "1"}]}]}, {"name": "GPIO_func_32_to_35", "addr": 29, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 29, "size": 2.0, "fields": [{"name": "dir", "description": "Set mode of GPIO pad, 0: Functional, 1:GPIO", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"FUNC": "0"}, {"GPIO": "1"}]}]}, {"name": "PRI_SPI_SLV_enable", "addr": 48, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 48, "size": 2.0, "fields": [{"name": "src", "description": "Enable PRI interface for SPI slave RX FIFO", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"PRI disabled": "0"}, {"PRI enabled": "1"}]}, {"name": "dst", "description": "Enable PRI interface for SPI slave TX FIFO", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"PRI disabled": "0"}, {"PRI enabled": "1"}]}]}, {"name": "PRI_SPI_SLV_flush", "addr": 49, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 49, "size": 2.0, "fields": [{"name": "src", "description": "Writing 1 flushes pending peripheral request if pending", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "dst", "description": "Writing 1 flushes pending peripheral request if pending", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "PRI_SPI_SLV_mode", "addr": 50, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 50, "size": 2.0, "fields": [{"name": "src", "description": "RX FIFO PRI operation mode", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": [{"PRI disabled": "0"}, {"PRI enabled": "1"}]}, {"name": "dst", "description": "TX FIFO PRI operation mode", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": [{"PRI disabled": "0"}, {"PRI enabled": "1"}]}]}, {"name": "PRI_SPI_MAST_enable", "addr": 51, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 51, "size": 2.0, "fields": [{"name": "src", "description": "Enable PRI interface for SPI slave RX FIFO", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"PRI disabled": "0"}, {"PRI enabled": "1"}]}, {"name": "dst", "description": "Enable PRI interface for SPI slave TX FIFO", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"PRI disabled": "0"}, {"PRI enabled": "1"}]}]}, {"name": "PRI_SPI_MAST_flush", "addr": 52, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 52, "size": 2.0, "fields": [{"name": "src", "description": "Writing 1 flushes pending peripheral request if pending", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "dst", "description": "Writing 1 flushes pending peripheral request if pending", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "PRI_SPI_MAST_mode", "addr": 53, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 53, "size": 2.0, "fields": [{"name": "src", "description": "RX FIFO PRI operation mode", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": [{"PRI disabled": "0"}, {"PRI enabled": "1"}]}, {"name": "dst", "description": "TX FIFO PRI operation mode", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": [{"PRI disabled": "0"}, {"PRI enabled": "1"}]}]}, {"name": "XIP_SW_CTRL", "addr": 64, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 64, "size": 2.0, "fields": [{"name": "overwrite_en", "description": "Enable XIP SW control", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disabled": "0"}, {"enabled": "1"}]}, {"name": "overwrite_val", "description": "XIP SW controlled value", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"non XIP": "0"}, {"XIP": "1"}]}]}, {"name": "SPI_SLV_GLITCH_FILT_SW_CTRL", "addr": 65, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 65, "size": 2.0, "fields": [{"name": "sw_ctrl_en", "description": "Enable SW control of Glitch Filter", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disabled": "0"}, {"enabled": "1"}]}, {"name": "sw_gf_en", "description": "SW defined value for Glitch Filter enable", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"!glitch_filer_en": "0"}, {"glitch_filer_en": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sw_gf_active_taps_nr", "description": "SW defined value for number of active taps in Glitch Filter: sw_gf_active_taps_nr+1", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"default": "3"}]}]}, {"name": "IF_TMR_CTRL_err_inv", "addr": 80, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 80, "size": 2.0, "fields": [{"name": "val", "description": "Invert TMR error indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"default": "0"}, {"invert": "1"}]}]}, {"name": "IF_TMR_CTRL_flip_inject_vec", "addr": 82, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 82, "size": 2.0, "fields": [{"name": "val", "description": "Pulse to invert TMR bit. Writing 1 flips corresponding TMR bit.", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "IF_TMR_CTRL_flip_bit_vec", "addr": 83, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 83, "size": 2.0, "fields": [{"name": "val", "description": "Register bit flip enable. Writing 1 to corresponding bit enables bit flip during TMR test process.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "IF_TMR_STS_MN", "addr": 84, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 84, "size": 2.0, "fields": [{"name": "error", "description": "Main TMR error indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "unanim_error", "description": "Main Unanimous TMR error indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "IF_TMR_STS_RD", "addr": 85, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 85, "size": 2.0, "fields": [{"name": "error", "description": "Main TMR error indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "unanim_error", "description": "Main Unanimous TMR error indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Seq_ctrl", "addr": 12288, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 0, "size": 2.0, "fields": [{"name": "enable", "description": "enables sequencer operation", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disabled": "0"}, {"enabled": "1"}]}, {"name": "seq_mem_ctrl", "description": "sequencer control over program and parameter memories. for program memory, relevant only when backward compitability is active", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"host": "0"}, {"seq": "1"}]}, {"name": "block0_prog_mas_sel", "description": "master select for program memory block 0. relevant when backward compitability is disabled. Remember: do not do jump command in 3 last opcodes of block 0 otherwise the sequencer can be recived wrong halt command.  ", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"host": "0"}, {"seq": "1"}]}, {"name": "block1_prog_mas_sel", "description": "master select for program memory block 1. relevant when backward compitability is disabled ", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"host": "0"}, {"seq": "1"}]}, {"name": "block0_param_mas_sel", "description": "master select for parameter memory block 0. relevant when backward compitability is disabled. Remember: do not do jump command in 3 last opcodes of block 0 otherwise the sequencer can be recived wrong halt command.  ", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"host": "0"}, {"seq": "1"}]}, {"name": "block1_param_mas_sel", "description": "master select for parameter memory block 1. relevant when backward compitability is disabled ", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"host": "0"}, {"seq": "1"}]}, {"name": "mem_paging_en", "description": " sequencer memories (prog & param) backward compitability (active low) ", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"active": "0"}, {"disable": "1"}]}]}, {"name": "SEQ_clear", "addr": 12289, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 1, "size": 2.0, "fields": [{"name": "clear", "description": "clears sequencer pipeline and internal state (incl. halted state)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"not cleared": "0"}, {"clear": "1"}]}]}, {"name": "SEQ_status", "addr": 12290, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 2, "size": 2.0, "fields": [{"name": "active", "description": "sequencer active state", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"idle/halted": "0"}, {"running": "1"}]}, {"name": "wait_ind", "description": "wait indication", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"not waiting": "0"}, {"waiting": "1"}]}, {"name": "err_too_many_sub", "description": "error - too many subroutines (call stack overflow)", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no error": "0"}, {"error": "1"}]}, {"name": "err_ret_wo_call", "description": "error - return without call (call stack underrun)", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no error": "0"}, {"error": "1"}]}, {"name": "err_rw_collision", "description": "error - read and write collision (same time + same interface)", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no error": "0"}, {"error": "1"}]}, {"name": "err_param_stack_overrun", "description": "error param stack overflow", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no error": "0"}, {"error": "1"}]}, {"name": "err_param_stack_underrun", "description": "error - param stack underrun", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no error": "0"}, {"error": "1"}]}]}, {"name": "SEQ_prog_counter", "addr": 12291, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 3, "size": 2.0, "fields": [{"name": "addr", "description": "sequencer program counter, writable (RWH) for setting start address", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"PC value": "0xFFFF"}]}]}, {"name": "SEQ_wait_counter_lo", "addr": 12292, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 4, "size": 2.0, "fields": [{"name": "cnt", "description": "sequencer internal wait counter 16 LSB's", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"wait value": "0xFFFF"}]}]}, {"name": "SEQ_wait_counter_hi", "addr": 12293, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 5, "size": 2.0, "fields": [{"name": "cnt", "description": "sequencer internal wait counter 16 MSB's", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"wait value": "0xFFFF"}]}]}, {"name": "SEQ_SRC_base_addr_hi", "addr": 12305, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 17, "size": 2.0, "fields": [{"name": "hi", "description": "8 MSB's of the source base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"address": "0xFF"}]}]}, {"name": "SEQ_SRC_base_addr_lo", "addr": 12304, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 16, "size": 2.0, "fields": [{"name": "lo", "description": "16 LSB's of the source base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_DST_base_addr_hi", "addr": 12307, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 19, "size": 2.0, "fields": [{"name": "hi", "description": "8 MSB's of the destination base address .When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"address": "0xFF"}]}]}, {"name": "SEQ_DST_base_addr_lo", "addr": 12306, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 18, "size": 2.0, "fields": [{"name": "lo", "description": "16 LSB's of the destination base address .When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_condition_en_reg_hi", "addr": 12309, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 21, "size": 2.0, "fields": [{"name": "hi", "description": "16 MSB's of the internal condition enable register (RWH)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"condition": "0xFFFF"}]}]}, {"name": "SEQ_condition_en_reg_lo", "addr": 12308, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 20, "size": 2.0, "fields": [{"name": "lo", "description": "16 LSB's of the internal condition enable register (RWH)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"condition": "0xFFFF"}]}]}, {"name": "SEQ_condition_inv_reg_hi", "addr": 12311, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 23, "size": 2.0, "fields": [{"name": "hi", "description": "16 MSB's of the internal condition inversion register", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"condition": "0xFFFF"}]}]}, {"name": "SEQ_condition_inv_reg_lo", "addr": 12310, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 22, "size": 2.0, "fields": [{"name": "lo", "description": "16 LSB's of the internal condition inversion register", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"condition": "0xFFFF"}]}]}, {"name": "SEQ_condition_status_lo", "addr": 12312, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 24, "size": 2.0, "fields": [{"name": "lo", "description": "16 LSB's of the internal condition", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"condition": "0xFFFF"}]}]}, {"name": "SEQ_condition_status_hi", "addr": 12313, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 25, "size": 2.0, "fields": [{"name": "hi", "description": "16 MSB's of the internal condition", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"condition": "0xFFFF"}]}]}, {"name": "SEQ_stack_ptr", "addr": 12352, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 64, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack pointer", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"SP value": "0xF"}]}]}, {"name": "SEQ_stack_addr0", "addr": 12353, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 65, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 0", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr1", "addr": 12354, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 66, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 1", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr2", "addr": 12355, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 67, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 2", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr3", "addr": 12356, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 68, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 3", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr4", "addr": 12357, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 69, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 4", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr5", "addr": 12358, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 70, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 5", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr6", "addr": 12359, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 71, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 6", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr7", "addr": 12360, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 72, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 7", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr8", "addr": 12361, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 73, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 8", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr9", "addr": 12362, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 74, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 9", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr10", "addr": 12363, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 75, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 10", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr11", "addr": 12364, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 76, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 11", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr12", "addr": 12365, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 77, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 12", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr13", "addr": 12366, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 78, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 13", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr14", "addr": 12367, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 79, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 14", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr15", "addr": 12368, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 80, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "Timer_ctrl1", "addr": 12384, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 96, "size": 2.0, "fields": [{"name": "comp1_en", "description": "compare enable - Activate the comparison values and to prevent unexpected waving of the gong outputs, should be disabled when writing the compare values (because the compare values are written into 3 addresses it may cause inconsistency).When this bit is written as 1, it activates the logic determining the late condition in the status reg. The enable values are separated into two addresses in order to allow two SW ", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disable": "0"}, {"enable": "1"}]}]}, {"name": "Timer_ctrl2", "addr": 12385, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 97, "size": 2.0, "fields": [{"name": "comp2_en", "description": "compare enable - Activate the comparison values and to prevent unexpected waving of the gong outputs, should be disabled when writing the compare values (because the compare values are written into 3 addresses it may cause inconsistency).When this bit is written as 1, it activates the logic determining the late condition in the status reg. The enable values are separated into two addresses in order to allow two SW.", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disable": "0"}, {"enable": "1"}]}]}, {"name": "Timer_ctrl3", "addr": 12386, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 98, "size": 2.0, "fields": [{"name": "clear", "description": "clears timer to 0x0 (self clrearing) write '1' to clear", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no nothing": "0"}, {"clear": "1"}]}, {"name": "latch1", "description": "latches current timer value to latch1 (self clrearing) write '1' to latch", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no nothing": "0"}, {"latch": "1"}]}, {"name": "clr_sticky1", "description": "clears sticky gong bit of comperator1 (self clrearing) write '1' to clear", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no nothing": "0"}, {"clear": "1"}]}]}, {"name": "Timer_ctrl4", "addr": 12387, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 99, "size": 2.0, "fields": [{"name": "latch2", "description": "latches current timer value to latch2 (self clrearing) write '1' to latch", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no nothing": "0"}, {"latch": "1"}]}, {"name": "clr_sticky2", "description": "clears sticky gong bit of comperator2 (self clrearing) write '1' to clear", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no nothing": "0"}, {"clear": "1"}]}]}, {"name": "Timer_curr_hi", "addr": 12402, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 114, "size": 2.0, "fields": [{"name": "val", "description": "Current timer value. Incremented every clock. Notice that reading this 3-address value directly would usually result in garbage. It should be done through the latched registers below.Latch mechanism on read to ensure consistency between high and low parts (separate latch for sequencer and CPU).", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_hi_val": "0xFFFF"}]}]}, {"name": "Timer_curr_mid", "addr": 12401, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 113, "size": 2.0, "fields": [{"name": "val", "description": "Current timer value. Incremented every clock. Notice that reading this 3-address value directly would usually result in garbage. It should be done through the latched registers below.Latch mechanism on read to ensure consistency between high and low parts (separate latch for sequencer and CPU).", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_mid_val": "0xFFFF"}]}]}, {"name": "Timer_curr_lo", "addr": 12400, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 112, "size": 2.0, "fields": [{"name": "val", "description": "Current timer value. Incremented every clock. Notice that reading this 3-address value directly would usually result in garbage. It should be done through the latched registers below.Latch mechanism on read to ensure consistency between high and low parts (separate latch for sequencer and CPU).", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_lo_val": "0xFFFF"}]}]}, {"name": "Timer_latch1_hi", "addr": 12405, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 117, "size": 2.0, "fields": [{"name": "val", "description": "latch1 timer value. contains the timer value at the time the latch enable was written to the control reg.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_hi_val": "0xFFFF"}]}]}, {"name": "Timer_latch1_mid", "addr": 12404, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 116, "size": 2.0, "fields": [{"name": "val", "description": "latch1 timer value. contains the timer value at the time the latch enable was written to the control reg.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_mid_val": "0xFFFF"}]}]}, {"name": "Timer_latch1_lo", "addr": 12403, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 115, "size": 2.0, "fields": [{"name": "val", "description": "latch1 timer value. contains the timer value at the time the latch enable was written to the control reg.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_lo_val": "0xFFFF"}]}]}, {"name": "Timer_latch2_hi", "addr": 12408, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 120, "size": 2.0, "fields": [{"name": "val", "description": "latch2 timer value. contains the timer value at the time the latch enable was written to the control reg.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_hi_val": "0xFFFF"}]}]}, {"name": "Timer_latch2_mid", "addr": 12407, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 119, "size": 2.0, "fields": [{"name": "val", "description": "latch2 timer value. contains the timer value at the time the latch enable was written to the control reg.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_mid_val": "0xFFFF"}]}]}, {"name": "Timer_latch2_lo", "addr": 12406, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 118, "size": 2.0, "fields": [{"name": "val", "description": "latch2 timer value. contains the timer value at the time the latch enable was written to the control reg.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_lo_val": "0xFFFF"}]}]}, {"name": "Timer_comp1_hi", "addr": 12411, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 123, "size": 2.0, "fields": [{"name": "val", "description": "comp1 value. Drives the value of timer_gong1 compare. Timer_gong1 = the MSB of CompareValue1-TimeValue.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"comp_hi_val": "0xFFFF"}]}]}, {"name": "Timer_comp1_mid", "addr": 12410, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 122, "size": 2.0, "fields": [{"name": "val", "description": "comp1 value. Drives the value of timer_gong1 compare. Timer_gong1 = the MSB of CompareValue1-TimeValue.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"comp_mid_val": "0xFFFF"}]}]}, {"name": "Timer_comp1_lo", "addr": 12409, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 121, "size": 2.0, "fields": [{"name": "val", "description": "comp1 value. Drives the value of timer_gong1 compare. Timer_gong1 = the MSB of CompareValue1-TimeValue.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"comp_lo_val": "0xFFFF"}]}]}, {"name": "Timer_comp2_hi", "addr": 12414, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 126, "size": 2.0, "fields": [{"name": "val", "description": "comp2 value. Drives the value of timer_gong2 compare. Timer_gong2 = the MSB of CompareValue2-TimeValue.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"comp_hi_val": "0xFFFF"}]}]}, {"name": "Timer_comp2_mid", "addr": 12413, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 125, "size": 2.0, "fields": [{"name": "val", "description": "comp2 value. Drives the value of timer_gong2 compare. Timer_gong2 = the MSB of CompareValue2-TimeValue.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"comp_mid_val": "0xFFFF"}]}]}, {"name": "Timer_comp2_lo", "addr": 12412, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 124, "size": 2.0, "fields": [{"name": "val", "description": "comp2 value. Drives the value of timer_gong2 compare. Timer_gong2 = the MSB of CompareValue2-TimeValue.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"comp_lo_val": "0xFFFF"}]}]}, {"name": "Timer_status", "addr": 12416, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 128, "size": 2.0, "fields": [{"name": "comp1_lat", "description": "Compare1 late. Compare[i] late bit is set to 1 if compare[i] enable is written as 1, and the condition for the respective timer_gong signal is already true (and set to 0 otherwise). I.e. these bits change their value when compare[i] enable is written as 1.", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no_gong": "0"}, {"gong": "1"}]}, {"name": "comp2_lat", "description": "Compare2 late. Compare[i] late bit is set to 1 if compare[i] enable is written as 1, and the condition for the respective timer_gong signal is already true (and set to 0 otherwise). I.e. these bits change their value when compare[i] enable is written as 1.", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no_gong": "0"}, {"gong": "1"}]}, {"name": "comp1_sticky", "description": "Compare1 sticky. Sticky bits are status regs that latch when the timer elapse and dont change unless excplicitly cleared. The compare 1,2 late sticky bits are asserted when the resepctive Compare[i]_late bit is, and cleared explicitly with \"clear status register\" indication from the Clear register.", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no_gong": "0"}, {"gong": "1"}]}, {"name": "comp2_sticky", "description": "Compare2 sticky. Sticky bits are status regs that latch when the timer elapse and dont change unless excplicitly cleared. The compare 1,2 late sticky bits are asserted when the resepctive Compare[i]_late bit is, and cleared explicitly with \"clear status register\" indication from the Clear register.", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no_gong": "0"}, {"gong": "1"}]}]}, {"name": "PERI_count1_value", "addr": 12432, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 144, "size": 2.0, "fields": [{"name": "val", "description": "Peripheral manual counter value", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0xFFFF"}]}]}, {"name": "PERI_count1_ctrl", "addr": 12433, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 145, "size": 2.0, "fields": [{"name": "inc", "description": "Writing 1 to this bit produces a strobe that increments the counter", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"do nothing": "0"}, {"increment counter": "1"}]}, {"name": "clr", "description": "writing 1 to this bit resets the counter to 0.", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"do nothing": "0"}, {"increment counter": "1"}]}]}, {"name": "PERI_count1_comp", "addr": 12434, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 146, "size": 2.0, "fields": [{"name": "val", "description": "Compare value used for generating the discrete line \"Count 1 compare\" that goes to the sequencer", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0xFFFF"}]}]}, {"name": "PERI_count2_value", "addr": 12436, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 148, "size": 2.0, "fields": [{"name": "val", "description": "Peripheral manual counter value", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0xFFFF"}]}]}, {"name": "PERI_count2_ctrl", "addr": 12437, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 149, "size": 2.0, "fields": [{"name": "inc", "description": "Writing 1 to this bit produces a strobe that increments the counter", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"do nothing": "0"}, {"increment counter": "1"}]}, {"name": "clr", "description": "writing 1 to this bit resets the counter to 0.", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"do nothing": "0"}, {"increment counter": "1"}]}]}, {"name": "PERI_count2_comp", "addr": 12438, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 150, "size": 2.0, "fields": [{"name": "val", "description": "Compare value used for generating the discrete line \"Count 2 compare\" that goes to the sequencer", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0xFFFF"}]}]}, {"name": "PERI_condition_value", "addr": 12440, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 152, "size": 2.0, "fields": [{"name": "val", "description": "Value which is operated upon to produce ConditionLogicOut to sequencer. ConditionLogicOut = {(ConditionValue & BitMask) > Threshold}", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0xFFFF"}]}]}, {"name": "PERI_bitmask", "addr": 12441, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 153, "size": 2.0, "fields": [{"name": "val", "description": "Bit mask to select which bits to look at in Value (for ConditionLogicOut line). ConditionLogicOut = {(ConditionValue & BitMask) > Threshold}", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0xFFFF"}]}]}, {"name": "PERI_threshold", "addr": 12442, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 154, "size": 2.0, "fields": [{"name": "val", "description": "Threshold to compare value (for ConditionLogicOut line). ConditionLogicOut = {(ConditionValue & BitMask) > Threshold}", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"val": "0xFFFF"}]}]}, {"name": "PERI_handshake_write", "addr": 12443, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 155, "size": 2.0, "fields": [{"name": "val", "description": "Value to be written (before masking).This controls 4 lines that are connected to the status bits of the sequencer. It allows for example for the CPU to write 1 to one of these bits and release the sequencer from wait. On write: For all if WriteMask[n]=1, then HandshakeLine[n] value is updated to Value[n]. (RWH self clearing)", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"val": "0xF"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "mask", "description": "masking bits.This controls 4 lines that are connected to the status bits of the sequencer. It allows for example for the CPU to write 1 to one of these bits and release the sequencer from wait. On write: For all if WriteMask[n]=1, then HandshakeLine[n] value is updated to Value[n]. (RWH self clearing)", "bitOffset": 8, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"mask": "0xF"}]}]}, {"name": "PERI_handshake_read", "addr": 12444, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 156, "size": 2.0, "fields": [{"name": "val", "description": "Value of the internal handshake register", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": [{"val": "0xF"}]}]}, {"name": "DEBUG_been_there", "addr": 12448, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 160, "size": 2.0, "fields": [{"name": "addr", "description": "value to be compared with decoder state PC. determines that the command at that address has been excecuted", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "DEBUG_flags", "addr": 12449, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 161, "size": 2.0, "fields": [{"name": "been_there", "description": "address set at debug been there was decoded (about to be executed)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"not occured": "0x0"}, {"occured": "0x1"}]}, {"name": "stack_confusion", "description": "branch stack was ordered to push and pop at the same time...", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"not occured": "0x0"}, {"occured": "0x1"}]}, {"name": "store_buff_exploded", "description": "RX memory store buffer overrun", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"not occured": "0x0"}, {"occured": "0x1"}]}]}, {"name": "Timer2_ctrl1", "addr": 12464, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 176, "size": 2.0, "fields": [{"name": "comp1_en", "description": "compare enable - Activate the comparison values and to prevent unexpected waving of the gong outputs, should be disabled when writing the compare values (because the compare values are written into 3 addresses it may cause inconsistency).When this bit is written as 1, it activates the logic determining the late condition in the status reg. The enable values are separated into two addresses in order to allow two SW ", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"disable": "0"}, {"enable": "1"}]}]}, {"name": "Timer2_ctrl3", "addr": 12466, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 178, "size": 2.0, "fields": [{"name": "clear", "description": "clears timer to 0x0 (self clrearing) write '1' to clear", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no nothing": "0"}, {"clear": "1"}]}, {"name": "latch1", "description": "latches current timer value to latch1 (self clrearing) write '1' to latch", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no nothing": "0"}, {"latch": "1"}]}, {"name": "clr_sticky1", "description": "clears sticky gong bit of comperator1 (self clrearing) write '1' to clear", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no nothing": "0"}, {"clear": "1"}]}]}, {"name": "Timer2_ctrl4", "addr": 12467, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 179, "size": 2.0, "fields": [{"name": "latch2", "description": "latches current timer value to latch2 (self clrearing) write '1' to latch", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no nothing": "0"}, {"latch": "1"}]}]}, {"name": "Timer2_curr_lo", "addr": 12480, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 192, "size": 2.0, "fields": [{"name": "val", "description": "Current timer value. Incremented every clock. Notice that reading this 3-address value directly would usually result in garbage. It should be done through the latched registers below.Latch mechanism on read to ensure consistency between high and low parts (separate latch for sequencer and CPU).", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_lo_val": "0xFFFF"}]}]}, {"name": "Timer2_curr_mid", "addr": 12481, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 193, "size": 2.0, "fields": [{"name": "val", "description": "Current timer value. Incremented every clock. Notice that reading this 3-address value directly would usually result in garbage. It should be done through the latched registers below.Latch mechanism on read to ensure consistency between high and low parts (separate latch for sequencer and CPU).", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_mid_val": "0xFFFF"}]}]}, {"name": "Timer2_curr_hi", "addr": 12482, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 194, "size": 2.0, "fields": [{"name": "val", "description": "Current timer value. Incremented every clock. Notice that reading this 3-address value directly would usually result in garbage. It should be done through the latched registers below.Latch mechanism on read to ensure consistency between high and low parts (separate latch for sequencer and CPU).", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_hi_val": "0xFFFF"}]}]}, {"name": "Timer2_latch1_lo", "addr": 12483, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 195, "size": 2.0, "fields": [{"name": "val", "description": "latch1 timer value. contains the timer value at the time the latch enable was written to the control reg.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_lo_val": "0xFFFF"}]}]}, {"name": "Timer2_latch1_mid", "addr": 12484, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 196, "size": 2.0, "fields": [{"name": "val", "description": "latch1 timer value. contains the timer value at the time the latch enable was written to the control reg.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_mid_val": "0xFFFF"}]}]}, {"name": "Timer2_latch1_hi", "addr": 12485, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 197, "size": 2.0, "fields": [{"name": "val", "description": "latch1 timer value. contains the timer value at the time the latch enable was written to the control reg.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_hi_val": "0xFFFF"}]}]}, {"name": "Timer2_latch2_lo", "addr": 12486, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 198, "size": 2.0, "fields": [{"name": "val", "description": "latch2 timer value. contains the timer value at the time the latch enable was written to the control reg.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_lo_val": "0xFFFF"}]}]}, {"name": "Timer2_latch2_mid", "addr": 12487, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 199, "size": 2.0, "fields": [{"name": "val", "description": "latch2 timer value. contains the timer value at the time the latch enable was written to the control reg.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_mid_val": "0xFFFF"}]}]}, {"name": "Timer2_latch2_hi", "addr": 12488, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 200, "size": 2.0, "fields": [{"name": "val", "description": "latch2 timer value. contains the timer value at the time the latch enable was written to the control reg.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"timer_hi_val": "0xFFFF"}]}]}, {"name": "Timer2_comp1_lo", "addr": 12489, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 201, "size": 2.0, "fields": [{"name": "val", "description": "comp1 value. Drives the value of timer_gong1 compare. Timer_gong1 = the MSB of CompareValue1-TimeValue.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"comp_lo_val": "0xFFFF"}]}]}, {"name": "Timer2_comp1_mid", "addr": 12490, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 202, "size": 2.0, "fields": [{"name": "val", "description": "comp1 value. Drives the value of timer_gong1 compare. Timer_gong1 = the MSB of CompareValue1-TimeValue.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"comp_mid_val": "0xFFFF"}]}]}, {"name": "Timer2_comp1_hi", "addr": 12491, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 203, "size": 2.0, "fields": [{"name": "val", "description": "comp1 value. Drives the value of timer_gong1 compare. Timer_gong1 = the MSB of CompareValue1-TimeValue.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"comp_hi_val": "0xFFFF"}]}]}, {"name": "Timer2_status", "addr": 12496, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 208, "size": 2.0, "fields": [{"name": "comp1_lat", "description": "Compare1 late. Compare[i] late bit is set to 1 if compare[i] enable is written as 1, and the condition for the respective timer_gong signal is already true (and set to 0 otherwise). I.e. these bits change their value when compare[i] enable is written as 1.", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no_gong": "0"}, {"gong": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "comp1_sticky", "description": "Compare1 sticky. Sticky bits are status regs that latch when the timer elapse and dont change unless excplicitly cleared. The compare 1,2 late sticky bits are asserted when the resepctive Compare[i]_late bit is, and cleared explicitly with \"clear status register\" indication from the Clear register.", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no_gong": "0"}, {"gong": "1"}]}]}, {"name": "PERI_calc_in1_lo", "addr": 12512, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 224, "size": 2.0, "fields": [{"name": "val", "description": "Value which is operated upon to produce sum_out and diff_out to sequencer", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"calc_in1_lo": "0xFFFF"}]}]}, {"name": "PERI_calc_in1_hi", "addr": 12513, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 225, "size": 2.0, "fields": [{"name": "val", "description": "Value which is operated upon to produce sum_out and diff_out to sequencer", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"calc_in1_hi": "0xFFFF"}]}]}, {"name": "PERI_calc_in2_lo", "addr": 12514, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 226, "size": 2.0, "fields": [{"name": "val", "description": "Value which is operated upon to produce sum_out and diff_out to sequencer", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"calc_in2_lo": "0xFFFF"}]}]}, {"name": "PERI_calc_in2_hi", "addr": 12515, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 227, "size": 2.0, "fields": [{"name": "val", "description": "Value which is operated upon to produce sum_out and diff_out to sequencer", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"calc_in2_hi": "0xFFFF"}]}]}, {"name": "PERI_calc_sum_out_lo", "addr": 12516, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 228, "size": 2.0, "fields": [{"name": "val", "description": "The result of adding operation: sum_out = in1+in2 Where in1, in2 are registers. The calculation is performed in 32 bits and the carry flag is ignored\n", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"calc_sum_out_lo": "0xFFFF"}]}]}, {"name": "PERI_calc_sum_out_hi", "addr": 12517, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 229, "size": 2.0, "fields": [{"name": "val", "description": "The result of adding operation: sum_out = in1+in2 Where in1, in2 are registers. The calculation is performed in 32 bits and the carry flag is ignored\n", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"calc_sum_out_hi": "0xFFFF"}]}]}, {"name": "PERI_calc_diff_out_lo", "addr": 12518, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 230, "size": 2.0, "fields": [{"name": "val", "description": "The result of the subtraction operation: diff_out = In1-In2 Where In1, In2 are registers. The calculation is performed in 32 bits and the carry flag is ignored\n", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"calc_diff_out_lo": "0xFFFF"}]}]}, {"name": "PERI_calc_diff_out_hi", "addr": 12519, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 231, "size": 2.0, "fields": [{"name": "val", "description": "The result of the subtraction operation: diff_out = In1-In2 Where In1, In2 are registers. The calculation is performed in 32 bits and the carry flag is ignored\n", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"calc_diff_out_hi": "0xFFFF"}]}]}, {"name": "PERI_calc_prod_out_lo", "addr": 12520, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 232, "size": 2.0, "fields": [{"name": "val", "description": "The result of unsigned multiplication ProdOut = In1_lo * In2_lo Where In1_lo, In2_lo are the 16 LSBs of the input registers.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"calc_prod_out_lo": "0xFFFF"}]}]}, {"name": "PERI_calc_prod_out_hi", "addr": 12521, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 233, "size": 2.0, "fields": [{"name": "val", "description": "The result of unsigned multiplication ProdOut = In1_lo * In2_lo Where In1_lo, In2_lo are the 16 LSBs of the input registers.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"calc_prod_out_hi": "0xFFFF"}]}]}, {"name": "SEQ_condition_sel_7_0", "addr": 12314, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 26, "size": 2.0, "fields": [{"name": "sel00", "description": "Multiplexer select signla for bit 0 of condition input vector. ", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel01", "description": "Multiplexer select signla for bit 1 of condition input vector. ", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel02", "description": "Multiplexer select signla for bit 2 of condition input vector. ", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel03", "description": "Multiplexer select signla for bit 3 of condition input vector. ", "bitOffset": 6, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel04", "description": "Multiplexer select signla for bit 4 of condition input vector. ", "bitOffset": 8, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel05", "description": "Multiplexer select signla for bit 5 of condition input vector. ", "bitOffset": 10, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel06", "description": "Multiplexer select signla for bit 6 of condition input vector. ", "bitOffset": 12, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel07", "description": "Multiplexer select signla for bit 7 of condition input vector. ", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_condition_sel_15_8", "addr": 12315, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 27, "size": 2.0, "fields": [{"name": "sel08", "description": "Multiplexer select signla for bit 8 of condition input vector. ", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel09", "description": "Multiplexer select signla for bit 9 of condition input vector. ", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel10", "description": "Multiplexer select signla for bit 10 of condition input vector. ", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel11", "description": "Multiplexer select signla for bit 11 of condition input vector. ", "bitOffset": 6, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel12", "description": "Multiplexer select signla for bit 12 of condition input vector. ", "bitOffset": 8, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel13", "description": "Multiplexer select signla for bit 13 of condition input vector. ", "bitOffset": 10, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel14", "description": "Multiplexer select signla for bit 14 of condition input vector. ", "bitOffset": 12, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel15", "description": "Multiplexer select signla for bit 15 of condition input vector. ", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_condition_sel_23_16", "addr": 12316, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 28, "size": 2.0, "fields": [{"name": "sel16", "description": "Multiplexer select signla for bit 16 of condition input vector. ", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel17", "description": "Multiplexer select signla for bit 17 of condition input vector. ", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel18", "description": "Multiplexer select signla for bit 18 of condition input vector. ", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel19", "description": "Multiplexer select signla for bit 19 of condition input vector. ", "bitOffset": 6, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel20", "description": "Multiplexer select signla for bit 20 of condition input vector. ", "bitOffset": 8, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel21", "description": "Multiplexer select signla for bit 21 of condition input vector. ", "bitOffset": 10, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel22", "description": "Multiplexer select signla for bit 22 of condition input vector. ", "bitOffset": 12, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel23", "description": "Multiplexer select signla for bit 23 of condition input vector. ", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_condition_sel_31_24", "addr": 12317, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 29, "size": 2.0, "fields": [{"name": "sel24", "description": "Multiplexer select signla for bit 24 of condition input vector. ", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel25", "description": "Multiplexer select signla for bit 25 of condition input vector. ", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel26", "description": "Multiplexer select signla for bit 26 of condition input vector. ", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel27", "description": "Multiplexer select signla for bit 27 of condition input vector. ", "bitOffset": 6, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel28", "description": "Multiplexer select signla for bit 28 of condition input vector. ", "bitOffset": 8, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel29", "description": "Multiplexer select signla for bit 29 of condition input vector. ", "bitOffset": 10, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel30", "description": "Multiplexer select signla for bit 30 of condition input vector. ", "bitOffset": 12, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "sel31", "description": "Multiplexer select signla for bit 31 of condition input vector. ", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_stack_addr16", "addr": 12336, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 48, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr17", "addr": 12337, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 49, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr18", "addr": 12338, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 50, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr19", "addr": 12339, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 51, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr20", "addr": 12340, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 52, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr21", "addr": 12341, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 53, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr22", "addr": 12342, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 54, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr23", "addr": 12343, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 55, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr24", "addr": 12344, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 56, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr25", "addr": 12345, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 57, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr26", "addr": 12346, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 58, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr27", "addr": 12347, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 59, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr28", "addr": 12348, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 60, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr29", "addr": 12349, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 61, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr30", "addr": 12350, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 62, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_stack_addr31", "addr": 12351, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 63, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal stack contents of address 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "seq_crc_result_lo", "addr": 12497, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 209, "size": 2.0, "fields": [{"name": "val", "description": "CRC result low", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_crc_result_hi", "addr": 12498, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 210, "size": 2.0, "fields": [{"name": "val", "description": "CRC result high", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_crc_data", "addr": 12499, "access": "read-write-enable", "description": "TBD", "busID": -1, "memType": "Config", "offset": 211, "size": 2.0, "fields": [{"name": "val", "description": "CRC input reg", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_crc_restart", "addr": 12500, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 212, "size": 0.125, "fields": [{"name": "val", "description": "CRC restart reg", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "PERI_rmw_curr", "addr": 12522, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 234, "size": 2.0, "fields": [{"name": "val", "description": "current_data entering the read modify write module.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "PERI_rmw_mask", "addr": 12523, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 235, "size": 2.0, "fields": [{"name": "val", "description": " new data entering and updating the read modify write module.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "PERI_rmw_next", "addr": 12524, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 236, "size": 2.0, "fields": [{"name": "val", "description": " new data entering the read modify write module.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "PERI_rmw_out", "addr": 12525, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 237, "size": 2.0, "fields": [{"name": "val", "description": " data exiting the read modify write module.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_bitwise_op_data_in_a_lo", "addr": 12528, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 240, "size": 2.0, "fields": [{"name": "val", "description": "Bits 15:0 used for the first data value in a bitwise operation of the sequencer peripheral", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_bitwise_op_data_in_a_hi", "addr": 12529, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 241, "size": 2.0, "fields": [{"name": "val", "description": "Bits 31:16 used for the first data value in a bitwise operation of the sequencer peripheral", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_bitwise_op_data_in_b_lo", "addr": 12530, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 242, "size": 2.0, "fields": [{"name": "val", "description": "Bits 15:0 used for the second data value or the shift ammount in a bitwise operation of the sequencer peripheral", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_bitwise_op_data_in_b_hi", "addr": 12531, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 243, "size": 2.0, "fields": [{"name": "val", "description": "Bits 31:16 used for the second data value or the shift ammount in a bitwise operation of the sequencer peripheral", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_bitwise_op_ctrl", "addr": 12532, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 244, "size": 0.375, "fields": [{"name": "val", "description": "Select the bitwise operation to be written to the output - and,or,xor,logic shift, arithmetic shift", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_bitwise_op_data_out_lo", "addr": 12533, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 245, "size": 2.0, "fields": [{"name": "val", "description": "Bits 15:0 used for the output data value in a bitwise operation of the sequencer peripheral", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_bitwise_op_data_out_hi", "addr": 12534, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 246, "size": 2.0, "fields": [{"name": "val", "description": "Bits 31:16 used for the output data value in a bitwise operation of the sequencer peripheral", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_multiplier_signed", "addr": 12539, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 251, "size": 0.125, "fields": [{"name": "val", "description": "when 1 = signed", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_r0_lo", "addr": 12544, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 256, "size": 2.0, "fields": [{"name": "lo", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_r0_hi", "addr": 12545, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 257, "size": 2.0, "fields": [{"name": "hi", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"address": "0xFF"}]}]}, {"name": "SEQ_r1_lo", "addr": 12546, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 258, "size": 2.0, "fields": [{"name": "lo", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_r1_hi", "addr": 12547, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 259, "size": 2.0, "fields": [{"name": "hi", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"address": "0FFF"}]}]}, {"name": "SEQ_r2_lo", "addr": 12548, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 260, "size": 2.0, "fields": [{"name": "lo", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_r2_hi", "addr": 12549, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 261, "size": 2.0, "fields": [{"name": "hi", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"address": "0xFF"}]}]}, {"name": "SEQ_r3_lo", "addr": 12550, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 262, "size": 2.0, "fields": [{"name": "lo", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_r3_hi", "addr": 12551, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 263, "size": 2.0, "fields": [{"name": "hi", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"address": "0xFF"}]}]}, {"name": "SEQ_r4_lo", "addr": 12552, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 264, "size": 2.0, "fields": [{"name": "lo", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_r4_hi", "addr": 12553, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 265, "size": 2.0, "fields": [{"name": "hi", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"address": "0xFF"}]}]}, {"name": "SEQ_r5_lo", "addr": 12554, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 266, "size": 2.0, "fields": [{"name": "lo", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_r5_hi", "addr": 12555, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 267, "size": 2.0, "fields": [{"name": "hi", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"address": "0xFF"}]}]}, {"name": "SEQ_r6_lo", "addr": 12556, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 268, "size": 2.0, "fields": [{"name": "lo", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_r6_hi", "addr": 12557, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 269, "size": 2.0, "fields": [{"name": "hi", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"address": "0xFF"}]}]}, {"name": "SEQ_r7_lo", "addr": 12558, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 270, "size": 2.0, "fields": [{"name": "lo", "description": "16 LSB's of the source address. When writing from sequencer code the programmer needs to consider the write latancy before using the value (RWH)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_r7_hi", "addr": 12559, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 271, "size": 2.0, "fields": [{"name": "hi", "description": "8 MSB's of the base address. When writing from sequencer code the programmer needs to consider the write latancy before using the value(RWH)", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": [{"address": "0xFF"}]}]}, {"name": "SEQ_param_stack", "addr": 12560, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 272, "size": 2.0, "fields": [{"name": "val", "description": "param stack pointer - updated on branch when \"push stack addr\" is enabled", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_ptr", "addr": 12561, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 273, "size": 2.0, "fields": [{"name": "ptr", "description": "sequencer internal param stack pointer", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": [{"SP value": "0xF"}]}]}, {"name": "SEQ_param_stack_addr0", "addr": 12562, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 274, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr1", "addr": 12563, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 275, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr2", "addr": 12564, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 276, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr3", "addr": 12565, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 277, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr4", "addr": 12566, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 278, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr5", "addr": 12567, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 279, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr6", "addr": 12568, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 280, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr7", "addr": 12569, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 281, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr8", "addr": 12570, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 282, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr9", "addr": 12571, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 283, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr10", "addr": 12572, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 284, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr11", "addr": 12573, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 285, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr12", "addr": 12574, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 286, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr13", "addr": 12575, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 287, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr14", "addr": 12576, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 288, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr15", "addr": 12577, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 289, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr16", "addr": 12578, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 290, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr17", "addr": 12579, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 291, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr18", "addr": 12580, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 292, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr19", "addr": 12581, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 293, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr20", "addr": 12582, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 294, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr21", "addr": 12583, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 295, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr22", "addr": 12584, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 296, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr23", "addr": 12585, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 297, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr24", "addr": 12586, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 298, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr25", "addr": 12587, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 299, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr26", "addr": 12588, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 300, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr27", "addr": 12589, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 301, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr28", "addr": 12590, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 302, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr29", "addr": 12591, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 303, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr30", "addr": 12592, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 304, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_param_stack_addr31", "addr": 12593, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 305, "size": 2.0, "fields": [{"name": "val", "description": "sequencer internal param stack contents of address x", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": [{"address": "0xFFFF"}]}]}, {"name": "SEQ_AHB_MAST_access_mode", "addr": 12594, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 306, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master system access mode/size", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"HWORD": "0"}, {"WORD": "1"}]}]}, {"name": "SEQ_AHB_MAST_base_wr_addr_hword_lo", "addr": 12596, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 308, "size": 2.0, "fields": [{"name": "val", "description": "16 LSBs of half word base address for sequecer AHB master write transaction", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "SEQ_AHB_MAST_base_wr_addr_hword_hi", "addr": 12597, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 309, "size": 2.0, "fields": [{"name": "val", "description": "16 MSBs of half word base address for sequecer AHB master write transaction", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": [{"default": "0"}]}]}, {"name": "SEQ_AHB_MAST_ind_rd_addr_hword_lo", "addr": 12598, "access": "read-write-enable", "description": "TBD", "busID": -1, "memType": "Config", "offset": 310, "size": 2.0, "fields": [{"name": "val", "description": "16 LSBs of address for sequecer AHB master indirect read transaction. Writing the register triggers read request", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_MAST_ind_rd_addr_hword_hi", "addr": 12599, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 311, "size": 2.0, "fields": [{"name": "val", "description": "16 MSBs of address for sequecer AHB master indirect read transaction", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_MAST_ind_rd_status", "addr": 12600, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 312, "size": 2.0, "fields": [{"name": "rd_pending", "description": "Indicaticates if there is pending indirect read request not processed yet by AHB master bridge", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"default": "0"}, {"pending": "1"}]}]}, {"name": "SEQ_AHB_MAST_resp_error", "addr": 12602, "access": "read-only-enable", "description": "TBD", "busID": -1, "memType": "Config", "offset": 314, "size": 2.0, "fields": [{"name": "val", "description": "Slave error response indication. Reading this register causes AHB master response FIFO pop.", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"no error": "0"}, {"error": "1"}]}]}, {"name": "SEQ_AHB_MAST_resp_dir", "addr": 12603, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 315, "size": 2.0, "fields": [{"name": "val", "description": "Indicates direction of transfer related to error response", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"read transfer": "0"}, {"write transfer": "1"}]}]}, {"name": "SEQ_AHB_MAST_resp_rdata_lo", "addr": 12604, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 316, "size": 2.0, "fields": [{"name": "val", "description": "16LSBs of AHB master indirect read transfer data", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_MAST_resp_rdata_hi", "addr": 12605, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 317, "size": 2.0, "fields": [{"name": "val", "description": "16MSBs of AHB master indirect read transfer data", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_MAST_pending_resp_count", "addr": 12606, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 318, "size": 2.0, "fields": [{"name": "val", "description": "Number of pending system bus responses in AHB master resonse FIFO", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_MAST_pending_req_count", "addr": 12607, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 319, "size": 2.0, "fields": [{"name": "val", "description": "Number of pending system bus requests in AHB master resonse FIFO", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_TMR_CTRL_err_inv", "addr": 12608, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 320, "size": 2.0, "fields": [{"name": "val", "description": "Invert TMR error indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"default": "0"}, {"invert": "1"}]}]}, {"name": "SEQ_TMR_CTRL_flip_inject_vec", "addr": 12610, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 322, "size": 2.0, "fields": [{"name": "val", "description": "Pulse to invert TMR bit. Writing 1 flips corresponding TMR bit.", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_TMR_CTRL_flip_bit_vec", "addr": 12611, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 323, "size": 2.0, "fields": [{"name": "val", "description": "Register bit flip enable. Writing 1 to corresponding bit enables bit flip during TMR test process.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_TMR_STS_MN", "addr": 12612, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 324, "size": 2.0, "fields": [{"name": "error", "description": "Main TMR error indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "unanim_error", "description": "Main Unanimous TMR error indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_TMR_STS_RD", "addr": 12613, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 325, "size": 2.0, "fields": [{"name": "error", "description": "Main TMR error indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "unanim_error", "description": "Main Unanimous TMR error indication", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "err_too_many_sub_PC", "addr": 12624, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 336, "size": 2.0, "fields": [{"name": "val", "description": "Latch PC value at error edge.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "err_ret_wo_call_PC", "addr": 12625, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 337, "size": 2.0, "fields": [{"name": "val", "description": "Latch PC value at error edge.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "err_rw_collision_PC", "addr": 12626, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 338, "size": 2.0, "fields": [{"name": "val", "description": "Latch PC value at error edge.", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_ECC_ERR_correction_disable", "addr": 12640, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 352, "size": 2.0, "fields": [{"name": "param_mem", "description": "Bypass parameter memory ECC error correction logic", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"correction enable": "0"}, {"correction disable": "1"}]}, {"name": "prog_mem", "description": "Bypass program memory ECC error correction logic", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"correction enable": "0"}, {"correction disable": "1"}]}]}, {"name": "SEQ_ECC_ERR_injection", "addr": 12641, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 353, "size": 2.0, "fields": [{"name": "param_mem_sei", "description": "Parameter memory: Single Error Injection control signal", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sei disable": "0"}, {"sei enable": "1"}]}, {"name": "param_mem_dei", "description": "Parameter memory: Double Error Injection control signal", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"dei disable": "0"}, {"dei enable": "1"}]}, {"name": "param_mem_aei", "description": "Parameter memory: Address Error Injection control signal", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aei disable": "0"}, {"aei enable": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prog_mem_sei", "description": "Program memory: Single Error Injection control signal", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sei disable": "0"}, {"sei enable": "1"}]}, {"name": "prog_mem_dei", "description": "Program memory: Double Error Injection control signal", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"dei disable": "0"}, {"dei enable": "1"}]}, {"name": "prog_mem_aei", "description": "Program memory: Address Error Injection control signal", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aei disable": "0"}, {"aei enable": "1"}]}]}, {"name": "SEQ_ECC_ERR_RAW_0", "addr": 12642, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 354, "size": 2.0, "fields": [{"name": "param_mem_blk0_SEC", "description": "Parameter memory: Single Error Corrected Indicator for blk0 memory block", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "param_mem_blk0_DED", "description": "Parameter memory: Double Error Detected Indicator for blk0 memory block", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "param_mem_blk0_AED", "description": "Parameter memory: Address Error Detected Indicator for blk0 memory block", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "param_mem_blk1_SEC", "description": "Parameter memory: Single Error Corrected Indicator for blk1 memory block", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "param_mem_blk1_DED", "description": "Parameter memory: Double Error Detected Indicator for blk1 memory block", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "param_mem_blk1_AED", "description": "Parameter memory: Address Error Detected Indicator for blk1 memory block", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prog_mem_blk0_SEC", "description": "Program memory: Single Error Corrected Indicator for blk0 memory block", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "prog_mem_blk0_DED", "description": "Program memory: Double Error Detected Indicator for blk0 memory block", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "prog_mem_blk0_AED", "description": "Program memory: Address Error Detected Indicator for blk0 memory block", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved2", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prog_mem_blk1_SEC", "description": "Program memory: Single Error Corrected Indicator for blk1 memory block", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "prog_mem_blk1_DED", "description": "Program memory: Double Error Detected Indicator for blk1 memory block", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "prog_mem_blk1_AED", "description": "Program memory: Address Error Detected Indicator for blk1 memory block", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}]}, {"name": "SEQ_ECC_ERR_RAW_1", "addr": 12643, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 355, "size": 2.0, "fields": [{"name": "param_mem_blk0_SEC", "description": "Parameter memory: Redundant Single Error Corrected Indicator for blk0 memory block", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "param_mem_blk0_DED", "description": "Parameter memory: Redundant Double Error Detected Indicator for blk0 memory block", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "param_mem_blk0_AED", "description": "Parameter memory: Redundant Address Error Detected Indicator for blk0 memory block", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "param_mem_blk1_SEC", "description": "Parameter memory: Redundant Single Error Corrected Indicator for blk1 memory block", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "param_mem_blk1_DED", "description": "Parameter memory: Redundant Double Error Detected Indicator for blk1 memory block", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "param_mem_blk1_AED", "description": "Parameter memory: Redundant Address Error Detected Indicator for blk1 memory block", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prog_mem_blk0_SEC", "description": "Program memory: Redundant Single Error Corrected Indicator for blk0 memory block", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "prog_mem_blk0_DED", "description": "Program memory: Redundant Double Error Detected Indicator for blk0 memory block", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "prog_mem_blk0_AED", "description": "Program memory: Redundant Address Error Detected Indicator for blk0 memory block", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved2", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prog_mem_blk1_SEC", "description": "Program memory: Redundant Single Error Corrected Indicator for blk1 memory block", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "prog_mem_blk1_DED", "description": "Program memory: Redundant Double Error Detected Indicator for blk1 memory block", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "prog_mem_blk1_AED", "description": "Program memory: Redundant Address Error Detected Indicator for blk1 memory block", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}]}, {"name": "SEQ_ECC_ERR_STICKY_0", "addr": 12644, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 356, "size": 2.0, "fields": [{"name": "param_mem_blk0_SEC", "description": "Parameter memory: Sticky Single Error Corrected Indicator for blk0 memory block", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "param_mem_blk0_DED", "description": "Parameter memory: Sticky Double Error Detected Indicator for blk0 memory block", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "param_mem_blk0_AED", "description": "Parameter memory: Sticky Address Error Detected Indicator for blk0 memory block", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "param_mem_blk1_SEC", "description": "Parameter memory: Sticky Single Error Corrected Indicator for blk1 memory block", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "param_mem_blk1_DED", "description": "Parameter memory: Sticky Double Error Detected Indicator for blk1 memory block", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "param_mem_blk1_AED", "description": "Parameter memory: Sticky Address Error Detected Indicator for blk1 memory block", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prog_mem_blk0_SEC", "description": "Program memory: Sticky Single Error Corrected Indicator for blk0 memory block", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "prog_mem_blk0_DED", "description": "Program memory: Sticky Double Error Detected Indicator for blk0 memory block", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "prog_mem_blk0_AED", "description": "Program memory: Sticky Address Error Detected Indicator for blk0 memory block", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved2", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prog_mem_blk1_SEC", "description": "Program memory: Sticky Single Error Corrected Indicator for blk1 memory block", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "prog_mem_blk1_DED", "description": "Program memory: Sticky Double Error Detected Indicator for blk1 memory block", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "prog_mem_blk1_AED", "description": "Program memory: Sticky Address Error Detected Indicator for blk1 memory block", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}]}, {"name": "SEQ_ECC_ERR_STICKY_1", "addr": 12645, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 357, "size": 2.0, "fields": [{"name": "param_mem_blk0_SEC", "description": "Parameter memory: Redundant sticky Single Error Corrected Indicator for blk0 memory block", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "param_mem_blk0_DED", "description": "Parameter memory: Redundant sticky Double Error Detected Indicator for blk0 memory block", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "param_mem_blk0_AED", "description": "Parameter memory: Redundant sticky Address Error Detected Indicator for blk0 memory block", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "param_mem_blk1_SEC", "description": "Parameter memory: Redundant sticky Single Error Corrected Indicator for blk1 memory block", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "param_mem_blk1_DED", "description": "Parameter memory: Redundant sticky Double Error Detected Indicator for blk1 memory block", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "param_mem_blk1_AED", "description": "Parameter memory: Redundant sticky Address Error Detected Indicator for blk1 memory block", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prog_mem_blk0_SEC", "description": "Program memory: Redundant sticky Single Error Corrected Indicator for blk0 memory block", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "prog_mem_blk0_DED", "description": "Program memory: Redundant sticky Double Error Detected Indicator for blk0 memory block", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "prog_mem_blk0_AED", "description": "Program memory: Redundant sticky Address Error Detected Indicator for blk0 memory block", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}, {"name": "___reserved2", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prog_mem_blk1_SEC", "description": "Program memory: Redundant sticky Single Error Corrected Indicator for blk1 memory block", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"sec": "1"}]}, {"name": "prog_mem_blk1_DED", "description": "Program memory: Redundant sticky Double Error Detected Indicator for blk1 memory block", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"ded": "1"}]}, {"name": "prog_mem_blk1_AED", "description": "Program memory: Redundant sticky Address Error Detected Indicator for blk1 memory block", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"aed": "1"}]}]}, {"name": "SEQ_ECC_ERR_MASK", "addr": 12646, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 358, "size": 2.0, "fields": [{"name": "param_mem_sec", "description": "Parameter memory: mask single error corrected as ECC error interrupt source", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"unmasked": "0"}, {"masked": "1"}]}, {"name": "param_mem_ded", "description": "Parameter memory: mask double error detected as ECC error interrupt source", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"unmasked": "0"}, {"masked": "1"}]}, {"name": "param_mem_aed", "description": "Parameter memory: mask address error detected as ECC error interrupt source", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"unmasked": "0"}, {"masked": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prog_mem_sec", "description": "Program memory: mask single error corrected as ECC error interrupt source", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"unmasked": "0"}, {"masked": "1"}]}, {"name": "prog_mem_ded", "description": "Program memory: mask double error detected as ECC error interrupt source", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"unmasked": "0"}, {"masked": "1"}]}, {"name": "prog_mem_aed", "description": "Program memory: mask address error detected as ECC error interrupt source", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"unmasked": "0"}, {"masked": "1"}]}]}, {"name": "SEQ_ECC_ERR_CLEAR", "addr": 12647, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 359, "size": 2.0, "fields": [{"name": "param_mem_sec", "description": "Parameter memory: clear single error corrected ECC error interrupt source if active", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}, {"name": "param_mem_ded", "description": "Parameter memory: clear double error detected ECC error interrupt source if active", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}, {"name": "param_mem_aed", "description": "Parameter memory: clear address error detected ECC error interrupt source if active", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}, {"name": "___reserved0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prog_mem_sec", "description": "Program memory: clear single error corrected ECC error interrupt source if active", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}, {"name": "prog_mem_ded", "description": "Program memory: clear double error detecter ECC error interrupt source if active", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}, {"name": "prog_mem_aed", "description": "Program memory: clear address error detecter ECC error interrupt source if active", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}]}, {"name": "SEQ_PARAM_ECC_err_addr_blk0", "addr": 12648, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 360, "size": 2.0, "fields": [{"name": "val", "description": "ECC error address for blk0 memory block", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_PARAM_ECC_err_addr_blk1", "addr": 12649, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 361, "size": 2.0, "fields": [{"name": "val", "description": "ECC error address for blk1 memory block", "bitOffset": 0, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_PROG_ECC_err_addr_blk0", "addr": 12650, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 362, "size": 2.0, "fields": [{"name": "val", "description": "ECC error address for blk0 memory block", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_PROG_ECC_err_addr_blk1", "addr": 12651, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 363, "size": 2.0, "fields": [{"name": "val", "description": "ECC error address for blk1 memory block", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_dcls_err_RAW_0", "addr": 12652, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 364, "size": 2.0, "fields": [{"name": "status", "description": "Error status from Sequecer shadow CPU - redundant", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_dcls_err_RAW_1", "addr": 12653, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 365, "size": 2.0, "fields": [{"name": "status", "description": "Error status from Sequecer shadow CPU - redundant", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_dcls_err_STICKY_0", "addr": 12654, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 366, "size": 2.0, "fields": [{"name": "status", "description": "Error status from Sequecer shadow CPU - redundant", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_dcls_err_STICKY_1", "addr": 12655, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 367, "size": 2.0, "fields": [{"name": "status", "description": "Error status from Sequecer shadow CPU - redundant", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_DCLS_ERR_MASK", "addr": 12656, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 368, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer DCLS error interrupt mask", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"unmasked": "0"}, {"masked": "1"}]}]}, {"name": "SEQ_DCLS_ERR_CLEAR", "addr": 12657, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 369, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer DCLS error interrupt clear", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"clear": "1"}]}]}, {"name": "SEQ_INTR_SW_LEVEL_0", "addr": 12672, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 384, "size": 2.0, "fields": [{"name": "intr", "description": "Sequencer SW level interrupt 0", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"active": "1"}, {"inactive": "0"}]}]}, {"name": "SEQ_INTR_SW_LEVEL_1", "addr": 12673, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 385, "size": 2.0, "fields": [{"name": "intr", "description": "Sequencer SW level interrupt 1", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"active": "1"}, {"inactive": "0"}]}]}, {"name": "SEQ_INTR_SW_LEVEL_2", "addr": 12674, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 386, "size": 2.0, "fields": [{"name": "intr", "description": "Sequencer SW level interrupt 2", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"active": "1"}, {"inactive": "0"}]}]}, {"name": "SEQ_INTR_SW_LEVEL_3", "addr": 12675, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 387, "size": 2.0, "fields": [{"name": "intr", "description": "Sequencer SW level interrupt 3", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"active": "1"}, {"inactive": "0"}]}]}, {"name": "SEQ_INTR_SW_LEVEL_4", "addr": 12676, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 388, "size": 2.0, "fields": [{"name": "intr", "description": "Sequencer SW level interrupt 4", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"active": "1"}, {"inactive": "0"}]}]}, {"name": "SEQ_INTR_SW_LEVEL_5", "addr": 12677, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 389, "size": 2.0, "fields": [{"name": "intr", "description": "DSP SW level interrupt 5", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"active": "1"}, {"inactive": "0"}]}]}, {"name": "SEQ_INTR_SW_LEVEL_6", "addr": 12678, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 390, "size": 2.0, "fields": [{"name": "intr", "description": "Sequencer SW level interrupt 6", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"active": "1"}, {"inactive": "0"}]}]}, {"name": "SEQ_INTR_SW_LEVEL_7", "addr": 12679, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 391, "size": 2.0, "fields": [{"name": "intr", "description": "Sequencer SW level interrupt 7", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"active": "1"}, {"inactive": "0"}]}]}, {"name": "SEQ_VPB_M_AM_range7_hi_bound_hi", "addr": 12689, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 401, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 7 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range7_hi_bound_lo", "addr": 12688, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 400, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 7 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range7_lo_bound_hi", "addr": 12691, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 403, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 7 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range7_lo_bound_lo", "addr": 12690, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 402, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 7 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range6_hi_bound_hi", "addr": 12693, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 405, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 6 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range6_hi_bound_lo", "addr": 12692, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 404, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 6 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range6_lo_bound_hi", "addr": 12695, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 407, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 6 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range6_lo_bound_lo", "addr": 12694, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 406, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 6 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range5_hi_bound_hi", "addr": 12697, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 409, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 5 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range5_hi_bound_lo", "addr": 12696, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 408, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 5 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range5_lo_bound_hi", "addr": 12699, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 411, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 5 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range5_lo_bound_lo", "addr": 12698, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 410, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 5 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range4_hi_bound_hi", "addr": 12701, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 413, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 4 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range4_hi_bound_lo", "addr": 12700, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 412, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 4 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range4_lo_bound_hi", "addr": 12703, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 415, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 4 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range4_lo_bound_lo", "addr": 12702, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 414, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 4 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range3_hi_bound_hi", "addr": 12705, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 417, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 3 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range3_hi_bound_lo", "addr": 12704, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 416, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 3 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range3_lo_bound_hi", "addr": 12707, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 419, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 3 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range3_lo_bound_lo", "addr": 12706, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 418, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 3 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range2_hi_bound_hi", "addr": 12709, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 421, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 2 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range2_hi_bound_lo", "addr": 12708, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 420, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 2 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range2_lo_bound_hi", "addr": 12711, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 423, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 2 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range2_lo_bound_lo", "addr": 12710, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 422, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 2 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range1_hi_bound_hi", "addr": 12713, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 425, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 1 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range1_hi_bound_lo", "addr": 12712, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 424, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 1 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range1_lo_bound_hi", "addr": 12715, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 427, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 1 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range1_lo_bound_lo", "addr": 12714, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 426, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 1 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range0_hi_bound_hi", "addr": 12717, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 429, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 0 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range0_hi_bound_lo", "addr": 12716, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 428, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 0 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range0_lo_bound_hi", "addr": 12719, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 431, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 0 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_range0_lo_bound_lo", "addr": 12718, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 430, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer VPB master monitor range 0 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_VPB_M_AM_rw_range_config", "addr": 12720, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 432, "size": 2.0, "fields": [{"name": "range0", "description": "Sequencer VPB master monitor range 0 contraint config: if set constraint applies to both read and write", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}, {"name": "range1", "description": "Sequencer VPB master monitor range 1 contraint config: if set constraint applies to both read and write", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}, {"name": "range2", "description": "Sequencer VPB master monitor range 2 contraint config: if set constraint applies to both read and write", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}, {"name": "range3", "description": "Sequencer VPB master monitor range 3 contraint config: if set constraint applies to both read and write", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}, {"name": "range4", "description": "Sequencer VPB master monitor range 4 contraint config: if set constraint applies to both read and write", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}, {"name": "range5", "description": "Sequencer VPB master monitor range 5 contraint config: if set constraint applies to both read and write", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}, {"name": "range6", "description": "Sequencer VPB master monitor range 6 contraint config: if set constraint applies to both read and write", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}, {"name": "range7", "description": "Sequencer VPB master monitor range 7 contraint config: if set constraint applies to both read and write", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}]}, {"name": "SEQ_VPB_M_AM_wo_ron_range_config", "addr": 12721, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 433, "size": 2.0, "fields": [{"name": "range0", "description": "Sequencer VPB master monitor range 0 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}, {"name": "range1", "description": "Sequencer VPB master monitor range 1 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}, {"name": "range2", "description": "Sequencer VPB master monitor range 2 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}, {"name": "range3", "description": "Sequencer VPB master monitor range 3 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}, {"name": "range4", "description": "Sequencer VPB master monitor range 4 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}, {"name": "range5", "description": "Sequencer VPB master monitor range 5 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}, {"name": "range6", "description": "Sequencer VPB master monitor range 6 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}, {"name": "range7", "description": "Sequencer VPB master monitor range 7 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}]}, {"name": "SEQ_AHB_M_AM_range7_hi_bound_hi", "addr": 12723, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 435, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 7 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range7_hi_bound_lo", "addr": 12722, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 434, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 7 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range7_lo_bound_hi", "addr": 12725, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 437, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 7 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range7_lo_bound_lo", "addr": 12724, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 436, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 7 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range6_hi_bound_hi", "addr": 12727, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 439, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 6 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range6_hi_bound_lo", "addr": 12726, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 438, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 6 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range6_lo_bound_hi", "addr": 12729, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 441, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 6 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range6_lo_bound_lo", "addr": 12728, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 440, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 6 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range5_hi_bound_hi", "addr": 12731, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 443, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 5 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range5_hi_bound_lo", "addr": 12730, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 442, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 5 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range5_lo_bound_hi", "addr": 12733, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 445, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 5 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range5_lo_bound_lo", "addr": 12732, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 444, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 5 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range4_hi_bound_hi", "addr": 12735, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 447, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 4 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range4_hi_bound_lo", "addr": 12734, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 446, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 4 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range4_lo_bound_hi", "addr": 12737, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 449, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 4 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range4_lo_bound_lo", "addr": 12736, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 448, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 4 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range3_hi_bound_hi", "addr": 12739, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 451, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 3 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range3_hi_bound_lo", "addr": 12738, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 450, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 3 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range3_lo_bound_hi", "addr": 12741, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 453, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 3 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range3_lo_bound_lo", "addr": 12740, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 452, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 3 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range2_hi_bound_hi", "addr": 12743, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 455, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 2 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range2_hi_bound_lo", "addr": 12742, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 454, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 2 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range2_lo_bound_hi", "addr": 12745, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 457, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 2 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range2_lo_bound_lo", "addr": 12744, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 456, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 2 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range1_hi_bound_hi", "addr": 12747, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 459, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 1 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range1_hi_bound_lo", "addr": 12746, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 458, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 1 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range1_lo_bound_hi", "addr": 12749, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 461, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 1 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range1_lo_bound_lo", "addr": 12748, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 460, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 1 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range0_hi_bound_hi", "addr": 12751, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 463, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 0 bounds config: Upper bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range0_hi_bound_lo", "addr": 12750, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 462, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 0 bounds config: Upper bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range0_lo_bound_hi", "addr": 12753, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 465, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 0 bounds config: Lower bound MSBs", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_range0_lo_bound_lo", "addr": 12752, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 464, "size": 2.0, "fields": [{"name": "val", "description": "Sequencer AHB master monitor range 0 bounds config: Lower bound LSBs", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_AHB_M_AM_rw_range_config", "addr": 12754, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 466, "size": 2.0, "fields": [{"name": "range0", "description": "Sequencer AHB master monitor range 0 contraint config: if set constraint applies to both read and write", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}, {"name": "range1", "description": "Sequencer AHB master monitor range 1 contraint config: if set constraint applies to both read and write", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}, {"name": "range2", "description": "Sequencer AHB master monitor range 2 contraint config: if set constraint applies to both read and write", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}, {"name": "range3", "description": "Sequencer AHB master monitor range 3 contraint config: if set constraint applies to both read and write", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}, {"name": "range4", "description": "Sequencer AHB master monitor range 4 contraint config: if set constraint applies to both read and write", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}, {"name": "range5", "description": "Sequencer AHB master monitor range 5 contraint config: if set constraint applies to both read and write", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}, {"name": "range6", "description": "Sequencer AHB master monitor range 6 contraint config: if set constraint applies to both read and write", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}, {"name": "range7", "description": "Sequencer AHB master monitor range 7 contraint config: if set constraint applies to both read and write", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"rw": "1"}, {"wo_ro": "0"}]}]}, {"name": "SEQ_AHB_M_AM_wo_ron_range_config", "addr": 12755, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 467, "size": 2.0, "fields": [{"name": "range0", "description": "Sequencer AHB master monitor range 0 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}, {"name": "range1", "description": "Sequencer AHB master monitor range 1 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}, {"name": "range2", "description": "Sequencer AHB master monitor range 2 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}, {"name": "range3", "description": "Sequencer AHB master monitor range 3 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}, {"name": "range4", "description": "Sequencer AHB master monitor range 4 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}, {"name": "range5", "description": "Sequencer AHB master monitor range 5 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}, {"name": "range6", "description": "Sequencer AHB master monitor range 6 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}, {"name": "range7", "description": "Sequencer AHB master monitor range 7 contraint config: if set constraint applies write access only, otherwise it aplliest to read access only", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"wo": "1"}, {"ro": "0"}]}]}, {"name": "SEQ_M_AM_toggle_range", "addr": 12756, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 468, "size": 2.0, "fields": [{"name": "VPB", "description": "Sequencer VPB master monitor range contraint config: if set to 0 constraints define allowed access ranges", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"allowed ranges": "0"}, {"forbiden ranges": "1"}]}, {"name": "AHB", "description": "Sequencer AHB master monitor range contraint config: if set to 0 constraints define allowed access ranges", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": [{"allowed ranges": "0"}, {"forbiden ranges": "1"}]}]}, {"name": "SEQ_M_AM_ERR_RAW_0", "addr": 12757, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 469, "size": 2.0, "fields": [{"name": "VPB", "description": "Sequencer VPB master monitor raw access fault indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "AHB", "description": "Sequencer AHB master monitor raw access fault indication", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_M_AM_ERR_RAW_1", "addr": 12758, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 470, "size": 2.0, "fields": [{"name": "VPB", "description": "Sequencer VPB master monitor redundant raw access fault indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "AHB", "description": "Sequencer AHB master monitor redundant raw access fault indication", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_M_AM_ERR_STICKY_0", "addr": 12759, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 471, "size": 2.0, "fields": [{"name": "VPB", "description": "Sequencer VPB master monitor sticky access fault indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "AHB", "description": "Sequencer AHB master monitor sticky access fault indication", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_M_AM_ERR_STICKY_1", "addr": 12760, "access": "read-only", "description": "TBD", "busID": -1, "memType": "Config", "offset": 472, "size": 2.0, "fields": [{"name": "VPB", "description": "Sequencer VPB master monitor redundant sticky access fault indication", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "AHB", "description": "Sequencer AHB master monitor redundant sticky access fault indication", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_M_AM_ERR_CLEAR", "addr": 12761, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 473, "size": 2.0, "fields": [{"name": "VPB", "description": "Sequencer VPB master monitor fault indication clear. Self clear register", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "AHB", "description": "Sequencer AHB master monitor fault indication clear. Self clear register", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "SEQ_M_AM_ERR_MASK", "addr": 12762, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 474, "size": 2.0, "fields": [{"name": "VPB", "description": "Sequencer VPB master monitor fault indication mask.", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "AHB", "description": "Sequencer AHB master monitor fault indication mask.", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_a", "addr": 12800, "access": "read-only-enable", "description": "TBD", "busID": -1, "memType": "Config", "offset": 512, "size": 0.125, "fields": [{"name": "val", "description": "mutex A state - 1 means busy", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_a_wr2clear", "addr": 12801, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 513, "size": 0.125, "fields": [{"name": "val", "description": "Write 1 to clear mutex A", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_b", "addr": 12802, "access": "read-only-enable", "description": "TBD", "busID": -1, "memType": "Config", "offset": 514, "size": 0.125, "fields": [{"name": "val", "description": "mutex b state - 1 means busy", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_b_wr2clear", "addr": 12803, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 515, "size": 0.125, "fields": [{"name": "val", "description": "Write 1 to clear mutex B", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_c", "addr": 12804, "access": "read-only-enable", "description": "TBD", "busID": -1, "memType": "Config", "offset": 516, "size": 0.125, "fields": [{"name": "val", "description": "mutex C state - 1 means busy", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_c_wr2clear", "addr": 12805, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 517, "size": 0.125, "fields": [{"name": "val", "description": "Write 1 to clear mutex C", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_d", "addr": 12806, "access": "read-only-enable", "description": "TBD", "busID": -1, "memType": "Config", "offset": 518, "size": 0.125, "fields": [{"name": "val", "description": "mutex D state - 1 means busy", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_d_wr2clear", "addr": 12807, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 519, "size": 0.125, "fields": [{"name": "val", "description": "Write 1 to clear mutex D", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_e", "addr": 12808, "access": "read-only-enable", "description": "TBD", "busID": -1, "memType": "Config", "offset": 520, "size": 0.125, "fields": [{"name": "val", "description": "mutex E state - 1 means busy", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_e_wr2clear", "addr": 12809, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 521, "size": 0.125, "fields": [{"name": "val", "description": "Write 1 to clear mutex E", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_f", "addr": 12810, "access": "read-only-enable", "description": "TBD", "busID": -1, "memType": "Config", "offset": 522, "size": 0.125, "fields": [{"name": "val", "description": "mutex F state - 1 means busy", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_f_wr2clear", "addr": 12811, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 523, "size": 0.125, "fields": [{"name": "val", "description": "Write 1 to clear mutex F", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_g", "addr": 12812, "access": "read-only-enable", "description": "TBD", "busID": -1, "memType": "Config", "offset": 524, "size": 0.125, "fields": [{"name": "val", "description": "mutex G state - 1 means busy", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_g_wr2clear", "addr": 12813, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 525, "size": 0.125, "fields": [{"name": "val", "description": "Write 1 to clear mutex G", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_h", "addr": 12814, "access": "read-only-enable", "description": "TBD", "busID": -1, "memType": "Config", "offset": 526, "size": 0.125, "fields": [{"name": "val", "description": "mutex H state - 1 means busy", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_mutex_h_wr2clear", "addr": 12815, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 527, "size": 0.125, "fields": [{"name": "val", "description": "Write 1 to clear mutex H", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_apb_0", "addr": 12816, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 528, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_apb_1", "addr": 12817, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 529, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_apb_2", "addr": 12818, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 530, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_0", "addr": 12819, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 531, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_1", "addr": 12820, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 532, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_2", "addr": 12821, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 533, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_3", "addr": 12822, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 534, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_4", "addr": 12823, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 535, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_5", "addr": 12824, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 536, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_6", "addr": 12825, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 537, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_7", "addr": 12826, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 538, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_8", "addr": 12827, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 539, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_9", "addr": 12828, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 540, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_10", "addr": 12829, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 541, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_11", "addr": 12830, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 542, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_12", "addr": 12831, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 543, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_13", "addr": 12832, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 544, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_14", "addr": 12833, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 545, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_15", "addr": 12834, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 546, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_16", "addr": 12835, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 547, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_17", "addr": 12836, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 548, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_18", "addr": 12837, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 549, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_19", "addr": 12838, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 550, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_20", "addr": 12839, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 551, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_21", "addr": 12840, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 552, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_22", "addr": 12841, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 553, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_23", "addr": 12842, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 554, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_24", "addr": 12843, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 555, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_25", "addr": 12844, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 556, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_26", "addr": 12845, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 557, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_27", "addr": 12846, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 558, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_28", "addr": 12847, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 559, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_29", "addr": 12848, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 560, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_30", "addr": 12849, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 561, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_addr_31", "addr": 12850, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 562, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_seq_status", "addr": 12851, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 563, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_rxmem_0", "addr": 12852, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 564, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_rxmem_1", "addr": 12853, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 565, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_rxmem_2", "addr": 12854, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 566, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_0", "addr": 12855, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 567, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_1", "addr": 12856, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 568, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_2", "addr": 12857, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 569, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_prog_0", "addr": 12858, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 570, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_prog_1", "addr": 12859, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 571, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_prog_2", "addr": 12860, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 572, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_src_0", "addr": 12861, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 573, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_src_1", "addr": 12862, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 574, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 10, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_dst_0", "addr": 12863, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 575, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_dst_1", "addr": 12864, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 576, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 10, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_condition_0", "addr": 12865, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 577, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_condition_1", "addr": 12866, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 578, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_condition_2", "addr": 12867, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 579, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_wait_cntr_0", "addr": 12868, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 580, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_wait_cntr_1", "addr": 12869, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 581, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_stack_ptr_0", "addr": 12870, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 582, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_ptr_0", "addr": 12871, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 583, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_ptr_1", "addr": 12872, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 584, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_0", "addr": 12873, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 585, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_1", "addr": 12874, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 586, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_2", "addr": 12875, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 587, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_3", "addr": 12876, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 588, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_4", "addr": 12877, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 589, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_5", "addr": 12878, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 590, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_6", "addr": 12879, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 591, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_7", "addr": 12880, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 592, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_8", "addr": 12881, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 593, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_9", "addr": 12882, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 594, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_10", "addr": 12883, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 595, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_11", "addr": 12884, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 596, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_12", "addr": 12885, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 597, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_13", "addr": 12886, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 598, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_14", "addr": 12887, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 599, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_15", "addr": 12888, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 600, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_16", "addr": 12889, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 601, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_17", "addr": 12890, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 602, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_18", "addr": 12891, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 603, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_19", "addr": 12892, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 604, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_20", "addr": 12893, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 605, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_21", "addr": 12894, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 606, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_22", "addr": 12895, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 607, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_23", "addr": 12896, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 608, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_24", "addr": 12897, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 609, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_25", "addr": 12898, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 610, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_26", "addr": 12899, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 611, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_27", "addr": 12900, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 612, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_28", "addr": 12901, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 613, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_29", "addr": 12902, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 614, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_30", "addr": 12903, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 615, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_param_stack_addr_31", "addr": 12904, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 616, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_r0_7_write_0", "addr": 12905, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 617, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_r0_7_write_1", "addr": 12906, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 618, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_r0_7_write_2", "addr": 12907, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 619, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_r0_7_write_3", "addr": 12908, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 620, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_r0_7_write_4", "addr": 12909, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 621, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_r0_7_write_5", "addr": 12910, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 622, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_r0_7_write_6", "addr": 12911, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 623, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_r0_7_write_7", "addr": 12912, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 624, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_r0_7_write_8", "addr": 12913, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 625, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_r0_7_write_9", "addr": 12914, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 626, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_r0_7_write_10", "addr": 12915, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 627, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_r0_7_write_11", "addr": 12916, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 628, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_r0_7_write_12", "addr": 12917, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 629, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_deb_0", "addr": 12918, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 630, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_deb_1", "addr": 12919, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 631, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "seq_fi_match_deb_2", "addr": 12920, "access": "read-write", "description": "TBD", "busID": -1, "memType": "Config", "offset": 632, "size": 2.0, "fields": [{"name": "val", "description": "Fault injection for DCLS compare", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}]}], "RF1": [{"name": "ADCMUX_EN0", "addr": 20528, "access": "rw", "description": "Enables ADCMUX inputs", "busID": "4", "memType": "RF1", "offset": 0, "size": 2, "fields": [{"name": "Sel_0", "description": "Selects input of 3-1 MUX #0", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_1", "description": "Selects input of 3-1 MUX #1", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_2", "description": "Selects input of 3-1 MUX #2", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_3", "description": "Selects input of 3-1 MUX #3", "bitOffset": 6, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_4", "description": "Selects input of 3-1 MUX #4", "bitOffset": 8, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_5", "description": "Selects input of 3-1 MUX #5", "bitOffset": 10, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_6", "description": "Selects input of 3-1 MUX #6", "bitOffset": 12, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_7", "description": "Selects input of 3-1 MUX #7", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "ADCMUX_EN1", "addr": 20529, "access": "rw", "description": "Enables ADCMUX inputs", "busID": "4", "memType": "RF1", "offset": 1, "size": 2, "fields": [{"name": "Sel_0", "description": "Selects input of 3-1 MUX #8", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_1", "description": "Selects input of 3-1 MUX #9", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_2", "description": "Selects input of 3-1 MUX #10", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_3", "description": "Selects input of 3-1 MUX #11", "bitOffset": 6, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_4", "description": "Selects input of 3-1 MUX #12", "bitOffset": 8, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_5", "description": "Selects input of 3-1 MUX #13", "bitOffset": 10, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_6", "description": "Selects input of 3-1 MUX #14", "bitOffset": 12, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_7", "description": "Selects input of 3-1 MUX #15", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "ADCMUX_EN2", "addr": 20530, "access": "rw", "description": "Enables ADCMUX inputs", "busID": "4", "memType": "RF1", "offset": 2, "size": 2, "fields": [{"name": "Sel_0", "description": "Selects input of 3-1 MUX #16", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_1", "description": "Selects input of 3-1 MUX #17", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_2", "description": "Selects input of 3-1 MUX #18", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_3", "description": "Selects input of 3-1 MUX #19", "bitOffset": 6, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_4", "description": "Selects input of 3-1 MUX #20", "bitOffset": 8, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_5", "description": "Selects input of 3-1 MUX #21", "bitOffset": 10, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_6", "description": "Selects input of 3-1 MUX #22", "bitOffset": 12, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "Sel_7", "description": "Selects input of 3-1 MUX #23", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "ADCMUX_AUXMUX", "addr": 20531, "access": "rw", "description": "Enables auxilary mux (AUXMUX) inputs", "busID": "4", "memType": "RF1", "offset": 3, "size": 2, "fields": [{"name": "temp_sen0p_adc_en", "description": "Selects tempsens0p voltge to ADC port 11p", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "temp_sen0n_adc_en", "description": "Selects tempsens0n voltge to ADC port 11m", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "temp_sen1p_adc_en", "description": "Selects tempsens1p voltge to ADC port 11p", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "temp_sen1n_adc_en", "description": "Selects tempsens1n voltge to ADC port 11m", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "fg_mux1_p_adc_en", "description": "Selects fgmux1_p voltge to ADC port 11p", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "fg_mux1_n_adc_en", "description": "Selects fgmux1_n voltge to ADC port 11m", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "fg_mux0_p_adc_en", "description": "Selects fgmux0_p voltge to ADC port 11p", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "fg_mux0_n_adc_en", "description": "Selects fgmux0_n voltge to ADC port 11m", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "Input_from_6_to_11", "description": "All signals from input 6 thru 11 to ADC port 23p and m", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "temp_sen0n_adc_en_spare", "description": "Selects tempsens0n voltage to  input 4 (bit 4 must be enabled to access signals 6 thru 11)", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "temp_sen1n_adc_en_spare", "description": "Selects tempsens1n voltage to  input 4 (bit 4 must be enabled to access signals 6 thru 11)", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "refin_adc_en", "description": "Selects VCM voltage to  input 4 (bit 4 must be enabled to access signals 6 thru 11)", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "ADMUX_STATUS", "addr": 20535, "access": "ro", "description": "", "busID": "4", "memType": "RF1", "offset": 7, "size": 2, "fields": [{"name": "pll_ldoready", "description": "Indicator from PLL LDO - Once the LDO reaches its output voltage", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vco_ldoready", "description": "Indicator from VCO LDO and mmd LDO - Once the LDO reaches its output voltage", "bitOffset": 1, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_lock_detect", "description": "PLL0 Lock Detector - If PLL is locked this bit is high", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 4, "bitWidth": 12, "defaultValue": 0, "enumValues": []}]}, {"name": "LOGENS_BIAS_ENABLE", "addr": 20512, "access": "rw", "description": "", "busID": "4", "memType": "RF1", "offset": 0, "size": 2, "fields": [{"name": "txbb_filt_en", "description": "Enables currents to TXBB Filters 1-4", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "txbb_v2i_en", "description": "Enables currents to V2I converters 1-4", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reffilt0_en", "description": "Enables currents to REF Filter in LOGEN0", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reffilt1_en", "description": "Enables currents to REF Filter in LOGEN1", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "hbmod0_en", "description": "Enables currents to HBMOD in LOGEN0", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "hbmod1_en", "description": "Enables currents to HBMOD in LOGEN1", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "lbmod0_en", "description": "Enables currents to LBMOD in LOGEN0", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "lbmod1_en", "description": "Enables currents to LBMOD in LOGEN1", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "LOGENS_PLLS_BIAS_EN", "addr": 20513, "access": "rw", "description": "", "busID": "4", "memType": "RF1", "offset": 1, "size": 2, "fields": [{"name": "iref0_en", "description": "Enables bias currents to the PLL REF in LOGEN0", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "iref1_en", "description": "Enables bias currents to the PLL REF in LOGEN1", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "mmd0_en", "description": "Enables bias currents to the MMD in LOGEN0", "bitOffset": 8, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "mmd1_en", "description": "Enables bias currents to the MMD in LOGEN1", "bitOffset": 10, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "vcob0_en", "description": "Enables bias currents to the VCO block in LOGEN0", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vcob1_en", "description": "Enables bias currents to the VCO block in LOGEN1", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "BIAS_EN_CONFG", "addr": 20515, "access": "rw", "description": "CTRL and main enable", "busID": "4", "memType": "RF1", "offset": 3, "size": 2, "fields": [{"name": "logen_bias_en", "description": "Enables LOGEN_BIAS", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "logen_ptat_ctrl", "description": "Programming of the PTAT core", "bitOffset": 1, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "logen_ctat_ctrl", "description": "Programming of the CTAT core", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tsens0_en", "description": "Enables the temperature sensor 0", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tsens1_en", "description": "Enables the temperature sensor 1", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rccal_en", "description": "Enables bias current for the RCCAL", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "lvds_en", "description": "Enables current for the LVDS interface of the XO (for slave operation)", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vcob_ctrl", "description": "VCO Block current control", "bitOffset": 9, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "mod_ctrl", "description": "Modulator current bias control", "bitOffset": 11, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 13, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "CHIP_ID", "addr": 20519, "access": "ro", "description": "Chip Id", "busID": "4", "memType": "RF1", "offset": 7, "size": 2, "fields": [{"name": "id", "description": "HASH(0x2d503d0)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "Chirp_Freq_step_0", "addr": 20576, "access": "rw", "description": "Chirp frequency step", "busID": "4", "memType": "RF1", "offset": 0, "size": 2, "fields": [{"name": "freq_step_frac_l", "description": "Chirp frequensy step", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "Chirp_Freq_step_1", "addr": 20577, "access": "rw", "description": "Chirp frequency step", "busID": "4", "memType": "RF1", "offset": 1, "size": 2, "fields": [{"name": "freq_step_frac_h", "description": "Chirp frequency step", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "freq_step_int", "description": "Chirp frequency step", "bitOffset": 5, "bitWidth": 10, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Chirp_Num_steps_0", "addr": 20578, "access": "rw", "description": "Chirp num step", "busID": "4", "memType": "RF1", "offset": 2, "size": 2, "fields": [{"name": "num_steps", "description": "Number of clock cycles for the chirp", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "Chirp_Num_steps_1", "addr": 20579, "access": "rw", "description": "Chirp num step", "busID": "4", "memType": "RF1", "offset": 3, "size": 2, "fields": [{"name": "num_steps", "description": "Number of clock cycles for the chirp", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "Lock_detect_on", "addr": 20592, "access": "rw", "description": "Lock detect ON hysteresis", "busID": "4", "memType": "RF1", "offset": 0, "size": 2, "fields": [{"name": "lock_detect_num_on", "description": "Lock detect ON hysteresis", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "Lock_detect_off", "addr": 20593, "access": "rw", "description": "Lock detect OFF hysteresis", "busID": "4", "memType": "RF1", "offset": 1, "size": 2, "fields": [{"name": "lock_detect_num_off", "description": "HASH(0x2e33dd8)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "Clk_sel", "addr": 20594, "access": "rw", "description": "Clock select", "busID": "4", "memType": "RF1", "offset": 2, "size": 2, "fields": [{"name": "clk_sel", "description": "Select clock input (from MMD)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "Shift_dsm", "addr": 20595, "access": "rw", "description": "Sigma-delta modulator bit shift", "busID": "4", "memType": "RF1", "offset": 3, "size": 2, "fields": [{"name": "shift_dsm", "description": "Shift the bits that SDM operates on", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 14, "defaultValue": 0, "enumValues": []}]}, {"name": "K_word_l", "addr": 20608, "access": "rw", "description": "K word", "busID": "4", "memType": "RF1", "offset": 0, "size": 2, "fields": [{"name": "pll_k_word_l", "description": "SD fractional word", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "K_word_h", "addr": 20609, "access": "rw", "description": "K word", "busID": "4", "memType": "RF1", "offset": 1, "size": 2, "fields": [{"name": "pll_k_word_h", "description": "SD fractional word", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 5, "bitWidth": 11, "defaultValue": 0, "enumValues": []}]}, {"name": "Pgm_word", "addr": 20610, "access": "rw", "description": "Pgm word", "busID": "4", "memType": "RF1", "offset": 2, "size": 2, "fields": [{"name": "pll_pgm_word", "description": "MMD division word", "bitOffset": 0, "bitWidth": 10, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 10, "bitWidth": 6, "defaultValue": 0, "enumValues": []}]}, {"name": "SD_CFG", "addr": 20611, "access": "rw", "description": "SD config", "busID": "4", "memType": "RF1", "offset": 3, "size": 2, "fields": [{"name": "pll_sd_nreset", "description": "HASH(0x2cf6a08)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_sd_en", "description": "HASH(0x2ed2130)", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_sd_filter", "description": "HASH(0x2e9c2a8)", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "lock_detect_rstn_unsynced", "description": "HASH(0x2e5acd0)", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 5, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "reserved_2", "description": "Automatically added to fill undeclared bits", "bitOffset": 9, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "reserved_3", "description": "Automatically added to fill undeclared bits", "bitOffset": 13, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "LD_STATUS", "addr": 20615, "access": "ro", "description": "Lock detect status", "busID": "4", "memType": "RF1", "offset": 7, "size": 2, "fields": [{"name": "pll_lock_detect", "description": "Lock detect", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "Chirp_Freq_step_0", "addr": 20656, "access": "rw", "description": "Chirp frequency step", "busID": "4", "memType": "RF1", "offset": 0, "size": 2, "fields": [{"name": "freq_step_frac_l", "description": "Chirp frequensy step", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "Chirp_Freq_step_1", "addr": 20657, "access": "rw", "description": "Chirp frequency step", "busID": "4", "memType": "RF1", "offset": 1, "size": 2, "fields": [{"name": "freq_step_frac_h", "description": "Chirp frequency step", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "freq_step_int", "description": "Chirp frequency step", "bitOffset": 5, "bitWidth": 10, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Chirp_Num_steps_0", "addr": 20658, "access": "rw", "description": "Chirp num step", "busID": "4", "memType": "RF1", "offset": 2, "size": 2, "fields": [{"name": "num_steps", "description": "Number of clock cycles for the chirp", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "Chirp_Num_steps_1", "addr": 20659, "access": "rw", "description": "Chirp num step", "busID": "4", "memType": "RF1", "offset": 3, "size": 2, "fields": [{"name": "num_steps", "description": "Number of clock cycles for the chirp", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "Lock_detect_on", "addr": 20672, "access": "rw", "description": "Lock detect ON hysteresis", "busID": "4", "memType": "RF1", "offset": 0, "size": 2, "fields": [{"name": "lock_detect_num_on", "description": "Lock detect ON hysteresis", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "Lock_detect_off", "addr": 20673, "access": "rw", "description": "Lock detect OFF hysteresis", "busID": "4", "memType": "RF1", "offset": 1, "size": 2, "fields": [{"name": "lock_detect_num_off", "description": "HASH(0x2e8d4c8)", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "Clk_sel", "addr": 20674, "access": "rw", "description": "Clock select", "busID": "4", "memType": "RF1", "offset": 2, "size": 2, "fields": [{"name": "clk_sel", "description": "Select clock input (from MMD)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "Shift_dsm", "addr": 20675, "access": "rw", "description": "Sigma-delta modulator bit shift", "busID": "4", "memType": "RF1", "offset": 3, "size": 2, "fields": [{"name": "shift_dsm", "description": "Shift the bits that SDM operates on", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 14, "defaultValue": 0, "enumValues": []}]}, {"name": "K_word_l", "addr": 20688, "access": "rw", "description": "K word", "busID": "4", "memType": "RF1", "offset": 0, "size": 2, "fields": [{"name": "pll_k_word_l", "description": "SD fractional word", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "K_word_h", "addr": 20689, "access": "rw", "description": "K word", "busID": "4", "memType": "RF1", "offset": 1, "size": 2, "fields": [{"name": "pll_k_word_h", "description": "SD fractional word", "bitOffset": 0, "bitWidth": 5, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 5, "bitWidth": 11, "defaultValue": 0, "enumValues": []}]}, {"name": "Pgm_word", "addr": 20690, "access": "rw", "description": "Pgm word", "busID": "4", "memType": "RF1", "offset": 2, "size": 2, "fields": [{"name": "pll_pgm_word", "description": "MMD division word", "bitOffset": 0, "bitWidth": 10, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 10, "bitWidth": 6, "defaultValue": 0, "enumValues": []}]}, {"name": "SD_CFG", "addr": 20691, "access": "rw", "description": "SD config", "busID": "4", "memType": "RF1", "offset": 3, "size": 2, "fields": [{"name": "pll_sd_nreset", "description": "HASH(0x2f020d0)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_sd_en", "description": "HASH(0x2d79720)", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_sd_filter", "description": "HASH(0x2d89710)", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "lock_detect_rstn_unsynced", "description": "HASH(0x2d16540)", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 5, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "reserved_2", "description": "Automatically added to fill undeclared bits", "bitOffset": 9, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "reserved_3", "description": "Automatically added to fill undeclared bits", "bitOffset": 13, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "LD_STATUS", "addr": 20695, "access": "ro", "description": "Lock detect status", "busID": "4", "memType": "RF1", "offset": 7, "size": 2, "fields": [{"name": "pll_lock_detect", "description": "Lock detect", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 15, "defaultValue": 0, "enumValues": []}]}, {"name": "LOGEN_PLL_EN", "addr": 20544, "access": "rw", "description": "PLL LDOs Enable and Config", "busID": "4", "memType": "RF1", "offset": 0, "size": 2, "fields": [{"name": "pll_ldo_en", "description": "PLL LDO enable signal", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_ldo_ctrl", "description": "Output voltage programming of LDO for PLL", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_ldo_byp", "description": "PLL LDO bypass enable  - used only for test and if there is any need to apply an external voltage to the PLL (in case of LDO malfunctioning)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prescmmd_vco_pll_bg_en", "description": "Enables bandgap for LOGEN", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prescmmd_ldo_en", "description": "Enables the VCO LDO", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prescmmd_ldo_ctrl", "description": "Output voltage programming of LDO for VCO", "bitOffset": 9, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "prescmmd_ldo_byp", "description": "VCO LDO bypass enable  - used only for test and if there is any need to apply an external voltage to the PLL (in case of LDO malfunctioning)", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vco_ldo_en", "description": "Enables the LDO which supplies_ MB MMD", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vco_ldo_ctrl", "description": "Output voltage programming of LDO", "bitOffset": 13, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "vco_ldo_byp", "description": "LDO bypass enable  - used only for test and if there is any need to apply an external voltage to the PLL (in case of LDO malfunctioning). Requires LOGEN_ldo_en = 1", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "PLL_LPF", "addr": 20545, "access": "rw", "description": "PLL Loop filter config", "busID": "4", "memType": "RF1", "offset": 1, "size": 2, "fields": [{"name": "pll_lf_bw", "description": "Bandwidth control of the PLL (changing the loopfilter cutoff for optimal integrated phase noise). A separate table with suggested PLL loop bandwidth as a function of frequency will be given.", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "pll_csw0", "description": "Set cap switches for capbank 0", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_csw1", "description": "Set cap switches for capbank 1", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_csw2", "description": "Set cap switches for capbank 2", "bitOffset": 7, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_csw3", "description": "Set cap switches for capbank 3", "bitOffset": 9, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_csw4", "description": "Set cap switches for capbank 4", "bitOffset": 11, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_csw5", "description": "Set cap switches for capbank 5", "bitOffset": 13, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_3rdpole_inactive", "description": "option 1  disconnect 3rd pole in loop filter", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "LOGEN_PDCP", "addr": 20546, "access": "rw", "description": "PLL PDCP config", "busID": "4", "memType": "RF1", "offset": 2, "size": 2, "fields": [{"name": "pll_C3rdpole", "description": "HASH(0x2d78048)", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_R3rdpole", "description": "HASH(0x2e21710)", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_biasFilter", "description": "HASH(0x2e1d358)", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_ldet_td", "description": "HASH(0x2f114e8)", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_bwboost", "description": "Enables the boost PLL bandwidth for fast locking - this feature is used in VCO calibration phase or during a RX to TX turn around. It boosts the PLL loop-filter bandwidth and allows for a quicker lock-in time.", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_cp_pulsew", "description": "Programming of the PLL charge pump current pulse width", "bitOffset": 8, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_cp_bias", "description": "Programming of the charge pump current in PLL", "bitOffset": 10, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_pdin_sel", "description": "HASH(0x2edb8e8)", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_Ioffset", "description": "CP current offset for frac-N mode", "bitOffset": 13, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "LOGEN_STATUS", "addr": 20551, "access": "ro", "description": "", "busID": "4", "memType": "RF1", "offset": 7, "size": 2, "fields": [{"name": "pll_ldoready", "description": "Indicator from PLL LDO - Once the LDO reaches its output voltage", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_cal_compP", "description": "VCO calibration high detector", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_cal_compN", "description": "VCO calibration low detector", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prescmmd_ldoready", "description": "Indicator from Prescaler/MMD LDO - Once the LDO reaches its output voltage", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vco_ldoready", "description": "Indicator from VCO LDO - Once the LDO reaches its output voltage", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "ldo_2V5_ready", "description": "Indicator from 2.5V LDO - Once the LDO reaches its output voltage", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 6, "bitWidth": 9, "defaultValue": 0, "enumValues": []}, {"name": "vgood", "description": "combined vgood for 2.5V LDO 3.3V", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "sY_VSOURCE", "addr": 20547, "access": "RF", "description": "", "busID": "1", "memType": "RF1", "offset": 308, "size": 2, "fields": [{"name": "bg_sply_sel", "description": "LOGEN 3.3V bandgap supply select  0=3.3V '1' improves psrr", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "bg_3v3_tst_en", "description": "LOGEN 3.3V bandgap test enable", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "ldo_2v5_tst_en", "description": "LOGEN 2.5V LDO test enable", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "ldo_2v5_en", "description": "LOGEN 2.5V LDO enable  Normal operation = 1", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "ldo_2v5_ctrl", "description": "LOGEN 2.5V LDO control   01=2.1V", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "bg_3v3_en", "description": "LOGEN 3.3V bandgap enable", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "PLL_and_FGMUX_EN", "addr": 20560, "access": "rw", "description": "PLL ", "busID": "4", "memType": "RF1", "offset": 0, "size": 2, "fields": [{"name": "pll_en", "description": "Enables the PLL", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vco_en", "description": "enables VCO based on vco_sel", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "en_presc_mmd", "description": "Enables first div/presc and recovering ampl (before presc) for LB and mmd", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "enM1_HB", "description": "Modulator Enable for RX HB", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "enM2_HB", "description": "Modulator Enable for TX HB", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "en_buf_HB", "description": "Enables recovering ampl (before presc)  and poliphase amp", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_vcoc_en", "description": "Enable signal for the vco cal analog part", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_pretune_en", "description": "Enable signal for the pretune", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prescmmd_ldo_tst_en", "description": "Enables prescmmd LDO voltage in LOGEN test mux (FG mux)", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vco_ldo_tst_en", "description": "Enables VCO LDO voltage in LOGEN test mux (FG mux)", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_ldo_tst_en", "description": "Enables PLL LDO output test", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_bg_tst_en", "description": "Enables LOGEN bandgap voltage in LOGEN test mux (FG mux)", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_vtune_testen", "description": "Enables PLL Vtune in LOGEN test mux (FG mux)", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 6, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "PLL_VCO_CFG", "addr": 20561, "access": "rw", "description": "PLL VCO CAL and MISC Config", "busID": "4", "memType": "RF1", "offset": 1, "size": 2, "fields": [{"name": "vco_sel", "description": "VCO selection ", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "pll_vcoc_val", "description": "selecting the capacitor in the cap bank", "bitOffset": 3, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "vtune_ctrl", "description": "shifting var bias volt for centrering kVCO", "bitOffset": 9, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_vcoc_lo_ctrl", "description": "Program the low-level threshold of the VCOCAL analog compare", "bitOffset": 12, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_vcoc_hi_ctrl", "description": "Program the high-level threshold of the VCOCAL analog compare", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "PLL_REF_EN_CFG", "addr": 20562, "access": "rw", "description": "PLL REF EN and Config", "busID": "4", "memType": "RF1", "offset": 2, "size": 2, "fields": [{"name": "pll_ref_filt_en", "description": "Reference filter enable", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_ref_sel", "description": "Reference select", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "boost_BUF", "description": "HASH(0x2ea88f0)", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "SRF_b", "description": "HASH(0x2d501f0)", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vboffs_ovr", "description": "HASH(0x2dd14e8)", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "fhi_ovr", "description": "HASH(0x2d11e00)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rext_dig", "description": "DAC reference resistor", "bitOffset": 6, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "en_EXTHB", "description": "External HB  enable", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_pretune_ictrl", "description": "Pretune bias current control", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 9, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "prescmmd_ldo_sensebyp", "description": "Bypasses Prescaler/mmd LDO sense loop (in case of stability issues)", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "PLL_MUX_CFG", "addr": 20563, "access": "rw", "description": "PLL TMUX", "busID": "4", "memType": "RF1", "offset": 3, "size": 2, "fields": [{"name": "pllmux0_seln", "description": "Control of the internal LOGEN test-mux - negative output ", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "pllmux0_selp", "description": "Control of the internal LOGEN test-mux - positive output ", "bitOffset": 3, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "pllmux1_seln", "description": "Control of the internal LOGEN test-mux  1- negative output ", "bitOffset": 6, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "pllmux1_selp", "description": "Control of the internal LOGEN test-mux 1 - positive output ", "bitOffset": 9, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "pllmux2_sel", "description": "Control of the internal LOGEN test-mux 2", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "LOGEN_PLL_EN", "addr": 20624, "access": "rw", "description": "PLL LDOs Enable and Config", "busID": "4", "memType": "RF1", "offset": 0, "size": 2, "fields": [{"name": "pll_ldo_en", "description": "PLL LDO enable signal", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_ldo_ctrl", "description": "Output voltage programming of LDO for PLL", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_ldo_byp", "description": "PLL LDO bypass enable  - used only for test and if there is any need to apply an external voltage to the PLL (in case of LDO malfunctioning)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prescmmd_vco_pll_bg_en", "description": "Enables bandgap for LOGEN", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prescmmd_ldo_en", "description": "Enables the VCO LDO", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prescmmd_ldo_ctrl", "description": "Output voltage programming of LDO for VCO", "bitOffset": 9, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "prescmmd_ldo_byp", "description": "VCO LDO bypass enable  - used only for test and if there is any need to apply an external voltage to the PLL (in case of LDO malfunctioning)", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vco_ldo_en", "description": "Enables the LDO which supplies_ MB MMD", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vco_ldo_ctrl", "description": "Output voltage programming of LDO", "bitOffset": 13, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "vco_ldo_byp", "description": "LDO bypass enable  - used only for test and if there is any need to apply an external voltage to the PLL (in case of LDO malfunctioning). Requires LOGEN_ldo_en = 1", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "PLL_LPF", "addr": 20625, "access": "rw", "description": "PLL Loop filter config", "busID": "4", "memType": "RF1", "offset": 1, "size": 2, "fields": [{"name": "pll_lf_bw", "description": "Bandwidth control of the PLL (changing the loopfilter cutoff for optimal integrated phase noise). A separate table with suggested PLL loop bandwidth as a function of frequency will be given.", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "pll_csw0", "description": "Set cap switches for capbank 0", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_csw1", "description": "Set cap switches for capbank 1", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_csw2", "description": "Set cap switches for capbank 2", "bitOffset": 7, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_csw3", "description": "Set cap switches for capbank 3", "bitOffset": 9, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_csw4", "description": "Set cap switches for capbank 4", "bitOffset": 11, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_csw5", "description": "Set cap switches for capbank 5", "bitOffset": 13, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_3rdpole_inactive", "description": "option 1  disconnect 3rd pole in loop filter", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "LOGEN_PDCP", "addr": 20626, "access": "rw", "description": "PLL PDCP config", "busID": "4", "memType": "RF1", "offset": 2, "size": 2, "fields": [{"name": "pll_C3rdpole", "description": "HASH(0x2dcfc88)", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_R3rdpole", "description": "HASH(0x2d4e2e8)", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_biasFilter", "description": "HASH(0x2efca48)", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_ldet_td", "description": "HASH(0x2ee84d0)", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_bwboost", "description": "Enables the boost PLL bandwidth for fast locking - this feature is used in VCO calibration phase or during a RX to TX turn around. It boosts the PLL loop-filter bandwidth and allows for a quicker lock-in time.", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_cp_pulsew", "description": "Programming of the PLL charge pump current pulse width", "bitOffset": 8, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_cp_bias", "description": "Programming of the charge pump current in PLL", "bitOffset": 10, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_pdin_sel", "description": "HASH(0x2d45980)", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_Ioffset", "description": "CP current offset for frac-N mode", "bitOffset": 13, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "LOGEN_STATUS", "addr": 20631, "access": "ro", "description": "", "busID": "4", "memType": "RF1", "offset": 7, "size": 2, "fields": [{"name": "pll_ldoready", "description": "Indicator from PLL LDO - Once the LDO reaches its output voltage", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_cal_compP", "description": "VCO calibration high detector", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_cal_compN", "description": "VCO calibration low detector", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prescmmd_ldoready", "description": "Indicator from Prescaler/MMD LDO - Once the LDO reaches its output voltage", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vco_ldoready", "description": "Indicator from VCO LDO - Once the LDO reaches its output voltage", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "ldo_2V5_ready", "description": "Indicator from 2.5V LDO - Once the LDO reaches its output voltage", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 6, "bitWidth": 9, "defaultValue": 0, "enumValues": []}, {"name": "vgood", "description": "combined vgood for 2.5V LDO 3.3V", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "sY_VSOURCE", "addr": 20627, "access": "RF", "description": "", "busID": "1", "memType": "RF1", "offset": 660, "size": 2, "fields": [{"name": "bg_sply_sel", "description": "LOGEN 3.3V bandgap supply select  0=3.3V '1' improves psrr", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "bg_3v3_tst_en", "description": "LOGEN 3.3V bandgap test enable", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "ldo_2v5_tst_en", "description": "LOGEN 2.5V LDO test enable", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "ldo_2v5_en", "description": "LOGEN 2.5V LDO enable  Normal operation = 1", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "ldo_2v5_ctrl", "description": "LOGEN 2.5V LDO control   01=2.1V", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "bg_3v3_en", "description": "LOGEN 3.3V bandgap enable", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "PLL_and_FGMUX_EN", "addr": 20640, "access": "rw", "description": "PLL ", "busID": "4", "memType": "RF1", "offset": 0, "size": 2, "fields": [{"name": "pll_en", "description": "Enables the PLL", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vco_en", "description": "enables VCO based on vco_sel", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "en_presc_mmd", "description": "Enables first div/presc and recovering ampl (before presc) for LB and mmd", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "enM1_HB", "description": "Modulator Enable for RX HB", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "enM2_HB", "description": "Modulator Enable for TX HB", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "en_buf_HB", "description": "Enables recovering ampl (before presc)  and poliphase amp", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_vcoc_en", "description": "Enable signal for the vco cal analog part", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_pretune_en", "description": "Enable signal for the pretune", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "prescmmd_ldo_tst_en", "description": "Enables prescmmd LDO voltage in LOGEN test mux (FG mux)", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vco_ldo_tst_en", "description": "Enables VCO LDO voltage in LOGEN test mux (FG mux)", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_ldo_tst_en", "description": "Enables PLL LDO output test", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_bg_tst_en", "description": "Enables LOGEN bandgap voltage in LOGEN test mux (FG mux)", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_vtune_testen", "description": "Enables PLL Vtune in LOGEN test mux (FG mux)", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 6, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "PLL_VCO_CFG", "addr": 20641, "access": "rw", "description": "PLL VCO CAL and MISC Config", "busID": "4", "memType": "RF1", "offset": 1, "size": 2, "fields": [{"name": "vco_sel", "description": "VCO selection ", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "pll_vcoc_val", "description": "selecting the capacitor in the cap bank", "bitOffset": 3, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "vtune_ctrl", "description": "shifting var bias volt for centrering kVCO", "bitOffset": 9, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_vcoc_lo_ctrl", "description": "Program the low-level threshold of the VCOCAL analog compare", "bitOffset": 12, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "pll_vcoc_hi_ctrl", "description": "Program the high-level threshold of the VCOCAL analog compare", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "PLL_REF_EN_CFG", "addr": 20642, "access": "rw", "description": "PLL REF EN and Config", "busID": "4", "memType": "RF1", "offset": 2, "size": 2, "fields": [{"name": "pll_ref_filt_en", "description": "Reference filter enable", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_ref_sel", "description": "Reference select", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "boost_BUF", "description": "HASH(0x2cdcc48)", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "SRF_b", "description": "HASH(0x2ebced8)", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vboffs_ovr", "description": "HASH(0x2cf6cd8)", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "fhi_ovr", "description": "HASH(0x290bc48)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rext_dig", "description": "DAC reference resistor", "bitOffset": 6, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "en_EXTHB", "description": "External HB  enable", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_pretune_ictrl", "description": "Pretune bias current control", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 9, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "prescmmd_ldo_sensebyp", "description": "Bypasses Prescaler/mmd LDO sense loop (in case of stability issues)", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "PLL_MUX_CFG", "addr": 20643, "access": "rw", "description": "PLL TMUX", "busID": "4", "memType": "RF1", "offset": 3, "size": 2, "fields": [{"name": "pllmux0_seln", "description": "Control of the internal LOGEN test-mux - negative output ", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "pllmux0_selp", "description": "Control of the internal LOGEN test-mux - positive output ", "bitOffset": 3, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "pllmux1_seln", "description": "Control of the internal LOGEN test-mux  1- negative output ", "bitOffset": 6, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "pllmux1_selp", "description": "Control of the internal LOGEN test-mux 1 - positive output ", "bitOffset": 9, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "pllmux2_sel", "description": "Control of the internal LOGEN test-mux 2", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "XO_CFG0", "addr": 20480, "access": "rw", "description": "XO configuration", "busID": "4", "memType": "RF1", "offset": 0, "size": 2, "fields": [{"name": "xo_buff_mode_en", "description": "Run the master chip with external clock instead of the crystal - single ended input instead of a differential XTAL", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "xo_int_cap", "description": "Define wheather the XTAL cap is on-chip or off-chip on board. (it is the shunt capacitors of 8-9pF that is being controlled either being on-chip or externally off-chip).", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "xo_slave_en", "description": "Enable XO LVDS output to slave chip", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "xo_refdrv0", "description": "XO clk driver programmability. It is two buffer stages distributed alon the 40MHz path internally within RF section of the chip (i.e. The 40MHz clock that is routed to RFPLLs). These bits program the first buffers.", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "xo_refdrv1", "description": "XO clk driver programmability. It is two buffer stages distributed along the 40MHz path internally within RF section of the chip (i.e. The 40MHz clock that is routed to RFPLLs). These bits program the second buffers.", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "xo_slave_bias_ctrl", "description": "Drive bias programmability for the XO LVDS output to slave chip", "bitOffset": 7, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "xo_ldo_ctrl", "description": "Output voltage programming of LDO for XO", "bitOffset": 9, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "xo_ldo_tst_en", "description": "Enable XO LDO output voltage on analog test bus", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "xo_bg_tst_en", "description": "Enable XO bandgap voltage on analog test bus", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "osc_clk_off", "description": "Turn off the 40MHz clock which is used for the glitch-less mux at power up. Please note that this is a OFF signal", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "pll_clk_doubler", "description": "Enable the clock doubler for the PLL reference clock (used to improve the phase noise of RF PLLs", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "XO_TUNING", "addr": 20481, "access": "rw", "description": "XO PPM Tuning", "busID": "4", "memType": "RF1", "offset": 1, "size": 2, "fields": [{"name": "xo_cbank_ctrl", "description": "XO internal capacitor bank control for frequency fine-tuning", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "RCCAL", "addr": 20482, "access": "rw", "description": "RCCAL Configuration", "busID": "4", "memType": "RF1", "offset": 2, "size": 2, "fields": [{"name": "rccal_en", "description": "Enables the RCCAL", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rf_reset_n", "description": "RCCAL digital part reset signal (needs to be toggled everytime the chip has been power-up in order to define the state of flip-flops)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rccal_refclk_freq", "description": "RC calibration reference frequency programming. Sets internal division ratios", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rccal_force_en", "description": "Force rccal analog part enable", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rccal_forceclk_en", "description": "Force rccal clk enable", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rccal_tune", "description": "RC calibration Analog reference level adjustment", "bitOffset": 6, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "xo_pll_ref_nen_1_0", "description": "Enables XO output to PLL. Needed to be shut off when working with DAC as reference", "bitOffset": 9, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "XO_RCCAL_STATUS", "addr": 20487, "access": "ro", "description": "RC CAL and XO status", "busID": "4", "memType": "RF1", "offset": 7, "size": 2, "fields": [{"name": "rccal_ready", "description": "Indicator from RCCAL - bit will become high when the calibration is ready", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rccal_value", "description": "Calibration value from the RCCAL", "bitOffset": 1, "bitWidth": 5, "defaultValue": 0, "enumValues": []}, {"name": "xo_ldo_ready", "description": "XO LDO ready indicator signal", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "adc_iP_ldoreay", "description": "ADC LDO ready indicator signal", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "adc_iP_3V3", "description": "(ADC LDO 3.3V Voltage supply monitor signal)", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "dac_iP_ldoready", "description": "DAC LDO ready indicator signal", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "dac_iP_3V3", "description": "(DAC LDO 3.3V Voltage supply monitor signal)", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "BIAS_LOGEN0_1V3", "description": "(BIAS_LOGEN0 1.3V Voltage supply monitor signal)", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "BIAS_LOGEN1_1V3", "description": "(BIAS_LOGEN1 1.3V Voltage supply monitor signal)", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 13, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "vgood", "description": "combined vgood for XOLDO 3V3", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "iP_VSOURCE", "addr": 20483, "access": "RF", "description": "BPSK control", "busID": "1", "memType": "RF1", "offset": 6, "size": 2, "fields": [{"name": "adc_iP_bg_en", "description": "ADC LDO bandgap enable", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "adc_iP_ldo_en", "description": "ADC LDO enable", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "adc_iP_ctrl", "description": "ADC LDO control   00=2.5V", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "adc_iP_bgtest_en", "description": "", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "adc_iP_ldotest_en", "description": "", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "dac_iP_bg_en", "description": "", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "dac_iP_ldo_en", "description": "", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "dac_iP_ctrl", "description": "00=2.5V", "bitOffset": 8, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "dac_iP_bgtest_en", "description": "", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "dac_iP_ldotest_en", "description": "", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TXBB_LPF_CFG0", "addr": 20496, "access": "rw", "description": "TX BBLPF Ouput Selection", "busID": "4", "memType": "RF1", "offset": 0, "size": 2, "fields": [{"name": "txlpf0i_sel", "description": "Enables/selects the output transconductor stage driving the I/Q mixers. DAC0 - I", "bitOffset": 0, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "txlpf0q_sel", "description": "Enables/selects the output transconductor stage driving the I/Q mixers. DAC0 - Q", "bitOffset": 2, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "txlpf1i_sel", "description": "Enables/selects the output transconductor stage driving the I/Q mixers. DAC1 - I", "bitOffset": 4, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "txlpf1q_sel", "description": "Enables/selects the output transconductor stage driving the I/Q mixers. DAC1 - Q", "bitOffset": 6, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "TXBB_CFG1", "addr": 20497, "access": "rw", "description": "TX BBLPF Config", "busID": "4", "memType": "RF1", "offset": 1, "size": 2, "fields": [{"name": "bbmix_v2i", "description": "TX I/Q Mixer transconductor current programming", "bitOffset": 1, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "txlpf_cmctrl", "description": "Common mode voltage tuning of the TX LPF", "bitOffset": 3, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "txlpf0_en", "description": "LPF1 (I&Q) enable", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "txlpf1_en", "description": "LPF0 (I&Q) enable", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "txlpf_qctrl", "description": "Q control of high-Q bi-quad.", "bitOffset": 9, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "txlpf_ctune", "description": "Filter tuning", "bitOffset": 12, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_2", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TXBB_BYPASS", "addr": 20498, "access": "rw", "description": "", "busID": "4", "memType": "RF1", "offset": 2, "size": 2, "fields": [{"name": "iout0_dc", "description": "TX I/Q mixer DC offset (I0)", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "qout0_dc", "description": "TX I/Q mixer DC offset (Q0)", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "iout1_dc", "description": "TX I/Q mixer DC offset (I1)", "bitOffset": 8, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "qout1_dc", "description": "TX I/Q mixer DC offset (Q1)", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TXBB_STATUS", "addr": 20503, "access": "RF", "description": "TR Module Status", "busID": "1", "memType": "RF1", "offset": 70, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}, {"name": "vgood", "description": "vgood for TXBB 1.3V supply bump  1\tgood 0\tnot_good", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}], "RF2": [], "RF3": [{"name": "TR_BIASHB_EN0", "addr": 25024, "access": "rw", "description": "TR TX Bias currents", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "trhb_tx_en", "description": "Enables TX 100uA currents to TR modules 0 to 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_BIASHB_EN1", "addr": 25025, "access": "rw", "description": "TR TX and RX Bias currents", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "trhb_tx_en", "description": "Enables TX 100uA currents to TR modules 16-23", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": []}, {"name": "trhb_bb_en", "description": "Enables RX 25uA currents to TR modules 0-7", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_BIASHB_EN2", "addr": 25026, "access": "rw", "description": "TR RX Bias currents", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "trhb_bb_en", "description": "Enables RX 25uA currents to TR modules 8-23", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_BIASHB_EN3", "addr": 25027, "access": "rw", "description": "Bias CTRL and enable", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "trhb_bias_en", "description": "Enables TRHB0 BIAS block", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "trhb_ptat_ctrl", "description": "Programming of the PTAT core", "bitOffset": 1, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "trhb_ctat_ctrl", "description": "Programming of the CTAT core", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "trhb_x4_en", "description": "Enables bias current of the x4", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "trhb_multdrv_en", "description": "Enables bias currents for multiplier dirver", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "trhb_extamp_en", "description": "Enables bias currents for ext output amplifier", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "trhb_3split_en", "description": "Enables bias currents for the spliter to TR 12-23", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "trhb_hbdrv_en", "description": "Enables bias current for hb driver", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "trhb_lvds_en", "description": "Enables current for the LVDS interface of the BPSK", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_2", "description": "Automatically added to fill undeclared bits", "bitOffset": 13, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_BIASHB_STATUS", "addr": 25031, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}, {"name": "vgood", "description": "vgood for BIASHB0 1V3 supply bump", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_MB_EN_BPSK", "addr": 25040, "access": "rw", "description": "Controls MB and EXT enabling and bpsk", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "extamp_en", "description": "enable of EXT amp TX side", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "extamp_bpsk", "description": "bpsk toggle of EXT amp TX side", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_MB_PWR_FE", "addr": 25041, "access": "rw", "description": "Controls power on MB and EXT front end PAs", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "lo0_att_cntrl", "description": "Controls attenuator  on TX output 0  C0 feature", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "lo0_att_cntrl_en", "description": "Enables the attenuator on TX path between Distnet and TR for side modules  C0 feature", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "lo1_att_cntrl", "description": "Controls attenuator on TX output 1  C0 feature", "bitOffset": 4, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "lo1_att_cntrl_en", "description": "Enables the attenuator on TX path between Distnet and TR for top modules  C0 feature", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "center_att_cntrl", "description": "Controls attenuator on center of DISTNET  C0 feature", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "center_att_cntrl_en", "description": "Enables the attenuator on center of Distnet  C0 feature", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "lo0_fixed_cntrl", "description": "enables a fixed 12 dB attenuation on LO0  C0 feature", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "lo1_fixed_cntrl", "description": "enables a fixed 12 dB attenuation on LO1  C0 feature", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_MB_PWR_CENTER", "addr": 25042, "access": "rw", "description": "Controls power on MB and EXT center PAs", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "extamp_bias", "description": "Power control of EXT amp TX side", "bitOffset": 8, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "extamp_att_ctrl", "description": "Attenuation level control of EXT amp TX side", "bitOffset": 12, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "extamp_att_ctrl_en", "description": "enable Attenuation level control of EXT amp TX side", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_MB_SPLIT_SEL", "addr": 25043, "access": "rw", "description": "MB", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "extamp_cap_sel", "description": "External amp - capacitor selection (currently place holder )", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "Mult_driver_cap_sel", "description": "Multiplier driver  - capacitor selection ", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "f_3split_sel_1", "description": "HB TX path on or off", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "f_3split_sel_2", "description": "MB TX path on or off", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_2", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_STATUS", "addr": 25047, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": []}, {"name": "vm_pa1_cros", "description": "", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_pa0_cros", "description": "", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_pa_ded", "description": "", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_drv", "description": "", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_pa_cros", "description": "", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_mult", "description": "", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_pa1_ded", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_pa0_ded", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_HB_EN_BPSK", "addr": 25056, "access": "rw", "description": "Controls HB enabling and bpsk", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "mult_en_0", "description": "enabling the driver of the multiplier TX side", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "mult_en_1", "description": "enabling the 1st doubler of the multiplier TX side", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "mult_en_2", "description": "enabling the intermidiate stage of the multiplier TX side", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "mult_en_3", "description": "enabling the 2nd doubler of the multiplier TX side", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "mult_drv_att_ctrl_en", "description": "enable Attenuation level control of multiplier driver amp TX side", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "hbpa_ded_en", "description": "enabling the HB PA which feeds TX LO to TR0- TR23", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "hbpa_cros_en", "description": "enabling the HB PA which feeds TX LO to  TR24- TR47", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "hbpa0_cros_en", "description": "enabling the HB PA which feeds TR0- TR11 from an RX LO from the other half", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "hbpa1_cros_en", "description": "enabling the HB PA which feeds TR12- TR23 from an RX LO  from the other half", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "hbpa0_ded_en", "description": "enabling the HB PA which feeds TR0- TR11 from a TX LO from this half", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "hbpa1_ded_en", "description": "enabling the HB PA which feeds TR12- TR23 from a TX LO from this half", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_HB_PWR_FE", "addr": 25057, "access": "rw", "description": "Controls power on HB front end PAs", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "hbpa0_cros_bias", "description": "Power control of HB PA which feeds TR0- TR11 from an RX LO from the other half", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "hbpa1_cros_bias", "description": "Power control of HB PA which feeds TR12- TR23 from an RX LO  from the other half", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "hbpa0_ded_bias", "description": "Power control of HB PA which feeds TR0- TR11 from a TX LO from this half", "bitOffset": 8, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "hbpa1_ded_bias", "description": "Power control of HB PA which feeds TR12- TR23 from a TX LO from this half", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_HB_PWR_CENTER", "addr": 25058, "access": "rw", "description": "Controls power on HB center PAs", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "hbpa_cros_bias", "description": "Power control of HB PA which feeds TX LO to  TR24- TR47", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "hbpa_ded_bias", "description": "Power control of HB PA which feeds TX LO to TR0- TR23", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "mult_drv_bpsk", "description": "bpsk toggle the driver of the multiplier", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_HB_MULT_CFG", "addr": 25059, "access": "rw", "description": "Controls bias on TX multiplier and TX multiplier d", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "mult_drv_bias", "description": "Bias control on the 3rd stage of the driver multiplier TX side", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "mult_doub1_bias", "description": "Bias control on the 1st doubler stage of the multiplier TX side", "bitOffset": 4, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "mult_amp_bias", "description": "Bias control on the intermidiate stage of the multiplier TX side", "bitOffset": 7, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "mult_doub2_bias", "description": "Bias control on the 2nd doubler stage of the multiplier TX side", "bitOffset": 10, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "mult_drv_att_ctrl", "description": "Attenuation level control of driver to multiplier on TX side", "bitOffset": 13, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_STATUS", "addr": 25063, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "NOT_USED", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMUX_CTRL", "addr": 25072, "access": "rw", "description": "TMUX0 Control", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "mux0sel", "description": "TMUX0", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "mux1sel", "description": "TMUX0", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "mux2sel", "description": "TMUX0", "bitOffset": 8, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "mux3sel", "description": "TMUX0", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24576, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24577, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24578, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24579, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24583, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24580, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 8, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24581, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 16, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24590, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 40, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24591, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 48, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24592, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24593, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24594, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24595, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24599, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24596, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 64, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24597, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 66, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24606, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 96, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24607, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 98, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24736, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24737, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24738, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24739, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24743, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24740, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 808, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24741, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 816, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24750, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 840, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24751, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 848, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24752, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24753, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24754, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24755, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24759, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24756, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 864, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24757, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 866, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24766, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 896, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24767, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 898, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 25008, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 25009, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 25010, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 25011, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 25015, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 25012, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 2162, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 25013, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 2164, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 25022, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 2194, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 25023, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 2196, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24992, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24993, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24994, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24995, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24999, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24996, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 2112, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24997, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 2114, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 25006, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 2144, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 25007, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 2146, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24976, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24977, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24978, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24979, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24983, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24980, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 2056, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24981, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 2064, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24990, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 2088, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24991, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 2096, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24960, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24961, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24962, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24963, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24967, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24964, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1910, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24965, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1912, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24974, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1942, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24975, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1944, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24944, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24945, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24946, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24947, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24951, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24948, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1860, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24949, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1862, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24958, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1892, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24959, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1894, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24928, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24929, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24930, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24931, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24935, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24932, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1810, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24933, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1812, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24942, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1842, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24943, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1844, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24912, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24913, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24914, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24915, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24919, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24916, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1664, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24917, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1666, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24926, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1792, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24927, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1794, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24896, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24897, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24898, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24899, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24903, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24900, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1608, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24901, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1616, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24910, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1640, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24911, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1648, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24608, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24609, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24610, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24611, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24615, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24612, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 114, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24613, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 116, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24622, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 146, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24623, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 148, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24880, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24881, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24882, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24883, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24887, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24884, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1558, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24885, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1560, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24894, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1590, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24895, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1592, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24864, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24865, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24866, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24867, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24871, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24868, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1412, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24869, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1414, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24878, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1540, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24879, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1542, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24848, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24849, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24850, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24851, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24855, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24852, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1362, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24853, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1364, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24862, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1394, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24863, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1396, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24832, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24833, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24834, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24835, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24839, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24836, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1312, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24837, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1314, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24846, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1344, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24847, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 1346, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24624, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24625, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24626, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24627, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24631, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24628, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 260, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24629, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 262, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24638, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 292, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24639, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 294, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24640, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24641, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24642, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24643, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24647, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24644, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 310, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24645, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 312, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24654, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 342, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24655, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 344, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24656, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24657, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24658, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24659, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24663, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24660, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 360, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24661, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 368, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24670, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 392, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24671, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 400, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24672, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24673, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24674, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24675, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24679, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24676, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 512, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24677, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 514, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24686, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 544, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24687, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 546, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24688, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24689, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24690, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24691, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24695, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24692, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 562, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24693, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 564, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24702, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 594, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24703, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 596, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24704, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24705, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24706, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24707, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24711, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24708, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 612, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24709, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 614, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24718, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 644, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24719, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 646, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 24720, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "2", "memType": "RF3", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 24721, "access": "rw", "description": "TR TX Module enable and Config", "busID": "2", "memType": "RF3", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 24722, "access": "rw", "description": "TR Module Gain Configuration", "busID": "2", "memType": "RF3", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 24723, "access": "rw", "description": "TR Module State Configuration", "busID": "2", "memType": "RF3", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 24727, "access": "ro", "description": "", "busID": "2", "memType": "RF3", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 24724, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 662, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 24725, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 664, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 24734, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 790, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 24735, "access": "RF", "description": "", "busID": "3", "memType": "RF3", "offset": 792, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}], "RF4": [{"name": "TR_BIASHB_EN0", "addr": 29120, "access": "rw", "description": "TR TX Bias currents", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "trhb_tx_en", "description": "Enables TX 100uA currents to TR modules 0 to 15", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_BIASHB_EN1", "addr": 29121, "access": "rw", "description": "TR TX and RX Bias currents", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "trhb_tx_en", "description": "Enables TX 100uA currents to TR modules 16-23", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": []}, {"name": "trhb_bb_en", "description": "Enables RX 25uA currents to TR modules 0-7", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_BIASHB_EN2", "addr": 29122, "access": "rw", "description": "TR RX Bias currents", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "trhb_bb_en", "description": "Enables RX 25uA currents to TR modules 8-23", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_BIASHB_EN3", "addr": 29123, "access": "rw", "description": "Bias CTRL and enable", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "trhb_bias_en", "description": "Enables TRHB0 BIAS block", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "trhb_ptat_ctrl", "description": "Programming of the PTAT core", "bitOffset": 1, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "trhb_ctat_ctrl", "description": "Programming of the CTAT core", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "trhb_x4_en", "description": "Enables bias current of the x4", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "trhb_multdrv_en", "description": "Enables bias currents for multiplier dirver", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "trhb_extamp_en", "description": "Enables bias currents for ext output amplifier", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "trhb_3split_en", "description": "Enables bias currents for the spliter to TR 12-23", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "trhb_hbdrv_en", "description": "Enables bias current for hb driver", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "trhb_lvds_en", "description": "Enables current for the LVDS interface of the BPSK", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_2", "description": "Automatically added to fill undeclared bits", "bitOffset": 13, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_BIASHB_STATUS", "addr": 29127, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 15, "defaultValue": 0, "enumValues": []}, {"name": "vgood", "description": "vgood for BIASHB0 1V3 supply bump", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_MB_EN_BPSK", "addr": 29136, "access": "rw", "description": "Controls MB and EXT enabling and bpsk", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "extamp_en", "description": "enable of EXT amp TX side", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "extamp_bpsk", "description": "bpsk toggle of EXT amp TX side", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 1, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_MB_PWR_FE", "addr": 29137, "access": "rw", "description": "Controls power on MB and EXT front end PAs", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "lo0_att_cntrl", "description": "Controls attenuator  on TX output 0  C0 feature", "bitOffset": 0, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "lo0_att_cntrl_en", "description": "Enables the attenuator on TX path between Distnet and TR for side modules  C0 feature", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "lo1_att_cntrl", "description": "Controls attenuator on TX output 1  C0 feature", "bitOffset": 4, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "lo1_att_cntrl_en", "description": "Enables the attenuator on TX path between Distnet and TR for top modules  C0 feature", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "center_att_cntrl", "description": "Controls attenuator on center of DISTNET  C0 feature", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "center_att_cntrl_en", "description": "Enables the attenuator on center of Distnet  C0 feature", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "lo0_fixed_cntrl", "description": "enables a fixed 12 dB attenuation on LO0  C0 feature", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "lo1_fixed_cntrl", "description": "enables a fixed 12 dB attenuation on LO1  C0 feature", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 2, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_MB_PWR_CENTER", "addr": 29138, "access": "rw", "description": "Controls power on MB and EXT center PAs", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "extamp_bias", "description": "Power control of EXT amp TX side", "bitOffset": 8, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "extamp_att_ctrl", "description": "Attenuation level control of EXT amp TX side", "bitOffset": 12, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "extamp_att_ctrl_en", "description": "enable Attenuation level control of EXT amp TX side", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_MB_SPLIT_SEL", "addr": 29139, "access": "rw", "description": "MB", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "extamp_cap_sel", "description": "External amp - capacitor selection (currently place holder )", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "Mult_driver_cap_sel", "description": "Multiplier driver  - capacitor selection ", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "f_3split_sel_1", "description": "HB TX path on or off", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "f_3split_sel_2", "description": "MB TX path on or off", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_2", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_STATUS", "addr": 29143, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 8, "defaultValue": 0, "enumValues": []}, {"name": "vm_pa1_cros", "description": "", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_pa0_cros", "description": "", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_pa_ded", "description": "", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_drv", "description": "", "bitOffset": 11, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_pa_cros", "description": "", "bitOffset": 12, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_mult", "description": "", "bitOffset": 13, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_pa1_ded", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_pa0_ded", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_HB_EN_BPSK", "addr": 29152, "access": "rw", "description": "Controls HB enabling and bpsk", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "mult_en_0", "description": "enabling the driver of the multiplier TX side", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "mult_en_1", "description": "enabling the 1st doubler of the multiplier TX side", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "mult_en_2", "description": "enabling the intermidiate stage of the multiplier TX side", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "mult_en_3", "description": "enabling the 2nd doubler of the multiplier TX side", "bitOffset": 3, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "mult_drv_att_ctrl_en", "description": "enable Attenuation level control of multiplier driver amp TX side", "bitOffset": 4, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "hbpa_ded_en", "description": "enabling the HB PA which feeds TX LO to TR0- TR23", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "hbpa_cros_en", "description": "enabling the HB PA which feeds TX LO to  TR24- TR47", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "hbpa0_cros_en", "description": "enabling the HB PA which feeds TR0- TR11 from an RX LO from the other half", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "hbpa1_cros_en", "description": "enabling the HB PA which feeds TR12- TR23 from an RX LO  from the other half", "bitOffset": 8, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "hbpa0_ded_en", "description": "enabling the HB PA which feeds TR0- TR11 from a TX LO from this half", "bitOffset": 9, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "hbpa1_ded_en", "description": "enabling the HB PA which feeds TR12- TR23 from a TX LO from this half", "bitOffset": 10, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 11, "bitWidth": 5, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_HB_PWR_FE", "addr": 29153, "access": "rw", "description": "Controls power on HB front end PAs", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "hbpa0_cros_bias", "description": "Power control of HB PA which feeds TR0- TR11 from an RX LO from the other half", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "hbpa1_cros_bias", "description": "Power control of HB PA which feeds TR12- TR23 from an RX LO  from the other half", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "hbpa0_ded_bias", "description": "Power control of HB PA which feeds TR0- TR11 from a TX LO from this half", "bitOffset": 8, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "hbpa1_ded_bias", "description": "Power control of HB PA which feeds TR12- TR23 from a TX LO from this half", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_HB_PWR_CENTER", "addr": 29154, "access": "rw", "description": "Controls power on HB center PAs", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "hbpa_cros_bias", "description": "Power control of HB PA which feeds TX LO to  TR24- TR47", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "hbpa_ded_bias", "description": "Power control of HB PA which feeds TX LO to TR0- TR23", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "mult_drv_bpsk", "description": "bpsk toggle the driver of the multiplier", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_HB_MULT_CFG", "addr": 29155, "access": "rw", "description": "Controls bias on TX multiplier and TX multiplier d", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "mult_drv_bias", "description": "Bias control on the 3rd stage of the driver multiplier TX side", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "mult_doub1_bias", "description": "Bias control on the 1st doubler stage of the multiplier TX side", "bitOffset": 4, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "mult_amp_bias", "description": "Bias control on the intermidiate stage of the multiplier TX side", "bitOffset": 7, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "mult_doub2_bias", "description": "Bias control on the 2nd doubler stage of the multiplier TX side", "bitOffset": 10, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "mult_drv_att_ctrl", "description": "Attenuation level control of driver to multiplier on TX side", "bitOffset": 13, "bitWidth": 3, "defaultValue": 0, "enumValues": []}]}, {"name": "DISTNET_HB_STATUS", "addr": 29159, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "NOT_USED", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMUX_CTRL", "addr": 29168, "access": "rw", "description": "TMUX0 Control", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "mux0sel", "description": "TMUX0", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "mux1sel", "description": "TMUX0", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "mux2sel", "description": "TMUX0", "bitOffset": 8, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "mux3sel", "description": "TMUX0", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28672, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28673, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28674, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28675, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28679, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28676, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 8, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28677, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 16, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28686, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 40, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28687, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 48, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28688, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28689, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28690, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28691, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28695, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28692, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 64, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28693, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 66, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28702, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 96, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28703, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 98, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28704, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28705, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28706, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28707, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28711, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28708, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 114, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28709, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 116, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28718, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 146, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28719, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 148, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28720, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28721, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28722, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28723, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28727, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28724, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 260, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28725, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 262, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28734, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 292, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28735, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 294, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28736, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28737, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28738, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28739, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28743, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28740, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 310, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28741, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 312, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28750, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 342, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28751, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 344, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28752, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28753, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28754, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28755, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28759, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28756, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 360, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28757, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 368, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28766, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 392, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28767, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 400, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28768, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28769, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28770, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28771, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28775, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28772, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 512, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28773, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 514, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28782, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 544, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28783, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 546, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28784, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28785, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28786, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28787, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28791, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28788, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 562, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28789, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 564, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28798, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 594, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28799, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 596, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28800, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28801, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28802, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28803, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28807, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28804, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 612, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28805, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 614, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28814, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 644, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28815, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 646, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28816, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28817, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28818, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28819, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28823, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28820, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 662, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28821, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 664, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28830, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 790, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28831, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 792, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28832, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28833, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28834, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28835, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28839, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28836, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 808, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28837, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 816, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28846, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 840, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28847, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 848, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28848, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28849, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28850, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28851, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28855, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28852, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 864, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28853, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 866, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28862, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 896, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28863, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 898, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 29104, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 29105, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 29106, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 29107, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 29111, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 29108, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 2162, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 29109, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 2164, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 29118, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 2194, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 29119, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 2196, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 29088, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 29089, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 29090, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 29091, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 29095, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 29092, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 2112, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 29093, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 2114, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 29102, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 2144, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 29103, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 2146, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 29072, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 29073, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 29074, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 29075, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 29079, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 29076, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 2056, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 29077, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 2064, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 29086, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 2088, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 29087, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 2096, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 29056, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 29057, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 29058, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 29059, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 29063, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 29060, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1910, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 29061, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1912, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 29070, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1942, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 29071, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1944, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 29040, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 29041, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 29042, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 29043, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 29047, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 29044, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1860, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 29045, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1862, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 29054, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1892, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 29055, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1894, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 29024, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 29025, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 29026, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 29027, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 29031, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 29028, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1810, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 29029, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1812, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 29038, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1842, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 29039, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1844, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 29008, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 29009, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 29010, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 29011, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 29015, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 29012, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1664, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 29013, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1666, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 29022, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1792, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 29023, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1794, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28992, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28993, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28994, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28995, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28999, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28996, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1608, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28997, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1616, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 29006, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1640, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 29007, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1648, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28976, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28977, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28978, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28979, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28983, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28980, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1558, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28981, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1560, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28990, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1590, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28991, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1592, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28960, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28961, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28962, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28963, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28967, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28964, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1412, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28965, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1414, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28974, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1540, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28975, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1542, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28944, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28945, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28946, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28947, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28951, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28948, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1362, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28949, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1364, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28958, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1394, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28959, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1396, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_RX", "addr": 28928, "access": "rw", "description": "TR RX Module Enable and Configuration", "busID": "3", "memType": "RF4", "offset": 0, "size": 2, "fields": [{"name": "rx_mixer_en", "description": "Enable RX mixer", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_bbamp_en", "description": "Enable RX Baseband Amplifier", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_en", "description": "Enable RX Baseband filter", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_bias_ctrl", "description": "Control mixer gate voltages", "bitOffset": 5, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl", "description": "Control RX DC-offset DAC level", "bitOffset": 7, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_c_cal", "description": "LPF tuning", "bitOffset": 11, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_bpsk_invert", "description": "RX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_TX", "addr": 28929, "access": "rw", "description": "TR TX Module enable and Config", "busID": "3", "memType": "RF4", "offset": 1, "size": 2, "fields": [{"name": "tx_amp_en", "description": "Enable TX amplifier", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en", "description": "Enable TX output (enable TAP-amplifier in MB&HB)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_invert", "description": "TX BPSK data from register", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 13, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_GAIN", "addr": 28930, "access": "rw", "description": "TR Module Gain Configuration", "busID": "3", "memType": "RF4", "offset": 2, "size": 2, "fields": [{"name": "rx_bbamp_gain", "description": "Gain control RX Baseband Amplifier", "bitOffset": 0, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "rx_lpf_gain", "description": "Gain control RX LPF", "bitOffset": 4, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "tx_gain", "description": "TX gain control", "bitOffset": 11, "bitWidth": 4, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 8, "bitWidth": 3, "defaultValue": 0, "enumValues": []}, {"name": "rx_dac_ctrl0", "description": "New LSB DC offset DAC control bit  from Centipede_B", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_SOURCE_CTRL", "addr": 28931, "access": "rw", "description": "TR Module State Configuration", "busID": "3", "memType": "RF4", "offset": 3, "size": 2, "fields": [{"name": "rx_bpsk_src", "description": "Control input of BPSK data (register or high speed bus)", "bitOffset": 0, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mixer_en_src", "description": "Control input of RX mixer enable control (register or high speed bus)", "bitOffset": 1, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "rx_mux_out_en", "description": "Control RX LPF output to test mux", "bitOffset": 3, "bitWidth": 2, "defaultValue": 0, "enumValues": []}, {"name": "tx_bpsk_src", "description": "Control input of TX BPSK data (register or high speed bus)", "bitOffset": 5, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "tx_output_en_src", "description": "Control input of TX output enable (register or high speed bus)", "bitOffset": 6, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 2, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 9, "defaultValue": 0, "enumValues": []}]}, {"name": "TR_STATUS", "addr": 28935, "access": "ro", "description": "", "busID": "3", "memType": "RF4", "offset": 7, "size": 2, "fields": [{"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 0, "bitWidth": 14, "defaultValue": 0, "enumValues": []}, {"name": "vm_tx", "description": "", "bitOffset": 14, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "vm_rx", "description": "", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_0", "addr": 28932, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1312, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "Phase_set_1", "addr": 28933, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1314, "size": 2, "fields": [{"name": "Phase_set_I", "description": "Sets I vector h00 equals 180 deg's", "bitOffset": 0, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "Phase_set_Q", "description": "Sets Q vector h00 equals 270 deg's", "bitOffset": 6, "bitWidth": 6, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 12, "bitWidth": 4, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Status_R__Mask_W", "addr": 28942, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1344, "size": 2, "fields": [{"name": "tmr_error_R__Maks_W", "description": "", "bitOffset": 0, "bitWidth": 16, "defaultValue": 0, "enumValues": []}]}, {"name": "TMR_Unanim_Status", "addr": 28943, "access": "RF", "description": "", "busID": "4", "memType": "RF4", "offset": 1346, "size": 2, "fields": [{"name": "unanim_stat0", "description": "", "bitOffset": 0, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_0", "description": "Automatically added to fill undeclared bits", "bitOffset": 7, "bitWidth": 1, "defaultValue": 0, "enumValues": []}, {"name": "unanim_stat1", "description": "", "bitOffset": 8, "bitWidth": 7, "defaultValue": 0, "enumValues": []}, {"name": "reserved_1", "description": "Automatically added to fill undeclared bits", "bitOffset": 15, "bitWidth": 1, "defaultValue": 0, "enumValues": []}]}]}