// Seed: 4229230789
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic id_3;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3,
    input wire id_4,
    input wor id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wor id_8,
    output wand id_9,
    input tri1 id_10,
    input tri1 id_11,
    output wand id_12,
    input wor id_13,
    input supply0 id_14,
    input wand id_15,
    output uwire id_16,
    output tri0 id_17,
    input wire id_18,
    input supply1 id_19,
    output tri id_20,
    output wand id_21,
    output wire id_22
    , id_28,
    output supply1 id_23,
    input uwire id_24,
    output uwire id_25,
    output logic id_26
);
  always @(posedge id_2 or negedge id_3) $signed(66);
  ;
  module_0 modCall_1 (
      id_28,
      id_28
  );
  wire id_29 = $signed(59);
  ;
  always @(posedge 1 or posedge -1) begin : LABEL_0
    id_26 = #id_30 1;
  end
endmodule
