{"Source Block": ["oh/elink/dv/elink_e16_model.v@1239:1257@HdlStmAssign", "\n   //##############################\n   //# Assembled data and controls\n   //##############################\n\n   assign rxi_assembled_tran[14*LW-1:0]={\n                                         srcaddr[7:0],{(LW){1'b0}},\n\t\t\t\t               srcaddr[23:8],\n\t\t\t                 data[7:0],srcaddr[31:24],\n\t\t\t\t                 data[23:8],\n\t                    dstaddr[3:0],datamode[1:0],write,access,data[31:24],\n\t\t\t\t                dstaddr[19:4],\n\t\t\t                 ctrlmode[3:0],dstaddr[31:20]\n                                        };\n \n   //####################\n   //# Byte0 detection\n   //####################\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[1244, "   assign rxi_assembled_tran[14*LW-1:0]={\n"], [1245, "                                         srcaddr[7:0],{(LW){1'b0}},\n"], [1246, "\t\t\t\t               srcaddr[23:8],\n"], [1247, "\t\t\t                 data[7:0],srcaddr[31:24],\n"], [1248, "\t\t\t\t                 data[23:8],\n"], [1249, "\t                    dstaddr[3:0],datamode[1:0],write,access,data[31:24],\n"], [1250, "\t\t\t\t                dstaddr[19:4],\n"], [1251, "\t\t\t                 ctrlmode[3:0],dstaddr[31:20]\n"], [1252, "                                        };\n"]], "Add": [[1252, "   input  reset;  //do we need this???\n"]]}}