{
  "design": {
    "design_info": {
      "boundary_crc": "0x81920C415D104A95",
      "device": "xc7a100tcsg324-1",
      "name": "PMOD_top",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "integrate_ila": "",
      "xlconstant_0": "",
      "PMOD_AD1_Wrapper_0": "",
      "Top_0": ""
    },
    "ports": {
      "resetn": {
        "direction": "I"
      },
      "clk_100MHz": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "resetn",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "PMOD_top_clk_100MHz",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "ADC_input_A_0": {
        "direction": "I"
      },
      "ADC_input_B_0": {
        "direction": "I"
      },
      "CS_0": {
        "direction": "O"
      },
      "SCLK_0": {
        "direction": "O"
      },
      "ADC_Enable_0": {
        "direction": "I"
      },
      "sd_valid_0": {
        "direction": "I"
      },
      "sd_data_0": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "muxsel_0": {
        "direction": "I"
      },
      "rd_en": {
        "direction": "I"
      },
      "an": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "b": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "g": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "hsync": {
        "direction": "O"
      },
      "r": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "rst_n_btn": {
        "direction": "I"
      },
      "seg": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "start_btn": {
        "direction": "I"
      },
      "vsync": {
        "direction": "O"
      }
    },
    "components": {
      "integrate_ila": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "PMOD_top_ila_0_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "8192"
          },
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "9"
          },
          "C_PROBE0_WIDTH": {
            "value": "32"
          },
          "C_PROBE1_WIDTH": {
            "value": "32"
          },
          "C_PROBE3_WIDTH": {
            "value": "8"
          },
          "C_PROBE5_WIDTH": {
            "value": "32"
          },
          "C_PROBE7_WIDTH": {
            "value": "16"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "PMOD_top_xlconstant_0_0"
      },
      "PMOD_AD1_Wrapper_0": {
        "vlnv": "xilinx.com:user:PMOD_AD1_Wrapper:1.0",
        "xci_name": "PMOD_top_PMOD_AD1_Wrapper_0_0",
        "parameters": {
          "BRAM_MAX_ADDR": {
            "value": "0xffffffff"
          }
        }
      },
      "Top_0": {
        "vlnv": "xilinx.com:user:Top:1.0",
        "xci_name": "PMOD_top_Top_0_0"
      }
    },
    "nets": {
      "resetn_1": {
        "ports": [
          "resetn",
          "PMOD_AD1_Wrapper_0/resetn",
          "PMOD_AD1_Wrapper_0/aresetn"
        ]
      },
      "ADC_input_A_0_1": {
        "ports": [
          "ADC_input_A_0",
          "PMOD_AD1_Wrapper_0/ADC_input_A"
        ]
      },
      "ADC_input_B_0_1": {
        "ports": [
          "ADC_input_B_0",
          "PMOD_AD1_Wrapper_0/ADC_input_B"
        ]
      },
      "PMOD_AD1_Wrapper_0_CS": {
        "ports": [
          "PMOD_AD1_Wrapper_0/CS",
          "CS_0"
        ]
      },
      "PMOD_AD1_Wrapper_0_SCLK": {
        "ports": [
          "PMOD_AD1_Wrapper_0/SCLK",
          "SCLK_0"
        ]
      },
      "clk_wiz_clk_out2": {
        "ports": [
          "clk_100MHz",
          "integrate_ila/clk",
          "PMOD_AD1_Wrapper_0/clk_100MH",
          "PMOD_AD1_Wrapper_0/aclk",
          "Top_0/clk_100M"
        ]
      },
      "sd_valid_0_1": {
        "ports": [
          "sd_valid_0",
          "integrate_ila/probe4",
          "PMOD_AD1_Wrapper_0/sd_valid"
        ]
      },
      "sd_data_0_1": {
        "ports": [
          "sd_data_0",
          "integrate_ila/probe3",
          "PMOD_AD1_Wrapper_0/sd_data"
        ]
      },
      "muxsel_0_1": {
        "ports": [
          "muxsel_0",
          "PMOD_AD1_Wrapper_0/muxsel"
        ]
      },
      "rd_en_0_1": {
        "ports": [
          "rd_en",
          "integrate_ila/probe6",
          "PMOD_AD1_Wrapper_0/rd_en"
        ]
      },
      "PMOD_AD1_Wrapper_0_Output_Addr": {
        "ports": [
          "PMOD_AD1_Wrapper_0/Output_Addr",
          "integrate_ila/probe0"
        ]
      },
      "PMOD_AD1_Wrapper_0_data_mux": {
        "ports": [
          "PMOD_AD1_Wrapper_0/data_mux",
          "integrate_ila/probe1"
        ]
      },
      "PMOD_AD1_Wrapper_0_data_valid_mux": {
        "ports": [
          "PMOD_AD1_Wrapper_0/data_valid_mux",
          "integrate_ila/probe2"
        ]
      },
      "PMOD_AD1_Wrapper_0_dout": {
        "ports": [
          "PMOD_AD1_Wrapper_0/dout",
          "integrate_ila/probe5",
          "Top_0/bram_data_out"
        ]
      },
      "Top_0_an": {
        "ports": [
          "Top_0/an",
          "an"
        ]
      },
      "Top_0_b": {
        "ports": [
          "Top_0/b",
          "b"
        ]
      },
      "Top_0_g": {
        "ports": [
          "Top_0/g",
          "g"
        ]
      },
      "Top_0_hsync": {
        "ports": [
          "Top_0/hsync",
          "hsync"
        ]
      },
      "Top_0_r": {
        "ports": [
          "Top_0/r",
          "r"
        ]
      },
      "rst_n_btn_0_1": {
        "ports": [
          "rst_n_btn",
          "Top_0/rst_n_btn"
        ]
      },
      "Top_0_seg": {
        "ports": [
          "Top_0/seg",
          "seg"
        ]
      },
      "start_btn_0_1": {
        "ports": [
          "start_btn",
          "Top_0/start_btn"
        ]
      },
      "Top_0_vsync": {
        "ports": [
          "Top_0/vsync",
          "vsync"
        ]
      },
      "Top_0_clk_divided": {
        "ports": [
          "Top_0/clk_divided",
          "integrate_ila/probe8",
          "PMOD_AD1_Wrapper_0/clkb"
        ]
      },
      "Top_0_bram_addr": {
        "ports": [
          "Top_0/bram_addr",
          "integrate_ila/probe7",
          "PMOD_AD1_Wrapper_0/addr"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "PMOD_AD1_Wrapper_0/bramen"
        ]
      }
    }
  }
}