<stg><name>is_crop_or_furrow</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln386" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="or_ln390" val="1"/>
</and_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
:0  %most_right_2 = alloca i32

]]></Node>
<StgValue><ssdm name="most_right_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_most_left = alloca i32

]]></Node>
<StgValue><ssdm name="tmp_most_left"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="32">
<![CDATA[
:2  %flag_first_0 = alloca i1

]]></Node>
<StgValue><ssdm name="flag_first_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %crop_width_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %crop_width_read)

]]></Node>
<StgValue><ssdm name="crop_width_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %py_read_1 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %py_read)

]]></Node>
<StgValue><ssdm name="py_read_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %px_read_1 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %px_read)

]]></Node>
<StgValue><ssdm name="px_read_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="9">
<![CDATA[
:6  %sext_ln378 = sext i9 %px_read_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln378"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="40" op_0_bw="16">
<![CDATA[
:7  %zext_ln1118 = zext i16 %sext_ln378 to i40

]]></Node>
<StgValue><ssdm name="zext_ln1118"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="5">
<![CDATA[
:8  %zext_ln388 = zext i5 %crop_width_read_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln388"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="9">
<![CDATA[
:9  %zext_ln390 = zext i9 %py_read_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln390"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  store i1 true, i1* %flag_first_0

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
._crit_edge:0  %i_0 = phi i3 [ 0, %0 ], [ %i, %._crit_edge.backedge ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:1  %icmp_ln385 = icmp eq i3 %i_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln385"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 6, i64 3)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:3  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:4  br i1 %icmp_ln385, label %5, label %1

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="3">
<![CDATA[
:1  %zext_ln386 = zext i3 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln386"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="57" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %lines_addr = getelementptr [6 x i57]* %lines, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="lines_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="57" op_0_bw="3">
<![CDATA[
:3  %lines_load = load i57* %lines_addr, align 8

]]></Node>
<StgValue><ssdm name="lines_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
:0  %most_right_2_load = load i32* %most_right_2

]]></Node>
<StgValue><ssdm name="most_right_2_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_most_left_load = load i32* %tmp_most_left

]]></Node>
<StgValue><ssdm name="tmp_most_left_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln402 = icmp sgt i32 %zext_ln390, %tmp_most_left_load

]]></Node>
<StgValue><ssdm name="icmp_ln402"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %icmp_ln402_1 = icmp slt i32 %zext_ln390, %most_right_2_load

]]></Node>
<StgValue><ssdm name="icmp_ln402_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %and_ln402 = and i1 %icmp_ln402, %icmp_ln402_1

]]></Node>
<StgValue><ssdm name="and_ln402"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:5  %select_ln405 = select i1 %and_ln402, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln405"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str34) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln385"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="57" op_0_bw="3">
<![CDATA[
:3  %lines_load = load i57* %lines_addr, align 8

]]></Node>
<StgValue><ssdm name="lines_load"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="57">
<![CDATA[
:4  %trunc_ln386 = trunc i57 %lines_load to i1

]]></Node>
<StgValue><ssdm name="trunc_ln386"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %trunc_ln386, label %2, label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name="br_ln386"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="24" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %lines_m_V_1_load_new = call i24 @_ssdm_op_PartSelect.i24.i57.i32.i32(i57 %lines_load, i32 1, i32 24)

]]></Node>
<StgValue><ssdm name="lines_m_V_1_load_new"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="40" op_0_bw="24">
<![CDATA[
:1  %r_V = sext i24 %lines_m_V_1_load_new to i40

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:2  %r_V_2 = mul nsw i40 %zext_ln1118, %r_V

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="57" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp = call i32 @_ssdm_op_PartSelect.i32.i57.i32.i32(i57 %lines_load, i32 25, i32 56)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:2  %r_V_2 = mul nsw i40 %zext_ln1118, %r_V

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:2  %r_V_2 = mul nsw i40 %zext_ln1118, %r_V

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:2  %r_V_2 = mul nsw i40 %zext_ln1118, %r_V

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="41" op_0_bw="40">
<![CDATA[
:3  %lhs_V = sext i40 %r_V_2 to i41

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="8">
<![CDATA[
:5  %rhs_V = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %tmp, i8 0)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="41" op_0_bw="40">
<![CDATA[
:6  %sext_ln728 = sext i40 %rhs_V to i41

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
:7  %ret_V_13 = add nsw i41 %lhs_V, %sext_ln728

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="33" op_0_bw="33" op_1_bw="41" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %ret_V = call i33 @_ssdm_op_PartSelect.i33.i41.i32.i32(i41 %ret_V_13, i32 8, i32 40)

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="41" op_2_bw="32">
<![CDATA[
:9  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V_13, i32 40)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %p_Result_s, label %3, label %get_y_lineal.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="40">
<![CDATA[
:0  %trunc_ln851 = trunc i40 %r_V_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln851"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln851 = icmp eq i8 %trunc_ln851, 0

]]></Node>
<StgValue><ssdm name="icmp_ln851"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %ret_V_12 = add nsw i33 1, %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
:3  %select_ln851 = select i1 %icmp_ln851, i33 %ret_V, i33 %ret_V_12

]]></Node>
<StgValue><ssdm name="select_ln851"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %get_y_lineal.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
get_y_lineal.exit:0  %p_033_0_i = phi i33 [ %select_ln851, %3 ], [ %ret_V, %2 ]

]]></Node>
<StgValue><ssdm name="p_033_0_i"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="33">
<![CDATA[
get_y_lineal.exit:1  %trunc_ln555 = trunc i33 %p_033_0_i to i32

]]></Node>
<StgValue><ssdm name="trunc_ln555"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
get_y_lineal.exit:2  %most_left = sub nsw i32 %trunc_ln555, %zext_ln388

]]></Node>
<StgValue><ssdm name="most_left"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
get_y_lineal.exit:3  %most_right = add nsw i32 %trunc_ln555, %zext_ln388

]]></Node>
<StgValue><ssdm name="most_right"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
get_y_lineal.exit:4  %icmp_ln390 = icmp sgt i32 %zext_ln390, %most_right

]]></Node>
<StgValue><ssdm name="icmp_ln390"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
get_y_lineal.exit:5  %icmp_ln390_1 = icmp slt i32 %zext_ln390, %most_left

]]></Node>
<StgValue><ssdm name="icmp_ln390_1"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
get_y_lineal.exit:6  %or_ln390 = or i1 %icmp_ln390, %icmp_ln390_1

]]></Node>
<StgValue><ssdm name="or_ln390"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
get_y_lineal.exit:7  br i1 %or_ln390, label %._crit_edge9, label %UnifiedReturnBlock.loopexit

]]></Node>
<StgValue><ssdm name="br_ln390"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
._crit_edge9:0  %flag_first_0_load = load i1* %flag_first_0

]]></Node>
<StgValue><ssdm name="flag_first_0_load"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge9:1  store i1 false, i1* %flag_first_0

]]></Node>
<StgValue><ssdm name="store_ln392"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9:2  br i1 %flag_first_0_load, label %._crit_edge9.._crit_edge.backedge_crit_edge, label %4

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
<literal name="flag_first_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
:0  %most_right_2_load_1 = load i32* %most_right_2

]]></Node>
<StgValue><ssdm name="most_right_2_load_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
<literal name="flag_first_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
:1  %tmp_most_left_load_1 = load i32* %tmp_most_left

]]></Node>
<StgValue><ssdm name="tmp_most_left_load_1"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
<literal name="flag_first_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln397 = icmp slt i32 %most_left, %tmp_most_left_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln397"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
<literal name="flag_first_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln397 = select i1 %icmp_ln397, i32 %most_left, i32 %tmp_most_left_load_1

]]></Node>
<StgValue><ssdm name="select_ln397"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
<literal name="flag_first_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %icmp_ln398 = icmp sgt i32 %most_right, %most_right_2_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln398"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
<literal name="flag_first_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %most_right_3 = select i1 %icmp_ln398, i32 %most_right, i32 %most_right_2_load_1

]]></Node>
<StgValue><ssdm name="most_right_3"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
<literal name="flag_first_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  store i32 %select_ln397, i32* %tmp_most_left

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
<literal name="flag_first_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  store i32 %most_right_3, i32* %most_right_2

]]></Node>
<StgValue><ssdm name="store_ln398"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
<literal name="flag_first_0_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
<literal name="flag_first_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.._crit_edge.backedge_crit_edge:0  store i32 %most_left, i32* %tmp_most_left

]]></Node>
<StgValue><ssdm name="store_ln392"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
<literal name="flag_first_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge9.._crit_edge.backedge_crit_edge:1  store i32 %most_right, i32* %most_right_2

]]></Node>
<StgValue><ssdm name="store_ln392"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="1"/>
<literal name="flag_first_0_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.._crit_edge.backedge_crit_edge:2  br label %._crit_edge.backedge

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="or_ln390" val="1"/>
</and_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.backedge:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln385" val="0"/>
<literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
UnifiedReturnBlock.loopexit:0  br label %UnifiedReturnBlock

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="0"/>
</and_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0  %UnifiedRetVal = phi i2 [ %select_ln405, %5 ], [ 1, %UnifiedReturnBlock.loopexit ]

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln386" val="1"/>
<literal name="or_ln390" val="0"/>
</and_exp><and_exp><literal name="icmp_ln385" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="2">
<![CDATA[
UnifiedReturnBlock:1  ret i2 %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln405"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
