# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab5.srcs/sources_1/new/ClockInverter.vhd"

# Do not sort compile order
nosort
