<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › frv › kernel › dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* dma.c: DMA controller management on FR401 and the like</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2004 Red Hat, Inc. All Rights Reserved.</span>
<span class="cm"> * Written by David Howells (dhowells@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;asm/dma.h&gt;</span>
<span class="cp">#include &lt;asm/gpio-regs.h&gt;</span>
<span class="cp">#include &lt;asm/irc-regs.h&gt;</span>
<span class="cp">#include &lt;asm/cpu-irqs.h&gt;</span>

<span class="k">struct</span> <span class="n">frv_dma_channel</span> <span class="p">{</span>
	<span class="kt">uint8_t</span>			<span class="n">flags</span><span class="p">;</span>
<span class="cp">#define FRV_DMA_FLAGS_RESERVED	0x01</span>
<span class="cp">#define FRV_DMA_FLAGS_INUSE	0x02</span>
<span class="cp">#define FRV_DMA_FLAGS_PAUSED	0x04</span>
	<span class="kt">uint8_t</span>			<span class="n">cap</span><span class="p">;</span>		<span class="cm">/* capabilities available */</span>
	<span class="kt">int</span>			<span class="n">irq</span><span class="p">;</span>		<span class="cm">/* completion IRQ */</span>
	<span class="kt">uint32_t</span>		<span class="n">dreqbit</span><span class="p">;</span>
	<span class="kt">uint32_t</span>		<span class="n">dackbit</span><span class="p">;</span>
	<span class="kt">uint32_t</span>		<span class="n">donebit</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">ioaddr</span><span class="p">;</span>		<span class="cm">/* DMA controller regs addr */</span>
	<span class="k">const</span> <span class="kt">char</span>		<span class="o">*</span><span class="n">devname</span><span class="p">;</span>
	<span class="n">dma_irq_handler_t</span>	<span class="n">handler</span><span class="p">;</span>
	<span class="kt">void</span>			<span class="o">*</span><span class="n">data</span><span class="p">;</span>
<span class="p">};</span>


<span class="cp">#define __get_DMAC(IO,X)	({ *(volatile unsigned long *)((IO) + DMAC_##X##x); })</span>

<span class="cp">#define __set_DMAC(IO,X,V)					\</span>
<span class="cp">do {								\</span>
<span class="cp">	*(volatile unsigned long *)((IO) + DMAC_##X##x) = (V);	\</span>
<span class="cp">	mb();							\</span>
<span class="cp">} while(0)</span>

<span class="cp">#define ___set_DMAC(IO,X,V)					\</span>
<span class="cp">do {								\</span>
<span class="cp">	*(volatile unsigned long *)((IO) + DMAC_##X##x) = (V);	\</span>
<span class="cp">} while(0)</span>


<span class="k">static</span> <span class="k">struct</span> <span class="n">frv_dma_channel</span> <span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">FRV_DMA_NCHANS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cap</span>		<span class="o">=</span> <span class="n">FRV_DMA_CAP_DREQ</span> <span class="o">|</span> <span class="n">FRV_DMA_CAP_DACK</span> <span class="o">|</span> <span class="n">FRV_DMA_CAP_DONE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_CPU_DMA0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dreqbit</span>	<span class="o">=</span> <span class="n">SIR_DREQ0_INPUT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dackbit</span>	<span class="o">=</span> <span class="n">SOR_DACK0_OUTPUT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">donebit</span>	<span class="o">=</span> <span class="n">SOR_DONE0_OUTPUT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ioaddr</span>		<span class="o">=</span> <span class="mh">0xfe000900</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cap</span>		<span class="o">=</span> <span class="n">FRV_DMA_CAP_DREQ</span> <span class="o">|</span> <span class="n">FRV_DMA_CAP_DACK</span> <span class="o">|</span> <span class="n">FRV_DMA_CAP_DONE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_CPU_DMA1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dreqbit</span>	<span class="o">=</span> <span class="n">SIR_DREQ1_INPUT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dackbit</span>	<span class="o">=</span> <span class="n">SOR_DACK1_OUTPUT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">donebit</span>	<span class="o">=</span> <span class="n">SOR_DONE1_OUTPUT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ioaddr</span>		<span class="o">=</span> <span class="mh">0xfe000980</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cap</span>		<span class="o">=</span> <span class="n">FRV_DMA_CAP_DREQ</span> <span class="o">|</span> <span class="n">FRV_DMA_CAP_DACK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_CPU_DMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dreqbit</span>	<span class="o">=</span> <span class="n">SIR_DREQ2_INPUT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dackbit</span>	<span class="o">=</span> <span class="n">SOR_DACK2_OUTPUT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ioaddr</span>		<span class="o">=</span> <span class="mh">0xfe000a00</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cap</span>		<span class="o">=</span> <span class="n">FRV_DMA_CAP_DREQ</span> <span class="o">|</span> <span class="n">FRV_DMA_CAP_DACK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_CPU_DMA3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dreqbit</span>	<span class="o">=</span> <span class="n">SIR_DREQ3_INPUT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dackbit</span>	<span class="o">=</span> <span class="n">SOR_DACK3_OUTPUT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ioaddr</span>		<span class="o">=</span> <span class="mh">0xfe000a80</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cap</span>		<span class="o">=</span> <span class="n">FRV_DMA_CAP_DREQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_CPU_DMA4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dreqbit</span>	<span class="o">=</span> <span class="n">SIR_DREQ4_INPUT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ioaddr</span>		<span class="o">=</span> <span class="mh">0xfe001000</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cap</span>		<span class="o">=</span> <span class="n">FRV_DMA_CAP_DREQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_CPU_DMA5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dreqbit</span>	<span class="o">=</span> <span class="n">SIR_DREQ5_INPUT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ioaddr</span>		<span class="o">=</span> <span class="mh">0xfe001080</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cap</span>		<span class="o">=</span> <span class="n">FRV_DMA_CAP_DREQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_CPU_DMA6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dreqbit</span>	<span class="o">=</span> <span class="n">SIR_DREQ6_INPUT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ioaddr</span>		<span class="o">=</span> <span class="mh">0xfe001100</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">cap</span>		<span class="o">=</span> <span class="n">FRV_DMA_CAP_DREQ</span><span class="p">,</span>
		<span class="p">.</span><span class="n">irq</span>		<span class="o">=</span> <span class="n">IRQ_CPU_DMA7</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dreqbit</span>	<span class="o">=</span> <span class="n">SIR_DREQ7_INPUT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ioaddr</span>		<span class="o">=</span> <span class="mh">0xfe001180</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DEFINE_RWLOCK</span><span class="p">(</span><span class="n">frv_dma_channels_lock</span><span class="p">);</span>

<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">frv_dma_inprogress</span><span class="p">;</span>

<span class="cp">#define frv_clear_dma_inprogress(channel) \</span>
<span class="cp">	atomic_clear_mask(1 &lt;&lt; (channel), &amp;frv_dma_inprogress);</span>

<span class="cp">#define frv_set_dma_inprogress(channel) \</span>
<span class="cp">	atomic_set_mask(1 &lt;&lt; (channel), &amp;frv_dma_inprogress);</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * DMA irq handler - determine channel involved, grab status and call real handler</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">dma_irq_handler</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">_channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">frv_dma_channel</span> <span class="o">*</span><span class="n">channel</span> <span class="o">=</span> <span class="n">_channel</span><span class="p">;</span>

	<span class="n">frv_clear_dma_inprogress</span><span class="p">(</span><span class="n">channel</span> <span class="o">-</span> <span class="n">frv_dma_channels</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">handler</span><span class="p">(</span><span class="n">channel</span> <span class="o">-</span> <span class="n">frv_dma_channels</span><span class="p">,</span>
				<span class="n">__get_DMAC</span><span class="p">(</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CSTR</span><span class="p">),</span>
				<span class="n">channel</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">);</span>

<span class="p">}</span> <span class="cm">/* end dma_irq_handler() */</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * Determine which DMA controllers are present on this CPU</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">frv_dma_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">psr</span> <span class="o">=</span> <span class="n">__get_PSR</span><span class="p">();</span>
	<span class="kt">int</span> <span class="n">num_dma</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* First, determine how many DMA channels are available */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">PSR_IMPLE</span><span class="p">(</span><span class="n">psr</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PSR_IMPLE_FR405</span>:
	<span class="k">case</span> <span class="n">PSR_IMPLE_FR451</span>:
	<span class="k">case</span> <span class="n">PSR_IMPLE_FR501</span>:
	<span class="k">case</span> <span class="n">PSR_IMPLE_FR551</span>:
		<span class="n">num_dma</span> <span class="o">=</span> <span class="n">FRV_DMA_8CHANS</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">PSR_IMPLE_FR401</span>:
	<span class="nl">default:</span>
		<span class="n">num_dma</span> <span class="o">=</span> <span class="n">FRV_DMA_4CHANS</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Now mark all of the non-existent channels as reserved */</span>
	<span class="k">for</span><span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">num_dma</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">FRV_DMA_NCHANS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">=</span> <span class="n">FRV_DMA_FLAGS_RESERVED</span><span class="p">;</span>

<span class="p">}</span> <span class="cm">/* end frv_dma_init() */</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * allocate a DMA controller channel and the IRQ associated with it</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">frv_dma_open</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">devname</span><span class="p">,</span>
		 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dmamask</span><span class="p">,</span>
		 <span class="kt">int</span> <span class="n">dmacap</span><span class="p">,</span>
		 <span class="n">dma_irq_handler_t</span> <span class="n">handler</span><span class="p">,</span>
		 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_flags</span><span class="p">,</span>
		 <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">frv_dma_channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dma</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">write_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">frv_dma_channels_lock</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOSPC</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">dma</span> <span class="o">=</span> <span class="n">FRV_DMA_NCHANS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="n">dma</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">dma</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">channel</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">dma</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">dma</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dmamask</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">cap</span> <span class="o">&amp;</span> <span class="n">dmacap</span><span class="p">)</span> <span class="o">!=</span> <span class="n">dmacap</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">dma</span><span class="p">].</span><span class="n">flags</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">found</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

 <span class="nl">found:</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">dma_irq_handler</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">,</span> <span class="n">devname</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="cm">/* okay, we&#39;ve allocated all the resources */</span>
	<span class="n">channel</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">dma</span><span class="p">];</span>

	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">flags</span>		<span class="o">|=</span> <span class="n">FRV_DMA_FLAGS_INUSE</span><span class="p">;</span>
	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">devname</span>	<span class="o">=</span> <span class="n">devname</span><span class="p">;</span>
	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">handler</span>	<span class="o">=</span> <span class="n">handler</span><span class="p">;</span>
	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">data</span>		<span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="cm">/* Now make sure we are set up for DMA and not GPIO */</span>
	<span class="cm">/* SIR bit must be set for DMA to work */</span>
	<span class="n">__set_SIR</span><span class="p">(</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">dreqbit</span> <span class="o">|</span> <span class="n">__get_SIR</span><span class="p">());</span>
	<span class="cm">/* SOR bits depend on what the caller requests */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">__get_SOR</span><span class="p">();</span>
	<span class="k">if</span><span class="p">(</span><span class="n">dmacap</span> <span class="o">&amp;</span> <span class="n">FRV_DMA_CAP_DACK</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">dackbit</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">dackbit</span><span class="p">;</span>
	<span class="k">if</span><span class="p">(</span><span class="n">dmacap</span> <span class="o">&amp;</span> <span class="n">FRV_DMA_CAP_DONE</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">donebit</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">donebit</span><span class="p">;</span>
	<span class="n">__set_SOR</span><span class="p">(</span><span class="n">val</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">dma</span><span class="p">;</span>
 <span class="nl">out:</span>
	<span class="n">write_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">frv_dma_channels_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span> <span class="cm">/* end frv_dma_open() */</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">frv_dma_open</span><span class="p">);</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * close a DMA channel and its associated interrupt</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">frv_dma_close</span><span class="p">(</span><span class="kt">int</span> <span class="n">dma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">frv_dma_channel</span> <span class="o">*</span><span class="n">channel</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">dma</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">write_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">frv_dma_channels_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">free_irq</span><span class="p">(</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>
	<span class="n">frv_dma_stop</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>

	<span class="n">channel</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FRV_DMA_FLAGS_INUSE</span><span class="p">;</span>

	<span class="n">write_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">frv_dma_channels_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span> <span class="cm">/* end frv_dma_close() */</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">frv_dma_close</span><span class="p">);</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * set static configuration on a DMA channel</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">frv_dma_config</span><span class="p">(</span><span class="kt">int</span> <span class="n">dma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ccfr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cctr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">apr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ioaddr</span> <span class="o">=</span> <span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">dma</span><span class="p">].</span><span class="n">ioaddr</span><span class="p">;</span>

	<span class="n">___set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CCFR</span><span class="p">,</span> <span class="n">ccfr</span><span class="p">);</span>
	<span class="n">___set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CCTR</span><span class="p">,</span> <span class="n">cctr</span><span class="p">);</span>
	<span class="n">___set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">APR</span><span class="p">,</span>  <span class="n">apr</span><span class="p">);</span>
	<span class="n">mb</span><span class="p">();</span>

<span class="p">}</span> <span class="cm">/* end frv_dma_config() */</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">frv_dma_config</span><span class="p">);</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * start a DMA channel</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">frv_dma_start</span><span class="p">(</span><span class="kt">int</span> <span class="n">dma</span><span class="p">,</span>
		   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">sba</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dba</span><span class="p">,</span>
		   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pix</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">six</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bcl</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ioaddr</span> <span class="o">=</span> <span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">dma</span><span class="p">].</span><span class="n">ioaddr</span><span class="p">;</span>

	<span class="n">___set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">SBA</span><span class="p">,</span>  <span class="n">sba</span><span class="p">);</span>
	<span class="n">___set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">DBA</span><span class="p">,</span>  <span class="n">dba</span><span class="p">);</span>
	<span class="n">___set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">PIX</span><span class="p">,</span>  <span class="n">pix</span><span class="p">);</span>
	<span class="n">___set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">SIX</span><span class="p">,</span>  <span class="n">six</span><span class="p">);</span>
	<span class="n">___set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">BCL</span><span class="p">,</span>  <span class="n">bcl</span><span class="p">);</span>
	<span class="n">___set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CSTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="n">__set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CCTR</span><span class="p">,</span> <span class="n">__get_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CCTR</span><span class="p">)</span> <span class="o">|</span> <span class="n">DMAC_CCTRx_ACT</span><span class="p">);</span>
	<span class="n">frv_set_dma_inprogress</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>

<span class="p">}</span> <span class="cm">/* end frv_dma_start() */</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">frv_dma_start</span><span class="p">);</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * restart a DMA channel that&#39;s been stopped in circular addressing mode by comparison-end</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">frv_dma_restart_circular</span><span class="p">(</span><span class="kt">int</span> <span class="n">dma</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">six</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ioaddr</span> <span class="o">=</span> <span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">dma</span><span class="p">].</span><span class="n">ioaddr</span><span class="p">;</span>

	<span class="n">___set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">SIX</span><span class="p">,</span>  <span class="n">six</span><span class="p">);</span>
	<span class="n">___set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CSTR</span><span class="p">,</span> <span class="n">__get_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CSTR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DMAC_CSTRx_CE</span><span class="p">);</span>
	<span class="n">mb</span><span class="p">();</span>

	<span class="n">__set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CCTR</span><span class="p">,</span> <span class="n">__get_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CCTR</span><span class="p">)</span> <span class="o">|</span> <span class="n">DMAC_CCTRx_ACT</span><span class="p">);</span>
	<span class="n">frv_set_dma_inprogress</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>

<span class="p">}</span> <span class="cm">/* end frv_dma_restart_circular() */</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">frv_dma_restart_circular</span><span class="p">);</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * stop a DMA channel</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">frv_dma_stop</span><span class="p">(</span><span class="kt">int</span> <span class="n">dma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ioaddr</span> <span class="o">=</span> <span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">dma</span><span class="p">].</span><span class="n">ioaddr</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">cctr</span><span class="p">;</span>

	<span class="n">___set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CSTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">cctr</span> <span class="o">=</span> <span class="n">__get_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CCTR</span><span class="p">);</span>
	<span class="n">cctr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">DMAC_CCTRx_IE</span> <span class="o">|</span> <span class="n">DMAC_CCTRx_ACT</span><span class="p">);</span>
	<span class="n">cctr</span> <span class="o">|=</span> <span class="n">DMAC_CCTRx_FC</span><span class="p">;</span> 	<span class="cm">/* fifo clear */</span>
	<span class="n">__set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CCTR</span><span class="p">,</span> <span class="n">cctr</span><span class="p">);</span>
	<span class="n">__set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">BCL</span><span class="p">,</span>  <span class="mi">0</span><span class="p">);</span>
	<span class="n">frv_clear_dma_inprogress</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>
<span class="p">}</span> <span class="cm">/* end frv_dma_stop() */</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">frv_dma_stop</span><span class="p">);</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * test interrupt status of DMA channel</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">is_frv_dma_interrupting</span><span class="p">(</span><span class="kt">int</span> <span class="n">dma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ioaddr</span> <span class="o">=</span> <span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">dma</span><span class="p">].</span><span class="n">ioaddr</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">__get_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CSTR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">23</span><span class="p">);</span>

<span class="p">}</span> <span class="cm">/* end is_frv_dma_interrupting() */</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">is_frv_dma_interrupting</span><span class="p">);</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * dump data about a DMA channel</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">frv_dma_dump</span><span class="p">(</span><span class="kt">int</span> <span class="n">dma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ioaddr</span> <span class="o">=</span> <span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">dma</span><span class="p">].</span><span class="n">ioaddr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cstr</span><span class="p">,</span> <span class="n">pix</span><span class="p">,</span> <span class="n">six</span><span class="p">,</span> <span class="n">bcl</span><span class="p">;</span>

	<span class="n">cstr</span> <span class="o">=</span> <span class="n">__get_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CSTR</span><span class="p">);</span>
	<span class="n">pix</span>  <span class="o">=</span> <span class="n">__get_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">PIX</span><span class="p">);</span>
	<span class="n">six</span>  <span class="o">=</span> <span class="n">__get_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">SIX</span><span class="p">);</span>
	<span class="n">bcl</span>  <span class="o">=</span> <span class="n">__get_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">BCL</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;DMA[%d] cstr=%lx pix=%lx six=%lx bcl=%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dma</span><span class="p">,</span> <span class="n">cstr</span><span class="p">,</span> <span class="n">pix</span><span class="p">,</span> <span class="n">six</span><span class="p">,</span> <span class="n">bcl</span><span class="p">);</span>

<span class="p">}</span> <span class="cm">/* end frv_dma_dump() */</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">frv_dma_dump</span><span class="p">);</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * pause all DMA controllers</span>
<span class="cm"> * - called by clock mangling routines</span>
<span class="cm"> * - caller must be holding interrupts disabled</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">frv_dma_pause_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">frv_dma_channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ioaddr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cstr</span><span class="p">,</span> <span class="n">cctr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dma</span><span class="p">;</span>

	<span class="n">write_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">frv_dma_channels_lock</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">dma</span> <span class="o">=</span> <span class="n">FRV_DMA_NCHANS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="n">dma</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">dma</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">channel</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">dma</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">FRV_DMA_FLAGS_INUSE</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">ioaddr</span> <span class="o">=</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">;</span>
		<span class="n">cctr</span> <span class="o">=</span> <span class="n">__get_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CCTR</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cctr</span> <span class="o">&amp;</span> <span class="n">DMAC_CCTRx_ACT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cctr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DMAC_CCTRx_ACT</span><span class="p">;</span>
			<span class="n">__set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CCTR</span><span class="p">,</span> <span class="n">cctr</span><span class="p">);</span>

			<span class="k">do</span> <span class="p">{</span>
				<span class="n">cstr</span> <span class="o">=</span> <span class="n">__get_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CSTR</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">cstr</span> <span class="o">&amp;</span> <span class="n">DMAC_CSTRx_BUSY</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">cstr</span> <span class="o">&amp;</span> <span class="n">DMAC_CSTRx_FED</span><span class="p">)</span>
				<span class="n">channel</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">FRV_DMA_FLAGS_PAUSED</span><span class="p">;</span>
			<span class="n">frv_clear_dma_inprogress</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="p">}</span> <span class="cm">/* end frv_dma_pause_all() */</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">frv_dma_pause_all</span><span class="p">);</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * resume paused DMA controllers</span>
<span class="cm"> * - called by clock mangling routines</span>
<span class="cm"> * - caller must be holding interrupts disabled</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">frv_dma_resume_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">frv_dma_channel</span> <span class="o">*</span><span class="n">channel</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ioaddr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cstr</span><span class="p">,</span> <span class="n">cctr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dma</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">dma</span> <span class="o">=</span> <span class="n">FRV_DMA_NCHANS</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="n">dma</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">dma</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">channel</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">dma</span><span class="p">];</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">channel</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">FRV_DMA_FLAGS_PAUSED</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">ioaddr</span> <span class="o">=</span> <span class="n">channel</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">;</span>
		<span class="n">cstr</span> <span class="o">=</span> <span class="n">__get_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CSTR</span><span class="p">);</span>
		<span class="n">cstr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">DMAC_CSTRx_FED</span> <span class="o">|</span> <span class="n">DMAC_CSTRx_INT</span><span class="p">);</span>
		<span class="n">__set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CSTR</span><span class="p">,</span> <span class="n">cstr</span><span class="p">);</span>

		<span class="n">cctr</span> <span class="o">=</span> <span class="n">__get_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CCTR</span><span class="p">);</span>
		<span class="n">cctr</span> <span class="o">|=</span> <span class="n">DMAC_CCTRx_ACT</span><span class="p">;</span>
		<span class="n">__set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CCTR</span><span class="p">,</span> <span class="n">cctr</span><span class="p">);</span>

		<span class="n">channel</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FRV_DMA_FLAGS_PAUSED</span><span class="p">;</span>
		<span class="n">frv_set_dma_inprogress</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">write_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">frv_dma_channels_lock</span><span class="p">);</span>

<span class="p">}</span> <span class="cm">/* end frv_dma_resume_all() */</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">frv_dma_resume_all</span><span class="p">);</span>

<span class="cm">/*****************************************************************************/</span>
<span class="cm">/*</span>
<span class="cm"> * dma status clear</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">frv_dma_status_clear</span><span class="p">(</span><span class="kt">int</span> <span class="n">dma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ioaddr</span> <span class="o">=</span> <span class="n">frv_dma_channels</span><span class="p">[</span><span class="n">dma</span><span class="p">].</span><span class="n">ioaddr</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">cctr</span><span class="p">;</span>
	<span class="n">___set_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CSTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">cctr</span> <span class="o">=</span> <span class="n">__get_DMAC</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">CCTR</span><span class="p">);</span>
<span class="p">}</span> <span class="cm">/* end frv_dma_status_clear() */</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">frv_dma_status_clear</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
