<annotationInfo>
<item  id="4" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="535" name="tempp" contextFuncName="backward" moduleName="backward" rtlName="tempp_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="10" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="537" name="icmp_ln537" contextFuncName="backward" moduleName="backward" rtlName="icmp_ln537_fu_136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="12" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="537" name="i_13" contextFuncName="backward" moduleName="backward" rtlName="i_13_fu_142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="15" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="539" name="zext_ln539" contextFuncName="backward" moduleName="backward" rtlName="zext_ln539_fu_148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="18" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="539" name="icmp_ln539" contextFuncName="backward" moduleName="backward" rtlName="icmp_ln539_fu_153_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="22" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="543" name="p" contextFuncName="backward" moduleName="backward" rtlName="p_fu_162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="23" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="543" name="sext_ln543" contextFuncName="backward" moduleName="backward" rtlName="sext_ln543_fu_168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="41" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="550" name="icmp_ln550" contextFuncName="backward" moduleName="backward" rtlName="icmp_ln550_fu_178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="43" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="550" name="i" contextFuncName="backward" moduleName="backward" rtlName="i_fu_184_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="46" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="552" name="zext_ln552" contextFuncName="backward" moduleName="backward" rtlName="zext_ln552_fu_190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="14" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="404" name="zext_ln404" contextFuncName="backward" moduleName="backward.1" rtlName="mul_ln404_fu_286_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="15" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="404" name="mul_ln404" contextFuncName="backward" moduleName="backward.1" rtlName="mul_ln404_fu_286_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="49" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="16" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="409" name="zext_ln409" contextFuncName="backward" moduleName="backward.1" rtlName="mul_ln409_fu_436_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="17" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="409" name="mul_ln409" contextFuncName="backward" moduleName="backward.1" rtlName="mul_ln409_fu_436_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="18" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="410" name="zext_ln410" contextFuncName="backward" moduleName="backward.1" rtlName="zext_ln410_fu_442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="19" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="add_ln414" contextFuncName="backward" moduleName="backward.1" rtlName="add_ln414_fu_446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="20" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="zext_ln414" contextFuncName="backward" moduleName="backward.1" rtlName="zext_ln414_fu_452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="21" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="add_ln414_1" contextFuncName="backward" moduleName="backward.1" rtlName="add_ln414_1_fu_456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="23" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="402" name="icmp_ln402" contextFuncName="backward" moduleName="backward.1" rtlName="icmp_ln402_fu_292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="24" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="402" name="add_ln402" contextFuncName="backward" moduleName="backward.1" rtlName="add_ln402_fu_461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="25" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="28" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="407" name="icmp_ln407" contextFuncName="backward" moduleName="backward.1" rtlName="icmp_ln407_fu_298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="29" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="405" name="select_ln405" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln405_fu_304_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="30" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="402" name="add_ln402_1" contextFuncName="backward" moduleName="backward.1" rtlName="add_ln402_1_fu_312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="31" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="404" name="zext_ln404_1" contextFuncName="backward" moduleName="backward.1" rtlName="mul_ln404_1_fu_523_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="32" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="404" name="mul_ln404_1" contextFuncName="backward" moduleName="backward.1" rtlName="mul_ln404_1_fu_523_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="49" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="33" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="405" name="select_ln405_1" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln405_1_fu_532_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="34" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="405" name="select_ln405_2" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln405_2_fu_318_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="35" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="405" name="zext_ln405" contextFuncName="backward" moduleName="backward.1" rtlName="grp_fu_683_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="36" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="405" name="mul_ln405" contextFuncName="backward" moduleName="backward.1" rtlName="kerneldl_mac_muladd_9ns_11ns_10ns_19_4_1_U6" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="37" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="405" name="select_ln405_3" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln405_3_fu_537_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="38" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="405" name="select_ln405_4" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln405_4_fu_543_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="40" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="405" name="xor_ln405" contextFuncName="backward" moduleName="backward.1" rtlName="xor_ln405_fu_330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="41" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="412" name="icmp_ln412" contextFuncName="backward" moduleName="backward.1" rtlName="icmp_ln412_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="42" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="405" name="and_ln405" contextFuncName="backward" moduleName="backward.1" rtlName="and_ln405_fu_342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="43" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="410" name="icmp_ln410" contextFuncName="backward" moduleName="backward.1" rtlName="icmp_ln410_fu_348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="44" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="405" name="and_ln405_1" contextFuncName="backward" moduleName="backward.1" rtlName="and_ln405_1_fu_354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="45" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="407" name="t" contextFuncName="backward" moduleName="backward.1" rtlName="t_fu_467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="46" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="407" name="or_ln407" contextFuncName="backward" moduleName="backward.1" rtlName="or_ln407_fu_360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="47" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="407" name="select_ln407" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln407_fu_366_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="48" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="407" name="select_ln407_1" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln407_1_fu_472_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="49" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="407" name="zext_ln407" contextFuncName="backward" moduleName="backward.1" rtlName="zext_ln407_fu_478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="50" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="409" name="zext_ln409_1" contextFuncName="backward" moduleName="backward.1" rtlName="mul_ln409_1_fu_551_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="51" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="409" name="mul_ln409_1" contextFuncName="backward" moduleName="backward.1" rtlName="mul_ln409_1_fu_551_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="17" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="52" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="407" name="select_ln407_2" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln407_2_fu_557_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="53" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="zext_ln414_1" contextFuncName="backward" moduleName="backward.1" rtlName="zext_ln414_1_fu_564_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="54" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="add_ln414_5" contextFuncName="backward" moduleName="backward.1" rtlName="add_ln414_5_fu_568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="55" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="407" name="select_ln407_3" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln407_3_fu_574_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="57" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="407" name="xor_ln407" contextFuncName="backward" moduleName="backward.1" rtlName="xor_ln407_fu_374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="58" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="407" name="or_ln407_1" contextFuncName="backward" moduleName="backward.1" rtlName="or_ln407_1_fu_380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="59" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="407" name="and_ln407" contextFuncName="backward" moduleName="backward.1" rtlName="and_ln407_fu_386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="60" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="410" name="s" contextFuncName="backward" moduleName="backward.1" rtlName="s_fu_392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="61" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="410" name="or_ln410" contextFuncName="backward" moduleName="backward.1" rtlName="or_ln410_fu_398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="62" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="410" name="or_ln410_1" contextFuncName="backward" moduleName="backward.1" rtlName="or_ln410_1_fu_404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="63" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="410" name="select_ln410" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln410_fu_410_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="64" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="410" name="zext_ln410_1" contextFuncName="backward" moduleName="backward.1" rtlName="zext_ln410_1_fu_581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="65" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="add_ln414_6" contextFuncName="backward" moduleName="backward.1" rtlName="add_ln414_6_fu_584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="66" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="zext_ln414_4" contextFuncName="backward" moduleName="backward.1" rtlName="zext_ln414_4_fu_590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="67" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="add_ln414_7" contextFuncName="backward" moduleName="backward.1" rtlName="add_ln414_7_fu_594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="68" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="410" name="select_ln410_1" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln410_1_fu_604_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="69" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="410" name="zext_ln410_2" contextFuncName="backward" moduleName="backward.1" rtlName="zext_ln410_2_fu_609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="70" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="410" name="select_ln410_2" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln410_2_fu_418_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="71" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="410" name="zext_ln410_3" contextFuncName="backward" moduleName="backward.1" rtlName="zext_ln410_3_fu_482_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="73" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="410" name="i_0_cast2" contextFuncName="backward" moduleName="backward.1" rtlName="grp_fu_683_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="74" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="add_ln414_2" contextFuncName="backward" moduleName="backward.1" rtlName="add_ln414_2_fu_485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="75" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="shl_ln" contextFuncName="backward" moduleName="backward.1" rtlName="shl_ln_fu_490_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="76" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="add_ln414_3" contextFuncName="backward" moduleName="backward.1" rtlName="add_ln414_3_fu_498_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="77" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="zext_ln414_2" contextFuncName="backward" moduleName="backward.1" rtlName="zext_ln414_2_fu_504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="80" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="add_ln414_4" contextFuncName="backward" moduleName="backward.1" rtlName="kerneldl_mac_muladd_9ns_11ns_10ns_19_4_1_U6" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="81" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="zext_ln414_3" contextFuncName="backward" moduleName="backward.1" rtlName="zext_ln414_3_fu_600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="84" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="tmp_s" contextFuncName="backward" moduleName="backward.1" rtlName="kerneldl_fmul_32ns_32ns_32_4_max_dsp_1_U5" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="87" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="414" name="tmp_2" contextFuncName="backward" moduleName="backward.1" rtlName="kerneldl_fadd_32ns_32ns_32_7_full_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="89" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="412" name="i" contextFuncName="backward" moduleName="backward.1" rtlName="i_fu_509_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="90" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="410" name="add_ln410_1" contextFuncName="backward" moduleName="backward.1" rtlName="add_ln410_1_fu_514_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="91" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="410" name="select_ln410_3" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln410_3_fu_613_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="92" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="407" name="add_ln407_1" contextFuncName="backward" moduleName="backward.1" rtlName="add_ln407_1_fu_426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="93" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="407" name="select_ln407_4" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln407_4_fu_619_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="102" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="429" name="icmp_ln429" contextFuncName="backward" moduleName="backward.1" rtlName="icmp_ln429_fu_625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="103" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="429" name="add_ln429" contextFuncName="backward" moduleName="backward.1" rtlName="add_ln429_fu_631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="107" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="432" name="icmp_ln432" contextFuncName="backward" moduleName="backward.1" rtlName="icmp_ln432_fu_637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="108" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="431" name="select_ln431" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln431_fu_643_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="109" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="429" name="add_ln429_1" contextFuncName="backward" moduleName="backward.1" rtlName="add_ln429_1_fu_651_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="110" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="431" name="select_ln431_1" contextFuncName="backward" moduleName="backward.1" rtlName="select_ln431_1_fu_657_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="111" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="431" name="zext_ln431" contextFuncName="backward" moduleName="backward.1" rtlName="grp_fu_692_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="112" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="431" name="mul_ln431" contextFuncName="backward" moduleName="backward.1" rtlName="kerneldl_mac_muladd_9ns_11ns_10ns_19_4_1_U7" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="114" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="431" name="o_0_cast" contextFuncName="backward" moduleName="backward.1" rtlName="grp_fu_692_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="115" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="434" name="add_ln434" contextFuncName="backward" moduleName="backward.1" rtlName="kerneldl_mac_muladd_9ns_11ns_10ns_19_4_1_U7" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="116" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="434" name="zext_ln434" contextFuncName="backward" moduleName="backward.1" rtlName="zext_ln434_fu_678_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="121" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="434" name="tmp" contextFuncName="backward" moduleName="backward.1" rtlName="kerneldl_fadd_32ns_32ns_32_7_full_dsp_1_U4" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="123" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="432" name="o" contextFuncName="backward" moduleName="backward.1" rtlName="o_fu_669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="10" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="349" name="icmp_ln349" contextFuncName="forward" moduleName="forward.1" rtlName="icmp_ln349_fu_253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="12" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="349" name="i" contextFuncName="forward" moduleName="forward.1" rtlName="i_fu_259_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="15" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="351" name="zext_ln351" contextFuncName="forward" moduleName="forward.1" rtlName="zext_ln351_fu_265_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="27" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="356" name="icmp_ln356" contextFuncName="forward" moduleName="forward.1" rtlName="icmp_ln356_fu_270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="28" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="356" name="add_ln356" contextFuncName="forward" moduleName="forward.1" rtlName="add_ln356_fu_276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="32" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="361" name="icmp_ln361" contextFuncName="forward" moduleName="forward.1" rtlName="icmp_ln361_fu_282_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="33" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="359" name="select_ln359" contextFuncName="forward" moduleName="forward.1" rtlName="select_ln359_fu_288_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="34" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="356" name="add_ln356_1" contextFuncName="forward" moduleName="forward.1" rtlName="add_ln356_1_fu_296_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="35" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="359" name="select_ln359_1" contextFuncName="forward" moduleName="forward.1" rtlName="select_ln359_1_fu_302_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="36" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="359" name="zext_ln359" contextFuncName="forward" moduleName="forward.1" rtlName="grp_fu_430_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="37" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="359" name="mul_ln359" contextFuncName="forward" moduleName="forward.1" rtlName="kerneldl_mac_muladd_9ns_11ns_10ns_19_4_1_U17" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="38" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="359" name="zext_ln359_1" contextFuncName="forward" moduleName="forward.1" rtlName="mul_ln359_1_fu_320_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="39" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="359" name="mul_ln359_1" contextFuncName="forward" moduleName="forward.1" rtlName="mul_ln359_1_fu_320_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="49" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="40" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="361" name="zext_ln361" contextFuncName="forward" moduleName="forward.1" rtlName="grp_fu_430_p20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="41" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="363" name="add_ln363" contextFuncName="forward" moduleName="forward.1" rtlName="kerneldl_mac_muladd_9ns_11ns_10ns_19_4_1_U17" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="42" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="363" name="zext_ln363" contextFuncName="forward" moduleName="forward.1" rtlName="zext_ln363_fu_326_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="51" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="364" name="icmp_ln364" contextFuncName="forward" moduleName="forward.1" rtlName="icmp_ln364_fu_330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="52" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="364" name="add_ln364" contextFuncName="forward" moduleName="forward.1" rtlName="add_ln364_fu_336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="56" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="367" name="icmp_ln367" contextFuncName="forward" moduleName="forward.1" rtlName="icmp_ln367_fu_342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="57" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="364" name="select_ln364" contextFuncName="forward" moduleName="forward.1" rtlName="select_ln364_fu_348_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="58" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="364" name="add_ln364_1" contextFuncName="forward" moduleName="forward.1" rtlName="add_ln364_1_fu_356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="59" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="364" name="select_ln364_1" contextFuncName="forward" moduleName="forward.1" rtlName="select_ln364_1_fu_362_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="3" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="60" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="364" name="zext_ln364" contextFuncName="forward" moduleName="forward.1" rtlName="zext_ln364_fu_374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="61" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="364" name="zext_ln364_1" contextFuncName="forward" moduleName="forward.1" rtlName="grp_fu_439_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="62" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="364" name="mul_ln364" contextFuncName="forward" moduleName="forward.1" rtlName="kerneldl_mac_muladd_3ns_6ns_16ns_16_4_1_U18" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="63" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="364" name="zext_ln364_2" contextFuncName="forward" moduleName="forward.1" rtlName="kerneldl_mac_muladd_3ns_6ns_16ns_16_4_1_U18" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="65" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="364" name="k_0_cast2" contextFuncName="forward" moduleName="forward.1" rtlName="k_0_cast2_fu_404_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="66" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="369" name="zext_ln369" contextFuncName="forward" moduleName="forward.1" rtlName="zext_ln369_fu_377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="67" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="369" name="add_ln369" contextFuncName="forward" moduleName="forward.1" rtlName="add_ln369_fu_380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="68" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="369" name="shl_ln" contextFuncName="forward" moduleName="forward.1" rtlName="shl_ln_fu_385_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="69" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="369" name="add_ln369_1" contextFuncName="forward" moduleName="forward.1" rtlName="add_ln369_1_fu_393_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="70" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="369" name="zext_ln369_1" contextFuncName="forward" moduleName="forward.1" rtlName="zext_ln369_1_fu_399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="73" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="369" name="add_ln369_2" contextFuncName="forward" moduleName="forward.1" rtlName="grp_fu_439_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="74" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="369" name="add_ln369_3" contextFuncName="forward" moduleName="forward.1" rtlName="kerneldl_mac_muladd_3ns_6ns_16ns_16_4_1_U18" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="75" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="369" name="zext_ln369_2" contextFuncName="forward" moduleName="forward.1" rtlName="zext_ln369_2_fu_412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="78" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="369" name="tmp_s" contextFuncName="forward" moduleName="forward.1" rtlName="kerneldl_fmul_32ns_32ns_32_4_max_dsp_1_U16" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="79" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="369" name="tmp_1" contextFuncName="forward" moduleName="forward.1" rtlName="kerneldl_fadd_32ns_32ns_32_7_full_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="80" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="367" name="k" contextFuncName="forward" moduleName="forward.1" rtlName="k_fu_416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="83" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="372" name="zext_ln372" contextFuncName="forward" moduleName="forward.1" rtlName="zext_ln372_fu_421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="86" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="372" name="tmp" contextFuncName="forward" moduleName="forward.1" rtlName="kerneldl_fadd_32ns_32ns_32_7_full_dsp_1_U15" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="88" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="361" name="i_11" contextFuncName="forward" moduleName="forward.1" rtlName="i_11_fu_425_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="3" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="310" name="p_Val2_s" contextFuncName="fp_struct" moduleName="__hls_fptosi_float_i32" rtlName="p_Val2_s_fu_44_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="4" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="316" name="p_Result_s" contextFuncName="fp_struct" moduleName="__hls_fptosi_float_i32" rtlName="p_Result_s_reg_185" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="5" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="317" name="tmp_V" contextFuncName="fp_struct" moduleName="__hls_fptosi_float_i32" rtlName="tmp_V_fu_56_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="6" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="318" name="tmp_V_1" contextFuncName="fp_struct" moduleName="__hls_fptosi_float_i32" rtlName="tmp_V_1_fu_66_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="7" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="15" name="mantissa_V" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="mantissa_V_fu_70_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="8" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="15" name="zext_ln682" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="zext_ln682_fu_80_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="9" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="339" name="zext_ln339" contextFuncName="expv" moduleName="__hls_fptosi_float_i32" rtlName="zext_ln339_fu_84_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="10" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h" linenumber="339" name="add_ln339" contextFuncName="expv" moduleName="__hls_fptosi_float_i32" rtlName="add_ln339_fu_88_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="11" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="18" name="isNeg" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="isNeg_fu_94_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="12" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="18" name="sub_ln1311" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="sub_ln1311_fu_102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="13" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="18" name="sext_ln1311" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="sext_ln1311_fu_108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="14" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="18" name="ush" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="ush_fu_112_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="15" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="18" name="sext_ln1311_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="sext_ln1311_1_fu_120_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="16" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="18" name="sext_ln1311_2" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="sext_ln1311_2_fu_124_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="17" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="18" name="zext_ln1287" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="zext_ln1287_fu_128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="18" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="18" name="r_V" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="r_V_fu_132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="66" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="19" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="18" name="r_V_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="r_V_1_fu_138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="243" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="20" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="21" name="tmp" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="tmp_fu_144_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="21" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="21" name="zext_ln662" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="zext_ln662_fu_152_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="22" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="21" name="tmp_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="tmp_1_fu_156_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="23" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="18" name="p_Val2_5" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="p_Val2_5_fu_166_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="24" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="59" name="result_V_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="result_V_1_fu_174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="25" filename="/wrk/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h" linenumber="59" name="p_Val2_6" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="__hls_fptosi_float_i32" rtlName="p_Val2_6_fu_179_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/wrk/2019.1/continuous/2019_05_24_2552052/src/products"&gt;&lt;\/item&gt;
<item  id="7" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="498" name="icmp_ln498" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln498_fu_606_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="9" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="498" name="i" contextFuncName="forward" moduleName="forward" rtlName="i_fu_612_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="12" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="500" name="zext_ln500" contextFuncName="forward" moduleName="forward" rtlName="zext_ln500_fu_618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="23" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="503" name="icmp_ln503" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln503_fu_623_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="24" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="503" name="add_ln503" contextFuncName="forward" moduleName="forward" rtlName="add_ln503_fu_629_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="28" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="508" name="icmp_ln508" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln508_fu_635_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="29" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="506" name="select_ln506" contextFuncName="forward" moduleName="forward" rtlName="select_ln506_fu_641_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="30" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="503" name="add_ln503_1" contextFuncName="forward" moduleName="forward" rtlName="add_ln503_1_fu_649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="31" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="506" name="select_ln506_1" contextFuncName="forward" moduleName="forward" rtlName="select_ln506_1_fu_655_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="32" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="506" name="zext_ln506" contextFuncName="forward" moduleName="forward" rtlName="grp_fu_1841_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="33" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="506" name="mul_ln506" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_mul_mul_11ns_9ns_19_4_1_U28" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="34" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="506" name="zext_ln506_1" contextFuncName="forward" moduleName="forward" rtlName="mul_ln506_1_fu_670_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="35" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="506" name="mul_ln506_1" contextFuncName="forward" moduleName="forward" rtlName="mul_ln506_1_fu_670_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="49" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="37" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="506" name="i1_0_cast1" contextFuncName="forward" moduleName="forward" rtlName="i1_0_cast1_fu_676_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="38" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="506" name="i1_0_cast" contextFuncName="forward" moduleName="forward" rtlName="grp_fu_1847_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="39" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="510" name="begin" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_mac_muladd_5ns_7ns_19ns_19_4_1_U29" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="40" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="510" name="zext_ln510" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_mac_muladd_5ns_7ns_19ns_19_4_1_U29" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="41" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="add_ln517" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_mac_muladd_5ns_7ns_19ns_19_4_1_U29" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="42" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="zext_ln517" contextFuncName="forward" moduleName="forward" rtlName="zext_ln517_fu_688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="45" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_fu_732_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="46" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_1_40" contextFuncName="forward" moduleName="forward" rtlName="tmp_1_40_fu_736_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="47" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_fu_746_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="48" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_fu_750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="49" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_1" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_1_fu_756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="50" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_fu_762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="51" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_3_41" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="52" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_fu_768_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="55" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="519" name="tmp_2" contextFuncName="forward" moduleName="forward" rtlName="grp_p_hls_fptosi_float_i32_fu_567" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="60" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="add_ln517_1" contextFuncName="forward" moduleName="forward" rtlName="add_ln517_1_fu_692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="61" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="zext_ln517_1" contextFuncName="forward" moduleName="forward" rtlName="zext_ln517_1_fu_697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="64" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_1" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_sitofp_32ns_32_5_1_U26" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="65" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_1" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_1_fu_884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="66" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_4" contextFuncName="forward" moduleName="forward" rtlName="tmp_4_fu_887_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="67" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_1" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_1_fu_897_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="68" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_2" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_2_fu_854_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="69" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_5" contextFuncName="forward" moduleName="forward" rtlName="tmp_5_fu_858_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="70" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_2" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_2_fu_868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="71" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_2" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_2_fu_901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="72" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_3" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_3_fu_907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="73" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_1" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_1_fu_913_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="74" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_4" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_4_fu_872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="75" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_5" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_5_fu_878_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="76" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_2" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_2_fu_919_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="77" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_1" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_1_fu_923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="78" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_6" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="79" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_2" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_2_fu_929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="82" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="519" name="tmp_2_1" contextFuncName="forward" moduleName="forward" rtlName="grp_p_hls_fptosi_float_i32_fu_567" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="87" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="add_ln517_2" contextFuncName="forward" moduleName="forward" rtlName="add_ln517_2_fu_702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="88" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="zext_ln517_2" contextFuncName="forward" moduleName="forward" rtlName="zext_ln517_2_fu_707_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="91" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_2_29" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_sitofp_32ns_32_5_1_U26" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="92" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_3" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_3_fu_965_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="93" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_7" contextFuncName="forward" moduleName="forward" rtlName="tmp_7_fu_968_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="94" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_3" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_3_fu_978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="95" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_4" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_4_fu_935_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="96" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_8" contextFuncName="forward" moduleName="forward" rtlName="tmp_8_fu_939_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="97" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_4" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_4_fu_949_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="98" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_6" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_6_fu_982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="99" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_7" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_7_fu_988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="100" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_3" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_3_fu_994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="101" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_8" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_8_fu_953_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="102" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_9" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_9_fu_959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="103" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_4" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_4_fu_1000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="104" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_3" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_3_fu_1004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="105" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_9" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="106" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_4" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_4_fu_1010_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="109" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="519" name="tmp_2_2" contextFuncName="forward" moduleName="forward" rtlName="grp_p_hls_fptosi_float_i32_fu_567" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="114" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="add_ln517_3" contextFuncName="forward" moduleName="forward" rtlName="add_ln517_3_fu_712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="115" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="zext_ln517_3" contextFuncName="forward" moduleName="forward" rtlName="zext_ln517_3_fu_717_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="118" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_3" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_sitofp_32ns_32_5_1_U26" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="119" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_5" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_5_fu_1046_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="120" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_s" contextFuncName="forward" moduleName="forward" rtlName="tmp_s_fu_1050_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="121" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_5" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_5_fu_1060_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="122" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_6" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_6_fu_1016_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="123" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_10" contextFuncName="forward" moduleName="forward" rtlName="tmp_10_fu_1020_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="124" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_6" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_6_fu_1030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="125" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_10" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_10_fu_1064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="126" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_11" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_11_fu_1070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="127" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_5" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_5_fu_1076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="128" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_12" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_12_fu_1034_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="129" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_13" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_13_fu_1040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="130" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_6" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_6_fu_1082_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="131" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_5" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_5_fu_1086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="132" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_11" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="133" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_6" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_6_fu_1092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="136" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="519" name="tmp_2_3" contextFuncName="forward" moduleName="forward" rtlName="grp_p_hls_fptosi_float_i32_fu_567" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="141" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="add_ln517_4" contextFuncName="forward" moduleName="forward" rtlName="add_ln517_4_fu_722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="142" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="zext_ln517_4" contextFuncName="forward" moduleName="forward" rtlName="zext_ln517_4_fu_727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="145" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_4_30" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_sitofp_32ns_32_5_1_U26" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="146" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_7" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_7_fu_1128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="147" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_12" contextFuncName="forward" moduleName="forward" rtlName="tmp_12_fu_1131_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="148" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_7" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_7_fu_1141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="149" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_8" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_8_fu_1098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="150" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_13" contextFuncName="forward" moduleName="forward" rtlName="tmp_13_fu_1102_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="151" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_8" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_8_fu_1112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="152" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_14" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_14_fu_1145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="153" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_15" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_15_fu_1151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="154" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_7" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_7_fu_1157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="155" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_16" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_16_fu_1116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="156" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_17" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_17_fu_1122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="157" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_8" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_8_fu_1163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="158" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_7" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_7_fu_1167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="159" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_14" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="160" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_8" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_8_fu_1173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="163" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="519" name="tmp_2_4" contextFuncName="forward" moduleName="forward" rtlName="grp_p_hls_fptosi_float_i32_fu_567" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="168" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="add_ln517_5" contextFuncName="forward" moduleName="forward" rtlName="add_ln517_5_fu_774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="169" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="zext_ln517_5" contextFuncName="forward" moduleName="forward" rtlName="zext_ln517_5_fu_779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="172" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_5_31" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_sitofp_32ns_32_5_1_U26" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="173" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_9" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_9_fu_1209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="174" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_15" contextFuncName="forward" moduleName="forward" rtlName="tmp_15_fu_1212_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="175" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_9" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_9_fu_1222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="176" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_10" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_10_fu_1179_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="177" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_16" contextFuncName="forward" moduleName="forward" rtlName="tmp_16_fu_1183_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="178" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_10" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_10_fu_1193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="179" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_18" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_18_fu_1226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="180" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_19" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_19_fu_1232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="181" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_9" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_9_fu_1238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="182" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_20" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_20_fu_1197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="183" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_21" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_21_fu_1203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="184" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_10" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_10_fu_1244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="185" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_9" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_9_fu_1248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="186" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_17" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="187" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_10" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_10_fu_1254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="190" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="519" name="tmp_2_5" contextFuncName="forward" moduleName="forward" rtlName="grp_p_hls_fptosi_float_i32_fu_567" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="195" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="add_ln517_6" contextFuncName="forward" moduleName="forward" rtlName="add_ln517_6_fu_784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="196" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="zext_ln517_6" contextFuncName="forward" moduleName="forward" rtlName="zext_ln517_6_fu_789_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="199" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_6_32" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_sitofp_32ns_32_5_1_U26" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="200" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_11" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_11_fu_1290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="201" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_18" contextFuncName="forward" moduleName="forward" rtlName="tmp_18_fu_1293_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="202" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_11" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_11_fu_1303_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="203" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_12" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_12_fu_1260_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="204" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_19" contextFuncName="forward" moduleName="forward" rtlName="tmp_19_fu_1264_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="205" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_12" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_12_fu_1274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="206" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_22" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_22_fu_1307_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="207" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_23" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_23_fu_1313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="208" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_11" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_11_fu_1319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="209" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_24" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_24_fu_1278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="210" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_25" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_25_fu_1284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="211" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_12" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_12_fu_1325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="212" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_11" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_11_fu_1329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="213" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_20" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="214" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_12" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_12_fu_1335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="217" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="519" name="tmp_2_6" contextFuncName="forward" moduleName="forward" rtlName="grp_p_hls_fptosi_float_i32_fu_567" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="222" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="add_ln517_7" contextFuncName="forward" moduleName="forward" rtlName="add_ln517_7_fu_794_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="223" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="zext_ln517_7" contextFuncName="forward" moduleName="forward" rtlName="zext_ln517_7_fu_799_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="226" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_7_33" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_sitofp_32ns_32_5_1_U26" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="227" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_13" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_13_fu_1371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="228" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_21" contextFuncName="forward" moduleName="forward" rtlName="tmp_21_fu_1374_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="229" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_13" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_13_fu_1384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="230" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_14" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_14_fu_1341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="231" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_22" contextFuncName="forward" moduleName="forward" rtlName="tmp_22_fu_1345_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="232" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_14" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_14_fu_1355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="233" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_26" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_26_fu_1388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="234" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_27" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_27_fu_1394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="235" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_13" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_13_fu_1400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="236" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_28" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_28_fu_1359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="237" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_29" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_29_fu_1365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="238" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_14" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_14_fu_1406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="239" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_13" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_13_fu_1410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="240" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_23" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="241" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_14" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_14_fu_1416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="244" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="519" name="tmp_2_7" contextFuncName="forward" moduleName="forward" rtlName="grp_p_hls_fptosi_float_i32_fu_567" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="249" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="add_ln517_8" contextFuncName="forward" moduleName="forward" rtlName="add_ln517_8_fu_804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="250" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="zext_ln517_8" contextFuncName="forward" moduleName="forward" rtlName="zext_ln517_8_fu_809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="253" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_8_34" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_sitofp_32ns_32_5_1_U26" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="254" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_15" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_15_fu_1452_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="255" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_24" contextFuncName="forward" moduleName="forward" rtlName="tmp_24_fu_1455_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="256" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_15" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_15_fu_1465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="257" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_16" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_16_fu_1422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="258" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_25" contextFuncName="forward" moduleName="forward" rtlName="tmp_25_fu_1426_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="259" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_16" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_16_fu_1436_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="260" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_30" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_30_fu_1469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="261" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_31" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_31_fu_1475_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="262" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_15" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_15_fu_1481_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="263" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_32" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_32_fu_1440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="264" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_33" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_33_fu_1446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="265" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_16" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_16_fu_1487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="266" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_15" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_15_fu_1491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="267" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_26" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="268" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_16" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_16_fu_1497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="271" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="519" name="tmp_2_8" contextFuncName="forward" moduleName="forward" rtlName="grp_p_hls_fptosi_float_i32_fu_567" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="276" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="add_ln517_9" contextFuncName="forward" moduleName="forward" rtlName="add_ln517_9_fu_814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="277" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="zext_ln517_9" contextFuncName="forward" moduleName="forward" rtlName="zext_ln517_9_fu_819_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="280" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_9_35" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_sitofp_32ns_32_5_1_U26" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="281" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_17" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_17_fu_1533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="282" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_27" contextFuncName="forward" moduleName="forward" rtlName="tmp_27_fu_1536_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="283" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_17" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_17_fu_1546_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="284" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_18" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_18_fu_1503_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="285" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_28" contextFuncName="forward" moduleName="forward" rtlName="tmp_28_fu_1507_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="286" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_18" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_18_fu_1517_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="287" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_34" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_34_fu_1550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="288" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_35" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_35_fu_1556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="289" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_17" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_17_fu_1562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="290" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_36" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_36_fu_1521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="291" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_37" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_37_fu_1527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="292" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_18" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_18_fu_1568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="293" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_17" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_17_fu_1572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="294" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_29" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="295" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_18" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_18_fu_1578_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="298" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="519" name="tmp_2_9" contextFuncName="forward" moduleName="forward" rtlName="grp_p_hls_fptosi_float_i32_fu_567" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="303" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="add_ln517_10" contextFuncName="forward" moduleName="forward" rtlName="add_ln517_10_fu_824_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="304" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="zext_ln517_10" contextFuncName="forward" moduleName="forward" rtlName="zext_ln517_10_fu_829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="307" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_s_36" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_sitofp_32ns_32_5_1_U26" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="308" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_19" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_19_fu_1614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="309" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_30" contextFuncName="forward" moduleName="forward" rtlName="tmp_30_fu_1617_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="310" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_19" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_19_fu_1627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="311" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_20" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_20_fu_1584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="312" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_31" contextFuncName="forward" moduleName="forward" rtlName="tmp_31_fu_1588_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="313" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_20" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_20_fu_1598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="314" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_38" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_38_fu_1631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="315" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_39" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_39_fu_1637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="316" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_19" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_19_fu_1643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="317" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_40" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_40_fu_1602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="318" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_41" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_41_fu_1608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="319" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_20" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_20_fu_1649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="320" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_19" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_19_fu_1653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="321" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_32" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="322" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_20" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_20_fu_1659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="325" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="519" name="tmp_2_s" contextFuncName="forward" moduleName="forward" rtlName="grp_p_hls_fptosi_float_i32_fu_567" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="330" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="add_ln517_11" contextFuncName="forward" moduleName="forward" rtlName="add_ln517_11_fu_834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="331" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="zext_ln517_11" contextFuncName="forward" moduleName="forward" rtlName="zext_ln517_11_fu_839_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="334" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_10_37" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_sitofp_32ns_32_5_1_U26" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="335" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_21" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_21_fu_1695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="336" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_33" contextFuncName="forward" moduleName="forward" rtlName="tmp_33_fu_1698_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="337" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_21" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_21_fu_1708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="338" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_22" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_22_fu_1665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="339" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_34" contextFuncName="forward" moduleName="forward" rtlName="tmp_34_fu_1669_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="340" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_22" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_22_fu_1679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="341" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_42" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_42_fu_1712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="342" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_43" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_43_fu_1718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="343" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_21" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_21_fu_1724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="344" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_44" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_44_fu_1683_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="345" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_45" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_45_fu_1689_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="346" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_22" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_22_fu_1730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="347" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_21" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_21_fu_1734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="348" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_35" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="349" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_22" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_22_fu_1740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="352" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="519" name="tmp_2_10" contextFuncName="forward" moduleName="forward" rtlName="grp_p_hls_fptosi_float_i32_fu_567" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="357" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="add_ln517_12" contextFuncName="forward" moduleName="forward" rtlName="add_ln517_12_fu_844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="358" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="zext_ln517_12" contextFuncName="forward" moduleName="forward" rtlName="zext_ln517_12_fu_849_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="361" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_11_38" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_sitofp_32ns_32_5_1_U26" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="362" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_23" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_23_fu_1776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="363" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_36" contextFuncName="forward" moduleName="forward" rtlName="tmp_36_fu_1779_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="364" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_23" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_23_fu_1789_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="365" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="bitcast_ln517_24" contextFuncName="forward" moduleName="forward" rtlName="bitcast_ln517_24_fu_1746_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="366" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_37" contextFuncName="forward" moduleName="forward" rtlName="tmp_37_fu_1750_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="367" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="trunc_ln517_24" contextFuncName="forward" moduleName="forward" rtlName="trunc_ln517_24_fu_1760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="368" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_46" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_46_fu_1793_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="369" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_47" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_47_fu_1799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="370" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_23" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_23_fu_1805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="371" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_48" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_48_fu_1764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="372" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="icmp_ln517_49" contextFuncName="forward" moduleName="forward" rtlName="icmp_ln517_49_fu_1770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="373" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="or_ln517_24" contextFuncName="forward" moduleName="forward" rtlName="or_ln517_24_fu_1811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="374" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_23" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_23_fu_1815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="375" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="tmp_38" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U27" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="376" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="517" name="and_ln517_24" contextFuncName="forward" moduleName="forward" rtlName="and_ln517_24_fu_1821_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="379" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="519" name="tmp_2_11" contextFuncName="forward" moduleName="forward" rtlName="grp_p_hls_fptosi_float_i32_fu_567" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="384" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="525" name="tmp" contextFuncName="forward" moduleName="forward" rtlName="kerneldl_sitofp_32ns_32_5_1_U26" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="385" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="525" name="add_ln525" contextFuncName="forward" moduleName="forward" rtlName="add_ln525_fu_682_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="386" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="525" name="zext_ln525" contextFuncName="forward" moduleName="forward" rtlName="zext_ln525_fu_1837_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="389" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="526" name="zext_ln526" contextFuncName="forward" moduleName="forward" rtlName="zext_ln526_fu_1827_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="392" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="508" name="i_12" contextFuncName="forward" moduleName="forward" rtlName="i_12_fu_1832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="7" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"&gt;&lt;\/item&gt;
<item  id="22" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="119" name="z_paramsw1" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="z_paramsw1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="23" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="119" name="z_paramsb1" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="z_paramsb1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="24" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="119" name="z_gradsw1" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="z_gradsw1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="25" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="119" name="z_gradsb1" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="z_gradsb1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="26" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="119" name="z_a_actc" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="z_a_actc_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="27" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="119" name="z_b_mask" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="z_b_mask_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="28" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="119" name="z_c_max" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="z_c_max_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="29" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="132" name="bufferx" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="bufferx_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="30" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="138" name="buffery" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="buffery_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="31" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="156" name="h1" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="h1_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="32" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="157" name="h2" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="h2_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="33" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="163" name="bufferd" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="bufferd_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="44" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h" linenumber="21" name="icmp_ln21" contextFuncName="cnn" moduleName="kerneldl" rtlName="icmp_ln21_fu_863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="46" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h" linenumber="21" name="i" contextFuncName="cnn" moduleName="kerneldl" rtlName="i_fu_869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="49" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h" linenumber="23" name="zext_ln23" contextFuncName="cnn" moduleName="kerneldl" rtlName="zext_ln23_fu_875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="60" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h" linenumber="27" name="icmp_ln27" contextFuncName="cnn" moduleName="kerneldl" rtlName="icmp_ln27_fu_881_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="62" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h" linenumber="27" name="i_1" contextFuncName="cnn" moduleName="kerneldl" rtlName="i_1_fu_887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="65" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h" linenumber="29" name="zext_ln29" contextFuncName="cnn" moduleName="kerneldl" rtlName="zext_ln29_fu_893_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="79" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="164" name="icmp_ln164" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="icmp_ln164_fu_899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="81" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="164" name="i_3" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="i_3_fu_905_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="84" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="166" name="zext_ln166" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="zext_ln166_fu_911_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="90" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h" linenumber="57" name="_ln57" contextFuncName="gradient" moduleName="kerneldl" rtlName="grp_backward_fu_657" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="95" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="68" name="icmp_ln68" contextFuncName="backward" moduleName="kerneldl" rtlName="icmp_ln68_fu_916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="97" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="68" name="o" contextFuncName="backward" moduleName="kerneldl" rtlName="o_fu_922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="100" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="70" name="zext_ln70" contextFuncName="backward" moduleName="kerneldl" rtlName="zext_ln70_fu_928_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="111" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h" linenumber="59" name="_ln59" contextFuncName="gradient" moduleName="kerneldl" rtlName="grp_backward_1_fu_640" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="117" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="66" name="icmp_ln66" contextFuncName="update" moduleName="kerneldl" rtlName="icmp_ln66_fu_933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="118" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="66" name="i_5" contextFuncName="update" moduleName="kerneldl" rtlName="i_5_fu_939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="121" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="70" name="zext_ln70_1" contextFuncName="update" moduleName="kerneldl" rtlName="zext_ln70_1_fu_945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="124" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="70" name="tmp_i" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fmul_32ns_32ns_32_4_max_dsp_1_U38" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="127" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="71" name="tmp_2_i" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fmul_32ns_32ns_32_4_max_dsp_1_U37" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="128" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="71" name="tmp_3_i" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fmul_32ns_32ns_32_4_max_dsp_1_U39" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="129" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="71" name="tmp_4_i" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fadd_32ns_32ns_32_7_full_dsp_1_U36" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="131" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_5_i" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fmul_32ns_32ns_32_4_max_dsp_1_U40" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="132" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_6_i" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fpext_32ns_64_2_1_U43" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="133" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_7_i" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fpext_32ns_64_2_1_U42" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="134" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_8_i" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_dsqrt_64ns_64ns_64_30_1_U50" latency="29" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="135" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_i_21" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_dadd_64ns_64ns_64_8_full_dsp_1_U47" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="136" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_10_i" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_ddiv_64ns_64ns_64_31_1_U49" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="139" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_11_i" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fpext_32ns_64_2_1_U44" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="140" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_12_i" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_dsub_64ns_64ns_64_8_full_dsp_1_U48" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="141" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_13_i" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fptrunc_64ns_32_2_1_U41" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="149" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="174" name="icmp_ln174" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="icmp_ln174_fu_952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="151" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="174" name="i_8" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="i_8_fu_958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="16" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="154" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="176" name="zext_ln176" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="zext_ln176_fu_964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="164" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="66" name="icmp_ln66_1" contextFuncName="update" moduleName="kerneldl" rtlName="icmp_ln66_1_fu_969_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="165" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="66" name="i_9" contextFuncName="update" moduleName="kerneldl" rtlName="i_9_fu_975_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="168" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="70" name="zext_ln70_2" contextFuncName="update" moduleName="kerneldl" rtlName="zext_ln70_2_fu_981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="171" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="70" name="tmp_i1" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fmul_32ns_32ns_32_4_max_dsp_1_U38" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="174" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="71" name="tmp_2_i1" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fmul_32ns_32ns_32_4_max_dsp_1_U37" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="175" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="71" name="tmp_3_i1" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fmul_32ns_32ns_32_4_max_dsp_1_U39" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="176" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="71" name="tmp_4_i1" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fadd_32ns_32ns_32_7_full_dsp_1_U36" latency="6" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="178" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_5_i1" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fmul_32ns_32ns_32_4_max_dsp_1_U40" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="179" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_6_i1" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fpext_32ns_64_2_1_U43" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="180" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_7_i1" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fpext_32ns_64_2_1_U42" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="181" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_8_i1" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_dsqrt_64ns_64ns_64_30_1_U50" latency="29" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="182" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_i1_24" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_dadd_64ns_64ns_64_8_full_dsp_1_U47" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="183" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_1_i" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_ddiv_64ns_64ns_64_31_1_U49" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="186" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_9_i" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fpext_32ns_64_2_1_U44" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="187" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_10_i1" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_dsub_64ns_64ns_64_8_full_dsp_1_U48" latency="7" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="188" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/optimizer.h" linenumber="72" name="tmp_11_i1" contextFuncName="update" moduleName="kerneldl" rtlName="kerneldl_fptrunc_64ns_32_2_1_U41" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="196" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="180" name="icmp_ln180" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="icmp_ln180_fu_988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="198" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="180" name="i_10" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="i_10_fu_994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="201" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="182" name="zext_ln182" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="zext_ln182_fu_1000_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="213" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="133" name="icmp_ln133" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="icmp_ln133_fu_1005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="215" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="133" name="i_2" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="i_2_fu_1011_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="218" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="135" name="zext_ln135" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="zext_ln135_fu_1017_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="228" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="139" name="icmp_ln139" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="icmp_ln139_fu_1022_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="230" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="139" name="i_4" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="i_4_fu_1028_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="233" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="141" name="zext_ln141" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="zext_ln141_fu_1034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="238" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h" linenumber="41" name="_ln41" contextFuncName="predict" moduleName="kerneldl" rtlName="grp_forward_1_fu_648" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="243" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="50" name="icmp_ln50" contextFuncName="forward" moduleName="kerneldl" rtlName="icmp_ln50_fu_1039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="245" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="50" name="i_7" contextFuncName="forward" moduleName="kerneldl" rtlName="i_7_fu_1045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="248" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="52" name="zext_ln52" contextFuncName="forward" moduleName="kerneldl" rtlName="zext_ln52_fu_1051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="251" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="52" name="bitcast_ln52" contextFuncName="forward" moduleName="kerneldl" rtlName="bitcast_ln52_fu_1056_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="252" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="52" name="tmp" contextFuncName="forward" moduleName="kerneldl" rtlName="tmp_fu_1060_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="253" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="52" name="trunc_ln52" contextFuncName="forward" moduleName="kerneldl" rtlName="trunc_ln52_fu_1070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="254" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="52" name="icmp_ln52" contextFuncName="forward" moduleName="kerneldl" rtlName="icmp_ln52_fu_1074_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="255" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="52" name="icmp_ln52_1" contextFuncName="forward" moduleName="kerneldl" rtlName="icmp_ln52_1_fu_1080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="256" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="52" name="or_ln52" contextFuncName="forward" moduleName="kerneldl" rtlName="or_ln52_fu_1086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="257" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="52" name="tmp_s" contextFuncName="forward" moduleName="kerneldl" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U45" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="258" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="52" name="and_ln52" contextFuncName="forward" moduleName="kerneldl" rtlName="and_ln52_fu_1092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="265" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="56" name="bitcast_ln56" contextFuncName="forward" moduleName="kerneldl" rtlName="bitcast_ln56_fu_1098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="266" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="56" name="tmp_1" contextFuncName="forward" moduleName="kerneldl" rtlName="tmp_1_fu_1102_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="267" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="56" name="trunc_ln56" contextFuncName="forward" moduleName="kerneldl" rtlName="trunc_ln56_fu_1112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="268" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="56" name="icmp_ln56" contextFuncName="forward" moduleName="kerneldl" rtlName="icmp_ln56_fu_1116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="269" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="56" name="icmp_ln56_1" contextFuncName="forward" moduleName="kerneldl" rtlName="icmp_ln56_1_fu_1122_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="20" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="270" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="56" name="or_ln56" contextFuncName="forward" moduleName="kerneldl" rtlName="or_ln56_fu_1128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="271" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="56" name="tmp_2" contextFuncName="forward" moduleName="kerneldl" rtlName="kerneldl_fcmp_32ns_32ns_1_2_1_U46" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="272" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/layers.h" linenumber="56" name="and_ln56" contextFuncName="forward" moduleName="kerneldl" rtlName="and_ln56_fu_1132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="281" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/cnn.h" linenumber="43" name="_ln43" contextFuncName="predict" moduleName="kerneldl" rtlName="grp_forward_fu_634" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="287" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="146" name="icmp_ln146" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="icmp_ln146_fu_1138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="289" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="146" name="i_6" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="i_6_fu_1144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
<item  id="292" filename="/home/inaba/alveo/DanQ_fhalf/src/kernel/kernel.cpp" linenumber="148" name="zext_ln148" contextFuncName="kerneldl" moduleName="kerneldl" rtlName="zext_ln148_fu_1150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/inaba/alveo/DanQ_fhalf/_x.hw_emu.xilinx_u200_xdma_201830_2/kerneldl.hw_emu.xilinx_u200_xdma_201830_2/kerneldl"><\/item>
</annotationInfo>
