// Seed: 2187279525
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    output wand id_3,
    input tri id_4,
    input tri1 id_5,
    output supply1 id_6,
    input wire id_7,
    output wor id_8,
    input tri0 id_9,
    output uwire id_10,
    output wire id_11,
    input tri0 id_12,
    input wand id_13,
    output tri0 id_14,
    input uwire id_15,
    input supply1 id_16,
    input tri id_17,
    output tri1 id_18
    , id_20, id_21
);
  wire  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri id_2,
    output supply1 id_3,
    input supply0 id_4
);
  supply1 id_6;
  assign id_3 = 1;
  wand id_7 = id_6;
  reg id_8 = (1), id_9;
  assign id_6 = 1;
  always @(posedge id_4) if (1) id_8 <= 1'b0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_3,
      id_4,
      id_1,
      id_3,
      id_1,
      id_3,
      id_2,
      id_3,
      id_3,
      id_0,
      id_1,
      id_3,
      id_0,
      id_2,
      id_4,
      id_3
  );
endmodule
