# After Instruction Selection:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Expand ISel Pseudo-instructions:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Tail Duplication:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Optimize machine instruction PHIs:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Merge disjoint stack slots:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Local Stack Slot Allocation:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Remove dead machine instructions:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Machine Loop Invariant Code Motion:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Machine Common Subexpression Elimination:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Machine code sinking:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Peephole Optimizations:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Remove dead machine instructions:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After ARM MLA / MLS expansion pass:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After ARM pre- register allocation load / store optimization pass:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After ARM A15 S->D optimizer:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Process Implicit Definitions:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2; GPR:%vreg2
	%vreg1<def> = COPY %R1; rGPR:%vreg1
	%vreg0<def> = COPY %R0; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	t2STRi12 %vreg11<kill>, %vreg10, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2; GPR:%vreg2
	%R1<def> = COPY %vreg13; rGPR:%vreg13
	%R2<def> = COPY %vreg14; rGPR:%vreg14
	%R3<def> = COPY %vreg1; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0; GPR:%vreg15
	%R0<def> = COPY %vreg15; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Live Variable Analysis:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2<kill>; GPR:%vreg2
	%vreg1<def> = COPY %R1<kill>; rGPR:%vreg1
	%vreg0<def> = COPY %R0<kill>; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0<kill>, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5<kill>, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	t2STRi12 %vreg11<kill>, %vreg10<kill>, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2<kill>; GPR:%vreg2
	%R1<def> = COPY %vreg13<kill>; rGPR:%vreg13
	%R2<def> = COPY %vreg14<kill>; rGPR:%vreg14
	%R3<def> = COPY %vreg1<kill>; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use,kill>, %R1<imp-use,kill>, %R2<imp-use,kill>, %R3<imp-use,kill>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0<kill>; GPR:%vreg15
	%R0<def> = COPY %vreg15<kill>; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use,kill>

# End machine code for function autohelperowl_attackpat68.

# After Machine Natural Loop Construction:
# Machine code for function autohelperowl_attackpat68: SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2<kill>; GPR:%vreg2
	%vreg1<def> = COPY %R1<kill>; rGPR:%vreg1
	%vreg0<def> = COPY %R0<kill>; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0<kill>, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5<kill>, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	t2STRi12 %vreg11<kill>, %vreg10<kill>, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2<kill>; GPR:%vreg2
	%R1<def> = COPY %vreg13<kill>; rGPR:%vreg13
	%R2<def> = COPY %vreg14<kill>; rGPR:%vreg14
	%R3<def> = COPY %vreg1<kill>; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use,kill>, %R1<imp-use,kill>, %R2<imp-use,kill>, %R3<imp-use,kill>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0<kill>; GPR:%vreg15
	%R0<def> = COPY %vreg15<kill>; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use,kill>

# End machine code for function autohelperowl_attackpat68.

# After Eliminate PHI nodes for register allocation:
# Machine code for function autohelperowl_attackpat68: Post SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2<kill>; GPR:%vreg2
	%vreg1<def> = COPY %R1<kill>; rGPR:%vreg1
	%vreg0<def> = COPY %R0<kill>; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0<kill>, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5<kill>, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	t2STRi12 %vreg11<kill>, %vreg10<kill>, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2<kill>; GPR:%vreg2
	%R1<def> = COPY %vreg13<kill>; rGPR:%vreg13
	%R2<def> = COPY %vreg14<kill>; rGPR:%vreg14
	%R3<def> = COPY %vreg1<kill>; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use,kill>, %R1<imp-use,kill>, %R2<imp-use,kill>, %R3<imp-use,kill>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0<kill>; GPR:%vreg15
	%R0<def> = COPY %vreg15<kill>; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use,kill>

# End machine code for function autohelperowl_attackpat68.

# After Two-Address instruction pass:
# Machine code for function autohelperowl_attackpat68: Post SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%vreg2<def> = COPY %R2<kill>; GPR:%vreg2
	%vreg1<def> = COPY %R1<kill>; rGPR:%vreg1
	%vreg0<def> = COPY %R0<kill>; rGPR:%vreg0
	%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
	%vreg5<def> = t2ADDrs %vreg4<kill>, %vreg0<kill>, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
	%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
	%vreg7<def> = t2LDRs %vreg5, %vreg6<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
	%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
	%vreg9<def> = t2LDRs %vreg5<kill>, %vreg8<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg10<def> = COPY %SP; GPR:%vreg10
	%vreg11<def> = t2ADDrr %vreg9<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
	%vreg12<def> = t2ADDrr %vreg7<kill>, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
	t2STRi12 %vreg12<kill>, %vreg10, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12 GPR:%vreg10
	t2STRi12 %vreg1, %vreg10, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1 GPR:%vreg10
	t2STRi12 %vreg11<kill>, %vreg10<kill>, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11 GPR:%vreg10
	%vreg13<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg13
	%vreg14<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg; rGPR:%vreg14
	%R0<def> = COPY %vreg2<kill>; GPR:%vreg2
	%R1<def> = COPY %vreg13<kill>; rGPR:%vreg13
	%R2<def> = COPY %vreg14<kill>; rGPR:%vreg14
	%R3<def> = COPY %vreg1<kill>; rGPR:%vreg1
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use,kill>, %R1<imp-use,kill>, %R2<imp-use,kill>, %R3<imp-use,kill>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%vreg15<def> = COPY %R0<kill>; GPR:%vreg15
	%R0<def> = COPY %vreg15<kill>; GPR:%vreg15
	tBX_RET pred:14, pred:%noreg, %R0<imp-use,kill>

# End machine code for function autohelperowl_attackpat68.

# After Simple Register Coalescing:
# Machine code for function autohelperowl_attackpat68: Post SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %R0 %R1 %R2
16B		%vreg2<def> = COPY %R2; GPR:%vreg2
32B		%vreg1<def> = COPY %R1; rGPR:%vreg1
48B		%vreg0<def> = COPY %R0; rGPR:%vreg0
64B		%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
80B		%vreg5<def> = t2ADDrs %vreg4, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
96B		%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
112B		%vreg7<def> = t2LDRs %vreg5, %vreg6, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
128B		%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
144B		%vreg9<def> = t2LDRs %vreg5, %vreg8, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
160B		ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
192B		%vreg11<def> = t2ADDrr %vreg9, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
208B		%vreg12<def> = t2ADDrr %vreg7, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
224B		t2STRi12 %vreg12, %SP, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12
240B		t2STRi12 %vreg1, %SP, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1
256B		t2STRi12 %vreg11, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11
304B		%R0<def> = COPY %vreg2; GPR:%vreg2
320B		%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
336B		%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
352B		%R3<def> = COPY %vreg1; rGPR:%vreg1
368B		tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use,kill>, %SP<imp-def>, %R0<imp-def>, ...
384B		ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
400B		%vreg15<def> = COPY %R0; GPR:%vreg15
416B		%R0<def> = COPY %vreg15; GPR:%vreg15
432B		tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Machine Instruction Scheduler:
# Machine code for function autohelperowl_attackpat68: Post SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %R0 %R1 %R2
16B		%vreg2<def> = COPY %R2; GPR:%vreg2
32B		%vreg1<def> = COPY %R1; rGPR:%vreg1
48B		%vreg0<def> = COPY %R0; rGPR:%vreg0
64B		%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
80B		%vreg5<def> = t2ADDrs %vreg4, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
96B		%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
112B		%vreg7<def> = t2LDRs %vreg5, %vreg6, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
128B		%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
144B		%vreg9<def> = t2LDRs %vreg5, %vreg8, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
160B		ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
192B		%vreg11<def> = t2ADDrr %vreg9, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
208B		%vreg12<def> = t2ADDrr %vreg7, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
224B		t2STRi12 %vreg12, %SP, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12
240B		t2STRi12 %vreg1, %SP, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1
256B		t2STRi12 %vreg11, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11
304B		%R0<def> = COPY %vreg2; GPR:%vreg2
320B		%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
336B		%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
352B		%R3<def> = COPY %vreg1; rGPR:%vreg1
368B		tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use,kill>, %SP<imp-def>, %R0<imp-def>, ...
384B		ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
400B		%vreg15<def> = COPY %R0; GPR:%vreg15
416B		%R0<def> = COPY %vreg15; GPR:%vreg15
432B		tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Greedy Register Allocator:
# Machine code for function autohelperowl_attackpat68: Post SSA
Function Live Ins: %R0 in %vreg0, %R1 in %vreg1, %R2 in %vreg2

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %R0 %R1 %R2
16B		%vreg2<def> = COPY %R2; GPR:%vreg2
32B		%vreg1<def> = COPY %R1; rGPR:%vreg1
48B		%vreg0<def> = COPY %R0; rGPR:%vreg0
64B		%vreg4<def> = t2MOVi32imm <ga:@transformation>; rGPR:%vreg4
80B		%vreg5<def> = t2ADDrs %vreg4, %vreg0, 18, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg5 rGPR:%vreg4,%vreg0
96B		%vreg6<def> = t2MOVi16 21856, pred:14, pred:%noreg; rGPR:%vreg6
112B		%vreg7<def> = t2LDRs %vreg5, %vreg6, 0, pred:14, pred:%noreg; mem:LD4[%1] GPRnopc:%vreg7,%vreg5 rGPR:%vreg6
128B		%vreg8<def> = t2MOVi16 20672, pred:14, pred:%noreg; rGPR:%vreg8
144B		%vreg9<def> = t2LDRs %vreg5, %vreg8, 0, pred:14, pred:%noreg; mem:LD4[%4] GPRnopc:%vreg9,%vreg5 rGPR:%vreg8
160B		ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
192B		%vreg11<def> = t2ADDrr %vreg9, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg11,%vreg9 rGPR:%vreg1
208B		%vreg12<def> = t2ADDrr %vreg7, %vreg1, pred:14, pred:%noreg, opt:%noreg; GPRnopc:%vreg12,%vreg7 rGPR:%vreg1
224B		t2STRi12 %vreg12, %SP, 0, pred:14, pred:%noreg; mem:ST4[Stack] GPRnopc:%vreg12
240B		t2STRi12 %vreg1, %SP, 4, pred:14, pred:%noreg; mem:ST4[Stack+4] rGPR:%vreg1
256B		t2STRi12 %vreg11, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8] GPRnopc:%vreg11
304B		%R0<def> = COPY %vreg2; GPR:%vreg2
320B		%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
336B		%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
352B		%R3<def> = COPY %vreg1; rGPR:%vreg1
368B		tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
384B		ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
400B		%vreg15<def> = COPY %R0; GPR:%vreg15
416B		%R0<def> = COPY %vreg15; GPR:%vreg15
432B		tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Virtual Register Rewriter:
# Machine code for function autohelperowl_attackpat68: Post SSA
Function Live Ins: %R0, %R1, %R2

0B	BB#0: derived from LLVM BB %0
	    Live Ins: %R0 %R1 %R2
32B		%R3<def> = COPY %R1
64B		%R1<def> = t2MOVi32imm <ga:@transformation>
80B		%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
96B		%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
112B		%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
128B		%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
144B		%R0<def> = t2LDRs %R0<kill>, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4]
160B		ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
192B		%R0<def> = t2ADDrr %R0<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
208B		%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
224B		t2STRi12 %R1<kill>, %SP, 0, pred:14, pred:%noreg; mem:ST4[Stack]
240B		t2STRi12 %R3, %SP, 4, pred:14, pred:%noreg; mem:ST4[Stack+4]
256B		t2STRi12 %R0<kill>, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8]
304B		%R0<def> = COPY %R2<kill>
320B		%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
336B		%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
368B		tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
384B		ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
432B		tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Stack Slot Coloring:
# Machine code for function autohelperowl_attackpat68: Post SSA
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%R3<def> = COPY %R1
	%R1<def> = t2MOVi32imm <ga:@transformation>
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = t2LDRs %R0<kill>, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4]
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%R0<def> = t2ADDrr %R0<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R1<kill>, %SP, 0, pred:14, pred:%noreg; mem:ST4[Stack]
	t2STRi12 %R3, %SP, 4, pred:14, pred:%noreg; mem:ST4[Stack+4]
	t2STRi12 %R0<kill>, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = COPY %R2<kill>
	%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Machine Loop Invariant Code Motion:
# Machine code for function autohelperowl_attackpat68: Post SSA
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%R3<def> = COPY %R1
	%R1<def> = t2MOVi32imm <ga:@transformation>
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = t2LDRs %R0<kill>, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4]
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%R0<def> = t2ADDrr %R0<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R1<kill>, %SP, 0, pred:14, pred:%noreg; mem:ST4[Stack]
	t2STRi12 %R3, %SP, 4, pred:14, pred:%noreg; mem:ST4[Stack+4]
	t2STRi12 %R0<kill>, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = COPY %R2<kill>
	%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Shrink Wrapping analysis:
# Machine code for function autohelperowl_attackpat68: Post SSA
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2
	%R3<def> = COPY %R1
	%R1<def> = t2MOVi32imm <ga:@transformation>
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = t2LDRs %R0<kill>, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4]
	ADJCALLSTACKDOWN 12, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	%R0<def> = t2ADDrr %R0<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R1<kill>, %SP, 0, pred:14, pred:%noreg; mem:ST4[Stack]
	t2STRi12 %R3, %SP, 4, pred:14, pred:%noreg; mem:ST4[Stack+4]
	t2STRi12 %R0<kill>, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = COPY %R2<kill>
	%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>, ...
	ADJCALLSTACKUP 12, 0, pred:14, pred:%noreg, %SP<imp-def,dead>, %SP<imp-use>
	tBX_RET pred:14, pred:%noreg, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Prologue/Epilogue Insertion & Frame Finalization:
# Machine code for function autohelperowl_attackpat68: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = COPY %R1
	%R1<def> = t2MOVi32imm <ga:@transformation>
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = t2LDRs %R0<kill>, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def> = t2ADDrr %R0<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R1<kill>, %SP, 0, pred:14, pred:%noreg; mem:ST4[Stack]
	t2STRi12 %R3, %SP, 4, pred:14, pred:%noreg; mem:ST4[Stack+4]
	t2STRi12 %R0<kill>, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = COPY %R2<kill>
	%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	%SP<def,tied1> = t2LDMIA_RET %SP<tied0>, pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Machine Copy Propagation Pass:
# Machine code for function autohelperowl_attackpat68: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = COPY %R1
	%R1<def> = t2MOVi32imm <ga:@transformation>
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = t2LDRs %R0<kill>, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def> = t2ADDrr %R0<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R1<kill>, %SP, 0, pred:14, pred:%noreg; mem:ST4[Stack]
	t2STRi12 %R3, %SP, 4, pred:14, pred:%noreg; mem:ST4[Stack+4]
	t2STRi12 %R0<kill>, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = COPY %R2<kill>
	%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	%SP<def,tied1> = t2LDMIA_RET %SP<tied0>, pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Post-RA pseudo instruction expansion pass:
# Machine code for function autohelperowl_attackpat68: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = tMOVr %R1, pred:14, pred:%noreg
	%R1<def> = t2MOVi32imm <ga:@transformation>
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = t2LDRs %R0<kill>, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def> = t2ADDrr %R0<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRi12 %R1<kill>, %SP, 0, pred:14, pred:%noreg; mem:ST4[Stack]
	t2STRi12 %R3, %SP, 4, pred:14, pred:%noreg; mem:ST4[Stack+4]
	t2STRi12 %R0<kill>, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = tMOVr %R2<kill>, pred:14, pred:%noreg
	%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	%SP<def,tied1> = t2LDMIA_RET %SP<tied0>, pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After ARM load / store optimization pass:
# Machine code for function autohelperowl_attackpat68: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = tMOVr %R1, pred:14, pred:%noreg
	%R1<def> = t2MOVi32imm <ga:@transformation>
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = t2LDRs %R0<kill>, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def> = t2ADDrr %R0<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRDi8 %R1<kill>, %R3, %SP, 0, pred:14, pred:%noreg
	t2STRi12 %R0<kill>, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = tMOVr %R2<kill>, pred:14, pred:%noreg
	%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	%SP<def,tied1> = t2LDMIA_RET %SP<tied0>, pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Execution dependency fix:
# Machine code for function autohelperowl_attackpat68: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = tMOVr %R1, pred:14, pred:%noreg
	%R1<def> = t2MOVi32imm <ga:@transformation>
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = t2LDRs %R0<kill>, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def> = t2ADDrr %R0<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRDi8 %R1<kill>, %R3, %SP, 0, pred:14, pred:%noreg
	t2STRi12 %R0<kill>, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = tMOVr %R2<kill>, pred:14, pred:%noreg
	%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	%SP<def,tied1> = t2LDMIA_RET %SP<tied0>, pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After ARM pseudo instruction expansion pass:
# Machine code for function autohelperowl_attackpat68: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = tMOVr %R1, pred:14, pred:%noreg
	%R1<def> = t2MOVi16 <ga:@transformation>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@transformation>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = t2LDRs %R0<kill>, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def> = t2ADDrr %R0<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRDi8 %R1<kill>, %R3, %SP, 0, pred:14, pred:%noreg
	t2STRi12 %R0<kill>, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = tMOVr %R2<kill>, pred:14, pred:%noreg
	%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	%SP<def,tied1> = t2LDMIA_RET %SP<tied0>, pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Thumb2 instruction size reduction pass:
# Machine code for function autohelperowl_attackpat68: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = tMOVr %R1, pred:14, pred:%noreg
	%R1<def> = t2MOVi16 <ga:@transformation>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@transformation>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = t2LDRs %R0<kill>, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def> = t2ADDrr %R0<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRDi8 %R1<kill>, %R3, %SP, 0, pred:14, pred:%noreg
	t2STRi12 %R0<kill>, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = tMOVr %R2<kill>, pred:14, pred:%noreg
	%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	%SP<def,tied1> = t2LDMIA_RET %SP<tied0>, pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Thumb IT blocks insertion pass:
# Machine code for function autohelperowl_attackpat68: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = tMOVr %R1, pred:14, pred:%noreg
	%R1<def> = t2MOVi16 <ga:@transformation>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@transformation>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = t2LDRs %R0<kill>, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def> = t2ADDrr %R0<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRDi8 %R1<kill>, %R3, %SP, 0, pred:14, pred:%noreg
	t2STRi12 %R0<kill>, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = tMOVr %R2<kill>, pred:14, pred:%noreg
	%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	%SP<def,tied1> = t2LDMIA_RET %SP<tied0>, pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Analyze Machine Code For Garbage Collection:
# Machine code for function autohelperowl_attackpat68: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	%SP<def,tied1> = t2STMDB_UPD %SP<tied0>, pred:14, pred:%noreg, %R7<kill>, %LR<kill>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = tMOVr %R1, pred:14, pred:%noreg
	%R1<def> = t2MOVi16 <ga:@transformation>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@transformation>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = t2LDRs %R0<kill>, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def> = t2ADDrr %R0<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRDi8 %R1<kill>, %R3, %SP, 0, pred:14, pred:%noreg
	t2STRi12 %R0<kill>, %SP, 8, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = tMOVr %R2<kill>, pred:14, pred:%noreg
	%R1<def> = t2MOVi 0, pred:14, pred:%noreg, opt:%noreg
	%R2<def> = t2MOVi 2, pred:14, pred:%noreg, opt:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	%SP<def,tied1> = t2LDMIA_RET %SP<tied0>, pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Thumb2 instruction size reduction pass:
# Machine code for function autohelperowl_attackpat68: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	tPUSH pred:14, pred:%noreg, %R7<kill>, %LR<kill>, %SP<imp-def>, %SP<imp-use>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = tMOVr %R1, pred:14, pred:%noreg
	%R1<def> = t2MOVi16 <ga:@transformation>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@transformation>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = tLDRr %R0<kill>, %R1<kill>, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def,tied1> = tADDhirr %R0<kill,tied0>, %R3, pred:14, pred:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRDi8 %R1<kill>, %R3, %SP, 0, pred:14, pred:%noreg
	tSTRspi %R0<kill>, %SP, 2, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = tMOVr %R2<kill>, pred:14, pred:%noreg
	%R1<def>, %CPSR<def,dead> = tMOVi8 0, pred:14, pred:%noreg
	%R2<def>, %CPSR<def,dead> = tMOVi8 2, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	tPOP_RET pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Unpack machine instruction bundles:
# Machine code for function autohelperowl_attackpat68: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	tPUSH pred:14, pred:%noreg, %R7<kill>, %LR<kill>, %SP<imp-def>, %SP<imp-use>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = tMOVr %R1, pred:14, pred:%noreg
	%R1<def> = t2MOVi16 <ga:@transformation>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@transformation>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = tLDRr %R0<kill>, %R1<kill>, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def,tied1> = tADDhirr %R0<kill,tied0>, %R3, pred:14, pred:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRDi8 %R1<kill>, %R3, %SP, 0, pred:14, pred:%noreg
	tSTRspi %R0<kill>, %SP, 2, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = tMOVr %R2<kill>, pred:14, pred:%noreg
	%R1<def>, %CPSR<def,dead> = tMOVi8 0, pred:14, pred:%noreg
	%R2<def>, %CPSR<def,dead> = tMOVi8 2, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	tPOP_RET pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After optimise barriers pass:
# Machine code for function autohelperowl_attackpat68: Post SSA
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	tPUSH pred:14, pred:%noreg, %R7<kill>, %LR<kill>, %SP<imp-def>, %SP<imp-use>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = tMOVr %R1, pred:14, pred:%noreg
	%R1<def> = t2MOVi16 <ga:@transformation>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@transformation>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = tLDRr %R0<kill>, %R1<kill>, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def,tied1> = tADDhirr %R0<kill,tied0>, %R3, pred:14, pred:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRDi8 %R1<kill>, %R3, %SP, 0, pred:14, pred:%noreg
	tSTRspi %R0<kill>, %SP, 2, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = tMOVr %R2<kill>, pred:14, pred:%noreg
	%R1<def>, %CPSR<def,dead> = tMOVi8 0, pred:14, pred:%noreg
	%R2<def>, %CPSR<def,dead> = tMOVi8 2, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	tPOP_RET pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After ARM constant island placement and branch shortening pass:
# Machine code for function autohelperowl_attackpat68: Post SSA, not tracking liveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	tPUSH pred:14, pred:%noreg, %R7<kill>, %LR<kill>, %SP<imp-def>, %SP<imp-use>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = tMOVr %R1, pred:14, pred:%noreg
	%R1<def> = t2MOVi16 <ga:@transformation>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@transformation>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = tLDRr %R0<kill>, %R1<kill>, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def,tied1> = tADDhirr %R0<kill,tied0>, %R3, pred:14, pred:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRDi8 %R1<kill>, %R3, %SP, 0, pred:14, pred:%noreg
	tSTRspi %R0<kill>, %SP, 2, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = tMOVr %R2<kill>, pred:14, pred:%noreg
	%R1<def>, %CPSR<def,dead> = tMOVi8 0, pred:14, pred:%noreg
	%R2<def>, %CPSR<def,dead> = tMOVi8 2, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	tPOP_RET pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Contiguously Lay Out Funclets:
# Machine code for function autohelperowl_attackpat68: Post SSA, not tracking liveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	tPUSH pred:14, pred:%noreg, %R7<kill>, %LR<kill>, %SP<imp-def>, %SP<imp-use>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = tMOVr %R1, pred:14, pred:%noreg
	%R1<def> = t2MOVi16 <ga:@transformation>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@transformation>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = tLDRr %R0<kill>, %R1<kill>, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def,tied1> = tADDhirr %R0<kill,tied0>, %R3, pred:14, pred:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRDi8 %R1<kill>, %R3, %SP, 0, pred:14, pred:%noreg
	tSTRspi %R0<kill>, %SP, 2, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = tMOVr %R2<kill>, pred:14, pred:%noreg
	%R1<def>, %CPSR<def,dead> = tMOVi8 0, pred:14, pred:%noreg
	%R2<def>, %CPSR<def,dead> = tMOVi8 2, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	tPOP_RET pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After StackMap Liveness Analysis:
# Machine code for function autohelperowl_attackpat68: Post SSA, not tracking liveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	tPUSH pred:14, pred:%noreg, %R7<kill>, %LR<kill>, %SP<imp-def>, %SP<imp-use>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = tMOVr %R1, pred:14, pred:%noreg
	%R1<def> = t2MOVi16 <ga:@transformation>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@transformation>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = tLDRr %R0<kill>, %R1<kill>, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def,tied1> = tADDhirr %R0<kill,tied0>, %R3, pred:14, pred:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRDi8 %R1<kill>, %R3, %SP, 0, pred:14, pred:%noreg
	tSTRspi %R0<kill>, %SP, 2, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = tMOVr %R2<kill>, pred:14, pred:%noreg
	%R1<def>, %CPSR<def,dead> = tMOVi8 0, pred:14, pred:%noreg
	%R2<def>, %CPSR<def,dead> = tMOVi8 2, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	tPOP_RET pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

# After Live DEBUG_VALUE analysis:
# Machine code for function autohelperowl_attackpat68: Post SSA, not tracking liveness
Frame Objects:
  fi#0: size=4, align=4, at location [SP-4]
  fi#1: size=4, align=4, at location [SP-8]
Function Live Ins: %R0, %R1, %R2

BB#0: derived from LLVM BB %0
    Live Ins: %R0 %R1 %R2 %R7 %LR
	tPUSH pred:14, pred:%noreg, %R7<kill>, %LR<kill>, %SP<imp-def>, %SP<imp-use>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%R7<def> = tMOVr %SP<kill>, pred:14, pred:%noreg; flags: FrameSetup
	CFI_INSTRUCTION <call frame instruction>; flags: FrameSetup
	%SP<def,tied1> = tSUBspi %SP<tied0>, 4, pred:14, pred:%noreg; flags: FrameSetup
	%R3<def> = tMOVr %R1, pred:14, pred:%noreg
	%R1<def> = t2MOVi16 <ga:@transformation>[TF=1], pred:14, pred:%noreg
	%R1<def,tied1> = t2MOVTi16 %R1<tied0>, <ga:@transformation>[TF=2], pred:14, pred:%noreg
	%R0<def> = t2ADDrs %R1<kill>, %R0<kill>, 18, pred:14, pred:%noreg, opt:%noreg
	%R1<def> = t2MOVi16 21856, pred:14, pred:%noreg
	%R12<def> = t2LDRs %R0, %R1<kill>, 0, pred:14, pred:%noreg; mem:LD4[%1]
	%R1<def> = t2MOVi16 20672, pred:14, pred:%noreg
	%R0<def> = tLDRr %R0<kill>, %R1<kill>, pred:14, pred:%noreg; mem:LD4[%4]
	%R0<def,tied1> = tADDhirr %R0<kill,tied0>, %R3, pred:14, pred:%noreg
	%R1<def> = t2ADDrr %R12<kill>, %R3, pred:14, pred:%noreg, opt:%noreg
	t2STRDi8 %R1<kill>, %R3, %SP, 0, pred:14, pred:%noreg
	tSTRspi %R0<kill>, %SP, 2, pred:14, pred:%noreg; mem:ST4[Stack+8]
	%R0<def> = tMOVr %R2<kill>, pred:14, pred:%noreg
	%R1<def>, %CPSR<def,dead> = tMOVi8 0, pred:14, pred:%noreg
	%R2<def>, %CPSR<def,dead> = tMOVi8 2, pred:14, pred:%noreg
	tBL pred:14, pred:%noreg, <ga:@play_attack_defend2_n>, <regmask %LR %D8 %D9 %D10 %D11 %D12 %D13 %D14 %D15 %Q4 %Q5 %Q6 %Q7 %R4 %R5 %R6 %R7 %R8 %R9 %R10 %R11 %S16 %S17 %S18 %S19 %S20 %S21 %S22 %S23 %S24 %S25 %S26 %S27 %S28 %S29 %S30 %S31 %D8_D10 %D9_D11 %D10_D12 %D11_D13 %D12_D14 %D13_D15 %Q4_Q5 %Q5_Q6 %Q6_Q7 %Q4_Q5_Q6_Q7 %R4_R5 %R6_R7 %R8_R9 %R10_R11 %D8_D9_D10 %D9_D10_D11 %D10_D11_D12 %D11_D12_D13 %D12_D13_D14 %D13_D14_D15 %D8_D10_D12 %D9_D11_D13 %D10_D12_D14 %D11_D13_D15 %D8_D10_D12_D14 %D9_D11_D13_D15 %D9_D10 %D11_D12 %D13_D14 %D9_D10_D11_D12 %D11_D12_D13_D14>, %LR<imp-def,dead>, %SP<imp-use>, %R0<imp-use>, %R1<imp-use>, %R2<imp-use>, %R3<imp-use>, %SP<imp-def>, %R0<imp-def>
	%SP<def,tied1> = tADDspi %SP<tied0>, 4, pred:14, pred:%noreg
	tPOP_RET pred:14, pred:%noreg, %R7<def>, %PC<def>, %R0<imp-use>

# End machine code for function autohelperowl_attackpat68.

