<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_encoder_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="reset"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="clk"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">clk</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>clk</spirit:name>
    </spirit:memoryMap>
    <spirit:memoryMap>
      <spirit:name>reset</spirit:name>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>encoder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Sep 12 13:08:53 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e8e46dc5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_encoder_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Sep 12 13:08:53 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e8e46dc5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>encoder</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Sep 12 13:08:53 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:bcfe2427</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_encoder_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Sep 12 13:08:53 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:bcfe2427</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Sep 12 13:08:53 UTC 2023</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:e8e46dc5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>op</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wea</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>S0</spirit:name>
        <spirit:displayName>S0</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.S0" spirit:bitStringLength="2">&quot;00&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>S1</spirit:name>
        <spirit:displayName>S1</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.S1" spirit:bitStringLength="2">&quot;01&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>S2</spirit:name>
        <spirit:displayName>S2</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.S2" spirit:bitStringLength="2">&quot;10&quot;</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>S3</spirit:name>
        <spirit:displayName>S3</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.S3" spirit:bitStringLength="2">&quot;11&quot;</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/5350/src/encoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_encoder_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/5350/src/encoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_encoder_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_encoder_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_encoder_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_encoder_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_encoder_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_encoder_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>encoder_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>S0</spirit:name>
      <spirit:displayName>S0</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.S0" spirit:bitStringLength="2">&quot;00&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>S1</spirit:name>
      <spirit:displayName>S1</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.S1" spirit:bitStringLength="2">&quot;01&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>S2</spirit:name>
      <spirit:displayName>S2</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.S2" spirit:bitStringLength="2">&quot;10&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>S3</spirit:name>
      <spirit:displayName>S3</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.S3" spirit:bitStringLength="2">&quot;11&quot;</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_encoder_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>encoder_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b41e756_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314ab7ec_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e1efe4_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ac87a9_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b6118a_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ffdade_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@736e9f76_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eaa95c1_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1abb02df_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3012a271_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c4a9f6_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff292e_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28af09a0_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76c2e7fb_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c33fcf8_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b4002c_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cbb3acf_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409aa122_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436b4283_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d08a9b_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60136175_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327c33b7_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1112736e_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d204b27_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153d8b51_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b01a88b_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a1c979_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c93fbc_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1703ccad_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d36f7f3_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@719e342d_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d9c22_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b412fd6_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ee9a19_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f94e9ba_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a1d72c_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@380702f2_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30222b10_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ae55ae_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5478aee5_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1789feae_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fedcd8f_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169735df_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a246305_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fc3e7a_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702c290f_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a626f7b_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ed01f3_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a0f778c_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260fa093_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e926343_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b522f6b_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc84644_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3f5e70_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@105cfc79_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1107eb4f_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0b383c_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dda5178_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a91c2b8_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2864cd_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7132a6b6_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e7355a_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7028f1cd_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540d2b0d_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62404e34_ARCHIVE_LOCATION">c:/Users/User/Downloads/test_bram/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d462b96_ARCHIVE_LOCATION">c:/Users/User/Downloads/project/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594314f4_ARCHIVE_LOCATION">c:/Users/User/Downloads/project/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6989484b_ARCHIVE_LOCATION">c:/Users/User/Downloads/project/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@217f4cb4_ARCHIVE_LOCATION">c:/Users/User/Downloads/project/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77f3f2e8_ARCHIVE_LOCATION">c:/Users/User/Downloads/project/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba4f36d_ARCHIVE_LOCATION">c:/Users/User/Downloads/project/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33185837_ARCHIVE_LOCATION">c:/Users/User/Downloads/project/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717de545_ARCHIVE_LOCATION">c:/Users/User/Downloads/project/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcbf244_ARCHIVE_LOCATION">c:/Users/User/Downloads/project/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388a82d4_ARCHIVE_LOCATION">c:/Users/User/Downloads/project/test_bram/user_src/encoder</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c08550_ARCHIVE_LOCATION">c:/Users/User/Downloads/project/test_bram/user_src/encoder</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESET.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="00ec5c34"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c6ec0994"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="44e02848"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e1445f12"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="30488f99"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="433fa22a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
