and r0, r1, r2, ror #9 
cmp r0, #13 
sublt r3, r0, r3, lsl #14 
mvn r2, r3 
bic r0, r0, r1 
add r2, r2, r0, lsl #11 
rsb r3, r2, #5 
