 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : CONV
Version: M-2016.12
Date   : Wed Jul  6 22:42:59 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: kernel_0_reg[8][7]/CK
              (internal path startpoint clocked by clk)
  Endpoint: cdata_wr_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  CONV               tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  input external delay                                    0.00       0.50 r
  kernel_0_reg[8][7]/CK (DFFRX1)                          0.00       0.50 r
  kernel_0_reg[8][7]/Q (DFFRX1)                           0.59       1.09 f
  mult_441_I9/b[7] (CONV_DW_mult_tc_21)                   0.00       1.09 f
  mult_441_I9/U959/Y (INVX3)                              0.19       1.27 r
  mult_441_I9/U1080/Y (BUFX20)                            0.17       1.44 r
  mult_441_I9/U1446/Y (NOR2X2)                            0.08       1.52 f
  mult_441_I9/U1444/CO (ADDFX1)                           0.42       1.94 f
  mult_441_I9/U1289/CO (CMPR32X2)                         0.42       2.36 f
  mult_441_I9/U1012/CO (ADDFHX2)                          0.33       2.68 f
  mult_441_I9/U1192/CO (ADDFHX4)                          0.23       2.91 f
  mult_441_I9/U1275/S (ADDFHX2)                           0.38       3.29 f
  mult_441_I9/U1199/Y (NOR2X6)                            0.19       3.48 r
  mult_441_I9/U749/Y (NOR2X4)                             0.11       3.59 f
  mult_441_I9/U748/Y (NAND3X2)                            0.19       3.78 r
  mult_441_I9/U1051/Y (INVX3)                             0.13       3.90 f
  mult_441_I9/U1230/Y (INVX2)                             0.13       4.04 r
  mult_441_I9/U779/Y (NOR2X6)                             0.08       4.11 f
  mult_441_I9/U777/Y (OR2X8)                              0.16       4.28 f
  mult_441_I9/U177/Y (AOI21X4)                            0.13       4.41 r
  mult_441_I9/U1314/Y (XOR2X4)                            0.18       4.58 f
  mult_441_I9/product[22] (CONV_DW_mult_tc_21)            0.00       4.58 f
  sub_add_448_b0/B[22] (CONV_DW01_sub_14)                 0.00       4.58 f
  sub_add_448_b0/U293/Y (NOR2X8)                          0.11       4.70 r
  sub_add_448_b0/U256/Y (NAND2X8)                         0.07       4.77 f
  sub_add_448_b0/U85/Y (NOR2X8)                           0.12       4.89 r
  sub_add_448_b0/U214/Y (INVX16)                          0.09       4.99 f
  sub_add_448_b0/U185/Y (NOR2X4)                          0.10       5.09 r
  sub_add_448_b0/U183/Y (NAND2X4)                         0.09       5.18 f
  sub_add_448_b0/U182/Y (CLKXOR2X8)                       0.22       5.40 r
  sub_add_448_b0/DIFF[25] (CONV_DW01_sub_14)              0.00       5.40 r
  add_4_root_add_0_root_add_460/A[25] (CONV_DW01_add_35)
                                                          0.00       5.40 r
  add_4_root_add_0_root_add_460/U379/Y (NOR2X8)           0.08       5.48 f
  add_4_root_add_0_root_add_460/U562/Y (OAI21X2)          0.24       5.72 r
  add_4_root_add_0_root_add_460/U393/Y (NOR2X6)           0.11       5.83 f
  add_4_root_add_0_root_add_460/U606/Y (OAI21X4)          0.14       5.97 r
  add_4_root_add_0_root_add_460/U376/Y (INVX8)            0.12       6.10 f
  add_4_root_add_0_root_add_460/U640/Y (OAI21X4)          0.14       6.24 r
  add_4_root_add_0_root_add_460/U631/Y (AOI21X4)          0.11       6.35 f
  add_4_root_add_0_root_add_460/U597/Y (OAI21X4)          0.15       6.50 r
  add_4_root_add_0_root_add_460/U643/Y (XNOR2X4)          0.19       6.69 f
  add_4_root_add_0_root_add_460/SUM[29] (CONV_DW01_add_35)
                                                          0.00       6.69 f
  add_2_root_add_0_root_add_460/B[29] (CONV_DW01_add_34)
                                                          0.00       6.69 f
  add_2_root_add_0_root_add_460/U783/Y (NOR2X8)           0.18       6.87 r
  add_2_root_add_0_root_add_460/U524/Y (OA21X4)           0.19       7.06 r
  add_2_root_add_0_root_add_460/U636/Y (OR2X4)            0.12       7.18 r
  add_2_root_add_0_root_add_460/U635/Y (NAND2X2)          0.09       7.27 f
  add_2_root_add_0_root_add_460/U735/Y (AOI21X4)          0.14       7.41 r
  add_2_root_add_0_root_add_460/U732/Y (OAI21X4)          0.10       7.51 f
  add_2_root_add_0_root_add_460/U791/Y (AOI21X4)          0.12       7.64 r
  add_2_root_add_0_root_add_460/U737/Y (XOR2X4)           0.17       7.80 f
  add_2_root_add_0_root_add_460/SUM[31] (CONV_DW01_add_34)
                                                          0.00       7.80 f
  add_0_root_add_0_root_add_460/A[31] (CONV_DW01_add_43)
                                                          0.00       7.80 f
  add_0_root_add_0_root_add_460/U656/Y (OR2X8)            0.20       8.01 f
  add_0_root_add_0_root_add_460/U655/Y (AOI21X4)          0.14       8.15 r
  add_0_root_add_0_root_add_460/U653/Y (OAI21X4)          0.10       8.25 f
  add_0_root_add_0_root_add_460/U125/Y (AOI21X4)          0.19       8.44 r
  add_0_root_add_0_root_add_460/U658/Y (AOI2BB1X4)        0.25       8.68 r
  add_0_root_add_0_root_add_460/U664/Y (INVX12)           0.13       8.81 f
  add_0_root_add_0_root_add_460/U674/Y (AOI21X4)          0.14       8.95 r
  add_0_root_add_0_root_add_460/U627/Y (XOR2X4)           0.16       9.11 f
  add_0_root_add_0_root_add_460/SUM[38] (CONV_DW01_add_43)
                                                          0.00       9.11 f
  U1361/Y (NOR3X6)                                        0.16       9.27 r
  U1273/Y (NAND4X4)                                       0.12       9.39 f
  U1392/Y (OR4X8)                                         0.25       9.64 f
  U1354/Y (NAND4X8)                                       0.15       9.79 r
  U1240/Y (CLKINVX20)                                     0.15       9.94 f
  U1346/Y (AND2X4)                                        0.18      10.12 f
  U1262/Y (NOR2X6)                                        0.09      10.21 r
  U1410/Y (NAND4X4)                                       0.12      10.33 f
  cdata_wr_reg[6]/D (DFFSRX2)                             0.00      10.33 f
  data arrival time                                                 10.33

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  cdata_wr_reg[6]/CK (DFFSRX2)                            0.00      10.40 r
  library setup time                                     -0.07      10.33
  data required time                                                10.33
  --------------------------------------------------------------------------
  data required time                                                10.33
  data arrival time                                                -10.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
