xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../referenceImplementationVivado.gen/sources_1/ip/dRISC_PLL_1"
xpm_memory.sv,systemverilog,xpm,D:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../referenceImplementationVivado.gen/sources_1/ip/dRISC_PLL_1"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../referenceImplementationVivado.gen/sources_1/ip/dRISC_PLL_1"
dRISC_PLL_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../referenceImplementationVivado.gen/sources_1/ip/dRISC_PLL_1/dRISC_PLL_sim_netlist.vhdl,incdir="../../../../referenceImplementationVivado.gen/sources_1/ip/dRISC_PLL_1"
glbl.v,Verilog,xil_defaultlib,glbl.v
