 l1cache.prefetch_opportunities : Accumulator : Sum.u64 = 26269; SumSQ.u64 = 26269; Count.u64 = 26269; 
 l1cache.prefetches_issued : Accumulator : Sum.u64 = 12305; SumSQ.u64 = 12305; Count.u64 = 12305; 
 l1cache.prefetches_canceled_by_page_boundary : Accumulator : Sum.u64 = 406; SumSQ.u64 = 406; Count.u64 = 406; 
 l1cache.prefetches_canceled_by_history : Accumulator : Sum.u64 = 13964; SumSQ.u64 = 13964; Count.u64 = 13964; 
 l1cache.CacheHits : Accumulator : Sum.u64 = 94921; SumSQ.u64 = 94921; Count.u64 = 94921; 
 l1cache.GetSHit_Arrival : Accumulator : Sum.u64 = 18024; SumSQ.u64 = 18024; Count.u64 = 18024; 
 l1cache.GetXHit_Arrival : Accumulator : Sum.u64 = 2026; SumSQ.u64 = 2026; Count.u64 = 2026; 
 l1cache.GetSExHit_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSHit_Blocked : Accumulator : Sum.u64 = 67289; SumSQ.u64 = 67289; Count.u64 = 67289; 
 l1cache.GetXHit_Blocked : Accumulator : Sum.u64 = 7582; SumSQ.u64 = 7582; Count.u64 = 7582; 
 l1cache.GetSExHit_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.CacheMisses : Accumulator : Sum.u64 = 12501; SumSQ.u64 = 12501; Count.u64 = 12501; 
 l1cache.GetSMiss_Arrival : Accumulator : Sum.u64 = 11990; SumSQ.u64 = 11990; Count.u64 = 11990; 
 l1cache.GetXMiss_Arrival : Accumulator : Sum.u64 = 511; SumSQ.u64 = 511; Count.u64 = 511; 
 l1cache.GetSExMiss_Arrival : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetXMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_Blocked : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetS_recv : Accumulator : Sum.u64 = 102186; SumSQ.u64 = 102186; Count.u64 = 102186; 
 l1cache.GetX_recv : Accumulator : Sum.u64 = 10119; SumSQ.u64 = 10119; Count.u64 = 10119; 
 l1cache.GetSEx_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSResp_recv : Accumulator : Sum.u64 = 11989; SumSQ.u64 = 11989; Count.u64 = 11989; 
 l1cache.GetXResp_recv : Accumulator : Sum.u64 = 511; SumSQ.u64 = 511; Count.u64 = 511; 
 l1cache.PutS_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutM_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutE_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.PutX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.FetchInvX_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.Inv_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.NACK_recv : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSMiss_IS : Accumulator : Sum.u64 = 11990; SumSQ.u64 = 11990; Count.u64 = 11990; 
 l1cache.GetXMiss_IM : Accumulator : Sum.u64 = 511; SumSQ.u64 = 511; Count.u64 = 511; 
 l1cache.GetXMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_IM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 
 l1cache.GetSExMiss_SM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; 

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           107422
     GetS:                                       97303
     GetX:                                       10119
     GetSEx:                                     0
- Total misses:                                  12501
     GetS, miss on arrival:                      11990
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      511
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    94921
     GetS, hit on arrival:                       18024
     GetS, hit after being blocked:              67289
     GetX, hit on arrival:                       2026
     GetX, hit after being blocked:              7582
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     88.363%
- Miss ratio:                                    11.637%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   11990
- GetX   I->M:                                   511
- GetX   S->M:                                   0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 7092]
- PUTX sent due to [inv, evictions]:             [0, 5281]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    124805
- Requests handled by MSHR (MSHR hits):          87371
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        2005
- Latency GetS   I->S                            2004
- Latency GetX   I->M                            2005
streamCPU Finished after 100000 issued reads, 100000 returned
Completed @ 10587947 ns

Simulation is complete, simulated time: 10.5879 ms
