declare output OUT(7:0)
declare register array ARR(7:0)[8]
declare bus BUS(2:0)

ARR[1] <- 42;
ARR[2] <- 1;
ARR[2] <- ARR[1] + ARR[2];
BUS <- -1, ARR[BUS] <- 3;

OUT <- ARR[1];
OUT <- ARR[0];
OUT <- ARR[2];
OUT <- ARR[2 + 2 + 2 + 1];
