0.7
2020.2
Oct 19 2021
02:56:52
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.sim/sim_1/synth/timing/xsim/testbench_time_synth.v,1651142581,verilog,,/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sim_1/new/testbench.v,,ALU;Adder;Adder_0;CPU;Data_Memory;EX_MEM;ID_EX;IF_ID;Inst_Memory;MEM_WB;PDU;Predict;RAM128X1D_HD100;RAM128X1D_HD101;RAM128X1D_HD102;RAM128X1D_HD103;RAM128X1D_HD104;RAM128X1D_HD105;RAM128X1D_HD106;RAM128X1D_HD107;RAM128X1D_HD108;RAM128X1D_HD109;RAM128X1D_HD110;RAM128X1D_HD111;RAM128X1D_HD112;RAM128X1D_HD113;RAM128X1D_HD114;RAM128X1D_HD115;RAM128X1D_HD116;RAM128X1D_HD117;RAM128X1D_HD118;RAM128X1D_HD119;RAM128X1D_HD120;RAM128X1D_HD121;RAM128X1D_HD122;RAM128X1D_HD123;RAM128X1D_HD124;RAM128X1D_HD125;RAM128X1D_HD126;RAM128X1D_HD127;RAM128X1D_HD128;RAM128X1D_HD129;RAM128X1D_HD130;RAM128X1D_HD131;RAM128X1D_HD132;RAM128X1D_HD133;RAM128X1D_HD134;RAM128X1D_HD135;RAM128X1D_HD136;RAM128X1D_HD137;RAM128X1D_HD138;RAM128X1D_HD139;RAM128X1D_HD140;RAM128X1D_HD141;RAM128X1D_HD142;RAM128X1D_HD143;RAM128X1D_HD144;RAM128X1D_HD145;RAM128X1D_HD146;RAM128X1D_HD147;RAM128X1D_HD148;RAM128X1D_HD149;RAM128X1D_HD150;RAM128X1D_HD151;RAM128X1D_HD152;RAM128X1D_HD153;RAM128X1D_HD154;RAM128X1D_HD155;RAM128X1D_HD156;RAM128X1D_HD157;RAM128X1D_HD95;RAM128X1D_HD96;RAM128X1D_HD97;RAM128X1D_HD98;RAM128X1D_HD99;RAM128X1D_UNIQ_BASE_;RAM256X1S_HD158;RAM256X1S_HD159;RAM256X1S_HD160;RAM256X1S_HD161;RAM256X1S_HD162;RAM256X1S_HD163;RAM256X1S_HD164;RAM256X1S_HD165;RAM256X1S_HD166;RAM256X1S_HD167;RAM256X1S_HD168;RAM256X1S_HD169;RAM256X1S_HD170;RAM256X1S_HD171;RAM256X1S_HD172;RAM256X1S_HD173;RAM256X1S_HD174;RAM256X1S_HD175;RAM256X1S_HD176;RAM256X1S_HD177;RAM256X1S_HD178;RAM256X1S_HD179;RAM256X1S_HD180;RAM256X1S_HD181;RAM256X1S_HD182;RAM256X1S_HD183;RAM256X1S_HD184;RAM256X1S_HD185;RAM256X1S_HD186;RAM256X1S_HD187;RAM256X1S_HD188;RAM256X1S_UNIQ_BASE_;Registers;Top;dist_mem_data;dist_mem_data_dist_mem_gen_v8_0_13;dist_mem_data_dist_mem_gen_v8_0_13_synth;dist_mem_data_dpram;dist_mem_inst;dist_mem_inst_dist_mem_gen_v8_0_13;dist_mem_inst_dist_mem_gen_v8_0_13_synth;dist_mem_inst_spram;glbl,,,,,,,,
/home/bill/Source/Vivado_Projects/Principle_Of_Computer_Composition/lab5/Pipeline_CPU/Pipeline_CPU.srcs/sim_1/new/testbench.v,1650951422,verilog,,,,testbench,,,,,,,,
