/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  reg [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_3z[0] ^ celloutsig_1_5z[3];
  assign celloutsig_0_4z = ~(celloutsig_0_0z ^ in_data[68]);
  assign celloutsig_0_6z = ~(celloutsig_0_0z ^ celloutsig_0_2z);
  assign celloutsig_0_1z = ~(in_data[23] ^ celloutsig_0_0z);
  assign celloutsig_1_11z = ~(celloutsig_1_3z[1] ^ celloutsig_1_1z);
  assign celloutsig_0_7z = ! celloutsig_0_5z;
  assign celloutsig_1_7z = ! { celloutsig_1_6z[5:1], celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_9z = ! { celloutsig_1_3z[1:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_14z = { celloutsig_1_5z[2:0], celloutsig_1_7z } < { celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_13z = celloutsig_1_0z ? celloutsig_1_10z[6:3] : { celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_10z[6:1], celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_9z } != { celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_16z };
  assign celloutsig_1_2z = in_data[153:151] != { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = - { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_10z = - { celloutsig_1_6z[5:1], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_22z = ~ { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_5z = ~ { celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_6z = ~ { celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_4z = | in_data[110:96];
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[103:97] };
  assign celloutsig_1_16z = ^ celloutsig_1_5z;
  assign celloutsig_0_2z = ^ in_data[34:30];
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z } >> in_data[63:55];
  assign celloutsig_0_0z = ~((in_data[40] & in_data[62]) | in_data[85]);
  assign celloutsig_0_3z = ~((celloutsig_0_2z & in_data[69]) | in_data[79]);
  assign celloutsig_1_17z = ~((celloutsig_1_13z[0] & celloutsig_1_9z) | celloutsig_1_11z);
  assign celloutsig_1_18z = ~((celloutsig_1_17z & celloutsig_1_10z[6]) | celloutsig_1_13z[2]);
  assign celloutsig_0_20z = ~((celloutsig_0_4z & celloutsig_0_6z) | celloutsig_0_4z);
  assign celloutsig_0_21z = ~((celloutsig_0_5z[0] & celloutsig_0_20z) | celloutsig_0_3z);
  assign celloutsig_1_0z = ~((in_data[97] & in_data[115]) | in_data[136]);
  always_latch
    if (clkin_data[64]) celloutsig_1_15z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_15z = celloutsig_1_10z[8:6];
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 6'h00;
    else if (celloutsig_1_18z) celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
