<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: AxiDualPortRamIpIntegrator.mapping Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classAxiDualPortRamIpIntegrator_1_1mapping.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#Attributes">Attributes</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle"><div class="title">AxiDualPortRamIpIntegrator.mapping Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html">AxiDualPortRamIpIntegrator::mapping</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:aad75d4d43fc7ccecc034333456939e0d" id="r_aad75d4d43fc7ccecc034333456939e0d"><td class="memItemLeft" align="right" valign="top"><a id="aad75d4d43fc7ccecc034333456939e0d" name="aad75d4d43fc7ccecc034333456939e0d"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#aad75d4d43fc7ccecc034333456939e0d">uOrWe</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a85ac41aa4766bbd2df2337e2886ad547" id="r_a85ac41aa4766bbd2df2337e2886ad547"><td class="memItemLeft" align="right" valign="top"><a id="a85ac41aa4766bbd2df2337e2886ad547" name="a85ac41aa4766bbd2df2337e2886ad547"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#a85ac41aa4766bbd2df2337e2886ad547">intWe</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a98cb9846a835c6840f05847a503f947e" id="r_a98cb9846a835c6840f05847a503f947e"><td class="memItemLeft" align="right" valign="top"><a id="a98cb9846a835c6840f05847a503f947e" name="a98cb9846a835c6840f05847a503f947e"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#a98cb9846a835c6840f05847a503f947e">intWeByte</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">wordCount</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acd97a1862aa67d995d692dca4d8f0290" id="r_acd97a1862aa67d995d692dca4d8f0290"><td class="memItemLeft" align="right" valign="top"><a id="acd97a1862aa67d995d692dca4d8f0290" name="acd97a1862aa67d995d692dca4d8f0290"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#acd97a1862aa67d995d692dca4d8f0290">axilClk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa4d077ec6cba61d781f77394732964ca" id="r_aa4d077ec6cba61d781f77394732964ca"><td class="memItemLeft" align="right" valign="top"><a id="aa4d077ec6cba61d781f77394732964ca" name="aa4d077ec6cba61d781f77394732964ca"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#aa4d077ec6cba61d781f77394732964ca">axilRst</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa02fa05238ae54a56c9f8d7150235941" id="r_aa02fa05238ae54a56c9f8d7150235941"><td class="memItemLeft" align="right" valign="top"><a id="aa02fa05238ae54a56c9f8d7150235941" name="aa02fa05238ae54a56c9f8d7150235941"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#aa02fa05238ae54a56c9f8d7150235941">axilReadMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5daf374ea804f394dee40a30d3e2e12f" id="r_a5daf374ea804f394dee40a30d3e2e12f"><td class="memItemLeft" align="right" valign="top"><a id="a5daf374ea804f394dee40a30d3e2e12f" name="a5daf374ea804f394dee40a30d3e2e12f"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#a5daf374ea804f394dee40a30d3e2e12f">axilReadSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1782fa3475d32437789c71bcd21dc2e0" id="r_a1782fa3475d32437789c71bcd21dc2e0"><td class="memItemLeft" align="right" valign="top"><a id="a1782fa3475d32437789c71bcd21dc2e0" name="a1782fa3475d32437789c71bcd21dc2e0"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#a1782fa3475d32437789c71bcd21dc2e0">axilWriteMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1b43705cc2da350eb0df1e71fb23ab88" id="r_a1b43705cc2da350eb0df1e71fb23ab88"><td class="memItemLeft" align="right" valign="top"><a id="a1b43705cc2da350eb0df1e71fb23ab88" name="a1b43705cc2da350eb0df1e71fb23ab88"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#a1b43705cc2da350eb0df1e71fb23ab88">axilWriteSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Attributes" name="Attributes"></a>
Attributes</h2></td></tr>
 <tr class="memitem:afd9328400082f2e32126673bc1e3c074" id="r_afd9328400082f2e32126673bc1e3c074"><td class="memItemLeft" align="right" valign="top"><a id="afd9328400082f2e32126673bc1e3c074" name="afd9328400082f2e32126673bc1e3c074"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#afd9328400082f2e32126673bc1e3c074">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abf60fc0ffd2582b8f580330e90b480c0" id="r_abf60fc0ffd2582b8f580330e90b480c0"><td class="memItemLeft" align="right" valign="top"><a id="abf60fc0ffd2582b8f580330e90b480c0" name="abf60fc0ffd2582b8f580330e90b480c0"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#abf60fc0ffd2582b8f580330e90b480c0">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abeb6782c3b124bc49f85a6edd4b96aeb" id="r_abeb6782c3b124bc49f85a6edd4b96aeb"><td class="memItemLeft" align="right" valign="top"><a id="abeb6782c3b124bc49f85a6edd4b96aeb" name="abeb6782c3b124bc49f85a6edd4b96aeb"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#abeb6782c3b124bc49f85a6edd4b96aeb">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : bram : 1.0 RAM_PORT CLK &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0b780c9d4e33b921c56c780f61d2d2f5" id="r_a0b780c9d4e33b921c56c780f61d2d2f5"><td class="memItemLeft" align="right" valign="top"><a id="a0b780c9d4e33b921c56c780f61d2d2f5" name="a0b780c9d4e33b921c56c780f61d2d2f5"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#a0b780c9d4e33b921c56c780f61d2d2f5">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : bram : 1.0 RAM_PORT EN &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac05977c952a71aa4c2f4f09dae7a3969" id="r_ac05977c952a71aa4c2f4f09dae7a3969"><td class="memItemLeft" align="right" valign="top"><a id="ac05977c952a71aa4c2f4f09dae7a3969" name="ac05977c952a71aa4c2f4f09dae7a3969"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#ac05977c952a71aa4c2f4f09dae7a3969">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : bram : 1.0 RAM_PORT WE &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a47148475ab185241ba57b1bba5b7248d" id="r_a47148475ab185241ba57b1bba5b7248d"><td class="memItemLeft" align="right" valign="top"><a id="a47148475ab185241ba57b1bba5b7248d" name="a47148475ab185241ba57b1bba5b7248d"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#a47148475ab185241ba57b1bba5b7248d">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : bram : 1.0 RAM_PORT RST &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4ffea6d9e1e4d8c805071a3888f46092" id="r_a4ffea6d9e1e4d8c805071a3888f46092"><td class="memItemLeft" align="right" valign="top"><a id="a4ffea6d9e1e4d8c805071a3888f46092" name="a4ffea6d9e1e4d8c805071a3888f46092"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#a4ffea6d9e1e4d8c805071a3888f46092">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : bram : 1.0 RAM_PORT ADDR &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6a04f4b6adb19b10e1fe83de672bcb9d" id="r_a6a04f4b6adb19b10e1fe83de672bcb9d"><td class="memItemLeft" align="right" valign="top"><a id="a6a04f4b6adb19b10e1fe83de672bcb9d" name="a6a04f4b6adb19b10e1fe83de672bcb9d"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#a6a04f4b6adb19b10e1fe83de672bcb9d">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : bram : 1.0 RAM_PORT DIN &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9296371b011b4505ce333aee91646569" id="r_a9296371b011b4505ce333aee91646569"><td class="memItemLeft" align="right" valign="top"><a id="a9296371b011b4505ce333aee91646569" name="a9296371b011b4505ce333aee91646569"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#a9296371b011b4505ce333aee91646569">X_INTERFACE_INFO</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; xilinx.com : interface : bram : 1.0 RAM_PORT DOUT &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0d2ef58e96335cf03c37cca32142d4e3" id="r_a0d2ef58e96335cf03c37cca32142d4e3"><td class="memItemLeft" align="right" valign="top"><a id="a0d2ef58e96335cf03c37cca32142d4e3" name="a0d2ef58e96335cf03c37cca32142d4e3"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#a0d2ef58e96335cf03c37cca32142d4e3">X_INTERFACE_PARAMETER</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordflow">signal</span><span class="vhdlchar"> </span><span class="keywordflow">is</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; XIL_INTERFACENAME RAM_PORT ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; MEM_SIZE &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; MEM_WIDTH &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; MEM_ECC NONE ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; MASTER_TYPE OTHER ,  &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; READ_LATENCY &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">&amp;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlkeyword">image</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">READ_LATENCY</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:aef93c25c081160ee37e65fc2a9de803b" id="r_aef93c25c081160ee37e65fc2a9de803b"><td class="memItemLeft" align="right" valign="top"><a id="aef93c25c081160ee37e65fc2a9de803b" name="aef93c25c081160ee37e65fc2a9de803b"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#aef93c25c081160ee37e65fc2a9de803b">u_shimlayer</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SlaveAxiLiteIpIntegrator</b>  <em><a class="el" href="classSlaveAxiLiteIpIntegrator.html">&lt;Entity SlaveAxiLiteIpIntegrator&gt;</a></em></td></tr>
<tr class="memitem:a8c487abcbf868bd225f7cd0996e4e439" id="r_a8c487abcbf868bd225f7cd0996e4e439"><td class="memItemLeft" align="right" valign="top"><a id="a8c487abcbf868bd225f7cd0996e4e439" name="a8c487abcbf868bd225f7cd0996e4e439"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#a8c487abcbf868bd225f7cd0996e4e439">u_axidualportram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:aef93c25c081160ee37e65fc2a9de803b" id="r_aef93c25c081160ee37e65fc2a9de803b"><td class="memItemLeft" align="right" valign="top"><a id="aef93c25c081160ee37e65fc2a9de803b" name="aef93c25c081160ee37e65fc2a9de803b"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#aef93c25c081160ee37e65fc2a9de803b">u_shimlayer</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SlaveAxiLiteIpIntegrator</b>  <em><a class="el" href="classSlaveAxiLiteIpIntegrator.html">&lt;Entity SlaveAxiLiteIpIntegrator&gt;</a></em></td></tr>
<tr class="memitem:a8c487abcbf868bd225f7cd0996e4e439" id="r_a8c487abcbf868bd225f7cd0996e4e439"><td class="memItemLeft" align="right" valign="top"><a id="a8c487abcbf868bd225f7cd0996e4e439" name="a8c487abcbf868bd225f7cd0996e4e439"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html#a8c487abcbf868bd225f7cd0996e4e439">u_axidualportram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this design unit was generated from the following files:<ul>
<li>axi/axi-lite/ip_integrator/<b>AxiDualPortRamIpIntegrator.vhd</b></li>
<li>build/SRC_VHDL/surf/<b>AxiDualPortRamIpIntegrator.vhd</b></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAxiDualPortRamIpIntegrator.html">AxiDualPortRamIpIntegrator</a></li><li class="navelem"><a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html">mapping</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
