module partsel_00719(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire signed [28:2] x4;
  wire [0:31] x5;
  wire signed [24:1] x6;
  wire [2:31] x7;
  wire signed [31:5] x8;
  wire signed [3:31] x9;
  wire [5:25] x10;
  wire [3:31] x11;
  wire [5:26] x12;
  wire [26:1] x13;
  wire signed [24:7] x14;
  wire [1:27] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [6:27] p0 = 998193440;
  localparam signed [27:3] p1 = 569951402;
  localparam [4:29] p2 = 485153177;
  localparam [26:1] p3 = 237134086;
  assign x4 = ((p3[15 -: 3] + ({2{p0}} & x0)) & ((({2{(p0[8 + s1] - x3[13])}} + {2{p3[14 +: 2]}}) - x2[7 + s1 -: 6]) & ((x3[19 +: 3] ^ p1[14 +: 2]) + x1[5 + s0 -: 4])));
  assign x5 = x0[19];
  assign x6 = p2;
  assign x7 = p3;
  assign x8 = p1;
  assign x9 = (!ctrl[3] && !ctrl[3] && ctrl[3] ? (ctrl[3] || ctrl[0] && !ctrl[2] ? x4 : p2) : ({(ctrl[1] && ctrl[1] && ctrl[2] ? x6[17] : p3), x7[9]} + {2{{x6[17 + s0 +: 1], {p2, p0[23 -: 2]}}}}));
  assign x10 = x6[26 + s2 +: 2];
  assign x11 = (p2 + ((p2 & (p2 | {2{(x2[8] & x6[23 -: 4])}})) & ((x2[31 + s2 -: 1] ^ x9[6 + s3]) | {(!ctrl[3] && ctrl[2] && ctrl[0] ? p0 : x2[20 -: 2]), p2[14]})));
  assign x12 = {2{(!ctrl[3] && !ctrl[1] || ctrl[2] ? p2 : {p1, (p2 & {p3[9 +: 3], x2[17 + s2 +: 3]})})}};
  assign x13 = ({2{p2}} + x8[17]);
  assign x14 = x11[17 +: 4];
  assign x15 = p3[24 + s0 -: 1];
  assign y0 = (x12[5 + s2] + (ctrl[1] && ctrl[3] && ctrl[1] ? p3[19 +: 3] : x3));
  assign y1 = (p2[17 -: 3] ^ x4);
  assign y2 = ({2{(p1[23 -: 3] & ((p1[8 + s3] - (p3[30 + s2 -: 4] - x0[6 + s0 -: 7])) ^ p0[31 + s0 +: 8]))}} | p3);
  assign y3 = x8[20 + s3 +: 7];
endmodule
