// Seed: 1350505662
module module_0 (
    output tri  id_0,
    input  wand id_1
);
  assign module_1.id_6 = 0;
  wire id_3;
  wire id_4;
  always_latch disable id_5;
endmodule
module module_1 #(
    parameter id_1  = 32'd81,
    parameter id_11 = 32'd75,
    parameter id_3  = 32'd9
) (
    input tri1 id_0,
    output supply1 _id_1,
    input wand id_2,
    output tri1 _id_3,
    output logic id_4,
    input wor id_5,
    output supply1 id_6,
    output supply0 id_7,
    output tri0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    input tri _id_11,
    input tri1 id_12,
    input tri0 id_13,
    output supply0 id_14
);
  logic [id_11 : -1] id_16;
  always
    if (1) id_4 <= id_13;
    else begin : LABEL_0
      id_4 = id_16[id_11];
    end
  assign id_16[1 : 1'd0] = -1'b0;
  wire  id_17;
  logic id_18;
  ;
  struct packed {logic id_19;} [id_3 : !  id_1] id_20 = id_0;
  wire id_21;
  module_0 modCall_1 (
      id_7,
      id_13
  );
endmodule
