---
layout: page
title: Publications
---

<div id="publications">
  <h2>  Publications  </h2>
  
  <table style="width:100%" align="justify">
   <font size=3>
   <strong>
    <tr>
    <b>[ASAP'18]</b> - "Reconfigurable Co-Processor Architecture with Limited Numerical Precision to Accelerate Deep Convolutional Neural Networks"<br /> 
    Sasindu Wijeratne, Sandaruwan Jayaweera, <b>Mahesh Dananjaya</b>, Ajith Pasqual <br /> 
    <i>The 29<sup>th</sup> IEEE International Conference on Application-specific Systems, Architectures and Processors, Milan, Italy, 2018.</i> <br />
    <a href="">pdf</a><br />
    <hr style="display: inline-block; width: 100%; margin-bottom: 0px; margin-top: 0px; margin-left: 5px;" />
    <br /></tr>

    <tr>
    <b>[LANMAN'17]</b> - "SDN based Operator Assisted Offloading Platform for Multi-Controller 5G Networks"<br />    
    Madhusanka Liyanage, <b>Mahesh Dananjaya</b>, Jude Okwuibe, Mika Ylianttila  <br />
    <i>The 23<sup>rd</sup> IEEE International Symposium on Local and Metropolitan Area Networks, Osaka, Japan, 2017.</i><br />
    <a href="">pdf</a><br />
    <hr style="display: inline-block; width: 100%; margin-bottom: 0px; margin-top: 0px; margin-left: 5px;" />
    <br /></tr>

    <tr>
    <b>[NFV-SDN'16]</b> - "High Performance Flow Matching Architecture for OpenFlow Data Plane"<br /> 
    Viduranga Wijekoon, <b>Mahesh Dananjaya</b>, Pramodya Kariyawasam, Sasika Iddamalgoda, Ajith Pasqual  <br />
    <i>The 2<sup>nd</sup> IEEE International Conference on Network Function Virtualization and Software Defined Networks, Palo Alto, California, USA, 2016</i><br />
    <a href="">pdf</a><br />
    <hr style="display: inline-block; width: 100%; margin-bottom: 0px; margin-top: 0px; margin-left: 5px;" /> 
    <br /></tr>

   <tr>
    <b>[Thesis'16]</b> - "OpenFlow Aware Network Processor"<br /> 
    <b>Mahesh Dananjaya</b>, Viduranga Wijekoon, Pramodya Kariyawasam, Sasika Iddamalgoda, Ajith Pasqual  <br />
    <i>University of Moratuwa, Sri Lanka, 2016</i><br />
    <a href="">pdf</a><br />
    <hr style="display: inline-block; width: 100%; margin-bottom: 0px; margin-top: 0px; margin-left: 5px;" />
    <br /></tr>

   <tr>
    <b>[Article'15]</b> - "Low Power VLSI Design"<br /> 
    <b>Mahesh Dananjaya</b><br />
    <i>ResearchGate, 2015</i><br />
    <a href="">pdf</a><br />
    <hr style="display: inline-block; width: 100%; margin-bottom: 0px; margin-top: 0px; margin-left: 5px;" />
    <br /></tr>
    
 <!--hr style="display: inline-block; width: 90%; margin-bottom: 4px; margin-left: 5px;" /-->
     </strong>
   </font>
  </table>
  </div> <!-- publications -->
