// Seed: 3592395964
module module_0 (
    output tri id_0,
    input tri1 id_1
    , id_7,
    input wor id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5
    , id_8
);
  wire id_9;
  assign id_7[1] = id_8;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wor id_4,
    input tri id_5,
    output tri0 id_6,
    input uwire id_7,
    input uwire id_8,
    output wor id_9,
    input wor id_10,
    output supply1 id_11,
    input tri0 id_12
);
  wire id_14;
  module_0(
      id_3, id_10, id_12, id_7, id_5, id_8
  );
endmodule
