// Seed: 3799061002
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    output wor id_3,
    output wire id_4
);
  logic [7:0] id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  wire id_18;
  assign module_1.id_3 = 0;
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wand id_5
);
  initial id_1 = id_4;
  nand primCall (id_2, id_4, id_3);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_1,
      id_2
  );
endmodule
