/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_16z;
  wire [16:0] celloutsig_0_17z;
  wire [30:0] celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [27:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_8z;
  wire [28:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = !(celloutsig_0_4z ? celloutsig_0_26z : celloutsig_0_1z[22]);
  assign celloutsig_1_2z = in_data[158] ^ in_data[151];
  assign celloutsig_0_3z = celloutsig_0_1z[17] ^ celloutsig_0_1z[4];
  assign celloutsig_0_34z = ~(_00_ ^ celloutsig_0_16z);
  reg [14:0] _06_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _06_ <= 15'h0000;
    else _06_ <= { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z };
  assign { _01_[14:7], _00_, _01_[5:0] } = _06_;
  assign celloutsig_1_6z = in_data[147:120] / { 1'h1, in_data[131:105] };
  assign celloutsig_0_26z = celloutsig_0_0z[3:0] == celloutsig_0_17z[3:0];
  assign celloutsig_0_4z = in_data[21:17] >= { celloutsig_0_0z[8:7], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_6z = in_data[63:56] || celloutsig_0_5z[8:1];
  assign celloutsig_0_0z = in_data[14:6] % { 1'h1, in_data[91:84] };
  assign celloutsig_1_19z = celloutsig_1_8z[2:0] != { celloutsig_1_18z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_1_4z = { celloutsig_1_3z[6:4], celloutsig_1_2z, celloutsig_1_2z } !== in_data[160:156];
  assign celloutsig_1_8z = ~ { celloutsig_1_3z[6:2], celloutsig_1_4z };
  assign celloutsig_1_1z = celloutsig_1_0z[3:0] | celloutsig_1_0z[8:5];
  assign celloutsig_1_14z = celloutsig_1_1z[2:0] | in_data[127:125];
  assign celloutsig_1_13z = celloutsig_1_2z & celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_14z[1] & celloutsig_1_10z;
  assign celloutsig_0_16z = celloutsig_0_5z[2] & celloutsig_0_5z[9];
  assign celloutsig_0_2z = | in_data[4:1];
  assign celloutsig_1_10z = ^ { celloutsig_1_9z[11:9], celloutsig_1_9z[24:22] };
  assign celloutsig_0_7z = ^ { in_data[93:52], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[167:159] >> in_data[159:151];
  assign celloutsig_1_3z = in_data[123:117] >> celloutsig_1_0z[6:0];
  assign celloutsig_0_17z = { _01_[13:7], _00_, _01_[5:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z } >> { in_data[76:61], celloutsig_0_16z };
  assign celloutsig_0_5z = { celloutsig_0_1z[10:7], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } <<< celloutsig_0_1z[19:10];
  assign celloutsig_0_1z = in_data[50:20] <<< in_data[39:9];
  assign { celloutsig_1_9z[15:10], celloutsig_1_9z[28:25], celloutsig_1_9z[9], celloutsig_1_9z[24:16] } = ~ { celloutsig_1_8z, celloutsig_1_6z[20:17], celloutsig_1_4z, celloutsig_1_0z };
  assign _01_[6] = _00_;
  assign celloutsig_1_9z[8:0] = celloutsig_1_9z[24:16];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
