
---------- Begin Simulation Statistics ----------
final_tick                               2542239949500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227068                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   227065                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.50                       # Real time elapsed on the host
host_tick_rate                              661103543                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200596                       # Number of instructions simulated
sim_ops                                       4200596                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012230                       # Number of seconds simulated
sim_ticks                                 12230104500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             51.083858                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378348                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               740641                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2656                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            120862                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            948144                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              29053                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          200644                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           171591                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1158083                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72659                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30371                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200596                       # Number of instructions committed
system.cpu.committedOps                       4200596                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.819789                       # CPI: cycles per instruction
system.cpu.discardedOps                        329323                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   621906                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1484971                       # DTB hits
system.cpu.dtb.data_misses                       8528                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   419270                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       879453                       # DTB read hits
system.cpu.dtb.read_misses                       7676                       # DTB read misses
system.cpu.dtb.write_accesses                  202636                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      605518                       # DTB write hits
system.cpu.dtb.write_misses                       852                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18270                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3719309                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1182218                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           692856                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17150706                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.171828                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1004684                       # ITB accesses
system.cpu.itb.fetch_acv                          577                       # ITB acv
system.cpu.itb.fetch_hits                      998954                       # ITB hits
system.cpu.itb.fetch_misses                      5730                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11273287000     92.14%     92.14% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8907000      0.07%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19331000      0.16%     92.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               932839000      7.62%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12234364000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8237701000     67.33%     67.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3996663000     32.67%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24446581                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85465      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2544111     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840451     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593294     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200596                       # Class of committed instruction
system.cpu.quiesceCycles                        13628                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7295875                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158660                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318926                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22761452                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22761452                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22761452                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22761452                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116725.394872                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116725.394872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116725.394872                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116725.394872                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12998486                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12998486                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12998486                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12998486                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66658.902564                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66658.902564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66658.902564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66658.902564                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22411955                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22411955                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116728.932292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116728.932292                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12798989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12798989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66661.401042                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66661.401042                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.298836                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539717302000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.298836                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206177                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206177                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131226                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34897                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89192                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34550                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28959                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28959                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89782                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41339                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210289                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11450176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11450176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18182713                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160495                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002735                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052229                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160056     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160495                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838728037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378237500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          476149000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5741888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10240576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5741888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5741888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70292                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160009                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34897                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34897                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469488057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         367837249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             837325307                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469488057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469488057                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182615611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182615611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182615611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469488057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        367837249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1019940917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69790.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000220358250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7499                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7499                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              415196                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114403                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160009                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123868                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160009                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123868                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10465                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2038                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5793                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2059001000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4862951000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13768.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32518.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105691                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82197                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160009                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123868                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  137048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.054833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.902407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.847689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35447     42.47%     42.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24814     29.73%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10194     12.22%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4708      5.64%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2400      2.88%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1456      1.74%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          956      1.15%     95.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          659      0.79%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2820      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83454                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.941726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.367726                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.699523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1381     18.42%     18.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5634     75.13%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           308      4.11%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            71      0.95%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            44      0.59%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.25%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      0.16%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7499                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.743998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6688     89.19%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.24%     90.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              484      6.45%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      2.29%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.79%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7499                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9570816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  669760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7795968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10240576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7927552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       637.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    837.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    648.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12230099500                       # Total gap between requests
system.mem_ctrls.avgGap                      43082.39                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5104256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4466560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7795968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417351789.594275355339                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 365210289.086246132851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 637440832.987158894539                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89717                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70292                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123868                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2595232000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2267719000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 300391935000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28926.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32261.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2425097.16                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320471760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170308215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           570000480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315642960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5333447250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        205036320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7879891785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.302899                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    479216500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11342688000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            275489760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146399715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497743680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320215680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964984800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5280790080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249379200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7735002915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.455995                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    594181000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    408200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11227723500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1010452                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12222904500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1727284                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1727284                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1727284                       # number of overall hits
system.cpu.icache.overall_hits::total         1727284                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89783                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89783                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89783                       # number of overall misses
system.cpu.icache.overall_misses::total         89783                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5531965000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5531965000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5531965000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5531965000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1817067                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1817067                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1817067                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1817067                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049411                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049411                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049411                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049411                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61614.837998                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61614.837998                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61614.837998                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61614.837998                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89192                       # number of writebacks
system.cpu.icache.writebacks::total             89192                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89783                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89783                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89783                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89783                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5442183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5442183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5442183000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5442183000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049411                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049411                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049411                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049411                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60614.849136                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60614.849136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60614.849136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60614.849136                       # average overall mshr miss latency
system.cpu.icache.replacements                  89192                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1727284                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1727284                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89783                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89783                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5531965000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5531965000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1817067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1817067                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049411                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049411                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61614.837998                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61614.837998                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89783                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89783                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5442183000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5442183000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049411                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049411                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60614.849136                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60614.849136                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.865627                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1776069                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.895474                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.865627                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995831                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          346                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3723916                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3723916                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1340865                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1340865                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1340865                       # number of overall hits
system.cpu.dcache.overall_hits::total         1340865                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105983                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105983                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105983                       # number of overall misses
system.cpu.dcache.overall_misses::total        105983                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6802659000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6802659000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6802659000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6802659000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1446848                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1446848                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1446848                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1446848                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073251                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073251                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073251                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073251                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64186.322335                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64186.322335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64186.322335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64186.322335                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34721                       # number of writebacks
system.cpu.dcache.writebacks::total             34721                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36563                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36563                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36563                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36563                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69420                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4430124500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4430124500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4430124500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4430124500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.047980                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047980                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.047980                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047980                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63816.256122                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63816.256122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63816.256122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63816.256122                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103882.211538                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69268                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       809223                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          809223                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49571                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3331646500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3331646500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       858794                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       858794                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057722                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67209.588267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67209.588267                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9123                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2712677000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2712677000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67065.788172                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67065.788172                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3471012500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3471012500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588054                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588054                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61529.683401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61529.683401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27440                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28972                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717447500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717447500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59279.563026                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59279.563026                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          890                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62739500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62739500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079535                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079535                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70493.820225                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70493.820225                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          890                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61849500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61849500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079535                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079535                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69493.820225                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69493.820225                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542239949500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.497288                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1402265                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69268                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.244052                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.497288                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979001                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3008616                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3008616                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2632155877500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 305922                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   305922                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   192.86                       # Real time elapsed on the host
host_tick_rate                              454207738                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    59000454                       # Number of instructions simulated
sim_ops                                      59000454                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087599                       # Number of seconds simulated
sim_ticks                                 87599028000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.550762                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5794221                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8976224                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1245                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1116034                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8779770                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             171135                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          518834                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           347699                       # Number of indirect misses.
system.cpu.branchPred.lookups                11353530                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  413214                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        42465                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54060589                       # Number of instructions committed
system.cpu.committedOps                      54060589                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.238668                       # CPI: cycles per instruction
system.cpu.discardedOps                       2248675                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15375371                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15896253                       # DTB hits
system.cpu.dtb.data_misses                      24412                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10897843                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11205166                       # DTB read hits
system.cpu.dtb.read_misses                      24151                       # DTB read misses
system.cpu.dtb.write_accesses                 4477528                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4691087                       # DTB write hits
system.cpu.dtb.write_misses                       261                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              125503                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           41298739                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12751932                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5395162                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        97583353                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.308769                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                19227471                       # ITB accesses
system.cpu.itb.fetch_acv                           98                       # ITB acv
system.cpu.itb.fetch_hits                    19225729                       # ITB hits
system.cpu.itb.fetch_misses                      1742                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5054      9.89%     10.16% # number of callpals executed
system.cpu.kern.callpal::rdps                     313      0.61%     10.77% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.77% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.77% # number of callpals executed
system.cpu.kern.callpal::rti                      399      0.78%     11.55% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.78% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.78% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.22%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51125                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52776                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1943     34.82%     34.82% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.66%     35.48% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      90      1.61%     37.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3510     62.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5580                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1941     48.42%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.92%     49.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       90      2.24%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1941     48.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4009                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              84734620000     96.73%     96.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                63782500      0.07%     96.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                99192500      0.11%     96.91% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2704416000      3.09%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          87602011000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998971                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.552991                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.718459                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 355                      
system.cpu.kern.mode_good::user                   355                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               530                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 355                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.669811                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.802260                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6751507500      7.71%      7.71% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          80850503500     92.29%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        175084284                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897428      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37609307     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28430      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10608705     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4551102      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                85370      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54060589                       # Class of committed instruction
system.cpu.quiesceCycles                       113772                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        77500931                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1369335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2738564                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1841912878                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1841912878                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1841912878                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1841912878                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118116.767859                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118116.767859                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118116.767859                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118116.767859                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           166                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    33.200000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1061322778                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1061322778                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1061322778                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1061322778                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68059.688213                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68059.688213                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68059.688213                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68059.688213                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4853475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4853475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115558.928571                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115558.928571                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2753475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2753475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65558.928571                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65558.928571                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1837059403                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1837059403                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118123.675604                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118123.675604                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1058569303                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1058569303                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68066.441808                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68066.441808                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1342353                       # Transaction distribution
system.membus.trans_dist::WriteReq                742                       # Transaction distribution
system.membus.trans_dist::WriteResp               742                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31600                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1322316                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15310                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12116                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12116                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1322317                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19275                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3966950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3966950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3006                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        94026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        97032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4095170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    169256512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    169256512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3083                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3033408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3036491                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               173288331                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1370775                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000108                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010390                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1370627     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1370775                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2589000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8331296422                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy             270972                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          171025250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6766378750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       84628288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2006336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           86634624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     84628288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      84628288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2022400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2022400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1322317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1353666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31600                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         966087067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22903633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             988990700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    966087067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        966087067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23087014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23087014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23087014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        966087067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22903633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1012077714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1091911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    519982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089232750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        62714                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        62713                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2385744                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1032168                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1353666                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1353881                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1353666                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1353881                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 803002                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                261970                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            157685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             26156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            176329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             72325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            302545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            458614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             51451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            156091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             12573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4745                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6864431500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2753320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17189381500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12465.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31215.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        66                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   435455                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  980686                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.81                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1353666                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1353881                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  541529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  28632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  32320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  59243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  66444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  63407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  64282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  64003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  75698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  62501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  62607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  62859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  62721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  62650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  62682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  62674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  62638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  62838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  62839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    233                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       226431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    464.267172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   319.115010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.367009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37495     16.56%     16.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        41817     18.47%     35.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27135     11.98%     47.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21494      9.49%     56.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20897      9.23%     65.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18910      8.35%     74.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15199      6.71%     80.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8014      3.54%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        35470     15.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       226431                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        62713                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.780508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.294864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           28408     45.30%     45.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          27895     44.48%     89.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          6009      9.58%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           227      0.36%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            84      0.13%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            32      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            25      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             7      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         62713                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        62714                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.411072                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.342064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.577989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            31217     49.78%     49.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1785      2.85%     52.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11239     17.92%     70.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            11111     17.72%     88.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6655     10.61%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              415      0.66%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              104      0.17%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               69      0.11%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               51      0.08%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               14      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         62714                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               35242496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                51392128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                69882304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                86634624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             86648384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       402.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       797.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    988.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    989.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   87599028000                       # Total gap between requests
system.mem_ctrls.avgGap                      32353.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     33278848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1963648                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     69882304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 379899740.440042316914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22416321.788410712034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 797752048.116333007812                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1322317                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31349                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1353881                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  16139718250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1049663250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2140750484250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     12205.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33483.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1581195.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            276396540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            146877885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           414555540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          303355080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6914700000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13528992750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22245881760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43830759555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        500.356688                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  57693892500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2925000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26981936000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1340463600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            712458120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3517392480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5396540400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6914700000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      39261826860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        576209760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57719591220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        658.906754                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1177329500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2925000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  83498714250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16294                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16294                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          354                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3006                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3083                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998747                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               376500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2264000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81213878                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1151500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              923000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               92500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     89855928000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     18476212                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18476212                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18476212                       # number of overall hits
system.cpu.icache.overall_hits::total        18476212                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1322317                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1322317                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1322317                       # number of overall misses
system.cpu.icache.overall_misses::total       1322317                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  52471113000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  52471113000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  52471113000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  52471113000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19798529                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19798529                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19798529                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19798529                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066789                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066789                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066789                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066789                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39681.190668                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39681.190668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39681.190668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39681.190668                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1322316                       # number of writebacks
system.cpu.icache.writebacks::total           1322316                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1322317                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1322317                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1322317                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1322317                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  51148796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  51148796000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  51148796000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  51148796000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066789                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066789                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066789                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066789                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38681.190668                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38681.190668                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38681.190668                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38681.190668                       # average overall mshr miss latency
system.cpu.icache.replacements                1322316                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18476212                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18476212                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1322317                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1322317                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  52471113000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  52471113000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19798529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19798529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066789                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066789                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39681.190668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39681.190668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1322317                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1322317                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  51148796000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  51148796000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066789                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066789                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38681.190668                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38681.190668                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999870                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19830393                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1322316                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.996713                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999870                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          278                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40919375                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40919375                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15758707                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15758707                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15758707                       # number of overall hits
system.cpu.dcache.overall_hits::total        15758707                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42183                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42183                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42183                       # number of overall misses
system.cpu.dcache.overall_misses::total         42183                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2744466500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2744466500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2744466500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2744466500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15800890                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15800890                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15800890                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15800890                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002670                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002670                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002670                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002670                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65060.960577                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65060.960577                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65060.960577                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65060.960577                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16048                       # number of writebacks
system.cpu.dcache.writebacks::total             16048                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11212                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11212                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11212                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30971                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30971                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30971                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1503                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1503                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2009563000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2009563000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2009563000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2009563000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149838500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149838500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001960                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001960                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001960                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001960                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64885.312066                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64885.312066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64885.312066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64885.312066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 99692.947438                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 99692.947438                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31316                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     11142458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11142458                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1422435500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1422435500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11163049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11163049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69080.447768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69080.447768                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1747                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1747                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18844                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18844                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1287008000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1287008000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149838500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149838500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001688                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68298.025897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68298.025897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196896.846255                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196896.846255                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4616249                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4616249                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21592                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21592                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1322031000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1322031000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4637841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4637841                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004656                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004656                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61227.815858                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61227.815858                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12127                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12127                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          742                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          742                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    722555000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    722555000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002615                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59582.336934                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59582.336934                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13900                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13900                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          392                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          392                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     30541500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     30541500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027428                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027428                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77911.989796                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77911.989796                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          390                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          390                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     30047000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     30047000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027288                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027288                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77043.589744                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77043.589744                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14141                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14141                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14141                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14141                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  89915928000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.942367                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15808727                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31349                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            504.281700                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.942367                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          952                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31689995                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31689995                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3031122112000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 273383                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   273383                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1582.13                       # Real time elapsed on the host
host_tick_rate                              252169840                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   432528668                       # Number of instructions simulated
sim_ops                                     432528668                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.398966                       # Number of seconds simulated
sim_ticks                                398966234500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             26.918165                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20228703                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             75148892                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3079735                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8956001                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          93099861                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            7082208                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        37402577                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         30320369                       # Number of indirect misses.
system.cpu.branchPred.lookups               115872322                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8877554                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       768569                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   373528214                       # Number of instructions committed
system.cpu.committedOps                     373528214                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.136204                       # CPI: cycles per instruction
system.cpu.discardedOps                      37945447                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 37930224                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    123817147                       # DTB hits
system.cpu.dtb.data_misses                     175340                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 27257092                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     74692441                       # DTB read hits
system.cpu.dtb.read_misses                     175328                       # DTB read misses
system.cpu.dtb.write_accesses                10673132                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    49124706                       # DTB write hits
system.cpu.dtb.write_misses                        12                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            62667442                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          329566144                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          92253954                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         73558863                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61582560                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.468120                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               135335897                       # ITB accesses
system.cpu.itb.fetch_acv                       825818                       # ITB acv
system.cpu.itb.fetch_hits                   135335820                       # ITB hits
system.cpu.itb.fetch_misses                        77                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1051586     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     820      0.03%     32.52% # number of callpals executed
system.cpu.kern.callpal::rti                  1045535     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1045121     32.29%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               93342      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3236412                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3236912                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1046782     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     408      0.02%     49.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1050339     50.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2097529                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1046782     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      408      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1046782     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2093972                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             312168088500     78.24%     78.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               302624000      0.08%     78.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             86495620000     21.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         398966332500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996613                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998304                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1045414                      
system.cpu.kern.mode_good::user               1045414                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1045543                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1045414                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999877                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999938                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       192270485000     48.19%     48.19% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         206695847500     51.81%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        797932469                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            16844395      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               163806813     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3733      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              31453330      8.42%     56.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               4029350      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4495083      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12084136      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                822730      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               176250      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               51664266     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              42063234     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          19061416      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          7037945      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             19985533      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                373528214                       # Class of committed instruction
system.cpu.tickCycles                       736349909                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       689566                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1379134                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             673131                       # Transaction distribution
system.membus.trans_dist::WriteReq                408                       # Transaction distribution
system.membus.trans_dist::WriteResp               408                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18704                       # Transaction distribution
system.membus.trans_dist::WritebackClean       567674                       # Transaction distribution
system.membus.trans_dist::CleanEvict           103189                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16436                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16436                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         567674                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        105457                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1703022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1703022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       365679                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       366495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2069517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     72662272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     72662272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      8998208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9001472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                81663744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            689975                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001703                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  689973    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              689975                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1020000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3872408500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          659395500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2850749500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       36331136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7801152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44132288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     36331136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      36331136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1197056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1197056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          567674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          121893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              689567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        18704                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18704                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          91063185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19553414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             110616599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     91063185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         91063185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3000394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3000394                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3000394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         91063185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19553414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            113616993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     60949.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     33928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    117416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002725979750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3658                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3658                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              986965                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              57346                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      689567                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     586377                       # Number of write requests accepted
system.mem_ctrls.readBursts                    689567                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   586377                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 538223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                525428                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1805                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2423498750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  756720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5261198750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16013.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34763.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    47629                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43476                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                689567                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               586377                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  120819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       121206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.111150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.737298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.572849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        88322     72.87%     72.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20944     17.28%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7283      6.01%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2273      1.88%     98.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1204      0.99%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          548      0.45%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          310      0.26%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          124      0.10%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          198      0.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       121206                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.375615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.060589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.697337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1058     28.92%     28.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1410     38.55%     67.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           189      5.17%     72.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           200      5.47%     78.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           202      5.52%     83.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           147      4.02%     87.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          107      2.93%     90.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           88      2.41%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           66      1.80%     94.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           53      1.45%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           51      1.39%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           29      0.79%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           17      0.46%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           19      0.52%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           10      0.27%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            4      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.05%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            5      0.14%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3658                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.663477                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.631810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.052458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2534     69.27%     69.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               77      2.10%     71.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              845     23.10%     94.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              151      4.13%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               49      1.34%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3658                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9686016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                34446272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3901120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44132288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             37528128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    110.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     94.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  398964515000                       # Total gap between requests
system.mem_ctrls.avgGap                     312681.84                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2171392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7514624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3901120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5442545.790175133385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18835238.048196282238                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9778070.580055566505                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       567674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       121893                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       586377                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1116317500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4144881250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9915814405500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1966.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34004.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16910305.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            540812160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            287478840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           615489420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          198631440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31494153600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      58414845450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     104011585440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       195562996350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        490.174304                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 269762904500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13322400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 115880930000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            324513000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            172497930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           465106740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          119553660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31494153600.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      42421932510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     117479301600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       192477059040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.439471                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 304990085500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13322400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  80653749000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 408                       # Transaction distribution
system.iobus.trans_dist::WriteResp                408                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1020000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              408000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    398966234500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    176632691                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        176632691                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    176632691                       # number of overall hits
system.cpu.icache.overall_hits::total       176632691                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       567673                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         567673                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       567673                       # number of overall misses
system.cpu.icache.overall_misses::total        567673                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14154789000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14154789000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14154789000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14154789000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    177200364                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    177200364                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    177200364                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    177200364                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003204                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003204                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003204                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003204                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24934.758215                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24934.758215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24934.758215                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24934.758215                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       567674                       # number of writebacks
system.cpu.icache.writebacks::total            567674                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       567673                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       567673                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       567673                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       567673                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13587115000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13587115000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13587115000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13587115000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003204                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003204                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003204                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003204                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23934.756453                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23934.756453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23934.756453                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23934.756453                       # average overall mshr miss latency
system.cpu.icache.replacements                 567674                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    176632691                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       176632691                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       567673                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        567673                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14154789000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14154789000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    177200364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    177200364                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003204                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003204                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24934.758215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24934.758215                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       567673                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       567673                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13587115000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13587115000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003204                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003204                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23934.756453                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23934.756453                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           177226949                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            568186                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            311.917135                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          436                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         354968402                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        354968402                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    121306865                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        121306865                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    121306865                       # number of overall hits
system.cpu.dcache.overall_hits::total       121306865                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       126271                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         126271                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       126271                       # number of overall misses
system.cpu.dcache.overall_misses::total        126271                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8251961500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8251961500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8251961500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8251961500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    121433136                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    121433136                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    121433136                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    121433136                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001040                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001040                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001040                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001040                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65351.200988                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65351.200988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65351.200988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65351.200988                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        18704                       # number of writebacks
system.cpu.dcache.writebacks::total             18704                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4544                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4544                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4544                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4544                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       121727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       121727                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       121727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       121727                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          408                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          408                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7988431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7988431500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7988431500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7988431500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65625.797892                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65625.797892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65625.797892                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65625.797892                       # average overall mshr miss latency
system.cpu.dcache.replacements                 121893                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     73275996                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        73275996                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       105337                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        105337                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7179051500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7179051500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     73381333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     73381333                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68153.179794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68153.179794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       105291                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       105291                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7070225000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7070225000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001435                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67149.376490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67149.376490                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48030869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48030869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        20934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20934                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1072910000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1072910000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48051803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48051803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51252.030190                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51252.030190                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4498                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4498                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16436                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16436                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          408                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          408                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    918206500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    918206500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55865.569482                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55865.569482                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2434                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2434                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          166                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     12244000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     12244000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2600                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.063846                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.063846                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73759.036145                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73759.036145                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          166                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          166                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     12078000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     12078000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.063846                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.063846                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72759.036145                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72759.036145                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2600                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2600                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2600                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2600                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 398966234500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           121474940                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            122917                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            988.268018                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          649                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         242998565                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        242998565                       # Number of data accesses

---------- End Simulation Statistics   ----------
