Active-HDL 13.0.376.8320 2023-10-18 12:11:01

Elaboration top modules:
Architecture                  structural(half_adder)


---------------------------------------------------------------------------------------------
Entity     | Architecture | Library | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------
half_adder | structural   | alu     |      | 13.0.376.8320 (Windows64) | -O3
and_gate   | structural   | alu     |      | 13.0.376.8320 (Windows64) | -O3
xor_gate   | structural   | alu     |      | 13.0.376.8320 (Windows64) | -O3
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
VHDL Package              | Library | Info | Compiler Version          | Compilation Options
---------------------------------------------------------------------------------------------
standard                  | std     |      |                           | <unavailable>
TEXTIO                    | std     |      | 13.0.376.8320 (Windows64) |  -2019
std_logic_1164            | ieee    |      | 13.0.376.8320 (Windows64) |  -2008
---------------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------------
Library                   | Comment
---------------------------------------------------------------------------------------------
alu                       | None
ieee                      | Standard IEEE packages library
std                       | Standard VHDL library
---------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+half_adder half_adder structural


The performance of simulation is reduced. Version Student Edition
