
PWM_50.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008990  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  08008b40  08008b40  00018b40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f80  08008f80  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008f80  08008f80  00018f80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f88  08008f88  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f88  08008f88  00018f88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008f8c  08008f8c  00018f8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08008f90  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201d4  2**0
                  CONTENTS
 10 .bss          00000248  200001d4  200001d4  000201d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000041c  2000041c  000201d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000c41a  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001a82  00000000  00000000  0002c661  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000c58  00000000  00000000  0002e0e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000009a5  00000000  00000000  0002ed40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024185  00000000  00000000  0002f6e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000e87e  00000000  00000000  0005386a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dbaa3  00000000  00000000  000620e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000493c  00000000  00000000  0013db8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  001424c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001d4 	.word	0x200001d4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08008b28 	.word	0x08008b28

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	08008b28 	.word	0x08008b28

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9a6 	b.w	800100c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9e08      	ldr	r6, [sp, #32]
 8000d4a:	460d      	mov	r5, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	460f      	mov	r7, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4694      	mov	ip, r2
 8000d58:	d965      	bls.n	8000e26 <__udivmoddi4+0xe2>
 8000d5a:	fab2 f382 	clz	r3, r2
 8000d5e:	b143      	cbz	r3, 8000d72 <__udivmoddi4+0x2e>
 8000d60:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d64:	f1c3 0220 	rsb	r2, r3, #32
 8000d68:	409f      	lsls	r7, r3
 8000d6a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6e:	4317      	orrs	r7, r2
 8000d70:	409c      	lsls	r4, r3
 8000d72:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d76:	fa1f f58c 	uxth.w	r5, ip
 8000d7a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d7e:	0c22      	lsrs	r2, r4, #16
 8000d80:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d84:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d88:	fb01 f005 	mul.w	r0, r1, r5
 8000d8c:	4290      	cmp	r0, r2
 8000d8e:	d90a      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d90:	eb1c 0202 	adds.w	r2, ip, r2
 8000d94:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d98:	f080 811c 	bcs.w	8000fd4 <__udivmoddi4+0x290>
 8000d9c:	4290      	cmp	r0, r2
 8000d9e:	f240 8119 	bls.w	8000fd4 <__udivmoddi4+0x290>
 8000da2:	3902      	subs	r1, #2
 8000da4:	4462      	add	r2, ip
 8000da6:	1a12      	subs	r2, r2, r0
 8000da8:	b2a4      	uxth	r4, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000db6:	fb00 f505 	mul.w	r5, r0, r5
 8000dba:	42a5      	cmp	r5, r4
 8000dbc:	d90a      	bls.n	8000dd4 <__udivmoddi4+0x90>
 8000dbe:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc6:	f080 8107 	bcs.w	8000fd8 <__udivmoddi4+0x294>
 8000dca:	42a5      	cmp	r5, r4
 8000dcc:	f240 8104 	bls.w	8000fd8 <__udivmoddi4+0x294>
 8000dd0:	4464      	add	r4, ip
 8000dd2:	3802      	subs	r0, #2
 8000dd4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11e      	cbz	r6, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40dc      	lsrs	r4, r3
 8000de0:	2300      	movs	r3, #0
 8000de2:	e9c6 4300 	strd	r4, r3, [r6]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0xbc>
 8000dee:	2e00      	cmp	r6, #0
 8000df0:	f000 80ed 	beq.w	8000fce <__udivmoddi4+0x28a>
 8000df4:	2100      	movs	r1, #0
 8000df6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dfa:	4608      	mov	r0, r1
 8000dfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e00:	fab3 f183 	clz	r1, r3
 8000e04:	2900      	cmp	r1, #0
 8000e06:	d149      	bne.n	8000e9c <__udivmoddi4+0x158>
 8000e08:	42ab      	cmp	r3, r5
 8000e0a:	d302      	bcc.n	8000e12 <__udivmoddi4+0xce>
 8000e0c:	4282      	cmp	r2, r0
 8000e0e:	f200 80f8 	bhi.w	8001002 <__udivmoddi4+0x2be>
 8000e12:	1a84      	subs	r4, r0, r2
 8000e14:	eb65 0203 	sbc.w	r2, r5, r3
 8000e18:	2001      	movs	r0, #1
 8000e1a:	4617      	mov	r7, r2
 8000e1c:	2e00      	cmp	r6, #0
 8000e1e:	d0e2      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	e9c6 4700 	strd	r4, r7, [r6]
 8000e24:	e7df      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e26:	b902      	cbnz	r2, 8000e2a <__udivmoddi4+0xe6>
 8000e28:	deff      	udf	#255	; 0xff
 8000e2a:	fab2 f382 	clz	r3, r2
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	f040 8090 	bne.w	8000f54 <__udivmoddi4+0x210>
 8000e34:	1a8a      	subs	r2, r1, r2
 8000e36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e3a:	fa1f fe8c 	uxth.w	lr, ip
 8000e3e:	2101      	movs	r1, #1
 8000e40:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e44:	fb07 2015 	mls	r0, r7, r5, r2
 8000e48:	0c22      	lsrs	r2, r4, #16
 8000e4a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e4e:	fb0e f005 	mul.w	r0, lr, r5
 8000e52:	4290      	cmp	r0, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x124>
 8000e56:	eb1c 0202 	adds.w	r2, ip, r2
 8000e5a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x122>
 8000e60:	4290      	cmp	r0, r2
 8000e62:	f200 80cb 	bhi.w	8000ffc <__udivmoddi4+0x2b8>
 8000e66:	4645      	mov	r5, r8
 8000e68:	1a12      	subs	r2, r2, r0
 8000e6a:	b2a4      	uxth	r4, r4
 8000e6c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e70:	fb07 2210 	mls	r2, r7, r0, r2
 8000e74:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e78:	fb0e fe00 	mul.w	lr, lr, r0
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x14e>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x14c>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	f200 80bb 	bhi.w	8001006 <__udivmoddi4+0x2c2>
 8000e90:	4610      	mov	r0, r2
 8000e92:	eba4 040e 	sub.w	r4, r4, lr
 8000e96:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e9a:	e79f      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e9c:	f1c1 0720 	rsb	r7, r1, #32
 8000ea0:	408b      	lsls	r3, r1
 8000ea2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ea6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eaa:	fa05 f401 	lsl.w	r4, r5, r1
 8000eae:	fa20 f307 	lsr.w	r3, r0, r7
 8000eb2:	40fd      	lsrs	r5, r7
 8000eb4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb8:	4323      	orrs	r3, r4
 8000eba:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ebe:	fa1f fe8c 	uxth.w	lr, ip
 8000ec2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ec6:	0c1c      	lsrs	r4, r3, #16
 8000ec8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ecc:	fb08 f50e 	mul.w	r5, r8, lr
 8000ed0:	42a5      	cmp	r5, r4
 8000ed2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ed6:	fa00 f001 	lsl.w	r0, r0, r1
 8000eda:	d90b      	bls.n	8000ef4 <__udivmoddi4+0x1b0>
 8000edc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ee0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ee4:	f080 8088 	bcs.w	8000ff8 <__udivmoddi4+0x2b4>
 8000ee8:	42a5      	cmp	r5, r4
 8000eea:	f240 8085 	bls.w	8000ff8 <__udivmoddi4+0x2b4>
 8000eee:	f1a8 0802 	sub.w	r8, r8, #2
 8000ef2:	4464      	add	r4, ip
 8000ef4:	1b64      	subs	r4, r4, r5
 8000ef6:	b29d      	uxth	r5, r3
 8000ef8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000efc:	fb09 4413 	mls	r4, r9, r3, r4
 8000f00:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f04:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f08:	45a6      	cmp	lr, r4
 8000f0a:	d908      	bls.n	8000f1e <__udivmoddi4+0x1da>
 8000f0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f10:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f14:	d26c      	bcs.n	8000ff0 <__udivmoddi4+0x2ac>
 8000f16:	45a6      	cmp	lr, r4
 8000f18:	d96a      	bls.n	8000ff0 <__udivmoddi4+0x2ac>
 8000f1a:	3b02      	subs	r3, #2
 8000f1c:	4464      	add	r4, ip
 8000f1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f22:	fba3 9502 	umull	r9, r5, r3, r2
 8000f26:	eba4 040e 	sub.w	r4, r4, lr
 8000f2a:	42ac      	cmp	r4, r5
 8000f2c:	46c8      	mov	r8, r9
 8000f2e:	46ae      	mov	lr, r5
 8000f30:	d356      	bcc.n	8000fe0 <__udivmoddi4+0x29c>
 8000f32:	d053      	beq.n	8000fdc <__udivmoddi4+0x298>
 8000f34:	b156      	cbz	r6, 8000f4c <__udivmoddi4+0x208>
 8000f36:	ebb0 0208 	subs.w	r2, r0, r8
 8000f3a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f3e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f42:	40ca      	lsrs	r2, r1
 8000f44:	40cc      	lsrs	r4, r1
 8000f46:	4317      	orrs	r7, r2
 8000f48:	e9c6 7400 	strd	r7, r4, [r6]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	2100      	movs	r1, #0
 8000f50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f54:	f1c3 0120 	rsb	r1, r3, #32
 8000f58:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f5c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f60:	fa25 f101 	lsr.w	r1, r5, r1
 8000f64:	409d      	lsls	r5, r3
 8000f66:	432a      	orrs	r2, r5
 8000f68:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f6c:	fa1f fe8c 	uxth.w	lr, ip
 8000f70:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f74:	fb07 1510 	mls	r5, r7, r0, r1
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f7e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f82:	428d      	cmp	r5, r1
 8000f84:	fa04 f403 	lsl.w	r4, r4, r3
 8000f88:	d908      	bls.n	8000f9c <__udivmoddi4+0x258>
 8000f8a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f8e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f92:	d22f      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000f94:	428d      	cmp	r5, r1
 8000f96:	d92d      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000f98:	3802      	subs	r0, #2
 8000f9a:	4461      	add	r1, ip
 8000f9c:	1b49      	subs	r1, r1, r5
 8000f9e:	b292      	uxth	r2, r2
 8000fa0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fa4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fa8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fac:	fb05 f10e 	mul.w	r1, r5, lr
 8000fb0:	4291      	cmp	r1, r2
 8000fb2:	d908      	bls.n	8000fc6 <__udivmoddi4+0x282>
 8000fb4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fb8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fbc:	d216      	bcs.n	8000fec <__udivmoddi4+0x2a8>
 8000fbe:	4291      	cmp	r1, r2
 8000fc0:	d914      	bls.n	8000fec <__udivmoddi4+0x2a8>
 8000fc2:	3d02      	subs	r5, #2
 8000fc4:	4462      	add	r2, ip
 8000fc6:	1a52      	subs	r2, r2, r1
 8000fc8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fcc:	e738      	b.n	8000e40 <__udivmoddi4+0xfc>
 8000fce:	4631      	mov	r1, r6
 8000fd0:	4630      	mov	r0, r6
 8000fd2:	e708      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000fd4:	4639      	mov	r1, r7
 8000fd6:	e6e6      	b.n	8000da6 <__udivmoddi4+0x62>
 8000fd8:	4610      	mov	r0, r2
 8000fda:	e6fb      	b.n	8000dd4 <__udivmoddi4+0x90>
 8000fdc:	4548      	cmp	r0, r9
 8000fde:	d2a9      	bcs.n	8000f34 <__udivmoddi4+0x1f0>
 8000fe0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fe4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fe8:	3b01      	subs	r3, #1
 8000fea:	e7a3      	b.n	8000f34 <__udivmoddi4+0x1f0>
 8000fec:	4645      	mov	r5, r8
 8000fee:	e7ea      	b.n	8000fc6 <__udivmoddi4+0x282>
 8000ff0:	462b      	mov	r3, r5
 8000ff2:	e794      	b.n	8000f1e <__udivmoddi4+0x1da>
 8000ff4:	4640      	mov	r0, r8
 8000ff6:	e7d1      	b.n	8000f9c <__udivmoddi4+0x258>
 8000ff8:	46d0      	mov	r8, sl
 8000ffa:	e77b      	b.n	8000ef4 <__udivmoddi4+0x1b0>
 8000ffc:	3d02      	subs	r5, #2
 8000ffe:	4462      	add	r2, ip
 8001000:	e732      	b.n	8000e68 <__udivmoddi4+0x124>
 8001002:	4608      	mov	r0, r1
 8001004:	e70a      	b.n	8000e1c <__udivmoddi4+0xd8>
 8001006:	4464      	add	r4, ip
 8001008:	3802      	subs	r0, #2
 800100a:	e742      	b.n	8000e92 <__udivmoddi4+0x14e>

0800100c <__aeabi_idiv0>:
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop

08001010 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	b29a      	uxth	r2, r3
 8001020:	f04f 33ff 	mov.w	r3, #4294967295
 8001024:	68b9      	ldr	r1, [r7, #8]
 8001026:	4804      	ldr	r0, [pc, #16]	; (8001038 <_write+0x28>)
 8001028:	f002 fdec 	bl	8003c04 <HAL_UART_Transmit>
	return len;
 800102c:	687b      	ldr	r3, [r7, #4]
}
 800102e:	4618      	mov	r0, r3
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	20000280 	.word	0x20000280

0800103c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001040:	f000 fca6 	bl	8001990 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001044:	f000 f81a 	bl	800107c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001048:	f000 fa04 	bl	8001454 <MX_GPIO_Init>
  MX_TIM1_Init();
 800104c:	f000 f880 	bl	8001150 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001050:	f000 f9d6 	bl	8001400 <MX_USART2_UART_Init>
  MX_TIM8_Init();
 8001054:	f000 f932 	bl	80012bc <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001058:	2100      	movs	r1, #0
 800105a:	4806      	ldr	r0, [pc, #24]	; (8001074 <main+0x38>)
 800105c:	f001 fe18 	bl	8002c90 <HAL_TIM_PWM_Start>
  HAL_TIM_OC_Start(&htim1, TIM_CHANNEL_2);
 8001060:	2104      	movs	r1, #4
 8001062:	4804      	ldr	r0, [pc, #16]	; (8001074 <main+0x38>)
 8001064:	f001 fcf2 	bl	8002a4c <HAL_TIM_OC_Start>

  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001068:	2100      	movs	r1, #0
 800106a:	4803      	ldr	r0, [pc, #12]	; (8001078 <main+0x3c>)
 800106c:	f001 fe10 	bl	8002c90 <HAL_TIM_PWM_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001070:	e7fe      	b.n	8001070 <main+0x34>
 8001072:	bf00      	nop
 8001074:	200001f0 	.word	0x200001f0
 8001078:	20000238 	.word	0x20000238

0800107c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b094      	sub	sp, #80	; 0x50
 8001080:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001082:	f107 0320 	add.w	r3, r7, #32
 8001086:	2230      	movs	r2, #48	; 0x30
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f004 f911 	bl	80052b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001090:	f107 030c 	add.w	r3, r7, #12
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a0:	2300      	movs	r3, #0
 80010a2:	60bb      	str	r3, [r7, #8]
 80010a4:	4b28      	ldr	r3, [pc, #160]	; (8001148 <SystemClock_Config+0xcc>)
 80010a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a8:	4a27      	ldr	r2, [pc, #156]	; (8001148 <SystemClock_Config+0xcc>)
 80010aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ae:	6413      	str	r3, [r2, #64]	; 0x40
 80010b0:	4b25      	ldr	r3, [pc, #148]	; (8001148 <SystemClock_Config+0xcc>)
 80010b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b8:	60bb      	str	r3, [r7, #8]
 80010ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80010bc:	2300      	movs	r3, #0
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	4b22      	ldr	r3, [pc, #136]	; (800114c <SystemClock_Config+0xd0>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80010c8:	4a20      	ldr	r2, [pc, #128]	; (800114c <SystemClock_Config+0xd0>)
 80010ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010ce:	6013      	str	r3, [r2, #0]
 80010d0:	4b1e      	ldr	r3, [pc, #120]	; (800114c <SystemClock_Config+0xd0>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010d8:	607b      	str	r3, [r7, #4]
 80010da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010dc:	2301      	movs	r3, #1
 80010de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e6:	2302      	movs	r3, #2
 80010e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010ea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010f0:	2304      	movs	r3, #4
 80010f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80010f4:	2348      	movs	r3, #72	; 0x48
 80010f6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010f8:	2302      	movs	r3, #2
 80010fa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80010fc:	2304      	movs	r3, #4
 80010fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001100:	f107 0320 	add.w	r3, r7, #32
 8001104:	4618      	mov	r0, r3
 8001106:	f000 ff61 	bl	8001fcc <HAL_RCC_OscConfig>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001110:	f000 fa1e 	bl	8001550 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001114:	230f      	movs	r3, #15
 8001116:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001118:	2302      	movs	r3, #2
 800111a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001120:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001124:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800112a:	f107 030c 	add.w	r3, r7, #12
 800112e:	2102      	movs	r1, #2
 8001130:	4618      	mov	r0, r3
 8001132:	f001 f9c3 	bl	80024bc <HAL_RCC_ClockConfig>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800113c:	f000 fa08 	bl	8001550 <Error_Handler>
  }
}
 8001140:	bf00      	nop
 8001142:	3750      	adds	r7, #80	; 0x50
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40023800 	.word	0x40023800
 800114c:	40007000 	.word	0x40007000

08001150 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b096      	sub	sp, #88	; 0x58
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001156:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]
 8001160:	609a      	str	r2, [r3, #8]
 8001162:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001164:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001168:	2200      	movs	r2, #0
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800116e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001172:	2200      	movs	r2, #0
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	605a      	str	r2, [r3, #4]
 8001178:	609a      	str	r2, [r3, #8]
 800117a:	60da      	str	r2, [r3, #12]
 800117c:	611a      	str	r2, [r3, #16]
 800117e:	615a      	str	r2, [r3, #20]
 8001180:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	2220      	movs	r2, #32
 8001186:	2100      	movs	r1, #0
 8001188:	4618      	mov	r0, r3
 800118a:	f004 f892 	bl	80052b2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800118e:	4b49      	ldr	r3, [pc, #292]	; (80012b4 <MX_TIM1_Init+0x164>)
 8001190:	4a49      	ldr	r2, [pc, #292]	; (80012b8 <MX_TIM1_Init+0x168>)
 8001192:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001194:	4b47      	ldr	r3, [pc, #284]	; (80012b4 <MX_TIM1_Init+0x164>)
 8001196:	2247      	movs	r2, #71	; 0x47
 8001198:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800119a:	4b46      	ldr	r3, [pc, #280]	; (80012b4 <MX_TIM1_Init+0x164>)
 800119c:	2200      	movs	r2, #0
 800119e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 199;
 80011a0:	4b44      	ldr	r3, [pc, #272]	; (80012b4 <MX_TIM1_Init+0x164>)
 80011a2:	22c7      	movs	r2, #199	; 0xc7
 80011a4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011a6:	4b43      	ldr	r3, [pc, #268]	; (80012b4 <MX_TIM1_Init+0x164>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011ac:	4b41      	ldr	r3, [pc, #260]	; (80012b4 <MX_TIM1_Init+0x164>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011b2:	4b40      	ldr	r3, [pc, #256]	; (80012b4 <MX_TIM1_Init+0x164>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80011b8:	483e      	ldr	r0, [pc, #248]	; (80012b4 <MX_TIM1_Init+0x164>)
 80011ba:	f001 fb9f 	bl	80028fc <HAL_TIM_Base_Init>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 80011c4:	f000 f9c4 	bl	8001550 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011cc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011ce:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011d2:	4619      	mov	r1, r3
 80011d4:	4837      	ldr	r0, [pc, #220]	; (80012b4 <MX_TIM1_Init+0x164>)
 80011d6:	f001 ff41 	bl	800305c <HAL_TIM_ConfigClockSource>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 80011e0:	f000 f9b6 	bl	8001550 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80011e4:	4833      	ldr	r0, [pc, #204]	; (80012b4 <MX_TIM1_Init+0x164>)
 80011e6:	f001 fcf9 	bl	8002bdc <HAL_TIM_PWM_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80011f0:	f000 f9ae 	bl	8001550 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80011f4:	482f      	ldr	r0, [pc, #188]	; (80012b4 <MX_TIM1_Init+0x164>)
 80011f6:	f001 fbd0 	bl	800299a <HAL_TIM_OC_Init>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 8001200:	f000 f9a6 	bl	8001550 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001204:	2350      	movs	r3, #80	; 0x50
 8001206:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001208:	2300      	movs	r3, #0
 800120a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800120c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001210:	4619      	mov	r1, r3
 8001212:	4828      	ldr	r0, [pc, #160]	; (80012b4 <MX_TIM1_Init+0x164>)
 8001214:	f002 fbd8 	bl	80039c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 800121e:	f000 f997 	bl	8001550 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001222:	2360      	movs	r3, #96	; 0x60
 8001224:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 100;
 8001226:	2364      	movs	r3, #100	; 0x64
 8001228:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800122a:	2300      	movs	r3, #0
 800122c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800122e:	2300      	movs	r3, #0
 8001230:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001232:	2300      	movs	r3, #0
 8001234:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001236:	2300      	movs	r3, #0
 8001238:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800123a:	2300      	movs	r3, #0
 800123c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800123e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001242:	2200      	movs	r2, #0
 8001244:	4619      	mov	r1, r3
 8001246:	481b      	ldr	r0, [pc, #108]	; (80012b4 <MX_TIM1_Init+0x164>)
 8001248:	f001 fe46 	bl	8002ed8 <HAL_TIM_PWM_ConfigChannel>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 8001252:	f000 f97d 	bl	8001550 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8001256:	2310      	movs	r3, #16
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800125a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800125e:	2204      	movs	r2, #4
 8001260:	4619      	mov	r1, r3
 8001262:	4814      	ldr	r0, [pc, #80]	; (80012b4 <MX_TIM1_Init+0x164>)
 8001264:	f001 fddc 	bl	8002e20 <HAL_TIM_OC_ConfigChannel>
 8001268:	4603      	mov	r3, r0
 800126a:	2b00      	cmp	r3, #0
 800126c:	d001      	beq.n	8001272 <MX_TIM1_Init+0x122>
  {
    Error_Handler();
 800126e:	f000 f96f 	bl	8001550 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001272:	2300      	movs	r3, #0
 8001274:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001276:	2300      	movs	r3, #0
 8001278:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800127a:	2300      	movs	r3, #0
 800127c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001282:	2300      	movs	r3, #0
 8001284:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001286:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800128a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800128c:	2300      	movs	r3, #0
 800128e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001290:	1d3b      	adds	r3, r7, #4
 8001292:	4619      	mov	r1, r3
 8001294:	4807      	ldr	r0, [pc, #28]	; (80012b4 <MX_TIM1_Init+0x164>)
 8001296:	f002 fc13 	bl	8003ac0 <HAL_TIMEx_ConfigBreakDeadTime>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_TIM1_Init+0x154>
  {
    Error_Handler();
 80012a0:	f000 f956 	bl	8001550 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80012a4:	4803      	ldr	r0, [pc, #12]	; (80012b4 <MX_TIM1_Init+0x164>)
 80012a6:	f000 f9b9 	bl	800161c <HAL_TIM_MspPostInit>

}
 80012aa:	bf00      	nop
 80012ac:	3758      	adds	r7, #88	; 0x58
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	200001f0 	.word	0x200001f0
 80012b8:	40010000 	.word	0x40010000

080012bc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b096      	sub	sp, #88	; 0x58
 80012c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80012c2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]
 80012ce:	60da      	str	r2, [r3, #12]
 80012d0:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80012d6:	2200      	movs	r2, #0
 80012d8:	601a      	str	r2, [r3, #0]
 80012da:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012dc:	f107 0320 	add.w	r3, r7, #32
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	605a      	str	r2, [r3, #4]
 80012e6:	609a      	str	r2, [r3, #8]
 80012e8:	60da      	str	r2, [r3, #12]
 80012ea:	611a      	str	r2, [r3, #16]
 80012ec:	615a      	str	r2, [r3, #20]
 80012ee:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012f0:	463b      	mov	r3, r7
 80012f2:	2220      	movs	r2, #32
 80012f4:	2100      	movs	r1, #0
 80012f6:	4618      	mov	r0, r3
 80012f8:	f003 ffdb 	bl	80052b2 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80012fc:	4b3e      	ldr	r3, [pc, #248]	; (80013f8 <MX_TIM8_Init+0x13c>)
 80012fe:	4a3f      	ldr	r2, [pc, #252]	; (80013fc <MX_TIM8_Init+0x140>)
 8001300:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 71;
 8001302:	4b3d      	ldr	r3, [pc, #244]	; (80013f8 <MX_TIM8_Init+0x13c>)
 8001304:	2247      	movs	r2, #71	; 0x47
 8001306:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001308:	4b3b      	ldr	r3, [pc, #236]	; (80013f8 <MX_TIM8_Init+0x13c>)
 800130a:	2200      	movs	r2, #0
 800130c:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 199;
 800130e:	4b3a      	ldr	r3, [pc, #232]	; (80013f8 <MX_TIM8_Init+0x13c>)
 8001310:	22c7      	movs	r2, #199	; 0xc7
 8001312:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001314:	4b38      	ldr	r3, [pc, #224]	; (80013f8 <MX_TIM8_Init+0x13c>)
 8001316:	2200      	movs	r2, #0
 8001318:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800131a:	4b37      	ldr	r3, [pc, #220]	; (80013f8 <MX_TIM8_Init+0x13c>)
 800131c:	2200      	movs	r2, #0
 800131e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001320:	4b35      	ldr	r3, [pc, #212]	; (80013f8 <MX_TIM8_Init+0x13c>)
 8001322:	2200      	movs	r2, #0
 8001324:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001326:	4834      	ldr	r0, [pc, #208]	; (80013f8 <MX_TIM8_Init+0x13c>)
 8001328:	f001 fae8 	bl	80028fc <HAL_TIM_Base_Init>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001332:	f000 f90d 	bl	8001550 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001336:	4830      	ldr	r0, [pc, #192]	; (80013f8 <MX_TIM8_Init+0x13c>)
 8001338:	f001 fc50 	bl	8002bdc <HAL_TIM_PWM_Init>
 800133c:	4603      	mov	r3, r0
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 8001342:	f000 f905 	bl	8001550 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8001346:	2306      	movs	r3, #6
 8001348:	647b      	str	r3, [r7, #68]	; 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800134a:	2300      	movs	r3, #0
 800134c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 800134e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001352:	4619      	mov	r1, r3
 8001354:	4828      	ldr	r0, [pc, #160]	; (80013f8 <MX_TIM8_Init+0x13c>)
 8001356:	f001 ff48 	bl	80031ea <HAL_TIM_SlaveConfigSynchro>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8001360:	f000 f8f6 	bl	8001550 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001364:	2300      	movs	r3, #0
 8001366:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001368:	2300      	movs	r3, #0
 800136a:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800136c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001370:	4619      	mov	r1, r3
 8001372:	4821      	ldr	r0, [pc, #132]	; (80013f8 <MX_TIM8_Init+0x13c>)
 8001374:	f002 fb28 	bl	80039c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_TIM8_Init+0xc6>
  {
    Error_Handler();
 800137e:	f000 f8e7 	bl	8001550 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001382:	2360      	movs	r3, #96	; 0x60
 8001384:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 100;
 8001386:	2364      	movs	r3, #100	; 0x64
 8001388:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800138a:	2300      	movs	r3, #0
 800138c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800138e:	2300      	movs	r3, #0
 8001390:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001392:	2300      	movs	r3, #0
 8001394:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001396:	2300      	movs	r3, #0
 8001398:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800139a:	2300      	movs	r3, #0
 800139c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800139e:	f107 0320 	add.w	r3, r7, #32
 80013a2:	2200      	movs	r2, #0
 80013a4:	4619      	mov	r1, r3
 80013a6:	4814      	ldr	r0, [pc, #80]	; (80013f8 <MX_TIM8_Init+0x13c>)
 80013a8:	f001 fd96 	bl	8002ed8 <HAL_TIM_PWM_ConfigChannel>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 80013b2:	f000 f8cd 	bl	8001550 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013b6:	2300      	movs	r3, #0
 80013b8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013ba:	2300      	movs	r3, #0
 80013bc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013be:	2300      	movs	r3, #0
 80013c0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013c6:	2300      	movs	r3, #0
 80013c8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013ce:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013d0:	2300      	movs	r3, #0
 80013d2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80013d4:	463b      	mov	r3, r7
 80013d6:	4619      	mov	r1, r3
 80013d8:	4807      	ldr	r0, [pc, #28]	; (80013f8 <MX_TIM8_Init+0x13c>)
 80013da:	f002 fb71 	bl	8003ac0 <HAL_TIMEx_ConfigBreakDeadTime>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM8_Init+0x12c>
  {
    Error_Handler();
 80013e4:	f000 f8b4 	bl	8001550 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80013e8:	4803      	ldr	r0, [pc, #12]	; (80013f8 <MX_TIM8_Init+0x13c>)
 80013ea:	f000 f917 	bl	800161c <HAL_TIM_MspPostInit>

}
 80013ee:	bf00      	nop
 80013f0:	3758      	adds	r7, #88	; 0x58
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000238 	.word	0x20000238
 80013fc:	40010400 	.word	0x40010400

08001400 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001404:	4b11      	ldr	r3, [pc, #68]	; (800144c <MX_USART2_UART_Init+0x4c>)
 8001406:	4a12      	ldr	r2, [pc, #72]	; (8001450 <MX_USART2_UART_Init+0x50>)
 8001408:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800140a:	4b10      	ldr	r3, [pc, #64]	; (800144c <MX_USART2_UART_Init+0x4c>)
 800140c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001410:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001412:	4b0e      	ldr	r3, [pc, #56]	; (800144c <MX_USART2_UART_Init+0x4c>)
 8001414:	2200      	movs	r2, #0
 8001416:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001418:	4b0c      	ldr	r3, [pc, #48]	; (800144c <MX_USART2_UART_Init+0x4c>)
 800141a:	2200      	movs	r2, #0
 800141c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800141e:	4b0b      	ldr	r3, [pc, #44]	; (800144c <MX_USART2_UART_Init+0x4c>)
 8001420:	2200      	movs	r2, #0
 8001422:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001424:	4b09      	ldr	r3, [pc, #36]	; (800144c <MX_USART2_UART_Init+0x4c>)
 8001426:	220c      	movs	r2, #12
 8001428:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800142a:	4b08      	ldr	r3, [pc, #32]	; (800144c <MX_USART2_UART_Init+0x4c>)
 800142c:	2200      	movs	r2, #0
 800142e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001430:	4b06      	ldr	r3, [pc, #24]	; (800144c <MX_USART2_UART_Init+0x4c>)
 8001432:	2200      	movs	r2, #0
 8001434:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001436:	4805      	ldr	r0, [pc, #20]	; (800144c <MX_USART2_UART_Init+0x4c>)
 8001438:	f002 fb94 	bl	8003b64 <HAL_UART_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001442:	f000 f885 	bl	8001550 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000280 	.word	0x20000280
 8001450:	40004400 	.word	0x40004400

08001454 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08a      	sub	sp, #40	; 0x28
 8001458:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800145a:	f107 0314 	add.w	r3, r7, #20
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
 8001466:	60da      	str	r2, [r3, #12]
 8001468:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	613b      	str	r3, [r7, #16]
 800146e:	4b35      	ldr	r3, [pc, #212]	; (8001544 <MX_GPIO_Init+0xf0>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	4a34      	ldr	r2, [pc, #208]	; (8001544 <MX_GPIO_Init+0xf0>)
 8001474:	f043 0304 	orr.w	r3, r3, #4
 8001478:	6313      	str	r3, [r2, #48]	; 0x30
 800147a:	4b32      	ldr	r3, [pc, #200]	; (8001544 <MX_GPIO_Init+0xf0>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	f003 0304 	and.w	r3, r3, #4
 8001482:	613b      	str	r3, [r7, #16]
 8001484:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	60fb      	str	r3, [r7, #12]
 800148a:	4b2e      	ldr	r3, [pc, #184]	; (8001544 <MX_GPIO_Init+0xf0>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	4a2d      	ldr	r2, [pc, #180]	; (8001544 <MX_GPIO_Init+0xf0>)
 8001490:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001494:	6313      	str	r3, [r2, #48]	; 0x30
 8001496:	4b2b      	ldr	r3, [pc, #172]	; (8001544 <MX_GPIO_Init+0xf0>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800149e:	60fb      	str	r3, [r7, #12]
 80014a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	60bb      	str	r3, [r7, #8]
 80014a6:	4b27      	ldr	r3, [pc, #156]	; (8001544 <MX_GPIO_Init+0xf0>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	4a26      	ldr	r2, [pc, #152]	; (8001544 <MX_GPIO_Init+0xf0>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	6313      	str	r3, [r2, #48]	; 0x30
 80014b2:	4b24      	ldr	r3, [pc, #144]	; (8001544 <MX_GPIO_Init+0xf0>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	60bb      	str	r3, [r7, #8]
 80014bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	607b      	str	r3, [r7, #4]
 80014c2:	4b20      	ldr	r3, [pc, #128]	; (8001544 <MX_GPIO_Init+0xf0>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	4a1f      	ldr	r2, [pc, #124]	; (8001544 <MX_GPIO_Init+0xf0>)
 80014c8:	f043 0310 	orr.w	r3, r3, #16
 80014cc:	6313      	str	r3, [r2, #48]	; 0x30
 80014ce:	4b1d      	ldr	r3, [pc, #116]	; (8001544 <MX_GPIO_Init+0xf0>)
 80014d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d2:	f003 0310 	and.w	r3, r3, #16
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	603b      	str	r3, [r7, #0]
 80014de:	4b19      	ldr	r3, [pc, #100]	; (8001544 <MX_GPIO_Init+0xf0>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	4a18      	ldr	r2, [pc, #96]	; (8001544 <MX_GPIO_Init+0xf0>)
 80014e4:	f043 0302 	orr.w	r3, r3, #2
 80014e8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ea:	4b16      	ldr	r3, [pc, #88]	; (8001544 <MX_GPIO_Init+0xf0>)
 80014ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	603b      	str	r3, [r7, #0]
 80014f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 80014f6:	2200      	movs	r2, #0
 80014f8:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 80014fc:	4812      	ldr	r0, [pc, #72]	; (8001548 <MX_GPIO_Init+0xf4>)
 80014fe:	f000 fd4b 	bl	8001f98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001502:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001506:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001508:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800150c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	2300      	movs	r3, #0
 8001510:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001512:	f107 0314 	add.w	r3, r7, #20
 8001516:	4619      	mov	r1, r3
 8001518:	480c      	ldr	r0, [pc, #48]	; (800154c <MX_GPIO_Init+0xf8>)
 800151a:	f000 fb91 	bl	8001c40 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_7;
 800151e:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8001522:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001524:	2301      	movs	r3, #1
 8001526:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800152c:	2300      	movs	r3, #0
 800152e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	4619      	mov	r1, r3
 8001536:	4804      	ldr	r0, [pc, #16]	; (8001548 <MX_GPIO_Init+0xf4>)
 8001538:	f000 fb82 	bl	8001c40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800153c:	bf00      	nop
 800153e:	3728      	adds	r7, #40	; 0x28
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	40023800 	.word	0x40023800
 8001548:	40020400 	.word	0x40020400
 800154c:	40020800 	.word	0x40020800

08001550 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001554:	b672      	cpsid	i
}
 8001556:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001558:	e7fe      	b.n	8001558 <Error_Handler+0x8>
	...

0800155c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001562:	2300      	movs	r3, #0
 8001564:	607b      	str	r3, [r7, #4]
 8001566:	4b10      	ldr	r3, [pc, #64]	; (80015a8 <HAL_MspInit+0x4c>)
 8001568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800156a:	4a0f      	ldr	r2, [pc, #60]	; (80015a8 <HAL_MspInit+0x4c>)
 800156c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001570:	6453      	str	r3, [r2, #68]	; 0x44
 8001572:	4b0d      	ldr	r3, [pc, #52]	; (80015a8 <HAL_MspInit+0x4c>)
 8001574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001576:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800157a:	607b      	str	r3, [r7, #4]
 800157c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800157e:	2300      	movs	r3, #0
 8001580:	603b      	str	r3, [r7, #0]
 8001582:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <HAL_MspInit+0x4c>)
 8001584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001586:	4a08      	ldr	r2, [pc, #32]	; (80015a8 <HAL_MspInit+0x4c>)
 8001588:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800158c:	6413      	str	r3, [r2, #64]	; 0x40
 800158e:	4b06      	ldr	r3, [pc, #24]	; (80015a8 <HAL_MspInit+0x4c>)
 8001590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001592:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001596:	603b      	str	r3, [r7, #0]
 8001598:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800159a:	bf00      	nop
 800159c:	370c      	adds	r7, #12
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
 80015a6:	bf00      	nop
 80015a8:	40023800 	.word	0x40023800

080015ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a15      	ldr	r2, [pc, #84]	; (8001610 <HAL_TIM_Base_MspInit+0x64>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d10e      	bne.n	80015dc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015be:	2300      	movs	r3, #0
 80015c0:	60fb      	str	r3, [r7, #12]
 80015c2:	4b14      	ldr	r3, [pc, #80]	; (8001614 <HAL_TIM_Base_MspInit+0x68>)
 80015c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c6:	4a13      	ldr	r2, [pc, #76]	; (8001614 <HAL_TIM_Base_MspInit+0x68>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	6453      	str	r3, [r2, #68]	; 0x44
 80015ce:	4b11      	ldr	r3, [pc, #68]	; (8001614 <HAL_TIM_Base_MspInit+0x68>)
 80015d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80015da:	e012      	b.n	8001602 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM8)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4a0d      	ldr	r2, [pc, #52]	; (8001618 <HAL_TIM_Base_MspInit+0x6c>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d10d      	bne.n	8001602 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80015e6:	2300      	movs	r3, #0
 80015e8:	60bb      	str	r3, [r7, #8]
 80015ea:	4b0a      	ldr	r3, [pc, #40]	; (8001614 <HAL_TIM_Base_MspInit+0x68>)
 80015ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ee:	4a09      	ldr	r2, [pc, #36]	; (8001614 <HAL_TIM_Base_MspInit+0x68>)
 80015f0:	f043 0302 	orr.w	r3, r3, #2
 80015f4:	6453      	str	r3, [r2, #68]	; 0x44
 80015f6:	4b07      	ldr	r3, [pc, #28]	; (8001614 <HAL_TIM_Base_MspInit+0x68>)
 80015f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015fa:	f003 0302 	and.w	r3, r3, #2
 80015fe:	60bb      	str	r3, [r7, #8]
 8001600:	68bb      	ldr	r3, [r7, #8]
}
 8001602:	bf00      	nop
 8001604:	3714      	adds	r7, #20
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	40010000 	.word	0x40010000
 8001614:	40023800 	.word	0x40023800
 8001618:	40010400 	.word	0x40010400

0800161c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b08a      	sub	sp, #40	; 0x28
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	f107 0314 	add.w	r3, r7, #20
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
 8001632:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a24      	ldr	r2, [pc, #144]	; (80016cc <HAL_TIM_MspPostInit+0xb0>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d11f      	bne.n	800167e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
 8001642:	4b23      	ldr	r3, [pc, #140]	; (80016d0 <HAL_TIM_MspPostInit+0xb4>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	4a22      	ldr	r2, [pc, #136]	; (80016d0 <HAL_TIM_MspPostInit+0xb4>)
 8001648:	f043 0310 	orr.w	r3, r3, #16
 800164c:	6313      	str	r3, [r2, #48]	; 0x30
 800164e:	4b20      	ldr	r3, [pc, #128]	; (80016d0 <HAL_TIM_MspPostInit+0xb4>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	f003 0310 	and.w	r3, r3, #16
 8001656:	613b      	str	r3, [r7, #16]
 8001658:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800165a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800165e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001660:	2302      	movs	r3, #2
 8001662:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001664:	2300      	movs	r3, #0
 8001666:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001668:	2300      	movs	r3, #0
 800166a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800166c:	2301      	movs	r3, #1
 800166e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001670:	f107 0314 	add.w	r3, r7, #20
 8001674:	4619      	mov	r1, r3
 8001676:	4817      	ldr	r0, [pc, #92]	; (80016d4 <HAL_TIM_MspPostInit+0xb8>)
 8001678:	f000 fae2 	bl	8001c40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800167c:	e022      	b.n	80016c4 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM8)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a15      	ldr	r2, [pc, #84]	; (80016d8 <HAL_TIM_MspPostInit+0xbc>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d11d      	bne.n	80016c4 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001688:	2300      	movs	r3, #0
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	4b10      	ldr	r3, [pc, #64]	; (80016d0 <HAL_TIM_MspPostInit+0xb4>)
 800168e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001690:	4a0f      	ldr	r2, [pc, #60]	; (80016d0 <HAL_TIM_MspPostInit+0xb4>)
 8001692:	f043 0304 	orr.w	r3, r3, #4
 8001696:	6313      	str	r3, [r2, #48]	; 0x30
 8001698:	4b0d      	ldr	r3, [pc, #52]	; (80016d0 <HAL_TIM_MspPostInit+0xb4>)
 800169a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	60fb      	str	r3, [r7, #12]
 80016a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80016a4:	2340      	movs	r3, #64	; 0x40
 80016a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a8:	2302      	movs	r3, #2
 80016aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b0:	2300      	movs	r3, #0
 80016b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80016b4:	2303      	movs	r3, #3
 80016b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016b8:	f107 0314 	add.w	r3, r7, #20
 80016bc:	4619      	mov	r1, r3
 80016be:	4807      	ldr	r0, [pc, #28]	; (80016dc <HAL_TIM_MspPostInit+0xc0>)
 80016c0:	f000 fabe 	bl	8001c40 <HAL_GPIO_Init>
}
 80016c4:	bf00      	nop
 80016c6:	3728      	adds	r7, #40	; 0x28
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40010000 	.word	0x40010000
 80016d0:	40023800 	.word	0x40023800
 80016d4:	40021000 	.word	0x40021000
 80016d8:	40010400 	.word	0x40010400
 80016dc:	40020800 	.word	0x40020800

080016e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b08a      	sub	sp, #40	; 0x28
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 0314 	add.w	r3, r7, #20
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a19      	ldr	r2, [pc, #100]	; (8001764 <HAL_UART_MspInit+0x84>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d12b      	bne.n	800175a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	613b      	str	r3, [r7, #16]
 8001706:	4b18      	ldr	r3, [pc, #96]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170a:	4a17      	ldr	r2, [pc, #92]	; (8001768 <HAL_UART_MspInit+0x88>)
 800170c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001710:	6413      	str	r3, [r2, #64]	; 0x40
 8001712:	4b15      	ldr	r3, [pc, #84]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001716:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800171a:	613b      	str	r3, [r7, #16]
 800171c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800171e:	2300      	movs	r3, #0
 8001720:	60fb      	str	r3, [r7, #12]
 8001722:	4b11      	ldr	r3, [pc, #68]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001726:	4a10      	ldr	r2, [pc, #64]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6313      	str	r3, [r2, #48]	; 0x30
 800172e:	4b0e      	ldr	r3, [pc, #56]	; (8001768 <HAL_UART_MspInit+0x88>)
 8001730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800173a:	230c      	movs	r3, #12
 800173c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800173e:	2302      	movs	r3, #2
 8001740:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001742:	2300      	movs	r3, #0
 8001744:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001746:	2303      	movs	r3, #3
 8001748:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800174a:	2307      	movs	r3, #7
 800174c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174e:	f107 0314 	add.w	r3, r7, #20
 8001752:	4619      	mov	r1, r3
 8001754:	4805      	ldr	r0, [pc, #20]	; (800176c <HAL_UART_MspInit+0x8c>)
 8001756:	f000 fa73 	bl	8001c40 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800175a:	bf00      	nop
 800175c:	3728      	adds	r7, #40	; 0x28
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	40004400 	.word	0x40004400
 8001768:	40023800 	.word	0x40023800
 800176c:	40020000 	.word	0x40020000

08001770 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001774:	e7fe      	b.n	8001774 <NMI_Handler+0x4>

08001776 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001776:	b480      	push	{r7}
 8001778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800177a:	e7fe      	b.n	800177a <HardFault_Handler+0x4>

0800177c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800177c:	b480      	push	{r7}
 800177e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001780:	e7fe      	b.n	8001780 <MemManage_Handler+0x4>

08001782 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001782:	b480      	push	{r7}
 8001784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001786:	e7fe      	b.n	8001786 <BusFault_Handler+0x4>

08001788 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800178c:	e7fe      	b.n	800178c <UsageFault_Handler+0x4>

0800178e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800178e:	b480      	push	{r7}
 8001790:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001792:	bf00      	nop
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr

0800179c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr

080017aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017aa:	b480      	push	{r7}
 80017ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ae:	bf00      	nop
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017bc:	f000 f93a 	bl	8001a34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017c0:	bf00      	nop
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  return 1;
 80017c8:	2301      	movs	r3, #1
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr

080017d4 <_kill>:

int _kill(int pid, int sig)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
 80017dc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017de:	f003 fdbb 	bl	8005358 <__errno>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2216      	movs	r2, #22
 80017e6:	601a      	str	r2, [r3, #0]
  return -1;
 80017e8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ec:	4618      	mov	r0, r3
 80017ee:	3708      	adds	r7, #8
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <_exit>:

void _exit (int status)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80017fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff ffe7 	bl	80017d4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001806:	e7fe      	b.n	8001806 <_exit+0x12>

08001808 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	60f8      	str	r0, [r7, #12]
 8001810:	60b9      	str	r1, [r7, #8]
 8001812:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
 8001818:	e00a      	b.n	8001830 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800181a:	f3af 8000 	nop.w
 800181e:	4601      	mov	r1, r0
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	1c5a      	adds	r2, r3, #1
 8001824:	60ba      	str	r2, [r7, #8]
 8001826:	b2ca      	uxtb	r2, r1
 8001828:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182a:	697b      	ldr	r3, [r7, #20]
 800182c:	3301      	adds	r3, #1
 800182e:	617b      	str	r3, [r7, #20]
 8001830:	697a      	ldr	r2, [r7, #20]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	429a      	cmp	r2, r3
 8001836:	dbf0      	blt.n	800181a <_read+0x12>
  }

  return len;
 8001838:	687b      	ldr	r3, [r7, #4]
}
 800183a:	4618      	mov	r0, r3
 800183c:	3718      	adds	r7, #24
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}

08001842 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001842:	b480      	push	{r7}
 8001844:	b083      	sub	sp, #12
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800184a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800184e:	4618      	mov	r0, r3
 8001850:	370c      	adds	r7, #12
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800185a:	b480      	push	{r7}
 800185c:	b083      	sub	sp, #12
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
 8001862:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800186a:	605a      	str	r2, [r3, #4]
  return 0;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <_isatty>:

int _isatty(int file)
{
 800187a:	b480      	push	{r7}
 800187c:	b083      	sub	sp, #12
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001882:	2301      	movs	r3, #1
}
 8001884:	4618      	mov	r0, r3
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr

08001890 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001890:	b480      	push	{r7}
 8001892:	b085      	sub	sp, #20
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3714      	adds	r7, #20
 80018a2:	46bd      	mov	sp, r7
 80018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a8:	4770      	bx	lr
	...

080018ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018b4:	4a14      	ldr	r2, [pc, #80]	; (8001908 <_sbrk+0x5c>)
 80018b6:	4b15      	ldr	r3, [pc, #84]	; (800190c <_sbrk+0x60>)
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018c0:	4b13      	ldr	r3, [pc, #76]	; (8001910 <_sbrk+0x64>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d102      	bne.n	80018ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018c8:	4b11      	ldr	r3, [pc, #68]	; (8001910 <_sbrk+0x64>)
 80018ca:	4a12      	ldr	r2, [pc, #72]	; (8001914 <_sbrk+0x68>)
 80018cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018ce:	4b10      	ldr	r3, [pc, #64]	; (8001910 <_sbrk+0x64>)
 80018d0:	681a      	ldr	r2, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4413      	add	r3, r2
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d207      	bcs.n	80018ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018dc:	f003 fd3c 	bl	8005358 <__errno>
 80018e0:	4603      	mov	r3, r0
 80018e2:	220c      	movs	r2, #12
 80018e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018e6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ea:	e009      	b.n	8001900 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018ec:	4b08      	ldr	r3, [pc, #32]	; (8001910 <_sbrk+0x64>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018f2:	4b07      	ldr	r3, [pc, #28]	; (8001910 <_sbrk+0x64>)
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	4413      	add	r3, r2
 80018fa:	4a05      	ldr	r2, [pc, #20]	; (8001910 <_sbrk+0x64>)
 80018fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018fe:	68fb      	ldr	r3, [r7, #12]
}
 8001900:	4618      	mov	r0, r3
 8001902:	3718      	adds	r7, #24
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20030000 	.word	0x20030000
 800190c:	00000400 	.word	0x00000400
 8001910:	200002c8 	.word	0x200002c8
 8001914:	20000420 	.word	0x20000420

08001918 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800191c:	4b06      	ldr	r3, [pc, #24]	; (8001938 <SystemInit+0x20>)
 800191e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001922:	4a05      	ldr	r2, [pc, #20]	; (8001938 <SystemInit+0x20>)
 8001924:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001928:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800192c:	bf00      	nop
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	e000ed00 	.word	0xe000ed00

0800193c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800193c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001974 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001940:	f7ff ffea 	bl	8001918 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001944:	480c      	ldr	r0, [pc, #48]	; (8001978 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001946:	490d      	ldr	r1, [pc, #52]	; (800197c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001948:	4a0d      	ldr	r2, [pc, #52]	; (8001980 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800194a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800194c:	e002      	b.n	8001954 <LoopCopyDataInit>

0800194e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800194e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001950:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001952:	3304      	adds	r3, #4

08001954 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001954:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001956:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001958:	d3f9      	bcc.n	800194e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800195a:	4a0a      	ldr	r2, [pc, #40]	; (8001984 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800195c:	4c0a      	ldr	r4, [pc, #40]	; (8001988 <LoopFillZerobss+0x22>)
  movs r3, #0
 800195e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001960:	e001      	b.n	8001966 <LoopFillZerobss>

08001962 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001962:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001964:	3204      	adds	r2, #4

08001966 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001966:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001968:	d3fb      	bcc.n	8001962 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800196a:	f003 fcfb 	bl	8005364 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800196e:	f7ff fb65 	bl	800103c <main>
  bx  lr    
 8001972:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001974:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001978:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800197c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001980:	08008f90 	.word	0x08008f90
  ldr r2, =_sbss
 8001984:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001988:	2000041c 	.word	0x2000041c

0800198c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800198c:	e7fe      	b.n	800198c <ADC_IRQHandler>
	...

08001990 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001994:	4b0e      	ldr	r3, [pc, #56]	; (80019d0 <HAL_Init+0x40>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a0d      	ldr	r2, [pc, #52]	; (80019d0 <HAL_Init+0x40>)
 800199a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800199e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80019a0:	4b0b      	ldr	r3, [pc, #44]	; (80019d0 <HAL_Init+0x40>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a0a      	ldr	r2, [pc, #40]	; (80019d0 <HAL_Init+0x40>)
 80019a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80019aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019ac:	4b08      	ldr	r3, [pc, #32]	; (80019d0 <HAL_Init+0x40>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a07      	ldr	r2, [pc, #28]	; (80019d0 <HAL_Init+0x40>)
 80019b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019b8:	2003      	movs	r0, #3
 80019ba:	f000 f90d 	bl	8001bd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019be:	200f      	movs	r0, #15
 80019c0:	f000 f808 	bl	80019d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019c4:	f7ff fdca 	bl	800155c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	bd80      	pop	{r7, pc}
 80019ce:	bf00      	nop
 80019d0:	40023c00 	.word	0x40023c00

080019d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b082      	sub	sp, #8
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019dc:	4b12      	ldr	r3, [pc, #72]	; (8001a28 <HAL_InitTick+0x54>)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	4b12      	ldr	r3, [pc, #72]	; (8001a2c <HAL_InitTick+0x58>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	4619      	mov	r1, r3
 80019e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f2:	4618      	mov	r0, r3
 80019f4:	f000 f917 	bl	8001c26 <HAL_SYSTICK_Config>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019fe:	2301      	movs	r3, #1
 8001a00:	e00e      	b.n	8001a20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2b0f      	cmp	r3, #15
 8001a06:	d80a      	bhi.n	8001a1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	6879      	ldr	r1, [r7, #4]
 8001a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a10:	f000 f8ed 	bl	8001bee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a14:	4a06      	ldr	r2, [pc, #24]	; (8001a30 <HAL_InitTick+0x5c>)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	e000      	b.n	8001a20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	3708      	adds	r7, #8
 8001a24:	46bd      	mov	sp, r7
 8001a26:	bd80      	pop	{r7, pc}
 8001a28:	20000000 	.word	0x20000000
 8001a2c:	20000008 	.word	0x20000008
 8001a30:	20000004 	.word	0x20000004

08001a34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a38:	4b06      	ldr	r3, [pc, #24]	; (8001a54 <HAL_IncTick+0x20>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <HAL_IncTick+0x24>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4413      	add	r3, r2
 8001a44:	4a04      	ldr	r2, [pc, #16]	; (8001a58 <HAL_IncTick+0x24>)
 8001a46:	6013      	str	r3, [r2, #0]
}
 8001a48:	bf00      	nop
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a50:	4770      	bx	lr
 8001a52:	bf00      	nop
 8001a54:	20000008 	.word	0x20000008
 8001a58:	200002cc 	.word	0x200002cc

08001a5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a60:	4b03      	ldr	r3, [pc, #12]	; (8001a70 <HAL_GetTick+0x14>)
 8001a62:	681b      	ldr	r3, [r3, #0]
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	200002cc 	.word	0x200002cc

08001a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a84:	4b0c      	ldr	r3, [pc, #48]	; (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a90:	4013      	ands	r3, r2
 8001a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001aa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aa6:	4a04      	ldr	r2, [pc, #16]	; (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	60d3      	str	r3, [r2, #12]
}
 8001aac:	bf00      	nop
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ac0:	4b04      	ldr	r3, [pc, #16]	; (8001ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	0a1b      	lsrs	r3, r3, #8
 8001ac6:	f003 0307 	and.w	r3, r3, #7
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	6039      	str	r1, [r7, #0]
 8001ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	db0a      	blt.n	8001b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	b2da      	uxtb	r2, r3
 8001af0:	490c      	ldr	r1, [pc, #48]	; (8001b24 <__NVIC_SetPriority+0x4c>)
 8001af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af6:	0112      	lsls	r2, r2, #4
 8001af8:	b2d2      	uxtb	r2, r2
 8001afa:	440b      	add	r3, r1
 8001afc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b00:	e00a      	b.n	8001b18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	b2da      	uxtb	r2, r3
 8001b06:	4908      	ldr	r1, [pc, #32]	; (8001b28 <__NVIC_SetPriority+0x50>)
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	f003 030f 	and.w	r3, r3, #15
 8001b0e:	3b04      	subs	r3, #4
 8001b10:	0112      	lsls	r2, r2, #4
 8001b12:	b2d2      	uxtb	r2, r2
 8001b14:	440b      	add	r3, r1
 8001b16:	761a      	strb	r2, [r3, #24]
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	e000e100 	.word	0xe000e100
 8001b28:	e000ed00 	.word	0xe000ed00

08001b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b089      	sub	sp, #36	; 0x24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	f003 0307 	and.w	r3, r3, #7
 8001b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b40:	69fb      	ldr	r3, [r7, #28]
 8001b42:	f1c3 0307 	rsb	r3, r3, #7
 8001b46:	2b04      	cmp	r3, #4
 8001b48:	bf28      	it	cs
 8001b4a:	2304      	movcs	r3, #4
 8001b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	3304      	adds	r3, #4
 8001b52:	2b06      	cmp	r3, #6
 8001b54:	d902      	bls.n	8001b5c <NVIC_EncodePriority+0x30>
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	3b03      	subs	r3, #3
 8001b5a:	e000      	b.n	8001b5e <NVIC_EncodePriority+0x32>
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b60:	f04f 32ff 	mov.w	r2, #4294967295
 8001b64:	69bb      	ldr	r3, [r7, #24]
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	43da      	mvns	r2, r3
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	401a      	ands	r2, r3
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b74:	f04f 31ff 	mov.w	r1, #4294967295
 8001b78:	697b      	ldr	r3, [r7, #20]
 8001b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b7e:	43d9      	mvns	r1, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b84:	4313      	orrs	r3, r2
         );
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3724      	adds	r7, #36	; 0x24
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
	...

08001b94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b082      	sub	sp, #8
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ba4:	d301      	bcc.n	8001baa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e00f      	b.n	8001bca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001baa:	4a0a      	ldr	r2, [pc, #40]	; (8001bd4 <SysTick_Config+0x40>)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bb2:	210f      	movs	r1, #15
 8001bb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bb8:	f7ff ff8e 	bl	8001ad8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bbc:	4b05      	ldr	r3, [pc, #20]	; (8001bd4 <SysTick_Config+0x40>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bc2:	4b04      	ldr	r3, [pc, #16]	; (8001bd4 <SysTick_Config+0x40>)
 8001bc4:	2207      	movs	r2, #7
 8001bc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bc8:	2300      	movs	r3, #0
}
 8001bca:	4618      	mov	r0, r3
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	e000e010 	.word	0xe000e010

08001bd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f7ff ff47 	bl	8001a74 <__NVIC_SetPriorityGrouping>
}
 8001be6:	bf00      	nop
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}

08001bee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	b086      	sub	sp, #24
 8001bf2:	af00      	add	r7, sp, #0
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	60b9      	str	r1, [r7, #8]
 8001bf8:	607a      	str	r2, [r7, #4]
 8001bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c00:	f7ff ff5c 	bl	8001abc <__NVIC_GetPriorityGrouping>
 8001c04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c06:	687a      	ldr	r2, [r7, #4]
 8001c08:	68b9      	ldr	r1, [r7, #8]
 8001c0a:	6978      	ldr	r0, [r7, #20]
 8001c0c:	f7ff ff8e 	bl	8001b2c <NVIC_EncodePriority>
 8001c10:	4602      	mov	r2, r0
 8001c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c16:	4611      	mov	r1, r2
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff ff5d 	bl	8001ad8 <__NVIC_SetPriority>
}
 8001c1e:	bf00      	nop
 8001c20:	3718      	adds	r7, #24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b082      	sub	sp, #8
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f7ff ffb0 	bl	8001b94 <SysTick_Config>
 8001c34:	4603      	mov	r3, r0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b089      	sub	sp, #36	; 0x24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c52:	2300      	movs	r3, #0
 8001c54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c56:	2300      	movs	r3, #0
 8001c58:	61fb      	str	r3, [r7, #28]
 8001c5a:	e177      	b.n	8001f4c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	fa02 f303 	lsl.w	r3, r2, r3
 8001c64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	697a      	ldr	r2, [r7, #20]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c70:	693a      	ldr	r2, [r7, #16]
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	f040 8166 	bne.w	8001f46 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f003 0303 	and.w	r3, r3, #3
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d005      	beq.n	8001c92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d130      	bne.n	8001cf4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	2203      	movs	r2, #3
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	43db      	mvns	r3, r3
 8001ca4:	69ba      	ldr	r2, [r7, #24]
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	68da      	ldr	r2, [r3, #12]
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb6:	69ba      	ldr	r2, [r7, #24]
 8001cb8:	4313      	orrs	r3, r2
 8001cba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	69ba      	ldr	r2, [r7, #24]
 8001cc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cc8:	2201      	movs	r2, #1
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd0:	43db      	mvns	r3, r3
 8001cd2:	69ba      	ldr	r2, [r7, #24]
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	091b      	lsrs	r3, r3, #4
 8001cde:	f003 0201 	and.w	r2, r3, #1
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce8:	69ba      	ldr	r2, [r7, #24]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	69ba      	ldr	r2, [r7, #24]
 8001cf2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	685b      	ldr	r3, [r3, #4]
 8001cf8:	f003 0303 	and.w	r3, r3, #3
 8001cfc:	2b03      	cmp	r3, #3
 8001cfe:	d017      	beq.n	8001d30 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	2203      	movs	r2, #3
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	43db      	mvns	r3, r3
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	4013      	ands	r3, r2
 8001d16:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	689a      	ldr	r2, [r3, #8]
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	005b      	lsls	r3, r3, #1
 8001d20:	fa02 f303 	lsl.w	r3, r2, r3
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f003 0303 	and.w	r3, r3, #3
 8001d38:	2b02      	cmp	r3, #2
 8001d3a:	d123      	bne.n	8001d84 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	08da      	lsrs	r2, r3, #3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	3208      	adds	r2, #8
 8001d44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d48:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	f003 0307 	and.w	r3, r3, #7
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	220f      	movs	r2, #15
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	691a      	ldr	r2, [r3, #16]
 8001d64:	69fb      	ldr	r3, [r7, #28]
 8001d66:	f003 0307 	and.w	r3, r3, #7
 8001d6a:	009b      	lsls	r3, r3, #2
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	08da      	lsrs	r2, r3, #3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	3208      	adds	r2, #8
 8001d7e:	69b9      	ldr	r1, [r7, #24]
 8001d80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	005b      	lsls	r3, r3, #1
 8001d8e:	2203      	movs	r2, #3
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	43db      	mvns	r3, r3
 8001d96:	69ba      	ldr	r2, [r7, #24]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	f003 0203 	and.w	r2, r3, #3
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	f000 80c0 	beq.w	8001f46 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	60fb      	str	r3, [r7, #12]
 8001dca:	4b66      	ldr	r3, [pc, #408]	; (8001f64 <HAL_GPIO_Init+0x324>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dce:	4a65      	ldr	r2, [pc, #404]	; (8001f64 <HAL_GPIO_Init+0x324>)
 8001dd0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dd4:	6453      	str	r3, [r2, #68]	; 0x44
 8001dd6:	4b63      	ldr	r3, [pc, #396]	; (8001f64 <HAL_GPIO_Init+0x324>)
 8001dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dde:	60fb      	str	r3, [r7, #12]
 8001de0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001de2:	4a61      	ldr	r2, [pc, #388]	; (8001f68 <HAL_GPIO_Init+0x328>)
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	089b      	lsrs	r3, r3, #2
 8001de8:	3302      	adds	r3, #2
 8001dea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	f003 0303 	and.w	r3, r3, #3
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	220f      	movs	r2, #15
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	43db      	mvns	r3, r3
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	4013      	ands	r3, r2
 8001e04:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4a58      	ldr	r2, [pc, #352]	; (8001f6c <HAL_GPIO_Init+0x32c>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d037      	beq.n	8001e7e <HAL_GPIO_Init+0x23e>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	4a57      	ldr	r2, [pc, #348]	; (8001f70 <HAL_GPIO_Init+0x330>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d031      	beq.n	8001e7a <HAL_GPIO_Init+0x23a>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a56      	ldr	r2, [pc, #344]	; (8001f74 <HAL_GPIO_Init+0x334>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d02b      	beq.n	8001e76 <HAL_GPIO_Init+0x236>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a55      	ldr	r2, [pc, #340]	; (8001f78 <HAL_GPIO_Init+0x338>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d025      	beq.n	8001e72 <HAL_GPIO_Init+0x232>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a54      	ldr	r2, [pc, #336]	; (8001f7c <HAL_GPIO_Init+0x33c>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d01f      	beq.n	8001e6e <HAL_GPIO_Init+0x22e>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a53      	ldr	r2, [pc, #332]	; (8001f80 <HAL_GPIO_Init+0x340>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d019      	beq.n	8001e6a <HAL_GPIO_Init+0x22a>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a52      	ldr	r2, [pc, #328]	; (8001f84 <HAL_GPIO_Init+0x344>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d013      	beq.n	8001e66 <HAL_GPIO_Init+0x226>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a51      	ldr	r2, [pc, #324]	; (8001f88 <HAL_GPIO_Init+0x348>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d00d      	beq.n	8001e62 <HAL_GPIO_Init+0x222>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	4a50      	ldr	r2, [pc, #320]	; (8001f8c <HAL_GPIO_Init+0x34c>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d007      	beq.n	8001e5e <HAL_GPIO_Init+0x21e>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	4a4f      	ldr	r2, [pc, #316]	; (8001f90 <HAL_GPIO_Init+0x350>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d101      	bne.n	8001e5a <HAL_GPIO_Init+0x21a>
 8001e56:	2309      	movs	r3, #9
 8001e58:	e012      	b.n	8001e80 <HAL_GPIO_Init+0x240>
 8001e5a:	230a      	movs	r3, #10
 8001e5c:	e010      	b.n	8001e80 <HAL_GPIO_Init+0x240>
 8001e5e:	2308      	movs	r3, #8
 8001e60:	e00e      	b.n	8001e80 <HAL_GPIO_Init+0x240>
 8001e62:	2307      	movs	r3, #7
 8001e64:	e00c      	b.n	8001e80 <HAL_GPIO_Init+0x240>
 8001e66:	2306      	movs	r3, #6
 8001e68:	e00a      	b.n	8001e80 <HAL_GPIO_Init+0x240>
 8001e6a:	2305      	movs	r3, #5
 8001e6c:	e008      	b.n	8001e80 <HAL_GPIO_Init+0x240>
 8001e6e:	2304      	movs	r3, #4
 8001e70:	e006      	b.n	8001e80 <HAL_GPIO_Init+0x240>
 8001e72:	2303      	movs	r3, #3
 8001e74:	e004      	b.n	8001e80 <HAL_GPIO_Init+0x240>
 8001e76:	2302      	movs	r3, #2
 8001e78:	e002      	b.n	8001e80 <HAL_GPIO_Init+0x240>
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e000      	b.n	8001e80 <HAL_GPIO_Init+0x240>
 8001e7e:	2300      	movs	r3, #0
 8001e80:	69fa      	ldr	r2, [r7, #28]
 8001e82:	f002 0203 	and.w	r2, r2, #3
 8001e86:	0092      	lsls	r2, r2, #2
 8001e88:	4093      	lsls	r3, r2
 8001e8a:	69ba      	ldr	r2, [r7, #24]
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e90:	4935      	ldr	r1, [pc, #212]	; (8001f68 <HAL_GPIO_Init+0x328>)
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	089b      	lsrs	r3, r3, #2
 8001e96:	3302      	adds	r3, #2
 8001e98:	69ba      	ldr	r2, [r7, #24]
 8001e9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e9e:	4b3d      	ldr	r3, [pc, #244]	; (8001f94 <HAL_GPIO_Init+0x354>)
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ea4:	693b      	ldr	r3, [r7, #16]
 8001ea6:	43db      	mvns	r3, r3
 8001ea8:	69ba      	ldr	r2, [r7, #24]
 8001eaa:	4013      	ands	r3, r2
 8001eac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d003      	beq.n	8001ec2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001eba:	69ba      	ldr	r2, [r7, #24]
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ec2:	4a34      	ldr	r2, [pc, #208]	; (8001f94 <HAL_GPIO_Init+0x354>)
 8001ec4:	69bb      	ldr	r3, [r7, #24]
 8001ec6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ec8:	4b32      	ldr	r3, [pc, #200]	; (8001f94 <HAL_GPIO_Init+0x354>)
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ece:	693b      	ldr	r3, [r7, #16]
 8001ed0:	43db      	mvns	r3, r3
 8001ed2:	69ba      	ldr	r2, [r7, #24]
 8001ed4:	4013      	ands	r3, r2
 8001ed6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d003      	beq.n	8001eec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001eec:	4a29      	ldr	r2, [pc, #164]	; (8001f94 <HAL_GPIO_Init+0x354>)
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ef2:	4b28      	ldr	r3, [pc, #160]	; (8001f94 <HAL_GPIO_Init+0x354>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	43db      	mvns	r3, r3
 8001efc:	69ba      	ldr	r2, [r7, #24]
 8001efe:	4013      	ands	r3, r2
 8001f00:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d003      	beq.n	8001f16 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001f0e:	69ba      	ldr	r2, [r7, #24]
 8001f10:	693b      	ldr	r3, [r7, #16]
 8001f12:	4313      	orrs	r3, r2
 8001f14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f16:	4a1f      	ldr	r2, [pc, #124]	; (8001f94 <HAL_GPIO_Init+0x354>)
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f1c:	4b1d      	ldr	r3, [pc, #116]	; (8001f94 <HAL_GPIO_Init+0x354>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f22:	693b      	ldr	r3, [r7, #16]
 8001f24:	43db      	mvns	r3, r3
 8001f26:	69ba      	ldr	r2, [r7, #24]
 8001f28:	4013      	ands	r3, r2
 8001f2a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d003      	beq.n	8001f40 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001f38:	69ba      	ldr	r2, [r7, #24]
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f40:	4a14      	ldr	r2, [pc, #80]	; (8001f94 <HAL_GPIO_Init+0x354>)
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	61fb      	str	r3, [r7, #28]
 8001f4c:	69fb      	ldr	r3, [r7, #28]
 8001f4e:	2b0f      	cmp	r3, #15
 8001f50:	f67f ae84 	bls.w	8001c5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f54:	bf00      	nop
 8001f56:	bf00      	nop
 8001f58:	3724      	adds	r7, #36	; 0x24
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	40023800 	.word	0x40023800
 8001f68:	40013800 	.word	0x40013800
 8001f6c:	40020000 	.word	0x40020000
 8001f70:	40020400 	.word	0x40020400
 8001f74:	40020800 	.word	0x40020800
 8001f78:	40020c00 	.word	0x40020c00
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	40021400 	.word	0x40021400
 8001f84:	40021800 	.word	0x40021800
 8001f88:	40021c00 	.word	0x40021c00
 8001f8c:	40022000 	.word	0x40022000
 8001f90:	40022400 	.word	0x40022400
 8001f94:	40013c00 	.word	0x40013c00

08001f98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b083      	sub	sp, #12
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	807b      	strh	r3, [r7, #2]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fa8:	787b      	ldrb	r3, [r7, #1]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d003      	beq.n	8001fb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fae:	887a      	ldrh	r2, [r7, #2]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001fb4:	e003      	b.n	8001fbe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fb6:	887b      	ldrh	r3, [r7, #2]
 8001fb8:	041a      	lsls	r2, r3, #16
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	619a      	str	r2, [r3, #24]
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
	...

08001fcc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b086      	sub	sp, #24
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e267      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0301 	and.w	r3, r3, #1
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d075      	beq.n	80020d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001fea:	4b88      	ldr	r3, [pc, #544]	; (800220c <HAL_RCC_OscConfig+0x240>)
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	f003 030c 	and.w	r3, r3, #12
 8001ff2:	2b04      	cmp	r3, #4
 8001ff4:	d00c      	beq.n	8002010 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ff6:	4b85      	ldr	r3, [pc, #532]	; (800220c <HAL_RCC_OscConfig+0x240>)
 8001ff8:	689b      	ldr	r3, [r3, #8]
 8001ffa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ffe:	2b08      	cmp	r3, #8
 8002000:	d112      	bne.n	8002028 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002002:	4b82      	ldr	r3, [pc, #520]	; (800220c <HAL_RCC_OscConfig+0x240>)
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800200a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800200e:	d10b      	bne.n	8002028 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002010:	4b7e      	ldr	r3, [pc, #504]	; (800220c <HAL_RCC_OscConfig+0x240>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d05b      	beq.n	80020d4 <HAL_RCC_OscConfig+0x108>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d157      	bne.n	80020d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e242      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	685b      	ldr	r3, [r3, #4]
 800202c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002030:	d106      	bne.n	8002040 <HAL_RCC_OscConfig+0x74>
 8002032:	4b76      	ldr	r3, [pc, #472]	; (800220c <HAL_RCC_OscConfig+0x240>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	4a75      	ldr	r2, [pc, #468]	; (800220c <HAL_RCC_OscConfig+0x240>)
 8002038:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800203c:	6013      	str	r3, [r2, #0]
 800203e:	e01d      	b.n	800207c <HAL_RCC_OscConfig+0xb0>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002048:	d10c      	bne.n	8002064 <HAL_RCC_OscConfig+0x98>
 800204a:	4b70      	ldr	r3, [pc, #448]	; (800220c <HAL_RCC_OscConfig+0x240>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a6f      	ldr	r2, [pc, #444]	; (800220c <HAL_RCC_OscConfig+0x240>)
 8002050:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002054:	6013      	str	r3, [r2, #0]
 8002056:	4b6d      	ldr	r3, [pc, #436]	; (800220c <HAL_RCC_OscConfig+0x240>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a6c      	ldr	r2, [pc, #432]	; (800220c <HAL_RCC_OscConfig+0x240>)
 800205c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002060:	6013      	str	r3, [r2, #0]
 8002062:	e00b      	b.n	800207c <HAL_RCC_OscConfig+0xb0>
 8002064:	4b69      	ldr	r3, [pc, #420]	; (800220c <HAL_RCC_OscConfig+0x240>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a68      	ldr	r2, [pc, #416]	; (800220c <HAL_RCC_OscConfig+0x240>)
 800206a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800206e:	6013      	str	r3, [r2, #0]
 8002070:	4b66      	ldr	r3, [pc, #408]	; (800220c <HAL_RCC_OscConfig+0x240>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a65      	ldr	r2, [pc, #404]	; (800220c <HAL_RCC_OscConfig+0x240>)
 8002076:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800207a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d013      	beq.n	80020ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002084:	f7ff fcea 	bl	8001a5c <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800208a:	e008      	b.n	800209e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800208c:	f7ff fce6 	bl	8001a5c <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b64      	cmp	r3, #100	; 0x64
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e207      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209e:	4b5b      	ldr	r3, [pc, #364]	; (800220c <HAL_RCC_OscConfig+0x240>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d0f0      	beq.n	800208c <HAL_RCC_OscConfig+0xc0>
 80020aa:	e014      	b.n	80020d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020ac:	f7ff fcd6 	bl	8001a5c <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020b2:	e008      	b.n	80020c6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020b4:	f7ff fcd2 	bl	8001a5c <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	2b64      	cmp	r3, #100	; 0x64
 80020c0:	d901      	bls.n	80020c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80020c2:	2303      	movs	r3, #3
 80020c4:	e1f3      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020c6:	4b51      	ldr	r3, [pc, #324]	; (800220c <HAL_RCC_OscConfig+0x240>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1f0      	bne.n	80020b4 <HAL_RCC_OscConfig+0xe8>
 80020d2:	e000      	b.n	80020d6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f003 0302 	and.w	r3, r3, #2
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d063      	beq.n	80021aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020e2:	4b4a      	ldr	r3, [pc, #296]	; (800220c <HAL_RCC_OscConfig+0x240>)
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	f003 030c 	and.w	r3, r3, #12
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d00b      	beq.n	8002106 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020ee:	4b47      	ldr	r3, [pc, #284]	; (800220c <HAL_RCC_OscConfig+0x240>)
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020f6:	2b08      	cmp	r3, #8
 80020f8:	d11c      	bne.n	8002134 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020fa:	4b44      	ldr	r3, [pc, #272]	; (800220c <HAL_RCC_OscConfig+0x240>)
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d116      	bne.n	8002134 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002106:	4b41      	ldr	r3, [pc, #260]	; (800220c <HAL_RCC_OscConfig+0x240>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0302 	and.w	r3, r3, #2
 800210e:	2b00      	cmp	r3, #0
 8002110:	d005      	beq.n	800211e <HAL_RCC_OscConfig+0x152>
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	68db      	ldr	r3, [r3, #12]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d001      	beq.n	800211e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e1c7      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800211e:	4b3b      	ldr	r3, [pc, #236]	; (800220c <HAL_RCC_OscConfig+0x240>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	691b      	ldr	r3, [r3, #16]
 800212a:	00db      	lsls	r3, r3, #3
 800212c:	4937      	ldr	r1, [pc, #220]	; (800220c <HAL_RCC_OscConfig+0x240>)
 800212e:	4313      	orrs	r3, r2
 8002130:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002132:	e03a      	b.n	80021aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d020      	beq.n	800217e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800213c:	4b34      	ldr	r3, [pc, #208]	; (8002210 <HAL_RCC_OscConfig+0x244>)
 800213e:	2201      	movs	r2, #1
 8002140:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002142:	f7ff fc8b 	bl	8001a5c <HAL_GetTick>
 8002146:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002148:	e008      	b.n	800215c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800214a:	f7ff fc87 	bl	8001a5c <HAL_GetTick>
 800214e:	4602      	mov	r2, r0
 8002150:	693b      	ldr	r3, [r7, #16]
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	2b02      	cmp	r3, #2
 8002156:	d901      	bls.n	800215c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002158:	2303      	movs	r3, #3
 800215a:	e1a8      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800215c:	4b2b      	ldr	r3, [pc, #172]	; (800220c <HAL_RCC_OscConfig+0x240>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0302 	and.w	r3, r3, #2
 8002164:	2b00      	cmp	r3, #0
 8002166:	d0f0      	beq.n	800214a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002168:	4b28      	ldr	r3, [pc, #160]	; (800220c <HAL_RCC_OscConfig+0x240>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	691b      	ldr	r3, [r3, #16]
 8002174:	00db      	lsls	r3, r3, #3
 8002176:	4925      	ldr	r1, [pc, #148]	; (800220c <HAL_RCC_OscConfig+0x240>)
 8002178:	4313      	orrs	r3, r2
 800217a:	600b      	str	r3, [r1, #0]
 800217c:	e015      	b.n	80021aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800217e:	4b24      	ldr	r3, [pc, #144]	; (8002210 <HAL_RCC_OscConfig+0x244>)
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002184:	f7ff fc6a 	bl	8001a5c <HAL_GetTick>
 8002188:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800218a:	e008      	b.n	800219e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800218c:	f7ff fc66 	bl	8001a5c <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e187      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800219e:	4b1b      	ldr	r3, [pc, #108]	; (800220c <HAL_RCC_OscConfig+0x240>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1f0      	bne.n	800218c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0308 	and.w	r3, r3, #8
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d036      	beq.n	8002224 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	695b      	ldr	r3, [r3, #20]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d016      	beq.n	80021ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021be:	4b15      	ldr	r3, [pc, #84]	; (8002214 <HAL_RCC_OscConfig+0x248>)
 80021c0:	2201      	movs	r2, #1
 80021c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021c4:	f7ff fc4a 	bl	8001a5c <HAL_GetTick>
 80021c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021cc:	f7ff fc46 	bl	8001a5c <HAL_GetTick>
 80021d0:	4602      	mov	r2, r0
 80021d2:	693b      	ldr	r3, [r7, #16]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e167      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021de:	4b0b      	ldr	r3, [pc, #44]	; (800220c <HAL_RCC_OscConfig+0x240>)
 80021e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021e2:	f003 0302 	and.w	r3, r3, #2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d0f0      	beq.n	80021cc <HAL_RCC_OscConfig+0x200>
 80021ea:	e01b      	b.n	8002224 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021ec:	4b09      	ldr	r3, [pc, #36]	; (8002214 <HAL_RCC_OscConfig+0x248>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021f2:	f7ff fc33 	bl	8001a5c <HAL_GetTick>
 80021f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021f8:	e00e      	b.n	8002218 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021fa:	f7ff fc2f 	bl	8001a5c <HAL_GetTick>
 80021fe:	4602      	mov	r2, r0
 8002200:	693b      	ldr	r3, [r7, #16]
 8002202:	1ad3      	subs	r3, r2, r3
 8002204:	2b02      	cmp	r3, #2
 8002206:	d907      	bls.n	8002218 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002208:	2303      	movs	r3, #3
 800220a:	e150      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
 800220c:	40023800 	.word	0x40023800
 8002210:	42470000 	.word	0x42470000
 8002214:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002218:	4b88      	ldr	r3, [pc, #544]	; (800243c <HAL_RCC_OscConfig+0x470>)
 800221a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800221c:	f003 0302 	and.w	r3, r3, #2
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1ea      	bne.n	80021fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0304 	and.w	r3, r3, #4
 800222c:	2b00      	cmp	r3, #0
 800222e:	f000 8097 	beq.w	8002360 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002232:	2300      	movs	r3, #0
 8002234:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002236:	4b81      	ldr	r3, [pc, #516]	; (800243c <HAL_RCC_OscConfig+0x470>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d10f      	bne.n	8002262 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002242:	2300      	movs	r3, #0
 8002244:	60bb      	str	r3, [r7, #8]
 8002246:	4b7d      	ldr	r3, [pc, #500]	; (800243c <HAL_RCC_OscConfig+0x470>)
 8002248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224a:	4a7c      	ldr	r2, [pc, #496]	; (800243c <HAL_RCC_OscConfig+0x470>)
 800224c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002250:	6413      	str	r3, [r2, #64]	; 0x40
 8002252:	4b7a      	ldr	r3, [pc, #488]	; (800243c <HAL_RCC_OscConfig+0x470>)
 8002254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800225a:	60bb      	str	r3, [r7, #8]
 800225c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800225e:	2301      	movs	r3, #1
 8002260:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002262:	4b77      	ldr	r3, [pc, #476]	; (8002440 <HAL_RCC_OscConfig+0x474>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800226a:	2b00      	cmp	r3, #0
 800226c:	d118      	bne.n	80022a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800226e:	4b74      	ldr	r3, [pc, #464]	; (8002440 <HAL_RCC_OscConfig+0x474>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a73      	ldr	r2, [pc, #460]	; (8002440 <HAL_RCC_OscConfig+0x474>)
 8002274:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002278:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800227a:	f7ff fbef 	bl	8001a5c <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002280:	e008      	b.n	8002294 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002282:	f7ff fbeb 	bl	8001a5c <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e10c      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002294:	4b6a      	ldr	r3, [pc, #424]	; (8002440 <HAL_RCC_OscConfig+0x474>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800229c:	2b00      	cmp	r3, #0
 800229e:	d0f0      	beq.n	8002282 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d106      	bne.n	80022b6 <HAL_RCC_OscConfig+0x2ea>
 80022a8:	4b64      	ldr	r3, [pc, #400]	; (800243c <HAL_RCC_OscConfig+0x470>)
 80022aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022ac:	4a63      	ldr	r2, [pc, #396]	; (800243c <HAL_RCC_OscConfig+0x470>)
 80022ae:	f043 0301 	orr.w	r3, r3, #1
 80022b2:	6713      	str	r3, [r2, #112]	; 0x70
 80022b4:	e01c      	b.n	80022f0 <HAL_RCC_OscConfig+0x324>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	689b      	ldr	r3, [r3, #8]
 80022ba:	2b05      	cmp	r3, #5
 80022bc:	d10c      	bne.n	80022d8 <HAL_RCC_OscConfig+0x30c>
 80022be:	4b5f      	ldr	r3, [pc, #380]	; (800243c <HAL_RCC_OscConfig+0x470>)
 80022c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022c2:	4a5e      	ldr	r2, [pc, #376]	; (800243c <HAL_RCC_OscConfig+0x470>)
 80022c4:	f043 0304 	orr.w	r3, r3, #4
 80022c8:	6713      	str	r3, [r2, #112]	; 0x70
 80022ca:	4b5c      	ldr	r3, [pc, #368]	; (800243c <HAL_RCC_OscConfig+0x470>)
 80022cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022ce:	4a5b      	ldr	r2, [pc, #364]	; (800243c <HAL_RCC_OscConfig+0x470>)
 80022d0:	f043 0301 	orr.w	r3, r3, #1
 80022d4:	6713      	str	r3, [r2, #112]	; 0x70
 80022d6:	e00b      	b.n	80022f0 <HAL_RCC_OscConfig+0x324>
 80022d8:	4b58      	ldr	r3, [pc, #352]	; (800243c <HAL_RCC_OscConfig+0x470>)
 80022da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022dc:	4a57      	ldr	r2, [pc, #348]	; (800243c <HAL_RCC_OscConfig+0x470>)
 80022de:	f023 0301 	bic.w	r3, r3, #1
 80022e2:	6713      	str	r3, [r2, #112]	; 0x70
 80022e4:	4b55      	ldr	r3, [pc, #340]	; (800243c <HAL_RCC_OscConfig+0x470>)
 80022e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022e8:	4a54      	ldr	r2, [pc, #336]	; (800243c <HAL_RCC_OscConfig+0x470>)
 80022ea:	f023 0304 	bic.w	r3, r3, #4
 80022ee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d015      	beq.n	8002324 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022f8:	f7ff fbb0 	bl	8001a5c <HAL_GetTick>
 80022fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022fe:	e00a      	b.n	8002316 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002300:	f7ff fbac 	bl	8001a5c <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	f241 3288 	movw	r2, #5000	; 0x1388
 800230e:	4293      	cmp	r3, r2
 8002310:	d901      	bls.n	8002316 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002312:	2303      	movs	r3, #3
 8002314:	e0cb      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002316:	4b49      	ldr	r3, [pc, #292]	; (800243c <HAL_RCC_OscConfig+0x470>)
 8002318:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800231a:	f003 0302 	and.w	r3, r3, #2
 800231e:	2b00      	cmp	r3, #0
 8002320:	d0ee      	beq.n	8002300 <HAL_RCC_OscConfig+0x334>
 8002322:	e014      	b.n	800234e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002324:	f7ff fb9a 	bl	8001a5c <HAL_GetTick>
 8002328:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800232a:	e00a      	b.n	8002342 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800232c:	f7ff fb96 	bl	8001a5c <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	f241 3288 	movw	r2, #5000	; 0x1388
 800233a:	4293      	cmp	r3, r2
 800233c:	d901      	bls.n	8002342 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800233e:	2303      	movs	r3, #3
 8002340:	e0b5      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002342:	4b3e      	ldr	r3, [pc, #248]	; (800243c <HAL_RCC_OscConfig+0x470>)
 8002344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002346:	f003 0302 	and.w	r3, r3, #2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d1ee      	bne.n	800232c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800234e:	7dfb      	ldrb	r3, [r7, #23]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d105      	bne.n	8002360 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002354:	4b39      	ldr	r3, [pc, #228]	; (800243c <HAL_RCC_OscConfig+0x470>)
 8002356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002358:	4a38      	ldr	r2, [pc, #224]	; (800243c <HAL_RCC_OscConfig+0x470>)
 800235a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800235e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	699b      	ldr	r3, [r3, #24]
 8002364:	2b00      	cmp	r3, #0
 8002366:	f000 80a1 	beq.w	80024ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800236a:	4b34      	ldr	r3, [pc, #208]	; (800243c <HAL_RCC_OscConfig+0x470>)
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f003 030c 	and.w	r3, r3, #12
 8002372:	2b08      	cmp	r3, #8
 8002374:	d05c      	beq.n	8002430 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	699b      	ldr	r3, [r3, #24]
 800237a:	2b02      	cmp	r3, #2
 800237c:	d141      	bne.n	8002402 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800237e:	4b31      	ldr	r3, [pc, #196]	; (8002444 <HAL_RCC_OscConfig+0x478>)
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002384:	f7ff fb6a 	bl	8001a5c <HAL_GetTick>
 8002388:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800238a:	e008      	b.n	800239e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800238c:	f7ff fb66 	bl	8001a5c <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	2b02      	cmp	r3, #2
 8002398:	d901      	bls.n	800239e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	e087      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800239e:	4b27      	ldr	r3, [pc, #156]	; (800243c <HAL_RCC_OscConfig+0x470>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d1f0      	bne.n	800238c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	69da      	ldr	r2, [r3, #28]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a1b      	ldr	r3, [r3, #32]
 80023b2:	431a      	orrs	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b8:	019b      	lsls	r3, r3, #6
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c0:	085b      	lsrs	r3, r3, #1
 80023c2:	3b01      	subs	r3, #1
 80023c4:	041b      	lsls	r3, r3, #16
 80023c6:	431a      	orrs	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023cc:	061b      	lsls	r3, r3, #24
 80023ce:	491b      	ldr	r1, [pc, #108]	; (800243c <HAL_RCC_OscConfig+0x470>)
 80023d0:	4313      	orrs	r3, r2
 80023d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023d4:	4b1b      	ldr	r3, [pc, #108]	; (8002444 <HAL_RCC_OscConfig+0x478>)
 80023d6:	2201      	movs	r2, #1
 80023d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023da:	f7ff fb3f 	bl	8001a5c <HAL_GetTick>
 80023de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023e0:	e008      	b.n	80023f4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023e2:	f7ff fb3b 	bl	8001a5c <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d901      	bls.n	80023f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e05c      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023f4:	4b11      	ldr	r3, [pc, #68]	; (800243c <HAL_RCC_OscConfig+0x470>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d0f0      	beq.n	80023e2 <HAL_RCC_OscConfig+0x416>
 8002400:	e054      	b.n	80024ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002402:	4b10      	ldr	r3, [pc, #64]	; (8002444 <HAL_RCC_OscConfig+0x478>)
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002408:	f7ff fb28 	bl	8001a5c <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002410:	f7ff fb24 	bl	8001a5c <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e045      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002422:	4b06      	ldr	r3, [pc, #24]	; (800243c <HAL_RCC_OscConfig+0x470>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f0      	bne.n	8002410 <HAL_RCC_OscConfig+0x444>
 800242e:	e03d      	b.n	80024ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	699b      	ldr	r3, [r3, #24]
 8002434:	2b01      	cmp	r3, #1
 8002436:	d107      	bne.n	8002448 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	e038      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
 800243c:	40023800 	.word	0x40023800
 8002440:	40007000 	.word	0x40007000
 8002444:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002448:	4b1b      	ldr	r3, [pc, #108]	; (80024b8 <HAL_RCC_OscConfig+0x4ec>)
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	699b      	ldr	r3, [r3, #24]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d028      	beq.n	80024a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002460:	429a      	cmp	r2, r3
 8002462:	d121      	bne.n	80024a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800246e:	429a      	cmp	r2, r3
 8002470:	d11a      	bne.n	80024a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002478:	4013      	ands	r3, r2
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800247e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002480:	4293      	cmp	r3, r2
 8002482:	d111      	bne.n	80024a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800248e:	085b      	lsrs	r3, r3, #1
 8002490:	3b01      	subs	r3, #1
 8002492:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002494:	429a      	cmp	r2, r3
 8002496:	d107      	bne.n	80024a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d001      	beq.n	80024ac <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e000      	b.n	80024ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3718      	adds	r7, #24
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	40023800 	.word	0x40023800

080024bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b084      	sub	sp, #16
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d101      	bne.n	80024d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024cc:	2301      	movs	r3, #1
 80024ce:	e0cc      	b.n	800266a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024d0:	4b68      	ldr	r3, [pc, #416]	; (8002674 <HAL_RCC_ClockConfig+0x1b8>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 030f 	and.w	r3, r3, #15
 80024d8:	683a      	ldr	r2, [r7, #0]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d90c      	bls.n	80024f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024de:	4b65      	ldr	r3, [pc, #404]	; (8002674 <HAL_RCC_ClockConfig+0x1b8>)
 80024e0:	683a      	ldr	r2, [r7, #0]
 80024e2:	b2d2      	uxtb	r2, r2
 80024e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024e6:	4b63      	ldr	r3, [pc, #396]	; (8002674 <HAL_RCC_ClockConfig+0x1b8>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 030f 	and.w	r3, r3, #15
 80024ee:	683a      	ldr	r2, [r7, #0]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d001      	beq.n	80024f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80024f4:	2301      	movs	r3, #1
 80024f6:	e0b8      	b.n	800266a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 0302 	and.w	r3, r3, #2
 8002500:	2b00      	cmp	r3, #0
 8002502:	d020      	beq.n	8002546 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0304 	and.w	r3, r3, #4
 800250c:	2b00      	cmp	r3, #0
 800250e:	d005      	beq.n	800251c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002510:	4b59      	ldr	r3, [pc, #356]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	4a58      	ldr	r2, [pc, #352]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 8002516:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800251a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0308 	and.w	r3, r3, #8
 8002524:	2b00      	cmp	r3, #0
 8002526:	d005      	beq.n	8002534 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002528:	4b53      	ldr	r3, [pc, #332]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 800252a:	689b      	ldr	r3, [r3, #8]
 800252c:	4a52      	ldr	r2, [pc, #328]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 800252e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002532:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002534:	4b50      	ldr	r3, [pc, #320]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	494d      	ldr	r1, [pc, #308]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 8002542:	4313      	orrs	r3, r2
 8002544:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0301 	and.w	r3, r3, #1
 800254e:	2b00      	cmp	r3, #0
 8002550:	d044      	beq.n	80025dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	2b01      	cmp	r3, #1
 8002558:	d107      	bne.n	800256a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800255a:	4b47      	ldr	r3, [pc, #284]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d119      	bne.n	800259a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e07f      	b.n	800266a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	2b02      	cmp	r3, #2
 8002570:	d003      	beq.n	800257a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002576:	2b03      	cmp	r3, #3
 8002578:	d107      	bne.n	800258a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800257a:	4b3f      	ldr	r3, [pc, #252]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002582:	2b00      	cmp	r3, #0
 8002584:	d109      	bne.n	800259a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e06f      	b.n	800266a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800258a:	4b3b      	ldr	r3, [pc, #236]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	2b00      	cmp	r3, #0
 8002594:	d101      	bne.n	800259a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e067      	b.n	800266a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800259a:	4b37      	ldr	r3, [pc, #220]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f023 0203 	bic.w	r2, r3, #3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	4934      	ldr	r1, [pc, #208]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 80025a8:	4313      	orrs	r3, r2
 80025aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025ac:	f7ff fa56 	bl	8001a5c <HAL_GetTick>
 80025b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025b2:	e00a      	b.n	80025ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025b4:	f7ff fa52 	bl	8001a5c <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	f241 3288 	movw	r2, #5000	; 0x1388
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d901      	bls.n	80025ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025c6:	2303      	movs	r3, #3
 80025c8:	e04f      	b.n	800266a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ca:	4b2b      	ldr	r3, [pc, #172]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	f003 020c 	and.w	r2, r3, #12
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	429a      	cmp	r2, r3
 80025da:	d1eb      	bne.n	80025b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025dc:	4b25      	ldr	r3, [pc, #148]	; (8002674 <HAL_RCC_ClockConfig+0x1b8>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 030f 	and.w	r3, r3, #15
 80025e4:	683a      	ldr	r2, [r7, #0]
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d20c      	bcs.n	8002604 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025ea:	4b22      	ldr	r3, [pc, #136]	; (8002674 <HAL_RCC_ClockConfig+0x1b8>)
 80025ec:	683a      	ldr	r2, [r7, #0]
 80025ee:	b2d2      	uxtb	r2, r2
 80025f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025f2:	4b20      	ldr	r3, [pc, #128]	; (8002674 <HAL_RCC_ClockConfig+0x1b8>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 030f 	and.w	r3, r3, #15
 80025fa:	683a      	ldr	r2, [r7, #0]
 80025fc:	429a      	cmp	r2, r3
 80025fe:	d001      	beq.n	8002604 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e032      	b.n	800266a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f003 0304 	and.w	r3, r3, #4
 800260c:	2b00      	cmp	r3, #0
 800260e:	d008      	beq.n	8002622 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002610:	4b19      	ldr	r3, [pc, #100]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 8002612:	689b      	ldr	r3, [r3, #8]
 8002614:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	4916      	ldr	r1, [pc, #88]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 800261e:	4313      	orrs	r3, r2
 8002620:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0308 	and.w	r3, r3, #8
 800262a:	2b00      	cmp	r3, #0
 800262c:	d009      	beq.n	8002642 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800262e:	4b12      	ldr	r3, [pc, #72]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	00db      	lsls	r3, r3, #3
 800263c:	490e      	ldr	r1, [pc, #56]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 800263e:	4313      	orrs	r3, r2
 8002640:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002642:	f000 f821 	bl	8002688 <HAL_RCC_GetSysClockFreq>
 8002646:	4602      	mov	r2, r0
 8002648:	4b0b      	ldr	r3, [pc, #44]	; (8002678 <HAL_RCC_ClockConfig+0x1bc>)
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	091b      	lsrs	r3, r3, #4
 800264e:	f003 030f 	and.w	r3, r3, #15
 8002652:	490a      	ldr	r1, [pc, #40]	; (800267c <HAL_RCC_ClockConfig+0x1c0>)
 8002654:	5ccb      	ldrb	r3, [r1, r3]
 8002656:	fa22 f303 	lsr.w	r3, r2, r3
 800265a:	4a09      	ldr	r2, [pc, #36]	; (8002680 <HAL_RCC_ClockConfig+0x1c4>)
 800265c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800265e:	4b09      	ldr	r3, [pc, #36]	; (8002684 <HAL_RCC_ClockConfig+0x1c8>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4618      	mov	r0, r3
 8002664:	f7ff f9b6 	bl	80019d4 <HAL_InitTick>

  return HAL_OK;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3710      	adds	r7, #16
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	40023c00 	.word	0x40023c00
 8002678:	40023800 	.word	0x40023800
 800267c:	08008b40 	.word	0x08008b40
 8002680:	20000000 	.word	0x20000000
 8002684:	20000004 	.word	0x20000004

08002688 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002688:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800268c:	b094      	sub	sp, #80	; 0x50
 800268e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002690:	2300      	movs	r3, #0
 8002692:	647b      	str	r3, [r7, #68]	; 0x44
 8002694:	2300      	movs	r3, #0
 8002696:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002698:	2300      	movs	r3, #0
 800269a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800269c:	2300      	movs	r3, #0
 800269e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80026a0:	4b79      	ldr	r3, [pc, #484]	; (8002888 <HAL_RCC_GetSysClockFreq+0x200>)
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	f003 030c 	and.w	r3, r3, #12
 80026a8:	2b08      	cmp	r3, #8
 80026aa:	d00d      	beq.n	80026c8 <HAL_RCC_GetSysClockFreq+0x40>
 80026ac:	2b08      	cmp	r3, #8
 80026ae:	f200 80e1 	bhi.w	8002874 <HAL_RCC_GetSysClockFreq+0x1ec>
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d002      	beq.n	80026bc <HAL_RCC_GetSysClockFreq+0x34>
 80026b6:	2b04      	cmp	r3, #4
 80026b8:	d003      	beq.n	80026c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80026ba:	e0db      	b.n	8002874 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80026bc:	4b73      	ldr	r3, [pc, #460]	; (800288c <HAL_RCC_GetSysClockFreq+0x204>)
 80026be:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80026c0:	e0db      	b.n	800287a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80026c2:	4b73      	ldr	r3, [pc, #460]	; (8002890 <HAL_RCC_GetSysClockFreq+0x208>)
 80026c4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80026c6:	e0d8      	b.n	800287a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026c8:	4b6f      	ldr	r3, [pc, #444]	; (8002888 <HAL_RCC_GetSysClockFreq+0x200>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80026d0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026d2:	4b6d      	ldr	r3, [pc, #436]	; (8002888 <HAL_RCC_GetSysClockFreq+0x200>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d063      	beq.n	80027a6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026de:	4b6a      	ldr	r3, [pc, #424]	; (8002888 <HAL_RCC_GetSysClockFreq+0x200>)
 80026e0:	685b      	ldr	r3, [r3, #4]
 80026e2:	099b      	lsrs	r3, r3, #6
 80026e4:	2200      	movs	r2, #0
 80026e6:	63bb      	str	r3, [r7, #56]	; 0x38
 80026e8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80026ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026f0:	633b      	str	r3, [r7, #48]	; 0x30
 80026f2:	2300      	movs	r3, #0
 80026f4:	637b      	str	r3, [r7, #52]	; 0x34
 80026f6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80026fa:	4622      	mov	r2, r4
 80026fc:	462b      	mov	r3, r5
 80026fe:	f04f 0000 	mov.w	r0, #0
 8002702:	f04f 0100 	mov.w	r1, #0
 8002706:	0159      	lsls	r1, r3, #5
 8002708:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800270c:	0150      	lsls	r0, r2, #5
 800270e:	4602      	mov	r2, r0
 8002710:	460b      	mov	r3, r1
 8002712:	4621      	mov	r1, r4
 8002714:	1a51      	subs	r1, r2, r1
 8002716:	6139      	str	r1, [r7, #16]
 8002718:	4629      	mov	r1, r5
 800271a:	eb63 0301 	sbc.w	r3, r3, r1
 800271e:	617b      	str	r3, [r7, #20]
 8002720:	f04f 0200 	mov.w	r2, #0
 8002724:	f04f 0300 	mov.w	r3, #0
 8002728:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800272c:	4659      	mov	r1, fp
 800272e:	018b      	lsls	r3, r1, #6
 8002730:	4651      	mov	r1, sl
 8002732:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002736:	4651      	mov	r1, sl
 8002738:	018a      	lsls	r2, r1, #6
 800273a:	4651      	mov	r1, sl
 800273c:	ebb2 0801 	subs.w	r8, r2, r1
 8002740:	4659      	mov	r1, fp
 8002742:	eb63 0901 	sbc.w	r9, r3, r1
 8002746:	f04f 0200 	mov.w	r2, #0
 800274a:	f04f 0300 	mov.w	r3, #0
 800274e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002752:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002756:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800275a:	4690      	mov	r8, r2
 800275c:	4699      	mov	r9, r3
 800275e:	4623      	mov	r3, r4
 8002760:	eb18 0303 	adds.w	r3, r8, r3
 8002764:	60bb      	str	r3, [r7, #8]
 8002766:	462b      	mov	r3, r5
 8002768:	eb49 0303 	adc.w	r3, r9, r3
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	f04f 0200 	mov.w	r2, #0
 8002772:	f04f 0300 	mov.w	r3, #0
 8002776:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800277a:	4629      	mov	r1, r5
 800277c:	024b      	lsls	r3, r1, #9
 800277e:	4621      	mov	r1, r4
 8002780:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002784:	4621      	mov	r1, r4
 8002786:	024a      	lsls	r2, r1, #9
 8002788:	4610      	mov	r0, r2
 800278a:	4619      	mov	r1, r3
 800278c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800278e:	2200      	movs	r2, #0
 8002790:	62bb      	str	r3, [r7, #40]	; 0x28
 8002792:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002794:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002798:	f7fe fa86 	bl	8000ca8 <__aeabi_uldivmod>
 800279c:	4602      	mov	r2, r0
 800279e:	460b      	mov	r3, r1
 80027a0:	4613      	mov	r3, r2
 80027a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80027a4:	e058      	b.n	8002858 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027a6:	4b38      	ldr	r3, [pc, #224]	; (8002888 <HAL_RCC_GetSysClockFreq+0x200>)
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	099b      	lsrs	r3, r3, #6
 80027ac:	2200      	movs	r2, #0
 80027ae:	4618      	mov	r0, r3
 80027b0:	4611      	mov	r1, r2
 80027b2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80027b6:	623b      	str	r3, [r7, #32]
 80027b8:	2300      	movs	r3, #0
 80027ba:	627b      	str	r3, [r7, #36]	; 0x24
 80027bc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80027c0:	4642      	mov	r2, r8
 80027c2:	464b      	mov	r3, r9
 80027c4:	f04f 0000 	mov.w	r0, #0
 80027c8:	f04f 0100 	mov.w	r1, #0
 80027cc:	0159      	lsls	r1, r3, #5
 80027ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027d2:	0150      	lsls	r0, r2, #5
 80027d4:	4602      	mov	r2, r0
 80027d6:	460b      	mov	r3, r1
 80027d8:	4641      	mov	r1, r8
 80027da:	ebb2 0a01 	subs.w	sl, r2, r1
 80027de:	4649      	mov	r1, r9
 80027e0:	eb63 0b01 	sbc.w	fp, r3, r1
 80027e4:	f04f 0200 	mov.w	r2, #0
 80027e8:	f04f 0300 	mov.w	r3, #0
 80027ec:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80027f0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80027f4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80027f8:	ebb2 040a 	subs.w	r4, r2, sl
 80027fc:	eb63 050b 	sbc.w	r5, r3, fp
 8002800:	f04f 0200 	mov.w	r2, #0
 8002804:	f04f 0300 	mov.w	r3, #0
 8002808:	00eb      	lsls	r3, r5, #3
 800280a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800280e:	00e2      	lsls	r2, r4, #3
 8002810:	4614      	mov	r4, r2
 8002812:	461d      	mov	r5, r3
 8002814:	4643      	mov	r3, r8
 8002816:	18e3      	adds	r3, r4, r3
 8002818:	603b      	str	r3, [r7, #0]
 800281a:	464b      	mov	r3, r9
 800281c:	eb45 0303 	adc.w	r3, r5, r3
 8002820:	607b      	str	r3, [r7, #4]
 8002822:	f04f 0200 	mov.w	r2, #0
 8002826:	f04f 0300 	mov.w	r3, #0
 800282a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800282e:	4629      	mov	r1, r5
 8002830:	028b      	lsls	r3, r1, #10
 8002832:	4621      	mov	r1, r4
 8002834:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002838:	4621      	mov	r1, r4
 800283a:	028a      	lsls	r2, r1, #10
 800283c:	4610      	mov	r0, r2
 800283e:	4619      	mov	r1, r3
 8002840:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002842:	2200      	movs	r2, #0
 8002844:	61bb      	str	r3, [r7, #24]
 8002846:	61fa      	str	r2, [r7, #28]
 8002848:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800284c:	f7fe fa2c 	bl	8000ca8 <__aeabi_uldivmod>
 8002850:	4602      	mov	r2, r0
 8002852:	460b      	mov	r3, r1
 8002854:	4613      	mov	r3, r2
 8002856:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002858:	4b0b      	ldr	r3, [pc, #44]	; (8002888 <HAL_RCC_GetSysClockFreq+0x200>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	0c1b      	lsrs	r3, r3, #16
 800285e:	f003 0303 	and.w	r3, r3, #3
 8002862:	3301      	adds	r3, #1
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002868:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800286a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800286c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002870:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002872:	e002      	b.n	800287a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002874:	4b05      	ldr	r3, [pc, #20]	; (800288c <HAL_RCC_GetSysClockFreq+0x204>)
 8002876:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002878:	bf00      	nop
    }
  }
  return sysclockfreq;
 800287a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800287c:	4618      	mov	r0, r3
 800287e:	3750      	adds	r7, #80	; 0x50
 8002880:	46bd      	mov	sp, r7
 8002882:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002886:	bf00      	nop
 8002888:	40023800 	.word	0x40023800
 800288c:	00f42400 	.word	0x00f42400
 8002890:	007a1200 	.word	0x007a1200

08002894 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002898:	4b03      	ldr	r3, [pc, #12]	; (80028a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800289a:	681b      	ldr	r3, [r3, #0]
}
 800289c:	4618      	mov	r0, r3
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	20000000 	.word	0x20000000

080028ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80028b0:	f7ff fff0 	bl	8002894 <HAL_RCC_GetHCLKFreq>
 80028b4:	4602      	mov	r2, r0
 80028b6:	4b05      	ldr	r3, [pc, #20]	; (80028cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80028b8:	689b      	ldr	r3, [r3, #8]
 80028ba:	0a9b      	lsrs	r3, r3, #10
 80028bc:	f003 0307 	and.w	r3, r3, #7
 80028c0:	4903      	ldr	r1, [pc, #12]	; (80028d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028c2:	5ccb      	ldrb	r3, [r1, r3]
 80028c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40023800 	.word	0x40023800
 80028d0:	08008b50 	.word	0x08008b50

080028d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80028d8:	f7ff ffdc 	bl	8002894 <HAL_RCC_GetHCLKFreq>
 80028dc:	4602      	mov	r2, r0
 80028de:	4b05      	ldr	r3, [pc, #20]	; (80028f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	0b5b      	lsrs	r3, r3, #13
 80028e4:	f003 0307 	and.w	r3, r3, #7
 80028e8:	4903      	ldr	r1, [pc, #12]	; (80028f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028ea:	5ccb      	ldrb	r3, [r1, r3]
 80028ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	40023800 	.word	0x40023800
 80028f8:	08008b50 	.word	0x08008b50

080028fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d101      	bne.n	800290e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800290a:	2301      	movs	r3, #1
 800290c:	e041      	b.n	8002992 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002914:	b2db      	uxtb	r3, r3
 8002916:	2b00      	cmp	r3, #0
 8002918:	d106      	bne.n	8002928 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f7fe fe42 	bl	80015ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2202      	movs	r2, #2
 800292c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681a      	ldr	r2, [r3, #0]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	3304      	adds	r3, #4
 8002938:	4619      	mov	r1, r3
 800293a:	4610      	mov	r0, r2
 800293c:	f000 fc98 	bl	8003270 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2201      	movs	r2, #1
 8002944:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2201      	movs	r2, #1
 800294c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2201      	movs	r2, #1
 8002954:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2201      	movs	r2, #1
 800295c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2201      	movs	r2, #1
 8002964:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2201      	movs	r2, #1
 800296c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2201      	movs	r2, #1
 8002974:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2201      	movs	r2, #1
 8002984:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}

0800299a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b082      	sub	sp, #8
 800299e:	af00      	add	r7, sp, #0
 80029a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e041      	b.n	8002a30 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d106      	bne.n	80029c6 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 f839 	bl	8002a38 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2202      	movs	r2, #2
 80029ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	3304      	adds	r3, #4
 80029d6:	4619      	mov	r1, r3
 80029d8:	4610      	mov	r0, r2
 80029da:	f000 fc49 	bl	8003270 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	2201      	movs	r2, #1
 80029e2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2201      	movs	r2, #1
 80029ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2201      	movs	r2, #1
 80029f2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2201      	movs	r2, #1
 80029fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2201      	movs	r2, #1
 8002a02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2201      	movs	r2, #1
 8002a12:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2201      	movs	r2, #1
 8002a1a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2201      	movs	r2, #1
 8002a22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2201      	movs	r2, #1
 8002a2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a2e:	2300      	movs	r3, #0
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3708      	adds	r7, #8
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
 8002a54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d109      	bne.n	8002a70 <HAL_TIM_OC_Start+0x24>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	bf14      	ite	ne
 8002a68:	2301      	movne	r3, #1
 8002a6a:	2300      	moveq	r3, #0
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	e022      	b.n	8002ab6 <HAL_TIM_OC_Start+0x6a>
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	2b04      	cmp	r3, #4
 8002a74:	d109      	bne.n	8002a8a <HAL_TIM_OC_Start+0x3e>
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	bf14      	ite	ne
 8002a82:	2301      	movne	r3, #1
 8002a84:	2300      	moveq	r3, #0
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	e015      	b.n	8002ab6 <HAL_TIM_OC_Start+0x6a>
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	2b08      	cmp	r3, #8
 8002a8e:	d109      	bne.n	8002aa4 <HAL_TIM_OC_Start+0x58>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a96:	b2db      	uxtb	r3, r3
 8002a98:	2b01      	cmp	r3, #1
 8002a9a:	bf14      	ite	ne
 8002a9c:	2301      	movne	r3, #1
 8002a9e:	2300      	moveq	r3, #0
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	e008      	b.n	8002ab6 <HAL_TIM_OC_Start+0x6a>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	bf14      	ite	ne
 8002ab0:	2301      	movne	r3, #1
 8002ab2:	2300      	moveq	r3, #0
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d001      	beq.n	8002abe <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e07c      	b.n	8002bb8 <HAL_TIM_OC_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d104      	bne.n	8002ace <HAL_TIM_OC_Start+0x82>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2202      	movs	r2, #2
 8002ac8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002acc:	e013      	b.n	8002af6 <HAL_TIM_OC_Start+0xaa>
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	2b04      	cmp	r3, #4
 8002ad2:	d104      	bne.n	8002ade <HAL_TIM_OC_Start+0x92>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2202      	movs	r2, #2
 8002ad8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002adc:	e00b      	b.n	8002af6 <HAL_TIM_OC_Start+0xaa>
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	2b08      	cmp	r3, #8
 8002ae2:	d104      	bne.n	8002aee <HAL_TIM_OC_Start+0xa2>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2202      	movs	r2, #2
 8002ae8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002aec:	e003      	b.n	8002af6 <HAL_TIM_OC_Start+0xaa>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2202      	movs	r2, #2
 8002af2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	2201      	movs	r2, #1
 8002afc:	6839      	ldr	r1, [r7, #0]
 8002afe:	4618      	mov	r0, r3
 8002b00:	f000 ff3d 	bl	800397e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a2d      	ldr	r2, [pc, #180]	; (8002bc0 <HAL_TIM_OC_Start+0x174>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d004      	beq.n	8002b18 <HAL_TIM_OC_Start+0xcc>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a2c      	ldr	r2, [pc, #176]	; (8002bc4 <HAL_TIM_OC_Start+0x178>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d101      	bne.n	8002b1c <HAL_TIM_OC_Start+0xd0>
 8002b18:	2301      	movs	r3, #1
 8002b1a:	e000      	b.n	8002b1e <HAL_TIM_OC_Start+0xd2>
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d007      	beq.n	8002b32 <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b30:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a22      	ldr	r2, [pc, #136]	; (8002bc0 <HAL_TIM_OC_Start+0x174>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d022      	beq.n	8002b82 <HAL_TIM_OC_Start+0x136>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b44:	d01d      	beq.n	8002b82 <HAL_TIM_OC_Start+0x136>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a1f      	ldr	r2, [pc, #124]	; (8002bc8 <HAL_TIM_OC_Start+0x17c>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d018      	beq.n	8002b82 <HAL_TIM_OC_Start+0x136>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a1d      	ldr	r2, [pc, #116]	; (8002bcc <HAL_TIM_OC_Start+0x180>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d013      	beq.n	8002b82 <HAL_TIM_OC_Start+0x136>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a1c      	ldr	r2, [pc, #112]	; (8002bd0 <HAL_TIM_OC_Start+0x184>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d00e      	beq.n	8002b82 <HAL_TIM_OC_Start+0x136>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a16      	ldr	r2, [pc, #88]	; (8002bc4 <HAL_TIM_OC_Start+0x178>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d009      	beq.n	8002b82 <HAL_TIM_OC_Start+0x136>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a18      	ldr	r2, [pc, #96]	; (8002bd4 <HAL_TIM_OC_Start+0x188>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d004      	beq.n	8002b82 <HAL_TIM_OC_Start+0x136>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a16      	ldr	r2, [pc, #88]	; (8002bd8 <HAL_TIM_OC_Start+0x18c>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d111      	bne.n	8002ba6 <HAL_TIM_OC_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f003 0307 	and.w	r3, r3, #7
 8002b8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2b06      	cmp	r3, #6
 8002b92:	d010      	beq.n	8002bb6 <HAL_TIM_OC_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f042 0201 	orr.w	r2, r2, #1
 8002ba2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ba4:	e007      	b.n	8002bb6 <HAL_TIM_OC_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f042 0201 	orr.w	r2, r2, #1
 8002bb4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bb6:	2300      	movs	r3, #0
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	3710      	adds	r7, #16
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	40010000 	.word	0x40010000
 8002bc4:	40010400 	.word	0x40010400
 8002bc8:	40000400 	.word	0x40000400
 8002bcc:	40000800 	.word	0x40000800
 8002bd0:	40000c00 	.word	0x40000c00
 8002bd4:	40014000 	.word	0x40014000
 8002bd8:	40001800 	.word	0x40001800

08002bdc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d101      	bne.n	8002bee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e041      	b.n	8002c72 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d106      	bne.n	8002c08 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002c02:	6878      	ldr	r0, [r7, #4]
 8002c04:	f000 f839 	bl	8002c7a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2202      	movs	r2, #2
 8002c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	3304      	adds	r3, #4
 8002c18:	4619      	mov	r1, r3
 8002c1a:	4610      	mov	r0, r2
 8002c1c:	f000 fb28 	bl	8003270 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2201      	movs	r2, #1
 8002c24:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2201      	movs	r2, #1
 8002c4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2201      	movs	r2, #1
 8002c54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2201      	movs	r2, #1
 8002c64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002c7a:	b480      	push	{r7}
 8002c7c:	b083      	sub	sp, #12
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002c82:	bf00      	nop
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
	...

08002c90 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b084      	sub	sp, #16
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d109      	bne.n	8002cb4 <HAL_TIM_PWM_Start+0x24>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	bf14      	ite	ne
 8002cac:	2301      	movne	r3, #1
 8002cae:	2300      	moveq	r3, #0
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	e022      	b.n	8002cfa <HAL_TIM_PWM_Start+0x6a>
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	d109      	bne.n	8002cce <HAL_TIM_PWM_Start+0x3e>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	bf14      	ite	ne
 8002cc6:	2301      	movne	r3, #1
 8002cc8:	2300      	moveq	r3, #0
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	e015      	b.n	8002cfa <HAL_TIM_PWM_Start+0x6a>
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	2b08      	cmp	r3, #8
 8002cd2:	d109      	bne.n	8002ce8 <HAL_TIM_PWM_Start+0x58>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	bf14      	ite	ne
 8002ce0:	2301      	movne	r3, #1
 8002ce2:	2300      	moveq	r3, #0
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	e008      	b.n	8002cfa <HAL_TIM_PWM_Start+0x6a>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002cee:	b2db      	uxtb	r3, r3
 8002cf0:	2b01      	cmp	r3, #1
 8002cf2:	bf14      	ite	ne
 8002cf4:	2301      	movne	r3, #1
 8002cf6:	2300      	moveq	r3, #0
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d001      	beq.n	8002d02 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e07c      	b.n	8002dfc <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d104      	bne.n	8002d12 <HAL_TIM_PWM_Start+0x82>
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2202      	movs	r2, #2
 8002d0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d10:	e013      	b.n	8002d3a <HAL_TIM_PWM_Start+0xaa>
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	2b04      	cmp	r3, #4
 8002d16:	d104      	bne.n	8002d22 <HAL_TIM_PWM_Start+0x92>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2202      	movs	r2, #2
 8002d1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d20:	e00b      	b.n	8002d3a <HAL_TIM_PWM_Start+0xaa>
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	2b08      	cmp	r3, #8
 8002d26:	d104      	bne.n	8002d32 <HAL_TIM_PWM_Start+0xa2>
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2202      	movs	r2, #2
 8002d2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d30:	e003      	b.n	8002d3a <HAL_TIM_PWM_Start+0xaa>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	2202      	movs	r2, #2
 8002d36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	6839      	ldr	r1, [r7, #0]
 8002d42:	4618      	mov	r0, r3
 8002d44:	f000 fe1b 	bl	800397e <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a2d      	ldr	r2, [pc, #180]	; (8002e04 <HAL_TIM_PWM_Start+0x174>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d004      	beq.n	8002d5c <HAL_TIM_PWM_Start+0xcc>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a2c      	ldr	r2, [pc, #176]	; (8002e08 <HAL_TIM_PWM_Start+0x178>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d101      	bne.n	8002d60 <HAL_TIM_PWM_Start+0xd0>
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e000      	b.n	8002d62 <HAL_TIM_PWM_Start+0xd2>
 8002d60:	2300      	movs	r3, #0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d007      	beq.n	8002d76 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d74:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	4a22      	ldr	r2, [pc, #136]	; (8002e04 <HAL_TIM_PWM_Start+0x174>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d022      	beq.n	8002dc6 <HAL_TIM_PWM_Start+0x136>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d88:	d01d      	beq.n	8002dc6 <HAL_TIM_PWM_Start+0x136>
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a1f      	ldr	r2, [pc, #124]	; (8002e0c <HAL_TIM_PWM_Start+0x17c>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d018      	beq.n	8002dc6 <HAL_TIM_PWM_Start+0x136>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a1d      	ldr	r2, [pc, #116]	; (8002e10 <HAL_TIM_PWM_Start+0x180>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d013      	beq.n	8002dc6 <HAL_TIM_PWM_Start+0x136>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a1c      	ldr	r2, [pc, #112]	; (8002e14 <HAL_TIM_PWM_Start+0x184>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d00e      	beq.n	8002dc6 <HAL_TIM_PWM_Start+0x136>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a16      	ldr	r2, [pc, #88]	; (8002e08 <HAL_TIM_PWM_Start+0x178>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d009      	beq.n	8002dc6 <HAL_TIM_PWM_Start+0x136>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a18      	ldr	r2, [pc, #96]	; (8002e18 <HAL_TIM_PWM_Start+0x188>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d004      	beq.n	8002dc6 <HAL_TIM_PWM_Start+0x136>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a16      	ldr	r2, [pc, #88]	; (8002e1c <HAL_TIM_PWM_Start+0x18c>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d111      	bne.n	8002dea <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f003 0307 	and.w	r3, r3, #7
 8002dd0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	2b06      	cmp	r3, #6
 8002dd6:	d010      	beq.n	8002dfa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f042 0201 	orr.w	r2, r2, #1
 8002de6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002de8:	e007      	b.n	8002dfa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f042 0201 	orr.w	r2, r2, #1
 8002df8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002dfa:	2300      	movs	r3, #0
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3710      	adds	r7, #16
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	40010000 	.word	0x40010000
 8002e08:	40010400 	.word	0x40010400
 8002e0c:	40000400 	.word	0x40000400
 8002e10:	40000800 	.word	0x40000800
 8002e14:	40000c00 	.word	0x40000c00
 8002e18:	40014000 	.word	0x40014000
 8002e1c:	40001800 	.word	0x40001800

08002e20 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d101      	bne.n	8002e3e <HAL_TIM_OC_ConfigChannel+0x1e>
 8002e3a:	2302      	movs	r3, #2
 8002e3c:	e048      	b.n	8002ed0 <HAL_TIM_OC_ConfigChannel+0xb0>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2201      	movs	r2, #1
 8002e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2b0c      	cmp	r3, #12
 8002e4a:	d839      	bhi.n	8002ec0 <HAL_TIM_OC_ConfigChannel+0xa0>
 8002e4c:	a201      	add	r2, pc, #4	; (adr r2, 8002e54 <HAL_TIM_OC_ConfigChannel+0x34>)
 8002e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e52:	bf00      	nop
 8002e54:	08002e89 	.word	0x08002e89
 8002e58:	08002ec1 	.word	0x08002ec1
 8002e5c:	08002ec1 	.word	0x08002ec1
 8002e60:	08002ec1 	.word	0x08002ec1
 8002e64:	08002e97 	.word	0x08002e97
 8002e68:	08002ec1 	.word	0x08002ec1
 8002e6c:	08002ec1 	.word	0x08002ec1
 8002e70:	08002ec1 	.word	0x08002ec1
 8002e74:	08002ea5 	.word	0x08002ea5
 8002e78:	08002ec1 	.word	0x08002ec1
 8002e7c:	08002ec1 	.word	0x08002ec1
 8002e80:	08002ec1 	.word	0x08002ec1
 8002e84:	08002eb3 	.word	0x08002eb3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	68b9      	ldr	r1, [r7, #8]
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f000 fa9a 	bl	80033c8 <TIM_OC1_SetConfig>
      break;
 8002e94:	e017      	b.n	8002ec6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	68b9      	ldr	r1, [r7, #8]
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f000 fb03 	bl	80034a8 <TIM_OC2_SetConfig>
      break;
 8002ea2:	e010      	b.n	8002ec6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68b9      	ldr	r1, [r7, #8]
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f000 fb72 	bl	8003594 <TIM_OC3_SetConfig>
      break;
 8002eb0:	e009      	b.n	8002ec6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68b9      	ldr	r1, [r7, #8]
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f000 fbdf 	bl	800367c <TIM_OC4_SetConfig>
      break;
 8002ebe:	e002      	b.n	8002ec6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	75fb      	strb	r3, [r7, #23]
      break;
 8002ec4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002ece:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3718      	adds	r7, #24
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}

08002ed8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b086      	sub	sp, #24
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d101      	bne.n	8002ef6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	e0ae      	b.n	8003054 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2b0c      	cmp	r3, #12
 8002f02:	f200 809f 	bhi.w	8003044 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002f06:	a201      	add	r2, pc, #4	; (adr r2, 8002f0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f0c:	08002f41 	.word	0x08002f41
 8002f10:	08003045 	.word	0x08003045
 8002f14:	08003045 	.word	0x08003045
 8002f18:	08003045 	.word	0x08003045
 8002f1c:	08002f81 	.word	0x08002f81
 8002f20:	08003045 	.word	0x08003045
 8002f24:	08003045 	.word	0x08003045
 8002f28:	08003045 	.word	0x08003045
 8002f2c:	08002fc3 	.word	0x08002fc3
 8002f30:	08003045 	.word	0x08003045
 8002f34:	08003045 	.word	0x08003045
 8002f38:	08003045 	.word	0x08003045
 8002f3c:	08003003 	.word	0x08003003
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68b9      	ldr	r1, [r7, #8]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 fa3e 	bl	80033c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	699a      	ldr	r2, [r3, #24]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f042 0208 	orr.w	r2, r2, #8
 8002f5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	699a      	ldr	r2, [r3, #24]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 0204 	bic.w	r2, r2, #4
 8002f6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	6999      	ldr	r1, [r3, #24]
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	691a      	ldr	r2, [r3, #16]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	619a      	str	r2, [r3, #24]
      break;
 8002f7e:	e064      	b.n	800304a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68b9      	ldr	r1, [r7, #8]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f000 fa8e 	bl	80034a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	699a      	ldr	r2, [r3, #24]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	699a      	ldr	r2, [r3, #24]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002faa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6999      	ldr	r1, [r3, #24]
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	691b      	ldr	r3, [r3, #16]
 8002fb6:	021a      	lsls	r2, r3, #8
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	430a      	orrs	r2, r1
 8002fbe:	619a      	str	r2, [r3, #24]
      break;
 8002fc0:	e043      	b.n	800304a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68b9      	ldr	r1, [r7, #8]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f000 fae3 	bl	8003594 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	69da      	ldr	r2, [r3, #28]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f042 0208 	orr.w	r2, r2, #8
 8002fdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	69da      	ldr	r2, [r3, #28]
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f022 0204 	bic.w	r2, r2, #4
 8002fec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	69d9      	ldr	r1, [r3, #28]
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	691a      	ldr	r2, [r3, #16]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	430a      	orrs	r2, r1
 8002ffe:	61da      	str	r2, [r3, #28]
      break;
 8003000:	e023      	b.n	800304a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	68b9      	ldr	r1, [r7, #8]
 8003008:	4618      	mov	r0, r3
 800300a:	f000 fb37 	bl	800367c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	69da      	ldr	r2, [r3, #28]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800301c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	69da      	ldr	r2, [r3, #28]
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800302c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	69d9      	ldr	r1, [r3, #28]
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	691b      	ldr	r3, [r3, #16]
 8003038:	021a      	lsls	r2, r3, #8
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	430a      	orrs	r2, r1
 8003040:	61da      	str	r2, [r3, #28]
      break;
 8003042:	e002      	b.n	800304a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	75fb      	strb	r3, [r7, #23]
      break;
 8003048:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003052:	7dfb      	ldrb	r3, [r7, #23]
}
 8003054:	4618      	mov	r0, r3
 8003056:	3718      	adds	r7, #24
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}

0800305c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b084      	sub	sp, #16
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
 8003064:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003066:	2300      	movs	r3, #0
 8003068:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003070:	2b01      	cmp	r3, #1
 8003072:	d101      	bne.n	8003078 <HAL_TIM_ConfigClockSource+0x1c>
 8003074:	2302      	movs	r3, #2
 8003076:	e0b4      	b.n	80031e2 <HAL_TIM_ConfigClockSource+0x186>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2202      	movs	r2, #2
 8003084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003096:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800309e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	68ba      	ldr	r2, [r7, #8]
 80030a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030b0:	d03e      	beq.n	8003130 <HAL_TIM_ConfigClockSource+0xd4>
 80030b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030b6:	f200 8087 	bhi.w	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030be:	f000 8086 	beq.w	80031ce <HAL_TIM_ConfigClockSource+0x172>
 80030c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030c6:	d87f      	bhi.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030c8:	2b70      	cmp	r3, #112	; 0x70
 80030ca:	d01a      	beq.n	8003102 <HAL_TIM_ConfigClockSource+0xa6>
 80030cc:	2b70      	cmp	r3, #112	; 0x70
 80030ce:	d87b      	bhi.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030d0:	2b60      	cmp	r3, #96	; 0x60
 80030d2:	d050      	beq.n	8003176 <HAL_TIM_ConfigClockSource+0x11a>
 80030d4:	2b60      	cmp	r3, #96	; 0x60
 80030d6:	d877      	bhi.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030d8:	2b50      	cmp	r3, #80	; 0x50
 80030da:	d03c      	beq.n	8003156 <HAL_TIM_ConfigClockSource+0xfa>
 80030dc:	2b50      	cmp	r3, #80	; 0x50
 80030de:	d873      	bhi.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030e0:	2b40      	cmp	r3, #64	; 0x40
 80030e2:	d058      	beq.n	8003196 <HAL_TIM_ConfigClockSource+0x13a>
 80030e4:	2b40      	cmp	r3, #64	; 0x40
 80030e6:	d86f      	bhi.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030e8:	2b30      	cmp	r3, #48	; 0x30
 80030ea:	d064      	beq.n	80031b6 <HAL_TIM_ConfigClockSource+0x15a>
 80030ec:	2b30      	cmp	r3, #48	; 0x30
 80030ee:	d86b      	bhi.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030f0:	2b20      	cmp	r3, #32
 80030f2:	d060      	beq.n	80031b6 <HAL_TIM_ConfigClockSource+0x15a>
 80030f4:	2b20      	cmp	r3, #32
 80030f6:	d867      	bhi.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d05c      	beq.n	80031b6 <HAL_TIM_ConfigClockSource+0x15a>
 80030fc:	2b10      	cmp	r3, #16
 80030fe:	d05a      	beq.n	80031b6 <HAL_TIM_ConfigClockSource+0x15a>
 8003100:	e062      	b.n	80031c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003112:	f000 fc14 	bl	800393e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003124:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68ba      	ldr	r2, [r7, #8]
 800312c:	609a      	str	r2, [r3, #8]
      break;
 800312e:	e04f      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003140:	f000 fbfd 	bl	800393e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	689a      	ldr	r2, [r3, #8]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003152:	609a      	str	r2, [r3, #8]
      break;
 8003154:	e03c      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003162:	461a      	mov	r2, r3
 8003164:	f000 fb71 	bl	800384a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2150      	movs	r1, #80	; 0x50
 800316e:	4618      	mov	r0, r3
 8003170:	f000 fbca 	bl	8003908 <TIM_ITRx_SetConfig>
      break;
 8003174:	e02c      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003182:	461a      	mov	r2, r3
 8003184:	f000 fb90 	bl	80038a8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2160      	movs	r1, #96	; 0x60
 800318e:	4618      	mov	r0, r3
 8003190:	f000 fbba 	bl	8003908 <TIM_ITRx_SetConfig>
      break;
 8003194:	e01c      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031a2:	461a      	mov	r2, r3
 80031a4:	f000 fb51 	bl	800384a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2140      	movs	r1, #64	; 0x40
 80031ae:	4618      	mov	r0, r3
 80031b0:	f000 fbaa 	bl	8003908 <TIM_ITRx_SetConfig>
      break;
 80031b4:	e00c      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681a      	ldr	r2, [r3, #0]
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4619      	mov	r1, r3
 80031c0:	4610      	mov	r0, r2
 80031c2:	f000 fba1 	bl	8003908 <TIM_ITRx_SetConfig>
      break;
 80031c6:	e003      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	73fb      	strb	r3, [r7, #15]
      break;
 80031cc:	e000      	b.n	80031d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80031e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3710      	adds	r7, #16
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}

080031ea <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80031ea:	b580      	push	{r7, lr}
 80031ec:	b082      	sub	sp, #8
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	6078      	str	r0, [r7, #4]
 80031f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d101      	bne.n	8003202 <HAL_TIM_SlaveConfigSynchro+0x18>
 80031fe:	2302      	movs	r3, #2
 8003200:	e031      	b.n	8003266 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2201      	movs	r2, #1
 8003206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2202      	movs	r2, #2
 800320e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003212:	6839      	ldr	r1, [r7, #0]
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 fa87 	bl	8003728 <TIM_SlaveTimer_SetConfig>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d009      	beq.n	8003234 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	e018      	b.n	8003266 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	68da      	ldr	r2, [r3, #12]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003242:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	68da      	ldr	r2, [r3, #12]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003252:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2201      	movs	r2, #1
 8003258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003264:	2300      	movs	r3, #0
}
 8003266:	4618      	mov	r0, r3
 8003268:	3708      	adds	r7, #8
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
	...

08003270 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003270:	b480      	push	{r7}
 8003272:	b085      	sub	sp, #20
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	4a46      	ldr	r2, [pc, #280]	; (800339c <TIM_Base_SetConfig+0x12c>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d013      	beq.n	80032b0 <TIM_Base_SetConfig+0x40>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800328e:	d00f      	beq.n	80032b0 <TIM_Base_SetConfig+0x40>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	4a43      	ldr	r2, [pc, #268]	; (80033a0 <TIM_Base_SetConfig+0x130>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d00b      	beq.n	80032b0 <TIM_Base_SetConfig+0x40>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	4a42      	ldr	r2, [pc, #264]	; (80033a4 <TIM_Base_SetConfig+0x134>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d007      	beq.n	80032b0 <TIM_Base_SetConfig+0x40>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a41      	ldr	r2, [pc, #260]	; (80033a8 <TIM_Base_SetConfig+0x138>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d003      	beq.n	80032b0 <TIM_Base_SetConfig+0x40>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a40      	ldr	r2, [pc, #256]	; (80033ac <TIM_Base_SetConfig+0x13c>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d108      	bne.n	80032c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	4313      	orrs	r3, r2
 80032c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	4a35      	ldr	r2, [pc, #212]	; (800339c <TIM_Base_SetConfig+0x12c>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d02b      	beq.n	8003322 <TIM_Base_SetConfig+0xb2>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032d0:	d027      	beq.n	8003322 <TIM_Base_SetConfig+0xb2>
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a32      	ldr	r2, [pc, #200]	; (80033a0 <TIM_Base_SetConfig+0x130>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d023      	beq.n	8003322 <TIM_Base_SetConfig+0xb2>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a31      	ldr	r2, [pc, #196]	; (80033a4 <TIM_Base_SetConfig+0x134>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d01f      	beq.n	8003322 <TIM_Base_SetConfig+0xb2>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a30      	ldr	r2, [pc, #192]	; (80033a8 <TIM_Base_SetConfig+0x138>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d01b      	beq.n	8003322 <TIM_Base_SetConfig+0xb2>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a2f      	ldr	r2, [pc, #188]	; (80033ac <TIM_Base_SetConfig+0x13c>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d017      	beq.n	8003322 <TIM_Base_SetConfig+0xb2>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4a2e      	ldr	r2, [pc, #184]	; (80033b0 <TIM_Base_SetConfig+0x140>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d013      	beq.n	8003322 <TIM_Base_SetConfig+0xb2>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a2d      	ldr	r2, [pc, #180]	; (80033b4 <TIM_Base_SetConfig+0x144>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d00f      	beq.n	8003322 <TIM_Base_SetConfig+0xb2>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a2c      	ldr	r2, [pc, #176]	; (80033b8 <TIM_Base_SetConfig+0x148>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d00b      	beq.n	8003322 <TIM_Base_SetConfig+0xb2>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	4a2b      	ldr	r2, [pc, #172]	; (80033bc <TIM_Base_SetConfig+0x14c>)
 800330e:	4293      	cmp	r3, r2
 8003310:	d007      	beq.n	8003322 <TIM_Base_SetConfig+0xb2>
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	4a2a      	ldr	r2, [pc, #168]	; (80033c0 <TIM_Base_SetConfig+0x150>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d003      	beq.n	8003322 <TIM_Base_SetConfig+0xb2>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a29      	ldr	r2, [pc, #164]	; (80033c4 <TIM_Base_SetConfig+0x154>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d108      	bne.n	8003334 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003328:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	68fa      	ldr	r2, [r7, #12]
 8003330:	4313      	orrs	r3, r2
 8003332:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	4313      	orrs	r3, r2
 8003340:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	689a      	ldr	r2, [r3, #8]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a10      	ldr	r2, [pc, #64]	; (800339c <TIM_Base_SetConfig+0x12c>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d003      	beq.n	8003368 <TIM_Base_SetConfig+0xf8>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	4a12      	ldr	r2, [pc, #72]	; (80033ac <TIM_Base_SetConfig+0x13c>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d103      	bne.n	8003370 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	691a      	ldr	r2, [r3, #16]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2201      	movs	r2, #1
 8003374:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	f003 0301 	and.w	r3, r3, #1
 800337e:	2b01      	cmp	r3, #1
 8003380:	d105      	bne.n	800338e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	691b      	ldr	r3, [r3, #16]
 8003386:	f023 0201 	bic.w	r2, r3, #1
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	611a      	str	r2, [r3, #16]
  }
}
 800338e:	bf00      	nop
 8003390:	3714      	adds	r7, #20
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	40010000 	.word	0x40010000
 80033a0:	40000400 	.word	0x40000400
 80033a4:	40000800 	.word	0x40000800
 80033a8:	40000c00 	.word	0x40000c00
 80033ac:	40010400 	.word	0x40010400
 80033b0:	40014000 	.word	0x40014000
 80033b4:	40014400 	.word	0x40014400
 80033b8:	40014800 	.word	0x40014800
 80033bc:	40001800 	.word	0x40001800
 80033c0:	40001c00 	.word	0x40001c00
 80033c4:	40002000 	.word	0x40002000

080033c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b087      	sub	sp, #28
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a1b      	ldr	r3, [r3, #32]
 80033d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a1b      	ldr	r3, [r3, #32]
 80033dc:	f023 0201 	bic.w	r2, r3, #1
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f023 0303 	bic.w	r3, r3, #3
 80033fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	68fa      	ldr	r2, [r7, #12]
 8003406:	4313      	orrs	r3, r2
 8003408:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	f023 0302 	bic.w	r3, r3, #2
 8003410:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	697a      	ldr	r2, [r7, #20]
 8003418:	4313      	orrs	r3, r2
 800341a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	4a20      	ldr	r2, [pc, #128]	; (80034a0 <TIM_OC1_SetConfig+0xd8>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d003      	beq.n	800342c <TIM_OC1_SetConfig+0x64>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	4a1f      	ldr	r2, [pc, #124]	; (80034a4 <TIM_OC1_SetConfig+0xdc>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d10c      	bne.n	8003446 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	f023 0308 	bic.w	r3, r3, #8
 8003432:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	697a      	ldr	r2, [r7, #20]
 800343a:	4313      	orrs	r3, r2
 800343c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	f023 0304 	bic.w	r3, r3, #4
 8003444:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	4a15      	ldr	r2, [pc, #84]	; (80034a0 <TIM_OC1_SetConfig+0xd8>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d003      	beq.n	8003456 <TIM_OC1_SetConfig+0x8e>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4a14      	ldr	r2, [pc, #80]	; (80034a4 <TIM_OC1_SetConfig+0xdc>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d111      	bne.n	800347a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800345c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003464:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	693a      	ldr	r2, [r7, #16]
 800346c:	4313      	orrs	r3, r2
 800346e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	4313      	orrs	r3, r2
 8003478:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	693a      	ldr	r2, [r7, #16]
 800347e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	685a      	ldr	r2, [r3, #4]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	697a      	ldr	r2, [r7, #20]
 8003492:	621a      	str	r2, [r3, #32]
}
 8003494:	bf00      	nop
 8003496:	371c      	adds	r7, #28
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr
 80034a0:	40010000 	.word	0x40010000
 80034a4:	40010400 	.word	0x40010400

080034a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80034a8:	b480      	push	{r7}
 80034aa:	b087      	sub	sp, #28
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
 80034b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a1b      	ldr	r3, [r3, #32]
 80034b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a1b      	ldr	r3, [r3, #32]
 80034bc:	f023 0210 	bic.w	r2, r3, #16
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80034de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	021b      	lsls	r3, r3, #8
 80034e6:	68fa      	ldr	r2, [r7, #12]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	f023 0320 	bic.w	r3, r3, #32
 80034f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	011b      	lsls	r3, r3, #4
 80034fa:	697a      	ldr	r2, [r7, #20]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	4a22      	ldr	r2, [pc, #136]	; (800358c <TIM_OC2_SetConfig+0xe4>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d003      	beq.n	8003510 <TIM_OC2_SetConfig+0x68>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	4a21      	ldr	r2, [pc, #132]	; (8003590 <TIM_OC2_SetConfig+0xe8>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d10d      	bne.n	800352c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003516:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	011b      	lsls	r3, r3, #4
 800351e:	697a      	ldr	r2, [r7, #20]
 8003520:	4313      	orrs	r3, r2
 8003522:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800352a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	4a17      	ldr	r2, [pc, #92]	; (800358c <TIM_OC2_SetConfig+0xe4>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d003      	beq.n	800353c <TIM_OC2_SetConfig+0x94>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	4a16      	ldr	r2, [pc, #88]	; (8003590 <TIM_OC2_SetConfig+0xe8>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d113      	bne.n	8003564 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003542:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800354a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	695b      	ldr	r3, [r3, #20]
 8003550:	009b      	lsls	r3, r3, #2
 8003552:	693a      	ldr	r2, [r7, #16]
 8003554:	4313      	orrs	r3, r2
 8003556:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	693a      	ldr	r2, [r7, #16]
 8003560:	4313      	orrs	r3, r2
 8003562:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	693a      	ldr	r2, [r7, #16]
 8003568:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	68fa      	ldr	r2, [r7, #12]
 800356e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	697a      	ldr	r2, [r7, #20]
 800357c:	621a      	str	r2, [r3, #32]
}
 800357e:	bf00      	nop
 8003580:	371c      	adds	r7, #28
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	40010000 	.word	0x40010000
 8003590:	40010400 	.word	0x40010400

08003594 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003594:	b480      	push	{r7}
 8003596:	b087      	sub	sp, #28
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a1b      	ldr	r3, [r3, #32]
 80035a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	69db      	ldr	r3, [r3, #28]
 80035ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f023 0303 	bic.w	r3, r3, #3
 80035ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	68fa      	ldr	r2, [r7, #12]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80035dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	689b      	ldr	r3, [r3, #8]
 80035e2:	021b      	lsls	r3, r3, #8
 80035e4:	697a      	ldr	r2, [r7, #20]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a21      	ldr	r2, [pc, #132]	; (8003674 <TIM_OC3_SetConfig+0xe0>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d003      	beq.n	80035fa <TIM_OC3_SetConfig+0x66>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	4a20      	ldr	r2, [pc, #128]	; (8003678 <TIM_OC3_SetConfig+0xe4>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d10d      	bne.n	8003616 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003600:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	021b      	lsls	r3, r3, #8
 8003608:	697a      	ldr	r2, [r7, #20]
 800360a:	4313      	orrs	r3, r2
 800360c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003614:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	4a16      	ldr	r2, [pc, #88]	; (8003674 <TIM_OC3_SetConfig+0xe0>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d003      	beq.n	8003626 <TIM_OC3_SetConfig+0x92>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	4a15      	ldr	r2, [pc, #84]	; (8003678 <TIM_OC3_SetConfig+0xe4>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d113      	bne.n	800364e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800362c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003634:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	695b      	ldr	r3, [r3, #20]
 800363a:	011b      	lsls	r3, r3, #4
 800363c:	693a      	ldr	r2, [r7, #16]
 800363e:	4313      	orrs	r3, r2
 8003640:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	011b      	lsls	r3, r3, #4
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	4313      	orrs	r3, r2
 800364c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	693a      	ldr	r2, [r7, #16]
 8003652:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	68fa      	ldr	r2, [r7, #12]
 8003658:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	685a      	ldr	r2, [r3, #4]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	697a      	ldr	r2, [r7, #20]
 8003666:	621a      	str	r2, [r3, #32]
}
 8003668:	bf00      	nop
 800366a:	371c      	adds	r7, #28
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr
 8003674:	40010000 	.word	0x40010000
 8003678:	40010400 	.word	0x40010400

0800367c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800367c:	b480      	push	{r7}
 800367e:	b087      	sub	sp, #28
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
 8003684:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	69db      	ldr	r3, [r3, #28]
 80036a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	021b      	lsls	r3, r3, #8
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	4313      	orrs	r3, r2
 80036be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	689b      	ldr	r3, [r3, #8]
 80036cc:	031b      	lsls	r3, r3, #12
 80036ce:	693a      	ldr	r2, [r7, #16]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	4a12      	ldr	r2, [pc, #72]	; (8003720 <TIM_OC4_SetConfig+0xa4>)
 80036d8:	4293      	cmp	r3, r2
 80036da:	d003      	beq.n	80036e4 <TIM_OC4_SetConfig+0x68>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	4a11      	ldr	r2, [pc, #68]	; (8003724 <TIM_OC4_SetConfig+0xa8>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d109      	bne.n	80036f8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80036e4:	697b      	ldr	r3, [r7, #20]
 80036e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80036ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	695b      	ldr	r3, [r3, #20]
 80036f0:	019b      	lsls	r3, r3, #6
 80036f2:	697a      	ldr	r2, [r7, #20]
 80036f4:	4313      	orrs	r3, r2
 80036f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	697a      	ldr	r2, [r7, #20]
 80036fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	68fa      	ldr	r2, [r7, #12]
 8003702:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	685a      	ldr	r2, [r3, #4]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	693a      	ldr	r2, [r7, #16]
 8003710:	621a      	str	r2, [r3, #32]
}
 8003712:	bf00      	nop
 8003714:	371c      	adds	r7, #28
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	40010000 	.word	0x40010000
 8003724:	40010400 	.word	0x40010400

08003728 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b086      	sub	sp, #24
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003732:	2300      	movs	r3, #0
 8003734:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003744:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	693a      	ldr	r2, [r7, #16]
 800374c:	4313      	orrs	r3, r2
 800374e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	f023 0307 	bic.w	r3, r3, #7
 8003756:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	693a      	ldr	r2, [r7, #16]
 800375e:	4313      	orrs	r3, r2
 8003760:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	693a      	ldr	r2, [r7, #16]
 8003768:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	2b70      	cmp	r3, #112	; 0x70
 8003770:	d01a      	beq.n	80037a8 <TIM_SlaveTimer_SetConfig+0x80>
 8003772:	2b70      	cmp	r3, #112	; 0x70
 8003774:	d860      	bhi.n	8003838 <TIM_SlaveTimer_SetConfig+0x110>
 8003776:	2b60      	cmp	r3, #96	; 0x60
 8003778:	d054      	beq.n	8003824 <TIM_SlaveTimer_SetConfig+0xfc>
 800377a:	2b60      	cmp	r3, #96	; 0x60
 800377c:	d85c      	bhi.n	8003838 <TIM_SlaveTimer_SetConfig+0x110>
 800377e:	2b50      	cmp	r3, #80	; 0x50
 8003780:	d046      	beq.n	8003810 <TIM_SlaveTimer_SetConfig+0xe8>
 8003782:	2b50      	cmp	r3, #80	; 0x50
 8003784:	d858      	bhi.n	8003838 <TIM_SlaveTimer_SetConfig+0x110>
 8003786:	2b40      	cmp	r3, #64	; 0x40
 8003788:	d019      	beq.n	80037be <TIM_SlaveTimer_SetConfig+0x96>
 800378a:	2b40      	cmp	r3, #64	; 0x40
 800378c:	d854      	bhi.n	8003838 <TIM_SlaveTimer_SetConfig+0x110>
 800378e:	2b30      	cmp	r3, #48	; 0x30
 8003790:	d055      	beq.n	800383e <TIM_SlaveTimer_SetConfig+0x116>
 8003792:	2b30      	cmp	r3, #48	; 0x30
 8003794:	d850      	bhi.n	8003838 <TIM_SlaveTimer_SetConfig+0x110>
 8003796:	2b20      	cmp	r3, #32
 8003798:	d051      	beq.n	800383e <TIM_SlaveTimer_SetConfig+0x116>
 800379a:	2b20      	cmp	r3, #32
 800379c:	d84c      	bhi.n	8003838 <TIM_SlaveTimer_SetConfig+0x110>
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d04d      	beq.n	800383e <TIM_SlaveTimer_SetConfig+0x116>
 80037a2:	2b10      	cmp	r3, #16
 80037a4:	d04b      	beq.n	800383e <TIM_SlaveTimer_SetConfig+0x116>
 80037a6:	e047      	b.n	8003838 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80037b8:	f000 f8c1 	bl	800393e <TIM_ETR_SetConfig>
      break;
 80037bc:	e040      	b.n	8003840 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	2b05      	cmp	r3, #5
 80037c4:	d101      	bne.n	80037ca <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e03b      	b.n	8003842 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	6a1b      	ldr	r3, [r3, #32]
 80037d0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	6a1a      	ldr	r2, [r3, #32]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f022 0201 	bic.w	r2, r2, #1
 80037e0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	699b      	ldr	r3, [r3, #24]
 80037e8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80037f0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	691b      	ldr	r3, [r3, #16]
 80037f6:	011b      	lsls	r3, r3, #4
 80037f8:	68ba      	ldr	r2, [r7, #8]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	68ba      	ldr	r2, [r7, #8]
 8003804:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	621a      	str	r2, [r3, #32]
      break;
 800380e:	e017      	b.n	8003840 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800381c:	461a      	mov	r2, r3
 800381e:	f000 f814 	bl	800384a <TIM_TI1_ConfigInputStage>
      break;
 8003822:	e00d      	b.n	8003840 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003830:	461a      	mov	r2, r3
 8003832:	f000 f839 	bl	80038a8 <TIM_TI2_ConfigInputStage>
      break;
 8003836:	e003      	b.n	8003840 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	75fb      	strb	r3, [r7, #23]
      break;
 800383c:	e000      	b.n	8003840 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800383e:	bf00      	nop
  }

  return status;
 8003840:	7dfb      	ldrb	r3, [r7, #23]
}
 8003842:	4618      	mov	r0, r3
 8003844:	3718      	adds	r7, #24
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}

0800384a <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800384a:	b480      	push	{r7}
 800384c:	b087      	sub	sp, #28
 800384e:	af00      	add	r7, sp, #0
 8003850:	60f8      	str	r0, [r7, #12]
 8003852:	60b9      	str	r1, [r7, #8]
 8003854:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	6a1b      	ldr	r3, [r3, #32]
 800385a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	6a1b      	ldr	r3, [r3, #32]
 8003860:	f023 0201 	bic.w	r2, r3, #1
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	699b      	ldr	r3, [r3, #24]
 800386c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003874:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	011b      	lsls	r3, r3, #4
 800387a:	693a      	ldr	r2, [r7, #16]
 800387c:	4313      	orrs	r3, r2
 800387e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	f023 030a 	bic.w	r3, r3, #10
 8003886:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003888:	697a      	ldr	r2, [r7, #20]
 800388a:	68bb      	ldr	r3, [r7, #8]
 800388c:	4313      	orrs	r3, r2
 800388e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	693a      	ldr	r2, [r7, #16]
 8003894:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	697a      	ldr	r2, [r7, #20]
 800389a:	621a      	str	r2, [r3, #32]
}
 800389c:	bf00      	nop
 800389e:	371c      	adds	r7, #28
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr

080038a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b087      	sub	sp, #28
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6a1b      	ldr	r3, [r3, #32]
 80038b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	6a1b      	ldr	r3, [r3, #32]
 80038be:	f023 0210 	bic.w	r2, r3, #16
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	699b      	ldr	r3, [r3, #24]
 80038ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80038d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	031b      	lsls	r3, r3, #12
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	4313      	orrs	r3, r2
 80038dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80038e4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	011b      	lsls	r3, r3, #4
 80038ea:	697a      	ldr	r2, [r7, #20]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	693a      	ldr	r2, [r7, #16]
 80038f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	697a      	ldr	r2, [r7, #20]
 80038fa:	621a      	str	r2, [r3, #32]
}
 80038fc:	bf00      	nop
 80038fe:	371c      	adds	r7, #28
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr

08003908 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003908:	b480      	push	{r7}
 800390a:	b085      	sub	sp, #20
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800391e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003920:	683a      	ldr	r2, [r7, #0]
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	4313      	orrs	r3, r2
 8003926:	f043 0307 	orr.w	r3, r3, #7
 800392a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	68fa      	ldr	r2, [r7, #12]
 8003930:	609a      	str	r2, [r3, #8]
}
 8003932:	bf00      	nop
 8003934:	3714      	adds	r7, #20
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr

0800393e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800393e:	b480      	push	{r7}
 8003940:	b087      	sub	sp, #28
 8003942:	af00      	add	r7, sp, #0
 8003944:	60f8      	str	r0, [r7, #12]
 8003946:	60b9      	str	r1, [r7, #8]
 8003948:	607a      	str	r2, [r7, #4]
 800394a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003958:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	021a      	lsls	r2, r3, #8
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	431a      	orrs	r2, r3
 8003962:	68bb      	ldr	r3, [r7, #8]
 8003964:	4313      	orrs	r3, r2
 8003966:	697a      	ldr	r2, [r7, #20]
 8003968:	4313      	orrs	r3, r2
 800396a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	697a      	ldr	r2, [r7, #20]
 8003970:	609a      	str	r2, [r3, #8]
}
 8003972:	bf00      	nop
 8003974:	371c      	adds	r7, #28
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr

0800397e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800397e:	b480      	push	{r7}
 8003980:	b087      	sub	sp, #28
 8003982:	af00      	add	r7, sp, #0
 8003984:	60f8      	str	r0, [r7, #12]
 8003986:	60b9      	str	r1, [r7, #8]
 8003988:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	f003 031f 	and.w	r3, r3, #31
 8003990:	2201      	movs	r2, #1
 8003992:	fa02 f303 	lsl.w	r3, r2, r3
 8003996:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6a1a      	ldr	r2, [r3, #32]
 800399c:	697b      	ldr	r3, [r7, #20]
 800399e:	43db      	mvns	r3, r3
 80039a0:	401a      	ands	r2, r3
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	6a1a      	ldr	r2, [r3, #32]
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	f003 031f 	and.w	r3, r3, #31
 80039b0:	6879      	ldr	r1, [r7, #4]
 80039b2:	fa01 f303 	lsl.w	r3, r1, r3
 80039b6:	431a      	orrs	r2, r3
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	621a      	str	r2, [r3, #32]
}
 80039bc:	bf00      	nop
 80039be:	371c      	adds	r7, #28
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b085      	sub	sp, #20
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
 80039d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d101      	bne.n	80039e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039dc:	2302      	movs	r3, #2
 80039de:	e05a      	b.n	8003a96 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2202      	movs	r2, #2
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a21      	ldr	r2, [pc, #132]	; (8003aa4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d022      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a2c:	d01d      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a1d      	ldr	r2, [pc, #116]	; (8003aa8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d018      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a1b      	ldr	r2, [pc, #108]	; (8003aac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d013      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a1a      	ldr	r2, [pc, #104]	; (8003ab0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d00e      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4a18      	ldr	r2, [pc, #96]	; (8003ab4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d009      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a17      	ldr	r2, [pc, #92]	; (8003ab8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d004      	beq.n	8003a6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a15      	ldr	r2, [pc, #84]	; (8003abc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d10c      	bne.n	8003a84 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a72:	683b      	ldr	r3, [r7, #0]
 8003a74:	685b      	ldr	r3, [r3, #4]
 8003a76:	68ba      	ldr	r2, [r7, #8]
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68ba      	ldr	r2, [r7, #8]
 8003a82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2201      	movs	r2, #1
 8003a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003a94:	2300      	movs	r3, #0
}
 8003a96:	4618      	mov	r0, r3
 8003a98:	3714      	adds	r7, #20
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop
 8003aa4:	40010000 	.word	0x40010000
 8003aa8:	40000400 	.word	0x40000400
 8003aac:	40000800 	.word	0x40000800
 8003ab0:	40000c00 	.word	0x40000c00
 8003ab4:	40010400 	.word	0x40010400
 8003ab8:	40014000 	.word	0x40014000
 8003abc:	40001800 	.word	0x40001800

08003ac0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b085      	sub	sp, #20
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
 8003ac8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003aca:	2300      	movs	r3, #0
 8003acc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d101      	bne.n	8003adc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003ad8:	2302      	movs	r3, #2
 8003ada:	e03d      	b.n	8003b58 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	4313      	orrs	r3, r2
 8003af0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	695b      	ldr	r3, [r3, #20]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	69db      	ldr	r3, [r3, #28]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b56:	2300      	movs	r3, #0
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3714      	adds	r7, #20
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b082      	sub	sp, #8
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e042      	b.n	8003bfc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d106      	bne.n	8003b90 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b8a:	6878      	ldr	r0, [r7, #4]
 8003b8c:	f7fd fda8 	bl	80016e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2224      	movs	r2, #36	; 0x24
 8003b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	68da      	ldr	r2, [r3, #12]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ba6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 f973 	bl	8003e94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	691a      	ldr	r2, [r3, #16]
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003bbc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	695a      	ldr	r2, [r3, #20]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003bcc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	68da      	ldr	r2, [r3, #12]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003bdc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2220      	movs	r2, #32
 8003be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2220      	movs	r2, #32
 8003bf0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003bfa:	2300      	movs	r3, #0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3708      	adds	r7, #8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b08a      	sub	sp, #40	; 0x28
 8003c08:	af02      	add	r7, sp, #8
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	603b      	str	r3, [r7, #0]
 8003c10:	4613      	mov	r3, r2
 8003c12:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003c14:	2300      	movs	r3, #0
 8003c16:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b20      	cmp	r3, #32
 8003c22:	d175      	bne.n	8003d10 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d002      	beq.n	8003c30 <HAL_UART_Transmit+0x2c>
 8003c2a:	88fb      	ldrh	r3, [r7, #6]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d101      	bne.n	8003c34 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e06e      	b.n	8003d12 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2221      	movs	r2, #33	; 0x21
 8003c3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c42:	f7fd ff0b 	bl	8001a5c <HAL_GetTick>
 8003c46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	88fa      	ldrh	r2, [r7, #6]
 8003c4c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	88fa      	ldrh	r2, [r7, #6]
 8003c52:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c5c:	d108      	bne.n	8003c70 <HAL_UART_Transmit+0x6c>
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d104      	bne.n	8003c70 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003c66:	2300      	movs	r3, #0
 8003c68:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	61bb      	str	r3, [r7, #24]
 8003c6e:	e003      	b.n	8003c78 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c74:	2300      	movs	r3, #0
 8003c76:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c78:	e02e      	b.n	8003cd8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	2200      	movs	r2, #0
 8003c82:	2180      	movs	r1, #128	; 0x80
 8003c84:	68f8      	ldr	r0, [r7, #12]
 8003c86:	f000 f848 	bl	8003d1a <UART_WaitOnFlagUntilTimeout>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d005      	beq.n	8003c9c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2220      	movs	r2, #32
 8003c94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	e03a      	b.n	8003d12 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10b      	bne.n	8003cba <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	881b      	ldrh	r3, [r3, #0]
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003cb0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003cb2:	69bb      	ldr	r3, [r7, #24]
 8003cb4:	3302      	adds	r3, #2
 8003cb6:	61bb      	str	r3, [r7, #24]
 8003cb8:	e007      	b.n	8003cca <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	781a      	ldrb	r2, [r3, #0]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	3b01      	subs	r3, #1
 8003cd2:	b29a      	uxth	r2, r3
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003cdc:	b29b      	uxth	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1cb      	bne.n	8003c7a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	9300      	str	r3, [sp, #0]
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	2140      	movs	r1, #64	; 0x40
 8003cec:	68f8      	ldr	r0, [r7, #12]
 8003cee:	f000 f814 	bl	8003d1a <UART_WaitOnFlagUntilTimeout>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d005      	beq.n	8003d04 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e006      	b.n	8003d12 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2220      	movs	r2, #32
 8003d08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	e000      	b.n	8003d12 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003d10:	2302      	movs	r3, #2
  }
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3720      	adds	r7, #32
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b086      	sub	sp, #24
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	60f8      	str	r0, [r7, #12]
 8003d22:	60b9      	str	r1, [r7, #8]
 8003d24:	603b      	str	r3, [r7, #0]
 8003d26:	4613      	mov	r3, r2
 8003d28:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d2a:	e03b      	b.n	8003da4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d2c:	6a3b      	ldr	r3, [r7, #32]
 8003d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d32:	d037      	beq.n	8003da4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d34:	f7fd fe92 	bl	8001a5c <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	6a3a      	ldr	r2, [r7, #32]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d302      	bcc.n	8003d4a <UART_WaitOnFlagUntilTimeout+0x30>
 8003d44:	6a3b      	ldr	r3, [r7, #32]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d101      	bne.n	8003d4e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e03a      	b.n	8003dc4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	f003 0304 	and.w	r3, r3, #4
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d023      	beq.n	8003da4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	2b80      	cmp	r3, #128	; 0x80
 8003d60:	d020      	beq.n	8003da4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	2b40      	cmp	r3, #64	; 0x40
 8003d66:	d01d      	beq.n	8003da4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0308 	and.w	r3, r3, #8
 8003d72:	2b08      	cmp	r3, #8
 8003d74:	d116      	bne.n	8003da4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003d76:	2300      	movs	r3, #0
 8003d78:	617b      	str	r3, [r7, #20]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	617b      	str	r3, [r7, #20]
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	617b      	str	r3, [r7, #20]
 8003d8a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d8c:	68f8      	ldr	r0, [r7, #12]
 8003d8e:	f000 f81d 	bl	8003dcc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2208      	movs	r2, #8
 8003d96:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	e00f      	b.n	8003dc4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	4013      	ands	r3, r2
 8003dae:	68ba      	ldr	r2, [r7, #8]
 8003db0:	429a      	cmp	r2, r3
 8003db2:	bf0c      	ite	eq
 8003db4:	2301      	moveq	r3, #1
 8003db6:	2300      	movne	r3, #0
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	461a      	mov	r2, r3
 8003dbc:	79fb      	ldrb	r3, [r7, #7]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d0b4      	beq.n	8003d2c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003dc2:	2300      	movs	r3, #0
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3718      	adds	r7, #24
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b095      	sub	sp, #84	; 0x54
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	330c      	adds	r3, #12
 8003dda:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ddc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003dde:	e853 3f00 	ldrex	r3, [r3]
 8003de2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003dea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	330c      	adds	r3, #12
 8003df2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003df4:	643a      	str	r2, [r7, #64]	; 0x40
 8003df6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003dfa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003dfc:	e841 2300 	strex	r3, r2, [r1]
 8003e00:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003e02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1e5      	bne.n	8003dd4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	3314      	adds	r3, #20
 8003e0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e10:	6a3b      	ldr	r3, [r7, #32]
 8003e12:	e853 3f00 	ldrex	r3, [r3]
 8003e16:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	f023 0301 	bic.w	r3, r3, #1
 8003e1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	3314      	adds	r3, #20
 8003e26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003e28:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003e2a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e30:	e841 2300 	strex	r3, r2, [r1]
 8003e34:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d1e5      	bne.n	8003e08 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d119      	bne.n	8003e78 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	330c      	adds	r3, #12
 8003e4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	e853 3f00 	ldrex	r3, [r3]
 8003e52:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	f023 0310 	bic.w	r3, r3, #16
 8003e5a:	647b      	str	r3, [r7, #68]	; 0x44
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	330c      	adds	r3, #12
 8003e62:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003e64:	61ba      	str	r2, [r7, #24]
 8003e66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e68:	6979      	ldr	r1, [r7, #20]
 8003e6a:	69ba      	ldr	r2, [r7, #24]
 8003e6c:	e841 2300 	strex	r3, r2, [r1]
 8003e70:	613b      	str	r3, [r7, #16]
   return(result);
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d1e5      	bne.n	8003e44 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003e86:	bf00      	nop
 8003e88:	3754      	adds	r7, #84	; 0x54
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr
	...

08003e94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e98:	b0c0      	sub	sp, #256	; 0x100
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eb0:	68d9      	ldr	r1, [r3, #12]
 8003eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	ea40 0301 	orr.w	r3, r0, r1
 8003ebc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003ebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec2:	689a      	ldr	r2, [r3, #8]
 8003ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec8:	691b      	ldr	r3, [r3, #16]
 8003eca:	431a      	orrs	r2, r3
 8003ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ed0:	695b      	ldr	r3, [r3, #20]
 8003ed2:	431a      	orrs	r2, r3
 8003ed4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ed8:	69db      	ldr	r3, [r3, #28]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003eec:	f021 010c 	bic.w	r1, r1, #12
 8003ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003efa:	430b      	orrs	r3, r1
 8003efc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003efe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003f0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f0e:	6999      	ldr	r1, [r3, #24]
 8003f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	ea40 0301 	orr.w	r3, r0, r1
 8003f1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	4b8f      	ldr	r3, [pc, #572]	; (8004160 <UART_SetConfig+0x2cc>)
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d005      	beq.n	8003f34 <UART_SetConfig+0xa0>
 8003f28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	4b8d      	ldr	r3, [pc, #564]	; (8004164 <UART_SetConfig+0x2d0>)
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d104      	bne.n	8003f3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f34:	f7fe fcce 	bl	80028d4 <HAL_RCC_GetPCLK2Freq>
 8003f38:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003f3c:	e003      	b.n	8003f46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f3e:	f7fe fcb5 	bl	80028ac <HAL_RCC_GetPCLK1Freq>
 8003f42:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f4a:	69db      	ldr	r3, [r3, #28]
 8003f4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f50:	f040 810c 	bne.w	800416c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f58:	2200      	movs	r2, #0
 8003f5a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003f5e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003f62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003f66:	4622      	mov	r2, r4
 8003f68:	462b      	mov	r3, r5
 8003f6a:	1891      	adds	r1, r2, r2
 8003f6c:	65b9      	str	r1, [r7, #88]	; 0x58
 8003f6e:	415b      	adcs	r3, r3
 8003f70:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003f76:	4621      	mov	r1, r4
 8003f78:	eb12 0801 	adds.w	r8, r2, r1
 8003f7c:	4629      	mov	r1, r5
 8003f7e:	eb43 0901 	adc.w	r9, r3, r1
 8003f82:	f04f 0200 	mov.w	r2, #0
 8003f86:	f04f 0300 	mov.w	r3, #0
 8003f8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f96:	4690      	mov	r8, r2
 8003f98:	4699      	mov	r9, r3
 8003f9a:	4623      	mov	r3, r4
 8003f9c:	eb18 0303 	adds.w	r3, r8, r3
 8003fa0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003fa4:	462b      	mov	r3, r5
 8003fa6:	eb49 0303 	adc.w	r3, r9, r3
 8003faa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003fae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003fba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003fbe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	18db      	adds	r3, r3, r3
 8003fc6:	653b      	str	r3, [r7, #80]	; 0x50
 8003fc8:	4613      	mov	r3, r2
 8003fca:	eb42 0303 	adc.w	r3, r2, r3
 8003fce:	657b      	str	r3, [r7, #84]	; 0x54
 8003fd0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003fd4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003fd8:	f7fc fe66 	bl	8000ca8 <__aeabi_uldivmod>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	460b      	mov	r3, r1
 8003fe0:	4b61      	ldr	r3, [pc, #388]	; (8004168 <UART_SetConfig+0x2d4>)
 8003fe2:	fba3 2302 	umull	r2, r3, r3, r2
 8003fe6:	095b      	lsrs	r3, r3, #5
 8003fe8:	011c      	lsls	r4, r3, #4
 8003fea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003ff4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003ff8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003ffc:	4642      	mov	r2, r8
 8003ffe:	464b      	mov	r3, r9
 8004000:	1891      	adds	r1, r2, r2
 8004002:	64b9      	str	r1, [r7, #72]	; 0x48
 8004004:	415b      	adcs	r3, r3
 8004006:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004008:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800400c:	4641      	mov	r1, r8
 800400e:	eb12 0a01 	adds.w	sl, r2, r1
 8004012:	4649      	mov	r1, r9
 8004014:	eb43 0b01 	adc.w	fp, r3, r1
 8004018:	f04f 0200 	mov.w	r2, #0
 800401c:	f04f 0300 	mov.w	r3, #0
 8004020:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004024:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004028:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800402c:	4692      	mov	sl, r2
 800402e:	469b      	mov	fp, r3
 8004030:	4643      	mov	r3, r8
 8004032:	eb1a 0303 	adds.w	r3, sl, r3
 8004036:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800403a:	464b      	mov	r3, r9
 800403c:	eb4b 0303 	adc.w	r3, fp, r3
 8004040:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004050:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004054:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004058:	460b      	mov	r3, r1
 800405a:	18db      	adds	r3, r3, r3
 800405c:	643b      	str	r3, [r7, #64]	; 0x40
 800405e:	4613      	mov	r3, r2
 8004060:	eb42 0303 	adc.w	r3, r2, r3
 8004064:	647b      	str	r3, [r7, #68]	; 0x44
 8004066:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800406a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800406e:	f7fc fe1b 	bl	8000ca8 <__aeabi_uldivmod>
 8004072:	4602      	mov	r2, r0
 8004074:	460b      	mov	r3, r1
 8004076:	4611      	mov	r1, r2
 8004078:	4b3b      	ldr	r3, [pc, #236]	; (8004168 <UART_SetConfig+0x2d4>)
 800407a:	fba3 2301 	umull	r2, r3, r3, r1
 800407e:	095b      	lsrs	r3, r3, #5
 8004080:	2264      	movs	r2, #100	; 0x64
 8004082:	fb02 f303 	mul.w	r3, r2, r3
 8004086:	1acb      	subs	r3, r1, r3
 8004088:	00db      	lsls	r3, r3, #3
 800408a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800408e:	4b36      	ldr	r3, [pc, #216]	; (8004168 <UART_SetConfig+0x2d4>)
 8004090:	fba3 2302 	umull	r2, r3, r3, r2
 8004094:	095b      	lsrs	r3, r3, #5
 8004096:	005b      	lsls	r3, r3, #1
 8004098:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800409c:	441c      	add	r4, r3
 800409e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040a2:	2200      	movs	r2, #0
 80040a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80040a8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80040ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80040b0:	4642      	mov	r2, r8
 80040b2:	464b      	mov	r3, r9
 80040b4:	1891      	adds	r1, r2, r2
 80040b6:	63b9      	str	r1, [r7, #56]	; 0x38
 80040b8:	415b      	adcs	r3, r3
 80040ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80040c0:	4641      	mov	r1, r8
 80040c2:	1851      	adds	r1, r2, r1
 80040c4:	6339      	str	r1, [r7, #48]	; 0x30
 80040c6:	4649      	mov	r1, r9
 80040c8:	414b      	adcs	r3, r1
 80040ca:	637b      	str	r3, [r7, #52]	; 0x34
 80040cc:	f04f 0200 	mov.w	r2, #0
 80040d0:	f04f 0300 	mov.w	r3, #0
 80040d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80040d8:	4659      	mov	r1, fp
 80040da:	00cb      	lsls	r3, r1, #3
 80040dc:	4651      	mov	r1, sl
 80040de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040e2:	4651      	mov	r1, sl
 80040e4:	00ca      	lsls	r2, r1, #3
 80040e6:	4610      	mov	r0, r2
 80040e8:	4619      	mov	r1, r3
 80040ea:	4603      	mov	r3, r0
 80040ec:	4642      	mov	r2, r8
 80040ee:	189b      	adds	r3, r3, r2
 80040f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80040f4:	464b      	mov	r3, r9
 80040f6:	460a      	mov	r2, r1
 80040f8:	eb42 0303 	adc.w	r3, r2, r3
 80040fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800410c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004110:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004114:	460b      	mov	r3, r1
 8004116:	18db      	adds	r3, r3, r3
 8004118:	62bb      	str	r3, [r7, #40]	; 0x28
 800411a:	4613      	mov	r3, r2
 800411c:	eb42 0303 	adc.w	r3, r2, r3
 8004120:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004122:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004126:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800412a:	f7fc fdbd 	bl	8000ca8 <__aeabi_uldivmod>
 800412e:	4602      	mov	r2, r0
 8004130:	460b      	mov	r3, r1
 8004132:	4b0d      	ldr	r3, [pc, #52]	; (8004168 <UART_SetConfig+0x2d4>)
 8004134:	fba3 1302 	umull	r1, r3, r3, r2
 8004138:	095b      	lsrs	r3, r3, #5
 800413a:	2164      	movs	r1, #100	; 0x64
 800413c:	fb01 f303 	mul.w	r3, r1, r3
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	00db      	lsls	r3, r3, #3
 8004144:	3332      	adds	r3, #50	; 0x32
 8004146:	4a08      	ldr	r2, [pc, #32]	; (8004168 <UART_SetConfig+0x2d4>)
 8004148:	fba2 2303 	umull	r2, r3, r2, r3
 800414c:	095b      	lsrs	r3, r3, #5
 800414e:	f003 0207 	and.w	r2, r3, #7
 8004152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4422      	add	r2, r4
 800415a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800415c:	e106      	b.n	800436c <UART_SetConfig+0x4d8>
 800415e:	bf00      	nop
 8004160:	40011000 	.word	0x40011000
 8004164:	40011400 	.word	0x40011400
 8004168:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800416c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004170:	2200      	movs	r2, #0
 8004172:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004176:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800417a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800417e:	4642      	mov	r2, r8
 8004180:	464b      	mov	r3, r9
 8004182:	1891      	adds	r1, r2, r2
 8004184:	6239      	str	r1, [r7, #32]
 8004186:	415b      	adcs	r3, r3
 8004188:	627b      	str	r3, [r7, #36]	; 0x24
 800418a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800418e:	4641      	mov	r1, r8
 8004190:	1854      	adds	r4, r2, r1
 8004192:	4649      	mov	r1, r9
 8004194:	eb43 0501 	adc.w	r5, r3, r1
 8004198:	f04f 0200 	mov.w	r2, #0
 800419c:	f04f 0300 	mov.w	r3, #0
 80041a0:	00eb      	lsls	r3, r5, #3
 80041a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041a6:	00e2      	lsls	r2, r4, #3
 80041a8:	4614      	mov	r4, r2
 80041aa:	461d      	mov	r5, r3
 80041ac:	4643      	mov	r3, r8
 80041ae:	18e3      	adds	r3, r4, r3
 80041b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80041b4:	464b      	mov	r3, r9
 80041b6:	eb45 0303 	adc.w	r3, r5, r3
 80041ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80041be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	2200      	movs	r2, #0
 80041c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80041ca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80041ce:	f04f 0200 	mov.w	r2, #0
 80041d2:	f04f 0300 	mov.w	r3, #0
 80041d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80041da:	4629      	mov	r1, r5
 80041dc:	008b      	lsls	r3, r1, #2
 80041de:	4621      	mov	r1, r4
 80041e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041e4:	4621      	mov	r1, r4
 80041e6:	008a      	lsls	r2, r1, #2
 80041e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80041ec:	f7fc fd5c 	bl	8000ca8 <__aeabi_uldivmod>
 80041f0:	4602      	mov	r2, r0
 80041f2:	460b      	mov	r3, r1
 80041f4:	4b60      	ldr	r3, [pc, #384]	; (8004378 <UART_SetConfig+0x4e4>)
 80041f6:	fba3 2302 	umull	r2, r3, r3, r2
 80041fa:	095b      	lsrs	r3, r3, #5
 80041fc:	011c      	lsls	r4, r3, #4
 80041fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004202:	2200      	movs	r2, #0
 8004204:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004208:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800420c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004210:	4642      	mov	r2, r8
 8004212:	464b      	mov	r3, r9
 8004214:	1891      	adds	r1, r2, r2
 8004216:	61b9      	str	r1, [r7, #24]
 8004218:	415b      	adcs	r3, r3
 800421a:	61fb      	str	r3, [r7, #28]
 800421c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004220:	4641      	mov	r1, r8
 8004222:	1851      	adds	r1, r2, r1
 8004224:	6139      	str	r1, [r7, #16]
 8004226:	4649      	mov	r1, r9
 8004228:	414b      	adcs	r3, r1
 800422a:	617b      	str	r3, [r7, #20]
 800422c:	f04f 0200 	mov.w	r2, #0
 8004230:	f04f 0300 	mov.w	r3, #0
 8004234:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004238:	4659      	mov	r1, fp
 800423a:	00cb      	lsls	r3, r1, #3
 800423c:	4651      	mov	r1, sl
 800423e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004242:	4651      	mov	r1, sl
 8004244:	00ca      	lsls	r2, r1, #3
 8004246:	4610      	mov	r0, r2
 8004248:	4619      	mov	r1, r3
 800424a:	4603      	mov	r3, r0
 800424c:	4642      	mov	r2, r8
 800424e:	189b      	adds	r3, r3, r2
 8004250:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004254:	464b      	mov	r3, r9
 8004256:	460a      	mov	r2, r1
 8004258:	eb42 0303 	adc.w	r3, r2, r3
 800425c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	2200      	movs	r2, #0
 8004268:	67bb      	str	r3, [r7, #120]	; 0x78
 800426a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800426c:	f04f 0200 	mov.w	r2, #0
 8004270:	f04f 0300 	mov.w	r3, #0
 8004274:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004278:	4649      	mov	r1, r9
 800427a:	008b      	lsls	r3, r1, #2
 800427c:	4641      	mov	r1, r8
 800427e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004282:	4641      	mov	r1, r8
 8004284:	008a      	lsls	r2, r1, #2
 8004286:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800428a:	f7fc fd0d 	bl	8000ca8 <__aeabi_uldivmod>
 800428e:	4602      	mov	r2, r0
 8004290:	460b      	mov	r3, r1
 8004292:	4611      	mov	r1, r2
 8004294:	4b38      	ldr	r3, [pc, #224]	; (8004378 <UART_SetConfig+0x4e4>)
 8004296:	fba3 2301 	umull	r2, r3, r3, r1
 800429a:	095b      	lsrs	r3, r3, #5
 800429c:	2264      	movs	r2, #100	; 0x64
 800429e:	fb02 f303 	mul.w	r3, r2, r3
 80042a2:	1acb      	subs	r3, r1, r3
 80042a4:	011b      	lsls	r3, r3, #4
 80042a6:	3332      	adds	r3, #50	; 0x32
 80042a8:	4a33      	ldr	r2, [pc, #204]	; (8004378 <UART_SetConfig+0x4e4>)
 80042aa:	fba2 2303 	umull	r2, r3, r2, r3
 80042ae:	095b      	lsrs	r3, r3, #5
 80042b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042b4:	441c      	add	r4, r3
 80042b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80042ba:	2200      	movs	r2, #0
 80042bc:	673b      	str	r3, [r7, #112]	; 0x70
 80042be:	677a      	str	r2, [r7, #116]	; 0x74
 80042c0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80042c4:	4642      	mov	r2, r8
 80042c6:	464b      	mov	r3, r9
 80042c8:	1891      	adds	r1, r2, r2
 80042ca:	60b9      	str	r1, [r7, #8]
 80042cc:	415b      	adcs	r3, r3
 80042ce:	60fb      	str	r3, [r7, #12]
 80042d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80042d4:	4641      	mov	r1, r8
 80042d6:	1851      	adds	r1, r2, r1
 80042d8:	6039      	str	r1, [r7, #0]
 80042da:	4649      	mov	r1, r9
 80042dc:	414b      	adcs	r3, r1
 80042de:	607b      	str	r3, [r7, #4]
 80042e0:	f04f 0200 	mov.w	r2, #0
 80042e4:	f04f 0300 	mov.w	r3, #0
 80042e8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80042ec:	4659      	mov	r1, fp
 80042ee:	00cb      	lsls	r3, r1, #3
 80042f0:	4651      	mov	r1, sl
 80042f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042f6:	4651      	mov	r1, sl
 80042f8:	00ca      	lsls	r2, r1, #3
 80042fa:	4610      	mov	r0, r2
 80042fc:	4619      	mov	r1, r3
 80042fe:	4603      	mov	r3, r0
 8004300:	4642      	mov	r2, r8
 8004302:	189b      	adds	r3, r3, r2
 8004304:	66bb      	str	r3, [r7, #104]	; 0x68
 8004306:	464b      	mov	r3, r9
 8004308:	460a      	mov	r2, r1
 800430a:	eb42 0303 	adc.w	r3, r2, r3
 800430e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004310:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	663b      	str	r3, [r7, #96]	; 0x60
 800431a:	667a      	str	r2, [r7, #100]	; 0x64
 800431c:	f04f 0200 	mov.w	r2, #0
 8004320:	f04f 0300 	mov.w	r3, #0
 8004324:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004328:	4649      	mov	r1, r9
 800432a:	008b      	lsls	r3, r1, #2
 800432c:	4641      	mov	r1, r8
 800432e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004332:	4641      	mov	r1, r8
 8004334:	008a      	lsls	r2, r1, #2
 8004336:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800433a:	f7fc fcb5 	bl	8000ca8 <__aeabi_uldivmod>
 800433e:	4602      	mov	r2, r0
 8004340:	460b      	mov	r3, r1
 8004342:	4b0d      	ldr	r3, [pc, #52]	; (8004378 <UART_SetConfig+0x4e4>)
 8004344:	fba3 1302 	umull	r1, r3, r3, r2
 8004348:	095b      	lsrs	r3, r3, #5
 800434a:	2164      	movs	r1, #100	; 0x64
 800434c:	fb01 f303 	mul.w	r3, r1, r3
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	3332      	adds	r3, #50	; 0x32
 8004356:	4a08      	ldr	r2, [pc, #32]	; (8004378 <UART_SetConfig+0x4e4>)
 8004358:	fba2 2303 	umull	r2, r3, r2, r3
 800435c:	095b      	lsrs	r3, r3, #5
 800435e:	f003 020f 	and.w	r2, r3, #15
 8004362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4422      	add	r2, r4
 800436a:	609a      	str	r2, [r3, #8]
}
 800436c:	bf00      	nop
 800436e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004372:	46bd      	mov	sp, r7
 8004374:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004378:	51eb851f 	.word	0x51eb851f

0800437c <__cvt>:
 800437c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004380:	ec55 4b10 	vmov	r4, r5, d0
 8004384:	2d00      	cmp	r5, #0
 8004386:	460e      	mov	r6, r1
 8004388:	4619      	mov	r1, r3
 800438a:	462b      	mov	r3, r5
 800438c:	bfbb      	ittet	lt
 800438e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004392:	461d      	movlt	r5, r3
 8004394:	2300      	movge	r3, #0
 8004396:	232d      	movlt	r3, #45	; 0x2d
 8004398:	700b      	strb	r3, [r1, #0]
 800439a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800439c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80043a0:	4691      	mov	r9, r2
 80043a2:	f023 0820 	bic.w	r8, r3, #32
 80043a6:	bfbc      	itt	lt
 80043a8:	4622      	movlt	r2, r4
 80043aa:	4614      	movlt	r4, r2
 80043ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80043b0:	d005      	beq.n	80043be <__cvt+0x42>
 80043b2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80043b6:	d100      	bne.n	80043ba <__cvt+0x3e>
 80043b8:	3601      	adds	r6, #1
 80043ba:	2102      	movs	r1, #2
 80043bc:	e000      	b.n	80043c0 <__cvt+0x44>
 80043be:	2103      	movs	r1, #3
 80043c0:	ab03      	add	r3, sp, #12
 80043c2:	9301      	str	r3, [sp, #4]
 80043c4:	ab02      	add	r3, sp, #8
 80043c6:	9300      	str	r3, [sp, #0]
 80043c8:	ec45 4b10 	vmov	d0, r4, r5
 80043cc:	4653      	mov	r3, sl
 80043ce:	4632      	mov	r2, r6
 80043d0:	f001 f87e 	bl	80054d0 <_dtoa_r>
 80043d4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80043d8:	4607      	mov	r7, r0
 80043da:	d102      	bne.n	80043e2 <__cvt+0x66>
 80043dc:	f019 0f01 	tst.w	r9, #1
 80043e0:	d022      	beq.n	8004428 <__cvt+0xac>
 80043e2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80043e6:	eb07 0906 	add.w	r9, r7, r6
 80043ea:	d110      	bne.n	800440e <__cvt+0x92>
 80043ec:	783b      	ldrb	r3, [r7, #0]
 80043ee:	2b30      	cmp	r3, #48	; 0x30
 80043f0:	d10a      	bne.n	8004408 <__cvt+0x8c>
 80043f2:	2200      	movs	r2, #0
 80043f4:	2300      	movs	r3, #0
 80043f6:	4620      	mov	r0, r4
 80043f8:	4629      	mov	r1, r5
 80043fa:	f7fc fb75 	bl	8000ae8 <__aeabi_dcmpeq>
 80043fe:	b918      	cbnz	r0, 8004408 <__cvt+0x8c>
 8004400:	f1c6 0601 	rsb	r6, r6, #1
 8004404:	f8ca 6000 	str.w	r6, [sl]
 8004408:	f8da 3000 	ldr.w	r3, [sl]
 800440c:	4499      	add	r9, r3
 800440e:	2200      	movs	r2, #0
 8004410:	2300      	movs	r3, #0
 8004412:	4620      	mov	r0, r4
 8004414:	4629      	mov	r1, r5
 8004416:	f7fc fb67 	bl	8000ae8 <__aeabi_dcmpeq>
 800441a:	b108      	cbz	r0, 8004420 <__cvt+0xa4>
 800441c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004420:	2230      	movs	r2, #48	; 0x30
 8004422:	9b03      	ldr	r3, [sp, #12]
 8004424:	454b      	cmp	r3, r9
 8004426:	d307      	bcc.n	8004438 <__cvt+0xbc>
 8004428:	9b03      	ldr	r3, [sp, #12]
 800442a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800442c:	1bdb      	subs	r3, r3, r7
 800442e:	4638      	mov	r0, r7
 8004430:	6013      	str	r3, [r2, #0]
 8004432:	b004      	add	sp, #16
 8004434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004438:	1c59      	adds	r1, r3, #1
 800443a:	9103      	str	r1, [sp, #12]
 800443c:	701a      	strb	r2, [r3, #0]
 800443e:	e7f0      	b.n	8004422 <__cvt+0xa6>

08004440 <__exponent>:
 8004440:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004442:	4603      	mov	r3, r0
 8004444:	2900      	cmp	r1, #0
 8004446:	bfb8      	it	lt
 8004448:	4249      	neglt	r1, r1
 800444a:	f803 2b02 	strb.w	r2, [r3], #2
 800444e:	bfb4      	ite	lt
 8004450:	222d      	movlt	r2, #45	; 0x2d
 8004452:	222b      	movge	r2, #43	; 0x2b
 8004454:	2909      	cmp	r1, #9
 8004456:	7042      	strb	r2, [r0, #1]
 8004458:	dd2a      	ble.n	80044b0 <__exponent+0x70>
 800445a:	f10d 0207 	add.w	r2, sp, #7
 800445e:	4617      	mov	r7, r2
 8004460:	260a      	movs	r6, #10
 8004462:	4694      	mov	ip, r2
 8004464:	fb91 f5f6 	sdiv	r5, r1, r6
 8004468:	fb06 1415 	mls	r4, r6, r5, r1
 800446c:	3430      	adds	r4, #48	; 0x30
 800446e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8004472:	460c      	mov	r4, r1
 8004474:	2c63      	cmp	r4, #99	; 0x63
 8004476:	f102 32ff 	add.w	r2, r2, #4294967295
 800447a:	4629      	mov	r1, r5
 800447c:	dcf1      	bgt.n	8004462 <__exponent+0x22>
 800447e:	3130      	adds	r1, #48	; 0x30
 8004480:	f1ac 0402 	sub.w	r4, ip, #2
 8004484:	f802 1c01 	strb.w	r1, [r2, #-1]
 8004488:	1c41      	adds	r1, r0, #1
 800448a:	4622      	mov	r2, r4
 800448c:	42ba      	cmp	r2, r7
 800448e:	d30a      	bcc.n	80044a6 <__exponent+0x66>
 8004490:	f10d 0209 	add.w	r2, sp, #9
 8004494:	eba2 020c 	sub.w	r2, r2, ip
 8004498:	42bc      	cmp	r4, r7
 800449a:	bf88      	it	hi
 800449c:	2200      	movhi	r2, #0
 800449e:	4413      	add	r3, r2
 80044a0:	1a18      	subs	r0, r3, r0
 80044a2:	b003      	add	sp, #12
 80044a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044a6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80044aa:	f801 5f01 	strb.w	r5, [r1, #1]!
 80044ae:	e7ed      	b.n	800448c <__exponent+0x4c>
 80044b0:	2330      	movs	r3, #48	; 0x30
 80044b2:	3130      	adds	r1, #48	; 0x30
 80044b4:	7083      	strb	r3, [r0, #2]
 80044b6:	70c1      	strb	r1, [r0, #3]
 80044b8:	1d03      	adds	r3, r0, #4
 80044ba:	e7f1      	b.n	80044a0 <__exponent+0x60>

080044bc <_printf_float>:
 80044bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044c0:	ed2d 8b02 	vpush	{d8}
 80044c4:	b08d      	sub	sp, #52	; 0x34
 80044c6:	460c      	mov	r4, r1
 80044c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80044cc:	4616      	mov	r6, r2
 80044ce:	461f      	mov	r7, r3
 80044d0:	4605      	mov	r5, r0
 80044d2:	f000 fef7 	bl	80052c4 <_localeconv_r>
 80044d6:	f8d0 a000 	ldr.w	sl, [r0]
 80044da:	4650      	mov	r0, sl
 80044dc:	f7fb fed8 	bl	8000290 <strlen>
 80044e0:	2300      	movs	r3, #0
 80044e2:	930a      	str	r3, [sp, #40]	; 0x28
 80044e4:	6823      	ldr	r3, [r4, #0]
 80044e6:	9305      	str	r3, [sp, #20]
 80044e8:	f8d8 3000 	ldr.w	r3, [r8]
 80044ec:	f894 b018 	ldrb.w	fp, [r4, #24]
 80044f0:	3307      	adds	r3, #7
 80044f2:	f023 0307 	bic.w	r3, r3, #7
 80044f6:	f103 0208 	add.w	r2, r3, #8
 80044fa:	f8c8 2000 	str.w	r2, [r8]
 80044fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004502:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004506:	9307      	str	r3, [sp, #28]
 8004508:	f8cd 8018 	str.w	r8, [sp, #24]
 800450c:	ee08 0a10 	vmov	s16, r0
 8004510:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8004514:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004518:	4b9e      	ldr	r3, [pc, #632]	; (8004794 <_printf_float+0x2d8>)
 800451a:	f04f 32ff 	mov.w	r2, #4294967295
 800451e:	f7fc fb15 	bl	8000b4c <__aeabi_dcmpun>
 8004522:	bb88      	cbnz	r0, 8004588 <_printf_float+0xcc>
 8004524:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004528:	4b9a      	ldr	r3, [pc, #616]	; (8004794 <_printf_float+0x2d8>)
 800452a:	f04f 32ff 	mov.w	r2, #4294967295
 800452e:	f7fc faef 	bl	8000b10 <__aeabi_dcmple>
 8004532:	bb48      	cbnz	r0, 8004588 <_printf_float+0xcc>
 8004534:	2200      	movs	r2, #0
 8004536:	2300      	movs	r3, #0
 8004538:	4640      	mov	r0, r8
 800453a:	4649      	mov	r1, r9
 800453c:	f7fc fade 	bl	8000afc <__aeabi_dcmplt>
 8004540:	b110      	cbz	r0, 8004548 <_printf_float+0x8c>
 8004542:	232d      	movs	r3, #45	; 0x2d
 8004544:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004548:	4a93      	ldr	r2, [pc, #588]	; (8004798 <_printf_float+0x2dc>)
 800454a:	4b94      	ldr	r3, [pc, #592]	; (800479c <_printf_float+0x2e0>)
 800454c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004550:	bf94      	ite	ls
 8004552:	4690      	movls	r8, r2
 8004554:	4698      	movhi	r8, r3
 8004556:	2303      	movs	r3, #3
 8004558:	6123      	str	r3, [r4, #16]
 800455a:	9b05      	ldr	r3, [sp, #20]
 800455c:	f023 0304 	bic.w	r3, r3, #4
 8004560:	6023      	str	r3, [r4, #0]
 8004562:	f04f 0900 	mov.w	r9, #0
 8004566:	9700      	str	r7, [sp, #0]
 8004568:	4633      	mov	r3, r6
 800456a:	aa0b      	add	r2, sp, #44	; 0x2c
 800456c:	4621      	mov	r1, r4
 800456e:	4628      	mov	r0, r5
 8004570:	f000 f9da 	bl	8004928 <_printf_common>
 8004574:	3001      	adds	r0, #1
 8004576:	f040 8090 	bne.w	800469a <_printf_float+0x1de>
 800457a:	f04f 30ff 	mov.w	r0, #4294967295
 800457e:	b00d      	add	sp, #52	; 0x34
 8004580:	ecbd 8b02 	vpop	{d8}
 8004584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004588:	4642      	mov	r2, r8
 800458a:	464b      	mov	r3, r9
 800458c:	4640      	mov	r0, r8
 800458e:	4649      	mov	r1, r9
 8004590:	f7fc fadc 	bl	8000b4c <__aeabi_dcmpun>
 8004594:	b140      	cbz	r0, 80045a8 <_printf_float+0xec>
 8004596:	464b      	mov	r3, r9
 8004598:	2b00      	cmp	r3, #0
 800459a:	bfbc      	itt	lt
 800459c:	232d      	movlt	r3, #45	; 0x2d
 800459e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80045a2:	4a7f      	ldr	r2, [pc, #508]	; (80047a0 <_printf_float+0x2e4>)
 80045a4:	4b7f      	ldr	r3, [pc, #508]	; (80047a4 <_printf_float+0x2e8>)
 80045a6:	e7d1      	b.n	800454c <_printf_float+0x90>
 80045a8:	6863      	ldr	r3, [r4, #4]
 80045aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80045ae:	9206      	str	r2, [sp, #24]
 80045b0:	1c5a      	adds	r2, r3, #1
 80045b2:	d13f      	bne.n	8004634 <_printf_float+0x178>
 80045b4:	2306      	movs	r3, #6
 80045b6:	6063      	str	r3, [r4, #4]
 80045b8:	9b05      	ldr	r3, [sp, #20]
 80045ba:	6861      	ldr	r1, [r4, #4]
 80045bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80045c0:	2300      	movs	r3, #0
 80045c2:	9303      	str	r3, [sp, #12]
 80045c4:	ab0a      	add	r3, sp, #40	; 0x28
 80045c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80045ca:	ab09      	add	r3, sp, #36	; 0x24
 80045cc:	ec49 8b10 	vmov	d0, r8, r9
 80045d0:	9300      	str	r3, [sp, #0]
 80045d2:	6022      	str	r2, [r4, #0]
 80045d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80045d8:	4628      	mov	r0, r5
 80045da:	f7ff fecf 	bl	800437c <__cvt>
 80045de:	9b06      	ldr	r3, [sp, #24]
 80045e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80045e2:	2b47      	cmp	r3, #71	; 0x47
 80045e4:	4680      	mov	r8, r0
 80045e6:	d108      	bne.n	80045fa <_printf_float+0x13e>
 80045e8:	1cc8      	adds	r0, r1, #3
 80045ea:	db02      	blt.n	80045f2 <_printf_float+0x136>
 80045ec:	6863      	ldr	r3, [r4, #4]
 80045ee:	4299      	cmp	r1, r3
 80045f0:	dd41      	ble.n	8004676 <_printf_float+0x1ba>
 80045f2:	f1ab 0302 	sub.w	r3, fp, #2
 80045f6:	fa5f fb83 	uxtb.w	fp, r3
 80045fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80045fe:	d820      	bhi.n	8004642 <_printf_float+0x186>
 8004600:	3901      	subs	r1, #1
 8004602:	465a      	mov	r2, fp
 8004604:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004608:	9109      	str	r1, [sp, #36]	; 0x24
 800460a:	f7ff ff19 	bl	8004440 <__exponent>
 800460e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004610:	1813      	adds	r3, r2, r0
 8004612:	2a01      	cmp	r2, #1
 8004614:	4681      	mov	r9, r0
 8004616:	6123      	str	r3, [r4, #16]
 8004618:	dc02      	bgt.n	8004620 <_printf_float+0x164>
 800461a:	6822      	ldr	r2, [r4, #0]
 800461c:	07d2      	lsls	r2, r2, #31
 800461e:	d501      	bpl.n	8004624 <_printf_float+0x168>
 8004620:	3301      	adds	r3, #1
 8004622:	6123      	str	r3, [r4, #16]
 8004624:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004628:	2b00      	cmp	r3, #0
 800462a:	d09c      	beq.n	8004566 <_printf_float+0xaa>
 800462c:	232d      	movs	r3, #45	; 0x2d
 800462e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004632:	e798      	b.n	8004566 <_printf_float+0xaa>
 8004634:	9a06      	ldr	r2, [sp, #24]
 8004636:	2a47      	cmp	r2, #71	; 0x47
 8004638:	d1be      	bne.n	80045b8 <_printf_float+0xfc>
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1bc      	bne.n	80045b8 <_printf_float+0xfc>
 800463e:	2301      	movs	r3, #1
 8004640:	e7b9      	b.n	80045b6 <_printf_float+0xfa>
 8004642:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004646:	d118      	bne.n	800467a <_printf_float+0x1be>
 8004648:	2900      	cmp	r1, #0
 800464a:	6863      	ldr	r3, [r4, #4]
 800464c:	dd0b      	ble.n	8004666 <_printf_float+0x1aa>
 800464e:	6121      	str	r1, [r4, #16]
 8004650:	b913      	cbnz	r3, 8004658 <_printf_float+0x19c>
 8004652:	6822      	ldr	r2, [r4, #0]
 8004654:	07d0      	lsls	r0, r2, #31
 8004656:	d502      	bpl.n	800465e <_printf_float+0x1a2>
 8004658:	3301      	adds	r3, #1
 800465a:	440b      	add	r3, r1
 800465c:	6123      	str	r3, [r4, #16]
 800465e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004660:	f04f 0900 	mov.w	r9, #0
 8004664:	e7de      	b.n	8004624 <_printf_float+0x168>
 8004666:	b913      	cbnz	r3, 800466e <_printf_float+0x1b2>
 8004668:	6822      	ldr	r2, [r4, #0]
 800466a:	07d2      	lsls	r2, r2, #31
 800466c:	d501      	bpl.n	8004672 <_printf_float+0x1b6>
 800466e:	3302      	adds	r3, #2
 8004670:	e7f4      	b.n	800465c <_printf_float+0x1a0>
 8004672:	2301      	movs	r3, #1
 8004674:	e7f2      	b.n	800465c <_printf_float+0x1a0>
 8004676:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800467a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800467c:	4299      	cmp	r1, r3
 800467e:	db05      	blt.n	800468c <_printf_float+0x1d0>
 8004680:	6823      	ldr	r3, [r4, #0]
 8004682:	6121      	str	r1, [r4, #16]
 8004684:	07d8      	lsls	r0, r3, #31
 8004686:	d5ea      	bpl.n	800465e <_printf_float+0x1a2>
 8004688:	1c4b      	adds	r3, r1, #1
 800468a:	e7e7      	b.n	800465c <_printf_float+0x1a0>
 800468c:	2900      	cmp	r1, #0
 800468e:	bfd4      	ite	le
 8004690:	f1c1 0202 	rsble	r2, r1, #2
 8004694:	2201      	movgt	r2, #1
 8004696:	4413      	add	r3, r2
 8004698:	e7e0      	b.n	800465c <_printf_float+0x1a0>
 800469a:	6823      	ldr	r3, [r4, #0]
 800469c:	055a      	lsls	r2, r3, #21
 800469e:	d407      	bmi.n	80046b0 <_printf_float+0x1f4>
 80046a0:	6923      	ldr	r3, [r4, #16]
 80046a2:	4642      	mov	r2, r8
 80046a4:	4631      	mov	r1, r6
 80046a6:	4628      	mov	r0, r5
 80046a8:	47b8      	blx	r7
 80046aa:	3001      	adds	r0, #1
 80046ac:	d12c      	bne.n	8004708 <_printf_float+0x24c>
 80046ae:	e764      	b.n	800457a <_printf_float+0xbe>
 80046b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80046b4:	f240 80e0 	bls.w	8004878 <_printf_float+0x3bc>
 80046b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80046bc:	2200      	movs	r2, #0
 80046be:	2300      	movs	r3, #0
 80046c0:	f7fc fa12 	bl	8000ae8 <__aeabi_dcmpeq>
 80046c4:	2800      	cmp	r0, #0
 80046c6:	d034      	beq.n	8004732 <_printf_float+0x276>
 80046c8:	4a37      	ldr	r2, [pc, #220]	; (80047a8 <_printf_float+0x2ec>)
 80046ca:	2301      	movs	r3, #1
 80046cc:	4631      	mov	r1, r6
 80046ce:	4628      	mov	r0, r5
 80046d0:	47b8      	blx	r7
 80046d2:	3001      	adds	r0, #1
 80046d4:	f43f af51 	beq.w	800457a <_printf_float+0xbe>
 80046d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80046dc:	429a      	cmp	r2, r3
 80046de:	db02      	blt.n	80046e6 <_printf_float+0x22a>
 80046e0:	6823      	ldr	r3, [r4, #0]
 80046e2:	07d8      	lsls	r0, r3, #31
 80046e4:	d510      	bpl.n	8004708 <_printf_float+0x24c>
 80046e6:	ee18 3a10 	vmov	r3, s16
 80046ea:	4652      	mov	r2, sl
 80046ec:	4631      	mov	r1, r6
 80046ee:	4628      	mov	r0, r5
 80046f0:	47b8      	blx	r7
 80046f2:	3001      	adds	r0, #1
 80046f4:	f43f af41 	beq.w	800457a <_printf_float+0xbe>
 80046f8:	f04f 0800 	mov.w	r8, #0
 80046fc:	f104 091a 	add.w	r9, r4, #26
 8004700:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004702:	3b01      	subs	r3, #1
 8004704:	4543      	cmp	r3, r8
 8004706:	dc09      	bgt.n	800471c <_printf_float+0x260>
 8004708:	6823      	ldr	r3, [r4, #0]
 800470a:	079b      	lsls	r3, r3, #30
 800470c:	f100 8107 	bmi.w	800491e <_printf_float+0x462>
 8004710:	68e0      	ldr	r0, [r4, #12]
 8004712:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004714:	4298      	cmp	r0, r3
 8004716:	bfb8      	it	lt
 8004718:	4618      	movlt	r0, r3
 800471a:	e730      	b.n	800457e <_printf_float+0xc2>
 800471c:	2301      	movs	r3, #1
 800471e:	464a      	mov	r2, r9
 8004720:	4631      	mov	r1, r6
 8004722:	4628      	mov	r0, r5
 8004724:	47b8      	blx	r7
 8004726:	3001      	adds	r0, #1
 8004728:	f43f af27 	beq.w	800457a <_printf_float+0xbe>
 800472c:	f108 0801 	add.w	r8, r8, #1
 8004730:	e7e6      	b.n	8004700 <_printf_float+0x244>
 8004732:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004734:	2b00      	cmp	r3, #0
 8004736:	dc39      	bgt.n	80047ac <_printf_float+0x2f0>
 8004738:	4a1b      	ldr	r2, [pc, #108]	; (80047a8 <_printf_float+0x2ec>)
 800473a:	2301      	movs	r3, #1
 800473c:	4631      	mov	r1, r6
 800473e:	4628      	mov	r0, r5
 8004740:	47b8      	blx	r7
 8004742:	3001      	adds	r0, #1
 8004744:	f43f af19 	beq.w	800457a <_printf_float+0xbe>
 8004748:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800474c:	4313      	orrs	r3, r2
 800474e:	d102      	bne.n	8004756 <_printf_float+0x29a>
 8004750:	6823      	ldr	r3, [r4, #0]
 8004752:	07d9      	lsls	r1, r3, #31
 8004754:	d5d8      	bpl.n	8004708 <_printf_float+0x24c>
 8004756:	ee18 3a10 	vmov	r3, s16
 800475a:	4652      	mov	r2, sl
 800475c:	4631      	mov	r1, r6
 800475e:	4628      	mov	r0, r5
 8004760:	47b8      	blx	r7
 8004762:	3001      	adds	r0, #1
 8004764:	f43f af09 	beq.w	800457a <_printf_float+0xbe>
 8004768:	f04f 0900 	mov.w	r9, #0
 800476c:	f104 0a1a 	add.w	sl, r4, #26
 8004770:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004772:	425b      	negs	r3, r3
 8004774:	454b      	cmp	r3, r9
 8004776:	dc01      	bgt.n	800477c <_printf_float+0x2c0>
 8004778:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800477a:	e792      	b.n	80046a2 <_printf_float+0x1e6>
 800477c:	2301      	movs	r3, #1
 800477e:	4652      	mov	r2, sl
 8004780:	4631      	mov	r1, r6
 8004782:	4628      	mov	r0, r5
 8004784:	47b8      	blx	r7
 8004786:	3001      	adds	r0, #1
 8004788:	f43f aef7 	beq.w	800457a <_printf_float+0xbe>
 800478c:	f109 0901 	add.w	r9, r9, #1
 8004790:	e7ee      	b.n	8004770 <_printf_float+0x2b4>
 8004792:	bf00      	nop
 8004794:	7fefffff 	.word	0x7fefffff
 8004798:	08008b58 	.word	0x08008b58
 800479c:	08008b5c 	.word	0x08008b5c
 80047a0:	08008b60 	.word	0x08008b60
 80047a4:	08008b64 	.word	0x08008b64
 80047a8:	08008b68 	.word	0x08008b68
 80047ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80047ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80047b0:	429a      	cmp	r2, r3
 80047b2:	bfa8      	it	ge
 80047b4:	461a      	movge	r2, r3
 80047b6:	2a00      	cmp	r2, #0
 80047b8:	4691      	mov	r9, r2
 80047ba:	dc37      	bgt.n	800482c <_printf_float+0x370>
 80047bc:	f04f 0b00 	mov.w	fp, #0
 80047c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80047c4:	f104 021a 	add.w	r2, r4, #26
 80047c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80047ca:	9305      	str	r3, [sp, #20]
 80047cc:	eba3 0309 	sub.w	r3, r3, r9
 80047d0:	455b      	cmp	r3, fp
 80047d2:	dc33      	bgt.n	800483c <_printf_float+0x380>
 80047d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80047d8:	429a      	cmp	r2, r3
 80047da:	db3b      	blt.n	8004854 <_printf_float+0x398>
 80047dc:	6823      	ldr	r3, [r4, #0]
 80047de:	07da      	lsls	r2, r3, #31
 80047e0:	d438      	bmi.n	8004854 <_printf_float+0x398>
 80047e2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80047e6:	eba2 0903 	sub.w	r9, r2, r3
 80047ea:	9b05      	ldr	r3, [sp, #20]
 80047ec:	1ad2      	subs	r2, r2, r3
 80047ee:	4591      	cmp	r9, r2
 80047f0:	bfa8      	it	ge
 80047f2:	4691      	movge	r9, r2
 80047f4:	f1b9 0f00 	cmp.w	r9, #0
 80047f8:	dc35      	bgt.n	8004866 <_printf_float+0x3aa>
 80047fa:	f04f 0800 	mov.w	r8, #0
 80047fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004802:	f104 0a1a 	add.w	sl, r4, #26
 8004806:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800480a:	1a9b      	subs	r3, r3, r2
 800480c:	eba3 0309 	sub.w	r3, r3, r9
 8004810:	4543      	cmp	r3, r8
 8004812:	f77f af79 	ble.w	8004708 <_printf_float+0x24c>
 8004816:	2301      	movs	r3, #1
 8004818:	4652      	mov	r2, sl
 800481a:	4631      	mov	r1, r6
 800481c:	4628      	mov	r0, r5
 800481e:	47b8      	blx	r7
 8004820:	3001      	adds	r0, #1
 8004822:	f43f aeaa 	beq.w	800457a <_printf_float+0xbe>
 8004826:	f108 0801 	add.w	r8, r8, #1
 800482a:	e7ec      	b.n	8004806 <_printf_float+0x34a>
 800482c:	4613      	mov	r3, r2
 800482e:	4631      	mov	r1, r6
 8004830:	4642      	mov	r2, r8
 8004832:	4628      	mov	r0, r5
 8004834:	47b8      	blx	r7
 8004836:	3001      	adds	r0, #1
 8004838:	d1c0      	bne.n	80047bc <_printf_float+0x300>
 800483a:	e69e      	b.n	800457a <_printf_float+0xbe>
 800483c:	2301      	movs	r3, #1
 800483e:	4631      	mov	r1, r6
 8004840:	4628      	mov	r0, r5
 8004842:	9205      	str	r2, [sp, #20]
 8004844:	47b8      	blx	r7
 8004846:	3001      	adds	r0, #1
 8004848:	f43f ae97 	beq.w	800457a <_printf_float+0xbe>
 800484c:	9a05      	ldr	r2, [sp, #20]
 800484e:	f10b 0b01 	add.w	fp, fp, #1
 8004852:	e7b9      	b.n	80047c8 <_printf_float+0x30c>
 8004854:	ee18 3a10 	vmov	r3, s16
 8004858:	4652      	mov	r2, sl
 800485a:	4631      	mov	r1, r6
 800485c:	4628      	mov	r0, r5
 800485e:	47b8      	blx	r7
 8004860:	3001      	adds	r0, #1
 8004862:	d1be      	bne.n	80047e2 <_printf_float+0x326>
 8004864:	e689      	b.n	800457a <_printf_float+0xbe>
 8004866:	9a05      	ldr	r2, [sp, #20]
 8004868:	464b      	mov	r3, r9
 800486a:	4442      	add	r2, r8
 800486c:	4631      	mov	r1, r6
 800486e:	4628      	mov	r0, r5
 8004870:	47b8      	blx	r7
 8004872:	3001      	adds	r0, #1
 8004874:	d1c1      	bne.n	80047fa <_printf_float+0x33e>
 8004876:	e680      	b.n	800457a <_printf_float+0xbe>
 8004878:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800487a:	2a01      	cmp	r2, #1
 800487c:	dc01      	bgt.n	8004882 <_printf_float+0x3c6>
 800487e:	07db      	lsls	r3, r3, #31
 8004880:	d53a      	bpl.n	80048f8 <_printf_float+0x43c>
 8004882:	2301      	movs	r3, #1
 8004884:	4642      	mov	r2, r8
 8004886:	4631      	mov	r1, r6
 8004888:	4628      	mov	r0, r5
 800488a:	47b8      	blx	r7
 800488c:	3001      	adds	r0, #1
 800488e:	f43f ae74 	beq.w	800457a <_printf_float+0xbe>
 8004892:	ee18 3a10 	vmov	r3, s16
 8004896:	4652      	mov	r2, sl
 8004898:	4631      	mov	r1, r6
 800489a:	4628      	mov	r0, r5
 800489c:	47b8      	blx	r7
 800489e:	3001      	adds	r0, #1
 80048a0:	f43f ae6b 	beq.w	800457a <_printf_float+0xbe>
 80048a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80048a8:	2200      	movs	r2, #0
 80048aa:	2300      	movs	r3, #0
 80048ac:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80048b0:	f7fc f91a 	bl	8000ae8 <__aeabi_dcmpeq>
 80048b4:	b9d8      	cbnz	r0, 80048ee <_printf_float+0x432>
 80048b6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80048ba:	f108 0201 	add.w	r2, r8, #1
 80048be:	4631      	mov	r1, r6
 80048c0:	4628      	mov	r0, r5
 80048c2:	47b8      	blx	r7
 80048c4:	3001      	adds	r0, #1
 80048c6:	d10e      	bne.n	80048e6 <_printf_float+0x42a>
 80048c8:	e657      	b.n	800457a <_printf_float+0xbe>
 80048ca:	2301      	movs	r3, #1
 80048cc:	4652      	mov	r2, sl
 80048ce:	4631      	mov	r1, r6
 80048d0:	4628      	mov	r0, r5
 80048d2:	47b8      	blx	r7
 80048d4:	3001      	adds	r0, #1
 80048d6:	f43f ae50 	beq.w	800457a <_printf_float+0xbe>
 80048da:	f108 0801 	add.w	r8, r8, #1
 80048de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80048e0:	3b01      	subs	r3, #1
 80048e2:	4543      	cmp	r3, r8
 80048e4:	dcf1      	bgt.n	80048ca <_printf_float+0x40e>
 80048e6:	464b      	mov	r3, r9
 80048e8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80048ec:	e6da      	b.n	80046a4 <_printf_float+0x1e8>
 80048ee:	f04f 0800 	mov.w	r8, #0
 80048f2:	f104 0a1a 	add.w	sl, r4, #26
 80048f6:	e7f2      	b.n	80048de <_printf_float+0x422>
 80048f8:	2301      	movs	r3, #1
 80048fa:	4642      	mov	r2, r8
 80048fc:	e7df      	b.n	80048be <_printf_float+0x402>
 80048fe:	2301      	movs	r3, #1
 8004900:	464a      	mov	r2, r9
 8004902:	4631      	mov	r1, r6
 8004904:	4628      	mov	r0, r5
 8004906:	47b8      	blx	r7
 8004908:	3001      	adds	r0, #1
 800490a:	f43f ae36 	beq.w	800457a <_printf_float+0xbe>
 800490e:	f108 0801 	add.w	r8, r8, #1
 8004912:	68e3      	ldr	r3, [r4, #12]
 8004914:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004916:	1a5b      	subs	r3, r3, r1
 8004918:	4543      	cmp	r3, r8
 800491a:	dcf0      	bgt.n	80048fe <_printf_float+0x442>
 800491c:	e6f8      	b.n	8004710 <_printf_float+0x254>
 800491e:	f04f 0800 	mov.w	r8, #0
 8004922:	f104 0919 	add.w	r9, r4, #25
 8004926:	e7f4      	b.n	8004912 <_printf_float+0x456>

08004928 <_printf_common>:
 8004928:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800492c:	4616      	mov	r6, r2
 800492e:	4699      	mov	r9, r3
 8004930:	688a      	ldr	r2, [r1, #8]
 8004932:	690b      	ldr	r3, [r1, #16]
 8004934:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004938:	4293      	cmp	r3, r2
 800493a:	bfb8      	it	lt
 800493c:	4613      	movlt	r3, r2
 800493e:	6033      	str	r3, [r6, #0]
 8004940:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004944:	4607      	mov	r7, r0
 8004946:	460c      	mov	r4, r1
 8004948:	b10a      	cbz	r2, 800494e <_printf_common+0x26>
 800494a:	3301      	adds	r3, #1
 800494c:	6033      	str	r3, [r6, #0]
 800494e:	6823      	ldr	r3, [r4, #0]
 8004950:	0699      	lsls	r1, r3, #26
 8004952:	bf42      	ittt	mi
 8004954:	6833      	ldrmi	r3, [r6, #0]
 8004956:	3302      	addmi	r3, #2
 8004958:	6033      	strmi	r3, [r6, #0]
 800495a:	6825      	ldr	r5, [r4, #0]
 800495c:	f015 0506 	ands.w	r5, r5, #6
 8004960:	d106      	bne.n	8004970 <_printf_common+0x48>
 8004962:	f104 0a19 	add.w	sl, r4, #25
 8004966:	68e3      	ldr	r3, [r4, #12]
 8004968:	6832      	ldr	r2, [r6, #0]
 800496a:	1a9b      	subs	r3, r3, r2
 800496c:	42ab      	cmp	r3, r5
 800496e:	dc26      	bgt.n	80049be <_printf_common+0x96>
 8004970:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004974:	1e13      	subs	r3, r2, #0
 8004976:	6822      	ldr	r2, [r4, #0]
 8004978:	bf18      	it	ne
 800497a:	2301      	movne	r3, #1
 800497c:	0692      	lsls	r2, r2, #26
 800497e:	d42b      	bmi.n	80049d8 <_printf_common+0xb0>
 8004980:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004984:	4649      	mov	r1, r9
 8004986:	4638      	mov	r0, r7
 8004988:	47c0      	blx	r8
 800498a:	3001      	adds	r0, #1
 800498c:	d01e      	beq.n	80049cc <_printf_common+0xa4>
 800498e:	6823      	ldr	r3, [r4, #0]
 8004990:	6922      	ldr	r2, [r4, #16]
 8004992:	f003 0306 	and.w	r3, r3, #6
 8004996:	2b04      	cmp	r3, #4
 8004998:	bf02      	ittt	eq
 800499a:	68e5      	ldreq	r5, [r4, #12]
 800499c:	6833      	ldreq	r3, [r6, #0]
 800499e:	1aed      	subeq	r5, r5, r3
 80049a0:	68a3      	ldr	r3, [r4, #8]
 80049a2:	bf0c      	ite	eq
 80049a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80049a8:	2500      	movne	r5, #0
 80049aa:	4293      	cmp	r3, r2
 80049ac:	bfc4      	itt	gt
 80049ae:	1a9b      	subgt	r3, r3, r2
 80049b0:	18ed      	addgt	r5, r5, r3
 80049b2:	2600      	movs	r6, #0
 80049b4:	341a      	adds	r4, #26
 80049b6:	42b5      	cmp	r5, r6
 80049b8:	d11a      	bne.n	80049f0 <_printf_common+0xc8>
 80049ba:	2000      	movs	r0, #0
 80049bc:	e008      	b.n	80049d0 <_printf_common+0xa8>
 80049be:	2301      	movs	r3, #1
 80049c0:	4652      	mov	r2, sl
 80049c2:	4649      	mov	r1, r9
 80049c4:	4638      	mov	r0, r7
 80049c6:	47c0      	blx	r8
 80049c8:	3001      	adds	r0, #1
 80049ca:	d103      	bne.n	80049d4 <_printf_common+0xac>
 80049cc:	f04f 30ff 	mov.w	r0, #4294967295
 80049d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049d4:	3501      	adds	r5, #1
 80049d6:	e7c6      	b.n	8004966 <_printf_common+0x3e>
 80049d8:	18e1      	adds	r1, r4, r3
 80049da:	1c5a      	adds	r2, r3, #1
 80049dc:	2030      	movs	r0, #48	; 0x30
 80049de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80049e2:	4422      	add	r2, r4
 80049e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80049e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80049ec:	3302      	adds	r3, #2
 80049ee:	e7c7      	b.n	8004980 <_printf_common+0x58>
 80049f0:	2301      	movs	r3, #1
 80049f2:	4622      	mov	r2, r4
 80049f4:	4649      	mov	r1, r9
 80049f6:	4638      	mov	r0, r7
 80049f8:	47c0      	blx	r8
 80049fa:	3001      	adds	r0, #1
 80049fc:	d0e6      	beq.n	80049cc <_printf_common+0xa4>
 80049fe:	3601      	adds	r6, #1
 8004a00:	e7d9      	b.n	80049b6 <_printf_common+0x8e>
	...

08004a04 <_printf_i>:
 8004a04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a08:	7e0f      	ldrb	r7, [r1, #24]
 8004a0a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004a0c:	2f78      	cmp	r7, #120	; 0x78
 8004a0e:	4691      	mov	r9, r2
 8004a10:	4680      	mov	r8, r0
 8004a12:	460c      	mov	r4, r1
 8004a14:	469a      	mov	sl, r3
 8004a16:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004a1a:	d807      	bhi.n	8004a2c <_printf_i+0x28>
 8004a1c:	2f62      	cmp	r7, #98	; 0x62
 8004a1e:	d80a      	bhi.n	8004a36 <_printf_i+0x32>
 8004a20:	2f00      	cmp	r7, #0
 8004a22:	f000 80d4 	beq.w	8004bce <_printf_i+0x1ca>
 8004a26:	2f58      	cmp	r7, #88	; 0x58
 8004a28:	f000 80c0 	beq.w	8004bac <_printf_i+0x1a8>
 8004a2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004a34:	e03a      	b.n	8004aac <_printf_i+0xa8>
 8004a36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004a3a:	2b15      	cmp	r3, #21
 8004a3c:	d8f6      	bhi.n	8004a2c <_printf_i+0x28>
 8004a3e:	a101      	add	r1, pc, #4	; (adr r1, 8004a44 <_printf_i+0x40>)
 8004a40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a44:	08004a9d 	.word	0x08004a9d
 8004a48:	08004ab1 	.word	0x08004ab1
 8004a4c:	08004a2d 	.word	0x08004a2d
 8004a50:	08004a2d 	.word	0x08004a2d
 8004a54:	08004a2d 	.word	0x08004a2d
 8004a58:	08004a2d 	.word	0x08004a2d
 8004a5c:	08004ab1 	.word	0x08004ab1
 8004a60:	08004a2d 	.word	0x08004a2d
 8004a64:	08004a2d 	.word	0x08004a2d
 8004a68:	08004a2d 	.word	0x08004a2d
 8004a6c:	08004a2d 	.word	0x08004a2d
 8004a70:	08004bb5 	.word	0x08004bb5
 8004a74:	08004add 	.word	0x08004add
 8004a78:	08004b6f 	.word	0x08004b6f
 8004a7c:	08004a2d 	.word	0x08004a2d
 8004a80:	08004a2d 	.word	0x08004a2d
 8004a84:	08004bd7 	.word	0x08004bd7
 8004a88:	08004a2d 	.word	0x08004a2d
 8004a8c:	08004add 	.word	0x08004add
 8004a90:	08004a2d 	.word	0x08004a2d
 8004a94:	08004a2d 	.word	0x08004a2d
 8004a98:	08004b77 	.word	0x08004b77
 8004a9c:	682b      	ldr	r3, [r5, #0]
 8004a9e:	1d1a      	adds	r2, r3, #4
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	602a      	str	r2, [r5, #0]
 8004aa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004aa8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004aac:	2301      	movs	r3, #1
 8004aae:	e09f      	b.n	8004bf0 <_printf_i+0x1ec>
 8004ab0:	6820      	ldr	r0, [r4, #0]
 8004ab2:	682b      	ldr	r3, [r5, #0]
 8004ab4:	0607      	lsls	r7, r0, #24
 8004ab6:	f103 0104 	add.w	r1, r3, #4
 8004aba:	6029      	str	r1, [r5, #0]
 8004abc:	d501      	bpl.n	8004ac2 <_printf_i+0xbe>
 8004abe:	681e      	ldr	r6, [r3, #0]
 8004ac0:	e003      	b.n	8004aca <_printf_i+0xc6>
 8004ac2:	0646      	lsls	r6, r0, #25
 8004ac4:	d5fb      	bpl.n	8004abe <_printf_i+0xba>
 8004ac6:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004aca:	2e00      	cmp	r6, #0
 8004acc:	da03      	bge.n	8004ad6 <_printf_i+0xd2>
 8004ace:	232d      	movs	r3, #45	; 0x2d
 8004ad0:	4276      	negs	r6, r6
 8004ad2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ad6:	485a      	ldr	r0, [pc, #360]	; (8004c40 <_printf_i+0x23c>)
 8004ad8:	230a      	movs	r3, #10
 8004ada:	e012      	b.n	8004b02 <_printf_i+0xfe>
 8004adc:	682b      	ldr	r3, [r5, #0]
 8004ade:	6820      	ldr	r0, [r4, #0]
 8004ae0:	1d19      	adds	r1, r3, #4
 8004ae2:	6029      	str	r1, [r5, #0]
 8004ae4:	0605      	lsls	r5, r0, #24
 8004ae6:	d501      	bpl.n	8004aec <_printf_i+0xe8>
 8004ae8:	681e      	ldr	r6, [r3, #0]
 8004aea:	e002      	b.n	8004af2 <_printf_i+0xee>
 8004aec:	0641      	lsls	r1, r0, #25
 8004aee:	d5fb      	bpl.n	8004ae8 <_printf_i+0xe4>
 8004af0:	881e      	ldrh	r6, [r3, #0]
 8004af2:	4853      	ldr	r0, [pc, #332]	; (8004c40 <_printf_i+0x23c>)
 8004af4:	2f6f      	cmp	r7, #111	; 0x6f
 8004af6:	bf0c      	ite	eq
 8004af8:	2308      	moveq	r3, #8
 8004afa:	230a      	movne	r3, #10
 8004afc:	2100      	movs	r1, #0
 8004afe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004b02:	6865      	ldr	r5, [r4, #4]
 8004b04:	60a5      	str	r5, [r4, #8]
 8004b06:	2d00      	cmp	r5, #0
 8004b08:	bfa2      	ittt	ge
 8004b0a:	6821      	ldrge	r1, [r4, #0]
 8004b0c:	f021 0104 	bicge.w	r1, r1, #4
 8004b10:	6021      	strge	r1, [r4, #0]
 8004b12:	b90e      	cbnz	r6, 8004b18 <_printf_i+0x114>
 8004b14:	2d00      	cmp	r5, #0
 8004b16:	d04b      	beq.n	8004bb0 <_printf_i+0x1ac>
 8004b18:	4615      	mov	r5, r2
 8004b1a:	fbb6 f1f3 	udiv	r1, r6, r3
 8004b1e:	fb03 6711 	mls	r7, r3, r1, r6
 8004b22:	5dc7      	ldrb	r7, [r0, r7]
 8004b24:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004b28:	4637      	mov	r7, r6
 8004b2a:	42bb      	cmp	r3, r7
 8004b2c:	460e      	mov	r6, r1
 8004b2e:	d9f4      	bls.n	8004b1a <_printf_i+0x116>
 8004b30:	2b08      	cmp	r3, #8
 8004b32:	d10b      	bne.n	8004b4c <_printf_i+0x148>
 8004b34:	6823      	ldr	r3, [r4, #0]
 8004b36:	07de      	lsls	r6, r3, #31
 8004b38:	d508      	bpl.n	8004b4c <_printf_i+0x148>
 8004b3a:	6923      	ldr	r3, [r4, #16]
 8004b3c:	6861      	ldr	r1, [r4, #4]
 8004b3e:	4299      	cmp	r1, r3
 8004b40:	bfde      	ittt	le
 8004b42:	2330      	movle	r3, #48	; 0x30
 8004b44:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004b48:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004b4c:	1b52      	subs	r2, r2, r5
 8004b4e:	6122      	str	r2, [r4, #16]
 8004b50:	f8cd a000 	str.w	sl, [sp]
 8004b54:	464b      	mov	r3, r9
 8004b56:	aa03      	add	r2, sp, #12
 8004b58:	4621      	mov	r1, r4
 8004b5a:	4640      	mov	r0, r8
 8004b5c:	f7ff fee4 	bl	8004928 <_printf_common>
 8004b60:	3001      	adds	r0, #1
 8004b62:	d14a      	bne.n	8004bfa <_printf_i+0x1f6>
 8004b64:	f04f 30ff 	mov.w	r0, #4294967295
 8004b68:	b004      	add	sp, #16
 8004b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b6e:	6823      	ldr	r3, [r4, #0]
 8004b70:	f043 0320 	orr.w	r3, r3, #32
 8004b74:	6023      	str	r3, [r4, #0]
 8004b76:	4833      	ldr	r0, [pc, #204]	; (8004c44 <_printf_i+0x240>)
 8004b78:	2778      	movs	r7, #120	; 0x78
 8004b7a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004b7e:	6823      	ldr	r3, [r4, #0]
 8004b80:	6829      	ldr	r1, [r5, #0]
 8004b82:	061f      	lsls	r7, r3, #24
 8004b84:	f851 6b04 	ldr.w	r6, [r1], #4
 8004b88:	d402      	bmi.n	8004b90 <_printf_i+0x18c>
 8004b8a:	065f      	lsls	r7, r3, #25
 8004b8c:	bf48      	it	mi
 8004b8e:	b2b6      	uxthmi	r6, r6
 8004b90:	07df      	lsls	r7, r3, #31
 8004b92:	bf48      	it	mi
 8004b94:	f043 0320 	orrmi.w	r3, r3, #32
 8004b98:	6029      	str	r1, [r5, #0]
 8004b9a:	bf48      	it	mi
 8004b9c:	6023      	strmi	r3, [r4, #0]
 8004b9e:	b91e      	cbnz	r6, 8004ba8 <_printf_i+0x1a4>
 8004ba0:	6823      	ldr	r3, [r4, #0]
 8004ba2:	f023 0320 	bic.w	r3, r3, #32
 8004ba6:	6023      	str	r3, [r4, #0]
 8004ba8:	2310      	movs	r3, #16
 8004baa:	e7a7      	b.n	8004afc <_printf_i+0xf8>
 8004bac:	4824      	ldr	r0, [pc, #144]	; (8004c40 <_printf_i+0x23c>)
 8004bae:	e7e4      	b.n	8004b7a <_printf_i+0x176>
 8004bb0:	4615      	mov	r5, r2
 8004bb2:	e7bd      	b.n	8004b30 <_printf_i+0x12c>
 8004bb4:	682b      	ldr	r3, [r5, #0]
 8004bb6:	6826      	ldr	r6, [r4, #0]
 8004bb8:	6961      	ldr	r1, [r4, #20]
 8004bba:	1d18      	adds	r0, r3, #4
 8004bbc:	6028      	str	r0, [r5, #0]
 8004bbe:	0635      	lsls	r5, r6, #24
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	d501      	bpl.n	8004bc8 <_printf_i+0x1c4>
 8004bc4:	6019      	str	r1, [r3, #0]
 8004bc6:	e002      	b.n	8004bce <_printf_i+0x1ca>
 8004bc8:	0670      	lsls	r0, r6, #25
 8004bca:	d5fb      	bpl.n	8004bc4 <_printf_i+0x1c0>
 8004bcc:	8019      	strh	r1, [r3, #0]
 8004bce:	2300      	movs	r3, #0
 8004bd0:	6123      	str	r3, [r4, #16]
 8004bd2:	4615      	mov	r5, r2
 8004bd4:	e7bc      	b.n	8004b50 <_printf_i+0x14c>
 8004bd6:	682b      	ldr	r3, [r5, #0]
 8004bd8:	1d1a      	adds	r2, r3, #4
 8004bda:	602a      	str	r2, [r5, #0]
 8004bdc:	681d      	ldr	r5, [r3, #0]
 8004bde:	6862      	ldr	r2, [r4, #4]
 8004be0:	2100      	movs	r1, #0
 8004be2:	4628      	mov	r0, r5
 8004be4:	f7fb fb04 	bl	80001f0 <memchr>
 8004be8:	b108      	cbz	r0, 8004bee <_printf_i+0x1ea>
 8004bea:	1b40      	subs	r0, r0, r5
 8004bec:	6060      	str	r0, [r4, #4]
 8004bee:	6863      	ldr	r3, [r4, #4]
 8004bf0:	6123      	str	r3, [r4, #16]
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bf8:	e7aa      	b.n	8004b50 <_printf_i+0x14c>
 8004bfa:	6923      	ldr	r3, [r4, #16]
 8004bfc:	462a      	mov	r2, r5
 8004bfe:	4649      	mov	r1, r9
 8004c00:	4640      	mov	r0, r8
 8004c02:	47d0      	blx	sl
 8004c04:	3001      	adds	r0, #1
 8004c06:	d0ad      	beq.n	8004b64 <_printf_i+0x160>
 8004c08:	6823      	ldr	r3, [r4, #0]
 8004c0a:	079b      	lsls	r3, r3, #30
 8004c0c:	d413      	bmi.n	8004c36 <_printf_i+0x232>
 8004c0e:	68e0      	ldr	r0, [r4, #12]
 8004c10:	9b03      	ldr	r3, [sp, #12]
 8004c12:	4298      	cmp	r0, r3
 8004c14:	bfb8      	it	lt
 8004c16:	4618      	movlt	r0, r3
 8004c18:	e7a6      	b.n	8004b68 <_printf_i+0x164>
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	4632      	mov	r2, r6
 8004c1e:	4649      	mov	r1, r9
 8004c20:	4640      	mov	r0, r8
 8004c22:	47d0      	blx	sl
 8004c24:	3001      	adds	r0, #1
 8004c26:	d09d      	beq.n	8004b64 <_printf_i+0x160>
 8004c28:	3501      	adds	r5, #1
 8004c2a:	68e3      	ldr	r3, [r4, #12]
 8004c2c:	9903      	ldr	r1, [sp, #12]
 8004c2e:	1a5b      	subs	r3, r3, r1
 8004c30:	42ab      	cmp	r3, r5
 8004c32:	dcf2      	bgt.n	8004c1a <_printf_i+0x216>
 8004c34:	e7eb      	b.n	8004c0e <_printf_i+0x20a>
 8004c36:	2500      	movs	r5, #0
 8004c38:	f104 0619 	add.w	r6, r4, #25
 8004c3c:	e7f5      	b.n	8004c2a <_printf_i+0x226>
 8004c3e:	bf00      	nop
 8004c40:	08008b6a 	.word	0x08008b6a
 8004c44:	08008b7b 	.word	0x08008b7b

08004c48 <_scanf_float>:
 8004c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c4c:	b087      	sub	sp, #28
 8004c4e:	4617      	mov	r7, r2
 8004c50:	9303      	str	r3, [sp, #12]
 8004c52:	688b      	ldr	r3, [r1, #8]
 8004c54:	1e5a      	subs	r2, r3, #1
 8004c56:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004c5a:	bf83      	ittte	hi
 8004c5c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004c60:	195b      	addhi	r3, r3, r5
 8004c62:	9302      	strhi	r3, [sp, #8]
 8004c64:	2300      	movls	r3, #0
 8004c66:	bf86      	itte	hi
 8004c68:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004c6c:	608b      	strhi	r3, [r1, #8]
 8004c6e:	9302      	strls	r3, [sp, #8]
 8004c70:	680b      	ldr	r3, [r1, #0]
 8004c72:	468b      	mov	fp, r1
 8004c74:	2500      	movs	r5, #0
 8004c76:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004c7a:	f84b 3b1c 	str.w	r3, [fp], #28
 8004c7e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004c82:	4680      	mov	r8, r0
 8004c84:	460c      	mov	r4, r1
 8004c86:	465e      	mov	r6, fp
 8004c88:	46aa      	mov	sl, r5
 8004c8a:	46a9      	mov	r9, r5
 8004c8c:	9501      	str	r5, [sp, #4]
 8004c8e:	68a2      	ldr	r2, [r4, #8]
 8004c90:	b152      	cbz	r2, 8004ca8 <_scanf_float+0x60>
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	2b4e      	cmp	r3, #78	; 0x4e
 8004c98:	d864      	bhi.n	8004d64 <_scanf_float+0x11c>
 8004c9a:	2b40      	cmp	r3, #64	; 0x40
 8004c9c:	d83c      	bhi.n	8004d18 <_scanf_float+0xd0>
 8004c9e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004ca2:	b2c8      	uxtb	r0, r1
 8004ca4:	280e      	cmp	r0, #14
 8004ca6:	d93a      	bls.n	8004d1e <_scanf_float+0xd6>
 8004ca8:	f1b9 0f00 	cmp.w	r9, #0
 8004cac:	d003      	beq.n	8004cb6 <_scanf_float+0x6e>
 8004cae:	6823      	ldr	r3, [r4, #0]
 8004cb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cb4:	6023      	str	r3, [r4, #0]
 8004cb6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004cba:	f1ba 0f01 	cmp.w	sl, #1
 8004cbe:	f200 8113 	bhi.w	8004ee8 <_scanf_float+0x2a0>
 8004cc2:	455e      	cmp	r6, fp
 8004cc4:	f200 8105 	bhi.w	8004ed2 <_scanf_float+0x28a>
 8004cc8:	2501      	movs	r5, #1
 8004cca:	4628      	mov	r0, r5
 8004ccc:	b007      	add	sp, #28
 8004cce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cd2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8004cd6:	2a0d      	cmp	r2, #13
 8004cd8:	d8e6      	bhi.n	8004ca8 <_scanf_float+0x60>
 8004cda:	a101      	add	r1, pc, #4	; (adr r1, 8004ce0 <_scanf_float+0x98>)
 8004cdc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004ce0:	08004e1f 	.word	0x08004e1f
 8004ce4:	08004ca9 	.word	0x08004ca9
 8004ce8:	08004ca9 	.word	0x08004ca9
 8004cec:	08004ca9 	.word	0x08004ca9
 8004cf0:	08004e7f 	.word	0x08004e7f
 8004cf4:	08004e57 	.word	0x08004e57
 8004cf8:	08004ca9 	.word	0x08004ca9
 8004cfc:	08004ca9 	.word	0x08004ca9
 8004d00:	08004e2d 	.word	0x08004e2d
 8004d04:	08004ca9 	.word	0x08004ca9
 8004d08:	08004ca9 	.word	0x08004ca9
 8004d0c:	08004ca9 	.word	0x08004ca9
 8004d10:	08004ca9 	.word	0x08004ca9
 8004d14:	08004de5 	.word	0x08004de5
 8004d18:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8004d1c:	e7db      	b.n	8004cd6 <_scanf_float+0x8e>
 8004d1e:	290e      	cmp	r1, #14
 8004d20:	d8c2      	bhi.n	8004ca8 <_scanf_float+0x60>
 8004d22:	a001      	add	r0, pc, #4	; (adr r0, 8004d28 <_scanf_float+0xe0>)
 8004d24:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004d28:	08004dd7 	.word	0x08004dd7
 8004d2c:	08004ca9 	.word	0x08004ca9
 8004d30:	08004dd7 	.word	0x08004dd7
 8004d34:	08004e6b 	.word	0x08004e6b
 8004d38:	08004ca9 	.word	0x08004ca9
 8004d3c:	08004d85 	.word	0x08004d85
 8004d40:	08004dc1 	.word	0x08004dc1
 8004d44:	08004dc1 	.word	0x08004dc1
 8004d48:	08004dc1 	.word	0x08004dc1
 8004d4c:	08004dc1 	.word	0x08004dc1
 8004d50:	08004dc1 	.word	0x08004dc1
 8004d54:	08004dc1 	.word	0x08004dc1
 8004d58:	08004dc1 	.word	0x08004dc1
 8004d5c:	08004dc1 	.word	0x08004dc1
 8004d60:	08004dc1 	.word	0x08004dc1
 8004d64:	2b6e      	cmp	r3, #110	; 0x6e
 8004d66:	d809      	bhi.n	8004d7c <_scanf_float+0x134>
 8004d68:	2b60      	cmp	r3, #96	; 0x60
 8004d6a:	d8b2      	bhi.n	8004cd2 <_scanf_float+0x8a>
 8004d6c:	2b54      	cmp	r3, #84	; 0x54
 8004d6e:	d077      	beq.n	8004e60 <_scanf_float+0x218>
 8004d70:	2b59      	cmp	r3, #89	; 0x59
 8004d72:	d199      	bne.n	8004ca8 <_scanf_float+0x60>
 8004d74:	2d07      	cmp	r5, #7
 8004d76:	d197      	bne.n	8004ca8 <_scanf_float+0x60>
 8004d78:	2508      	movs	r5, #8
 8004d7a:	e029      	b.n	8004dd0 <_scanf_float+0x188>
 8004d7c:	2b74      	cmp	r3, #116	; 0x74
 8004d7e:	d06f      	beq.n	8004e60 <_scanf_float+0x218>
 8004d80:	2b79      	cmp	r3, #121	; 0x79
 8004d82:	e7f6      	b.n	8004d72 <_scanf_float+0x12a>
 8004d84:	6821      	ldr	r1, [r4, #0]
 8004d86:	05c8      	lsls	r0, r1, #23
 8004d88:	d51a      	bpl.n	8004dc0 <_scanf_float+0x178>
 8004d8a:	9b02      	ldr	r3, [sp, #8]
 8004d8c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004d90:	6021      	str	r1, [r4, #0]
 8004d92:	f109 0901 	add.w	r9, r9, #1
 8004d96:	b11b      	cbz	r3, 8004da0 <_scanf_float+0x158>
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	3201      	adds	r2, #1
 8004d9c:	9302      	str	r3, [sp, #8]
 8004d9e:	60a2      	str	r2, [r4, #8]
 8004da0:	68a3      	ldr	r3, [r4, #8]
 8004da2:	3b01      	subs	r3, #1
 8004da4:	60a3      	str	r3, [r4, #8]
 8004da6:	6923      	ldr	r3, [r4, #16]
 8004da8:	3301      	adds	r3, #1
 8004daa:	6123      	str	r3, [r4, #16]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	3b01      	subs	r3, #1
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	607b      	str	r3, [r7, #4]
 8004db4:	f340 8084 	ble.w	8004ec0 <_scanf_float+0x278>
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	3301      	adds	r3, #1
 8004dbc:	603b      	str	r3, [r7, #0]
 8004dbe:	e766      	b.n	8004c8e <_scanf_float+0x46>
 8004dc0:	eb1a 0f05 	cmn.w	sl, r5
 8004dc4:	f47f af70 	bne.w	8004ca8 <_scanf_float+0x60>
 8004dc8:	6822      	ldr	r2, [r4, #0]
 8004dca:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004dce:	6022      	str	r2, [r4, #0]
 8004dd0:	f806 3b01 	strb.w	r3, [r6], #1
 8004dd4:	e7e4      	b.n	8004da0 <_scanf_float+0x158>
 8004dd6:	6822      	ldr	r2, [r4, #0]
 8004dd8:	0610      	lsls	r0, r2, #24
 8004dda:	f57f af65 	bpl.w	8004ca8 <_scanf_float+0x60>
 8004dde:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004de2:	e7f4      	b.n	8004dce <_scanf_float+0x186>
 8004de4:	f1ba 0f00 	cmp.w	sl, #0
 8004de8:	d10e      	bne.n	8004e08 <_scanf_float+0x1c0>
 8004dea:	f1b9 0f00 	cmp.w	r9, #0
 8004dee:	d10e      	bne.n	8004e0e <_scanf_float+0x1c6>
 8004df0:	6822      	ldr	r2, [r4, #0]
 8004df2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004df6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004dfa:	d108      	bne.n	8004e0e <_scanf_float+0x1c6>
 8004dfc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004e00:	6022      	str	r2, [r4, #0]
 8004e02:	f04f 0a01 	mov.w	sl, #1
 8004e06:	e7e3      	b.n	8004dd0 <_scanf_float+0x188>
 8004e08:	f1ba 0f02 	cmp.w	sl, #2
 8004e0c:	d055      	beq.n	8004eba <_scanf_float+0x272>
 8004e0e:	2d01      	cmp	r5, #1
 8004e10:	d002      	beq.n	8004e18 <_scanf_float+0x1d0>
 8004e12:	2d04      	cmp	r5, #4
 8004e14:	f47f af48 	bne.w	8004ca8 <_scanf_float+0x60>
 8004e18:	3501      	adds	r5, #1
 8004e1a:	b2ed      	uxtb	r5, r5
 8004e1c:	e7d8      	b.n	8004dd0 <_scanf_float+0x188>
 8004e1e:	f1ba 0f01 	cmp.w	sl, #1
 8004e22:	f47f af41 	bne.w	8004ca8 <_scanf_float+0x60>
 8004e26:	f04f 0a02 	mov.w	sl, #2
 8004e2a:	e7d1      	b.n	8004dd0 <_scanf_float+0x188>
 8004e2c:	b97d      	cbnz	r5, 8004e4e <_scanf_float+0x206>
 8004e2e:	f1b9 0f00 	cmp.w	r9, #0
 8004e32:	f47f af3c 	bne.w	8004cae <_scanf_float+0x66>
 8004e36:	6822      	ldr	r2, [r4, #0]
 8004e38:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004e3c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004e40:	f47f af39 	bne.w	8004cb6 <_scanf_float+0x6e>
 8004e44:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004e48:	6022      	str	r2, [r4, #0]
 8004e4a:	2501      	movs	r5, #1
 8004e4c:	e7c0      	b.n	8004dd0 <_scanf_float+0x188>
 8004e4e:	2d03      	cmp	r5, #3
 8004e50:	d0e2      	beq.n	8004e18 <_scanf_float+0x1d0>
 8004e52:	2d05      	cmp	r5, #5
 8004e54:	e7de      	b.n	8004e14 <_scanf_float+0x1cc>
 8004e56:	2d02      	cmp	r5, #2
 8004e58:	f47f af26 	bne.w	8004ca8 <_scanf_float+0x60>
 8004e5c:	2503      	movs	r5, #3
 8004e5e:	e7b7      	b.n	8004dd0 <_scanf_float+0x188>
 8004e60:	2d06      	cmp	r5, #6
 8004e62:	f47f af21 	bne.w	8004ca8 <_scanf_float+0x60>
 8004e66:	2507      	movs	r5, #7
 8004e68:	e7b2      	b.n	8004dd0 <_scanf_float+0x188>
 8004e6a:	6822      	ldr	r2, [r4, #0]
 8004e6c:	0591      	lsls	r1, r2, #22
 8004e6e:	f57f af1b 	bpl.w	8004ca8 <_scanf_float+0x60>
 8004e72:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004e76:	6022      	str	r2, [r4, #0]
 8004e78:	f8cd 9004 	str.w	r9, [sp, #4]
 8004e7c:	e7a8      	b.n	8004dd0 <_scanf_float+0x188>
 8004e7e:	6822      	ldr	r2, [r4, #0]
 8004e80:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004e84:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004e88:	d006      	beq.n	8004e98 <_scanf_float+0x250>
 8004e8a:	0550      	lsls	r0, r2, #21
 8004e8c:	f57f af0c 	bpl.w	8004ca8 <_scanf_float+0x60>
 8004e90:	f1b9 0f00 	cmp.w	r9, #0
 8004e94:	f43f af0f 	beq.w	8004cb6 <_scanf_float+0x6e>
 8004e98:	0591      	lsls	r1, r2, #22
 8004e9a:	bf58      	it	pl
 8004e9c:	9901      	ldrpl	r1, [sp, #4]
 8004e9e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004ea2:	bf58      	it	pl
 8004ea4:	eba9 0101 	subpl.w	r1, r9, r1
 8004ea8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004eac:	bf58      	it	pl
 8004eae:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004eb2:	6022      	str	r2, [r4, #0]
 8004eb4:	f04f 0900 	mov.w	r9, #0
 8004eb8:	e78a      	b.n	8004dd0 <_scanf_float+0x188>
 8004eba:	f04f 0a03 	mov.w	sl, #3
 8004ebe:	e787      	b.n	8004dd0 <_scanf_float+0x188>
 8004ec0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004ec4:	4639      	mov	r1, r7
 8004ec6:	4640      	mov	r0, r8
 8004ec8:	4798      	blx	r3
 8004eca:	2800      	cmp	r0, #0
 8004ecc:	f43f aedf 	beq.w	8004c8e <_scanf_float+0x46>
 8004ed0:	e6ea      	b.n	8004ca8 <_scanf_float+0x60>
 8004ed2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004ed6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004eda:	463a      	mov	r2, r7
 8004edc:	4640      	mov	r0, r8
 8004ede:	4798      	blx	r3
 8004ee0:	6923      	ldr	r3, [r4, #16]
 8004ee2:	3b01      	subs	r3, #1
 8004ee4:	6123      	str	r3, [r4, #16]
 8004ee6:	e6ec      	b.n	8004cc2 <_scanf_float+0x7a>
 8004ee8:	1e6b      	subs	r3, r5, #1
 8004eea:	2b06      	cmp	r3, #6
 8004eec:	d825      	bhi.n	8004f3a <_scanf_float+0x2f2>
 8004eee:	2d02      	cmp	r5, #2
 8004ef0:	d836      	bhi.n	8004f60 <_scanf_float+0x318>
 8004ef2:	455e      	cmp	r6, fp
 8004ef4:	f67f aee8 	bls.w	8004cc8 <_scanf_float+0x80>
 8004ef8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004efc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f00:	463a      	mov	r2, r7
 8004f02:	4640      	mov	r0, r8
 8004f04:	4798      	blx	r3
 8004f06:	6923      	ldr	r3, [r4, #16]
 8004f08:	3b01      	subs	r3, #1
 8004f0a:	6123      	str	r3, [r4, #16]
 8004f0c:	e7f1      	b.n	8004ef2 <_scanf_float+0x2aa>
 8004f0e:	9802      	ldr	r0, [sp, #8]
 8004f10:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f14:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8004f18:	9002      	str	r0, [sp, #8]
 8004f1a:	463a      	mov	r2, r7
 8004f1c:	4640      	mov	r0, r8
 8004f1e:	4798      	blx	r3
 8004f20:	6923      	ldr	r3, [r4, #16]
 8004f22:	3b01      	subs	r3, #1
 8004f24:	6123      	str	r3, [r4, #16]
 8004f26:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004f2a:	fa5f fa8a 	uxtb.w	sl, sl
 8004f2e:	f1ba 0f02 	cmp.w	sl, #2
 8004f32:	d1ec      	bne.n	8004f0e <_scanf_float+0x2c6>
 8004f34:	3d03      	subs	r5, #3
 8004f36:	b2ed      	uxtb	r5, r5
 8004f38:	1b76      	subs	r6, r6, r5
 8004f3a:	6823      	ldr	r3, [r4, #0]
 8004f3c:	05da      	lsls	r2, r3, #23
 8004f3e:	d52f      	bpl.n	8004fa0 <_scanf_float+0x358>
 8004f40:	055b      	lsls	r3, r3, #21
 8004f42:	d510      	bpl.n	8004f66 <_scanf_float+0x31e>
 8004f44:	455e      	cmp	r6, fp
 8004f46:	f67f aebf 	bls.w	8004cc8 <_scanf_float+0x80>
 8004f4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f4e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004f52:	463a      	mov	r2, r7
 8004f54:	4640      	mov	r0, r8
 8004f56:	4798      	blx	r3
 8004f58:	6923      	ldr	r3, [r4, #16]
 8004f5a:	3b01      	subs	r3, #1
 8004f5c:	6123      	str	r3, [r4, #16]
 8004f5e:	e7f1      	b.n	8004f44 <_scanf_float+0x2fc>
 8004f60:	46aa      	mov	sl, r5
 8004f62:	9602      	str	r6, [sp, #8]
 8004f64:	e7df      	b.n	8004f26 <_scanf_float+0x2de>
 8004f66:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004f6a:	6923      	ldr	r3, [r4, #16]
 8004f6c:	2965      	cmp	r1, #101	; 0x65
 8004f6e:	f103 33ff 	add.w	r3, r3, #4294967295
 8004f72:	f106 35ff 	add.w	r5, r6, #4294967295
 8004f76:	6123      	str	r3, [r4, #16]
 8004f78:	d00c      	beq.n	8004f94 <_scanf_float+0x34c>
 8004f7a:	2945      	cmp	r1, #69	; 0x45
 8004f7c:	d00a      	beq.n	8004f94 <_scanf_float+0x34c>
 8004f7e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f82:	463a      	mov	r2, r7
 8004f84:	4640      	mov	r0, r8
 8004f86:	4798      	blx	r3
 8004f88:	6923      	ldr	r3, [r4, #16]
 8004f8a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004f8e:	3b01      	subs	r3, #1
 8004f90:	1eb5      	subs	r5, r6, #2
 8004f92:	6123      	str	r3, [r4, #16]
 8004f94:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004f98:	463a      	mov	r2, r7
 8004f9a:	4640      	mov	r0, r8
 8004f9c:	4798      	blx	r3
 8004f9e:	462e      	mov	r6, r5
 8004fa0:	6825      	ldr	r5, [r4, #0]
 8004fa2:	f015 0510 	ands.w	r5, r5, #16
 8004fa6:	d158      	bne.n	800505a <_scanf_float+0x412>
 8004fa8:	7035      	strb	r5, [r6, #0]
 8004faa:	6823      	ldr	r3, [r4, #0]
 8004fac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004fb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fb4:	d11c      	bne.n	8004ff0 <_scanf_float+0x3a8>
 8004fb6:	9b01      	ldr	r3, [sp, #4]
 8004fb8:	454b      	cmp	r3, r9
 8004fba:	eba3 0209 	sub.w	r2, r3, r9
 8004fbe:	d124      	bne.n	800500a <_scanf_float+0x3c2>
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	4659      	mov	r1, fp
 8004fc4:	4640      	mov	r0, r8
 8004fc6:	f002 fc2f 	bl	8007828 <_strtod_r>
 8004fca:	9b03      	ldr	r3, [sp, #12]
 8004fcc:	6821      	ldr	r1, [r4, #0]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f011 0f02 	tst.w	r1, #2
 8004fd4:	ec57 6b10 	vmov	r6, r7, d0
 8004fd8:	f103 0204 	add.w	r2, r3, #4
 8004fdc:	d020      	beq.n	8005020 <_scanf_float+0x3d8>
 8004fde:	9903      	ldr	r1, [sp, #12]
 8004fe0:	600a      	str	r2, [r1, #0]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	e9c3 6700 	strd	r6, r7, [r3]
 8004fe8:	68e3      	ldr	r3, [r4, #12]
 8004fea:	3301      	adds	r3, #1
 8004fec:	60e3      	str	r3, [r4, #12]
 8004fee:	e66c      	b.n	8004cca <_scanf_float+0x82>
 8004ff0:	9b04      	ldr	r3, [sp, #16]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d0e4      	beq.n	8004fc0 <_scanf_float+0x378>
 8004ff6:	9905      	ldr	r1, [sp, #20]
 8004ff8:	230a      	movs	r3, #10
 8004ffa:	462a      	mov	r2, r5
 8004ffc:	3101      	adds	r1, #1
 8004ffe:	4640      	mov	r0, r8
 8005000:	f002 fc9a 	bl	8007938 <_strtol_r>
 8005004:	9b04      	ldr	r3, [sp, #16]
 8005006:	9e05      	ldr	r6, [sp, #20]
 8005008:	1ac2      	subs	r2, r0, r3
 800500a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800500e:	429e      	cmp	r6, r3
 8005010:	bf28      	it	cs
 8005012:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005016:	4912      	ldr	r1, [pc, #72]	; (8005060 <_scanf_float+0x418>)
 8005018:	4630      	mov	r0, r6
 800501a:	f000 f8e7 	bl	80051ec <siprintf>
 800501e:	e7cf      	b.n	8004fc0 <_scanf_float+0x378>
 8005020:	f011 0f04 	tst.w	r1, #4
 8005024:	9903      	ldr	r1, [sp, #12]
 8005026:	600a      	str	r2, [r1, #0]
 8005028:	d1db      	bne.n	8004fe2 <_scanf_float+0x39a>
 800502a:	f8d3 8000 	ldr.w	r8, [r3]
 800502e:	ee10 2a10 	vmov	r2, s0
 8005032:	ee10 0a10 	vmov	r0, s0
 8005036:	463b      	mov	r3, r7
 8005038:	4639      	mov	r1, r7
 800503a:	f7fb fd87 	bl	8000b4c <__aeabi_dcmpun>
 800503e:	b128      	cbz	r0, 800504c <_scanf_float+0x404>
 8005040:	4808      	ldr	r0, [pc, #32]	; (8005064 <_scanf_float+0x41c>)
 8005042:	f000 f9b7 	bl	80053b4 <nanf>
 8005046:	ed88 0a00 	vstr	s0, [r8]
 800504a:	e7cd      	b.n	8004fe8 <_scanf_float+0x3a0>
 800504c:	4630      	mov	r0, r6
 800504e:	4639      	mov	r1, r7
 8005050:	f7fb fdda 	bl	8000c08 <__aeabi_d2f>
 8005054:	f8c8 0000 	str.w	r0, [r8]
 8005058:	e7c6      	b.n	8004fe8 <_scanf_float+0x3a0>
 800505a:	2500      	movs	r5, #0
 800505c:	e635      	b.n	8004cca <_scanf_float+0x82>
 800505e:	bf00      	nop
 8005060:	08008b8c 	.word	0x08008b8c
 8005064:	08008f1d 	.word	0x08008f1d

08005068 <std>:
 8005068:	2300      	movs	r3, #0
 800506a:	b510      	push	{r4, lr}
 800506c:	4604      	mov	r4, r0
 800506e:	e9c0 3300 	strd	r3, r3, [r0]
 8005072:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005076:	6083      	str	r3, [r0, #8]
 8005078:	8181      	strh	r1, [r0, #12]
 800507a:	6643      	str	r3, [r0, #100]	; 0x64
 800507c:	81c2      	strh	r2, [r0, #14]
 800507e:	6183      	str	r3, [r0, #24]
 8005080:	4619      	mov	r1, r3
 8005082:	2208      	movs	r2, #8
 8005084:	305c      	adds	r0, #92	; 0x5c
 8005086:	f000 f914 	bl	80052b2 <memset>
 800508a:	4b0d      	ldr	r3, [pc, #52]	; (80050c0 <std+0x58>)
 800508c:	6263      	str	r3, [r4, #36]	; 0x24
 800508e:	4b0d      	ldr	r3, [pc, #52]	; (80050c4 <std+0x5c>)
 8005090:	62a3      	str	r3, [r4, #40]	; 0x28
 8005092:	4b0d      	ldr	r3, [pc, #52]	; (80050c8 <std+0x60>)
 8005094:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005096:	4b0d      	ldr	r3, [pc, #52]	; (80050cc <std+0x64>)
 8005098:	6323      	str	r3, [r4, #48]	; 0x30
 800509a:	4b0d      	ldr	r3, [pc, #52]	; (80050d0 <std+0x68>)
 800509c:	6224      	str	r4, [r4, #32]
 800509e:	429c      	cmp	r4, r3
 80050a0:	d006      	beq.n	80050b0 <std+0x48>
 80050a2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80050a6:	4294      	cmp	r4, r2
 80050a8:	d002      	beq.n	80050b0 <std+0x48>
 80050aa:	33d0      	adds	r3, #208	; 0xd0
 80050ac:	429c      	cmp	r4, r3
 80050ae:	d105      	bne.n	80050bc <std+0x54>
 80050b0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80050b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050b8:	f000 b978 	b.w	80053ac <__retarget_lock_init_recursive>
 80050bc:	bd10      	pop	{r4, pc}
 80050be:	bf00      	nop
 80050c0:	0800522d 	.word	0x0800522d
 80050c4:	0800524f 	.word	0x0800524f
 80050c8:	08005287 	.word	0x08005287
 80050cc:	080052ab 	.word	0x080052ab
 80050d0:	200002d0 	.word	0x200002d0

080050d4 <stdio_exit_handler>:
 80050d4:	4a02      	ldr	r2, [pc, #8]	; (80050e0 <stdio_exit_handler+0xc>)
 80050d6:	4903      	ldr	r1, [pc, #12]	; (80050e4 <stdio_exit_handler+0x10>)
 80050d8:	4803      	ldr	r0, [pc, #12]	; (80050e8 <stdio_exit_handler+0x14>)
 80050da:	f000 b869 	b.w	80051b0 <_fwalk_sglue>
 80050de:	bf00      	nop
 80050e0:	2000000c 	.word	0x2000000c
 80050e4:	08007cf9 	.word	0x08007cf9
 80050e8:	20000018 	.word	0x20000018

080050ec <cleanup_stdio>:
 80050ec:	6841      	ldr	r1, [r0, #4]
 80050ee:	4b0c      	ldr	r3, [pc, #48]	; (8005120 <cleanup_stdio+0x34>)
 80050f0:	4299      	cmp	r1, r3
 80050f2:	b510      	push	{r4, lr}
 80050f4:	4604      	mov	r4, r0
 80050f6:	d001      	beq.n	80050fc <cleanup_stdio+0x10>
 80050f8:	f002 fdfe 	bl	8007cf8 <_fflush_r>
 80050fc:	68a1      	ldr	r1, [r4, #8]
 80050fe:	4b09      	ldr	r3, [pc, #36]	; (8005124 <cleanup_stdio+0x38>)
 8005100:	4299      	cmp	r1, r3
 8005102:	d002      	beq.n	800510a <cleanup_stdio+0x1e>
 8005104:	4620      	mov	r0, r4
 8005106:	f002 fdf7 	bl	8007cf8 <_fflush_r>
 800510a:	68e1      	ldr	r1, [r4, #12]
 800510c:	4b06      	ldr	r3, [pc, #24]	; (8005128 <cleanup_stdio+0x3c>)
 800510e:	4299      	cmp	r1, r3
 8005110:	d004      	beq.n	800511c <cleanup_stdio+0x30>
 8005112:	4620      	mov	r0, r4
 8005114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005118:	f002 bdee 	b.w	8007cf8 <_fflush_r>
 800511c:	bd10      	pop	{r4, pc}
 800511e:	bf00      	nop
 8005120:	200002d0 	.word	0x200002d0
 8005124:	20000338 	.word	0x20000338
 8005128:	200003a0 	.word	0x200003a0

0800512c <global_stdio_init.part.0>:
 800512c:	b510      	push	{r4, lr}
 800512e:	4b0b      	ldr	r3, [pc, #44]	; (800515c <global_stdio_init.part.0+0x30>)
 8005130:	4c0b      	ldr	r4, [pc, #44]	; (8005160 <global_stdio_init.part.0+0x34>)
 8005132:	4a0c      	ldr	r2, [pc, #48]	; (8005164 <global_stdio_init.part.0+0x38>)
 8005134:	601a      	str	r2, [r3, #0]
 8005136:	4620      	mov	r0, r4
 8005138:	2200      	movs	r2, #0
 800513a:	2104      	movs	r1, #4
 800513c:	f7ff ff94 	bl	8005068 <std>
 8005140:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005144:	2201      	movs	r2, #1
 8005146:	2109      	movs	r1, #9
 8005148:	f7ff ff8e 	bl	8005068 <std>
 800514c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005150:	2202      	movs	r2, #2
 8005152:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005156:	2112      	movs	r1, #18
 8005158:	f7ff bf86 	b.w	8005068 <std>
 800515c:	20000408 	.word	0x20000408
 8005160:	200002d0 	.word	0x200002d0
 8005164:	080050d5 	.word	0x080050d5

08005168 <__sfp_lock_acquire>:
 8005168:	4801      	ldr	r0, [pc, #4]	; (8005170 <__sfp_lock_acquire+0x8>)
 800516a:	f000 b920 	b.w	80053ae <__retarget_lock_acquire_recursive>
 800516e:	bf00      	nop
 8005170:	20000411 	.word	0x20000411

08005174 <__sfp_lock_release>:
 8005174:	4801      	ldr	r0, [pc, #4]	; (800517c <__sfp_lock_release+0x8>)
 8005176:	f000 b91b 	b.w	80053b0 <__retarget_lock_release_recursive>
 800517a:	bf00      	nop
 800517c:	20000411 	.word	0x20000411

08005180 <__sinit>:
 8005180:	b510      	push	{r4, lr}
 8005182:	4604      	mov	r4, r0
 8005184:	f7ff fff0 	bl	8005168 <__sfp_lock_acquire>
 8005188:	6a23      	ldr	r3, [r4, #32]
 800518a:	b11b      	cbz	r3, 8005194 <__sinit+0x14>
 800518c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005190:	f7ff bff0 	b.w	8005174 <__sfp_lock_release>
 8005194:	4b04      	ldr	r3, [pc, #16]	; (80051a8 <__sinit+0x28>)
 8005196:	6223      	str	r3, [r4, #32]
 8005198:	4b04      	ldr	r3, [pc, #16]	; (80051ac <__sinit+0x2c>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d1f5      	bne.n	800518c <__sinit+0xc>
 80051a0:	f7ff ffc4 	bl	800512c <global_stdio_init.part.0>
 80051a4:	e7f2      	b.n	800518c <__sinit+0xc>
 80051a6:	bf00      	nop
 80051a8:	080050ed 	.word	0x080050ed
 80051ac:	20000408 	.word	0x20000408

080051b0 <_fwalk_sglue>:
 80051b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051b4:	4607      	mov	r7, r0
 80051b6:	4688      	mov	r8, r1
 80051b8:	4614      	mov	r4, r2
 80051ba:	2600      	movs	r6, #0
 80051bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80051c0:	f1b9 0901 	subs.w	r9, r9, #1
 80051c4:	d505      	bpl.n	80051d2 <_fwalk_sglue+0x22>
 80051c6:	6824      	ldr	r4, [r4, #0]
 80051c8:	2c00      	cmp	r4, #0
 80051ca:	d1f7      	bne.n	80051bc <_fwalk_sglue+0xc>
 80051cc:	4630      	mov	r0, r6
 80051ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051d2:	89ab      	ldrh	r3, [r5, #12]
 80051d4:	2b01      	cmp	r3, #1
 80051d6:	d907      	bls.n	80051e8 <_fwalk_sglue+0x38>
 80051d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80051dc:	3301      	adds	r3, #1
 80051de:	d003      	beq.n	80051e8 <_fwalk_sglue+0x38>
 80051e0:	4629      	mov	r1, r5
 80051e2:	4638      	mov	r0, r7
 80051e4:	47c0      	blx	r8
 80051e6:	4306      	orrs	r6, r0
 80051e8:	3568      	adds	r5, #104	; 0x68
 80051ea:	e7e9      	b.n	80051c0 <_fwalk_sglue+0x10>

080051ec <siprintf>:
 80051ec:	b40e      	push	{r1, r2, r3}
 80051ee:	b500      	push	{lr}
 80051f0:	b09c      	sub	sp, #112	; 0x70
 80051f2:	ab1d      	add	r3, sp, #116	; 0x74
 80051f4:	9002      	str	r0, [sp, #8]
 80051f6:	9006      	str	r0, [sp, #24]
 80051f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80051fc:	4809      	ldr	r0, [pc, #36]	; (8005224 <siprintf+0x38>)
 80051fe:	9107      	str	r1, [sp, #28]
 8005200:	9104      	str	r1, [sp, #16]
 8005202:	4909      	ldr	r1, [pc, #36]	; (8005228 <siprintf+0x3c>)
 8005204:	f853 2b04 	ldr.w	r2, [r3], #4
 8005208:	9105      	str	r1, [sp, #20]
 800520a:	6800      	ldr	r0, [r0, #0]
 800520c:	9301      	str	r3, [sp, #4]
 800520e:	a902      	add	r1, sp, #8
 8005210:	f002 fbee 	bl	80079f0 <_svfiprintf_r>
 8005214:	9b02      	ldr	r3, [sp, #8]
 8005216:	2200      	movs	r2, #0
 8005218:	701a      	strb	r2, [r3, #0]
 800521a:	b01c      	add	sp, #112	; 0x70
 800521c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005220:	b003      	add	sp, #12
 8005222:	4770      	bx	lr
 8005224:	20000064 	.word	0x20000064
 8005228:	ffff0208 	.word	0xffff0208

0800522c <__sread>:
 800522c:	b510      	push	{r4, lr}
 800522e:	460c      	mov	r4, r1
 8005230:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005234:	f000 f86c 	bl	8005310 <_read_r>
 8005238:	2800      	cmp	r0, #0
 800523a:	bfab      	itete	ge
 800523c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800523e:	89a3      	ldrhlt	r3, [r4, #12]
 8005240:	181b      	addge	r3, r3, r0
 8005242:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005246:	bfac      	ite	ge
 8005248:	6563      	strge	r3, [r4, #84]	; 0x54
 800524a:	81a3      	strhlt	r3, [r4, #12]
 800524c:	bd10      	pop	{r4, pc}

0800524e <__swrite>:
 800524e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005252:	461f      	mov	r7, r3
 8005254:	898b      	ldrh	r3, [r1, #12]
 8005256:	05db      	lsls	r3, r3, #23
 8005258:	4605      	mov	r5, r0
 800525a:	460c      	mov	r4, r1
 800525c:	4616      	mov	r6, r2
 800525e:	d505      	bpl.n	800526c <__swrite+0x1e>
 8005260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005264:	2302      	movs	r3, #2
 8005266:	2200      	movs	r2, #0
 8005268:	f000 f840 	bl	80052ec <_lseek_r>
 800526c:	89a3      	ldrh	r3, [r4, #12]
 800526e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005272:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005276:	81a3      	strh	r3, [r4, #12]
 8005278:	4632      	mov	r2, r6
 800527a:	463b      	mov	r3, r7
 800527c:	4628      	mov	r0, r5
 800527e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005282:	f000 b857 	b.w	8005334 <_write_r>

08005286 <__sseek>:
 8005286:	b510      	push	{r4, lr}
 8005288:	460c      	mov	r4, r1
 800528a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800528e:	f000 f82d 	bl	80052ec <_lseek_r>
 8005292:	1c43      	adds	r3, r0, #1
 8005294:	89a3      	ldrh	r3, [r4, #12]
 8005296:	bf15      	itete	ne
 8005298:	6560      	strne	r0, [r4, #84]	; 0x54
 800529a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800529e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80052a2:	81a3      	strheq	r3, [r4, #12]
 80052a4:	bf18      	it	ne
 80052a6:	81a3      	strhne	r3, [r4, #12]
 80052a8:	bd10      	pop	{r4, pc}

080052aa <__sclose>:
 80052aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052ae:	f000 b80d 	b.w	80052cc <_close_r>

080052b2 <memset>:
 80052b2:	4402      	add	r2, r0
 80052b4:	4603      	mov	r3, r0
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d100      	bne.n	80052bc <memset+0xa>
 80052ba:	4770      	bx	lr
 80052bc:	f803 1b01 	strb.w	r1, [r3], #1
 80052c0:	e7f9      	b.n	80052b6 <memset+0x4>
	...

080052c4 <_localeconv_r>:
 80052c4:	4800      	ldr	r0, [pc, #0]	; (80052c8 <_localeconv_r+0x4>)
 80052c6:	4770      	bx	lr
 80052c8:	20000158 	.word	0x20000158

080052cc <_close_r>:
 80052cc:	b538      	push	{r3, r4, r5, lr}
 80052ce:	4d06      	ldr	r5, [pc, #24]	; (80052e8 <_close_r+0x1c>)
 80052d0:	2300      	movs	r3, #0
 80052d2:	4604      	mov	r4, r0
 80052d4:	4608      	mov	r0, r1
 80052d6:	602b      	str	r3, [r5, #0]
 80052d8:	f7fc fab3 	bl	8001842 <_close>
 80052dc:	1c43      	adds	r3, r0, #1
 80052de:	d102      	bne.n	80052e6 <_close_r+0x1a>
 80052e0:	682b      	ldr	r3, [r5, #0]
 80052e2:	b103      	cbz	r3, 80052e6 <_close_r+0x1a>
 80052e4:	6023      	str	r3, [r4, #0]
 80052e6:	bd38      	pop	{r3, r4, r5, pc}
 80052e8:	2000040c 	.word	0x2000040c

080052ec <_lseek_r>:
 80052ec:	b538      	push	{r3, r4, r5, lr}
 80052ee:	4d07      	ldr	r5, [pc, #28]	; (800530c <_lseek_r+0x20>)
 80052f0:	4604      	mov	r4, r0
 80052f2:	4608      	mov	r0, r1
 80052f4:	4611      	mov	r1, r2
 80052f6:	2200      	movs	r2, #0
 80052f8:	602a      	str	r2, [r5, #0]
 80052fa:	461a      	mov	r2, r3
 80052fc:	f7fc fac8 	bl	8001890 <_lseek>
 8005300:	1c43      	adds	r3, r0, #1
 8005302:	d102      	bne.n	800530a <_lseek_r+0x1e>
 8005304:	682b      	ldr	r3, [r5, #0]
 8005306:	b103      	cbz	r3, 800530a <_lseek_r+0x1e>
 8005308:	6023      	str	r3, [r4, #0]
 800530a:	bd38      	pop	{r3, r4, r5, pc}
 800530c:	2000040c 	.word	0x2000040c

08005310 <_read_r>:
 8005310:	b538      	push	{r3, r4, r5, lr}
 8005312:	4d07      	ldr	r5, [pc, #28]	; (8005330 <_read_r+0x20>)
 8005314:	4604      	mov	r4, r0
 8005316:	4608      	mov	r0, r1
 8005318:	4611      	mov	r1, r2
 800531a:	2200      	movs	r2, #0
 800531c:	602a      	str	r2, [r5, #0]
 800531e:	461a      	mov	r2, r3
 8005320:	f7fc fa72 	bl	8001808 <_read>
 8005324:	1c43      	adds	r3, r0, #1
 8005326:	d102      	bne.n	800532e <_read_r+0x1e>
 8005328:	682b      	ldr	r3, [r5, #0]
 800532a:	b103      	cbz	r3, 800532e <_read_r+0x1e>
 800532c:	6023      	str	r3, [r4, #0]
 800532e:	bd38      	pop	{r3, r4, r5, pc}
 8005330:	2000040c 	.word	0x2000040c

08005334 <_write_r>:
 8005334:	b538      	push	{r3, r4, r5, lr}
 8005336:	4d07      	ldr	r5, [pc, #28]	; (8005354 <_write_r+0x20>)
 8005338:	4604      	mov	r4, r0
 800533a:	4608      	mov	r0, r1
 800533c:	4611      	mov	r1, r2
 800533e:	2200      	movs	r2, #0
 8005340:	602a      	str	r2, [r5, #0]
 8005342:	461a      	mov	r2, r3
 8005344:	f7fb fe64 	bl	8001010 <_write>
 8005348:	1c43      	adds	r3, r0, #1
 800534a:	d102      	bne.n	8005352 <_write_r+0x1e>
 800534c:	682b      	ldr	r3, [r5, #0]
 800534e:	b103      	cbz	r3, 8005352 <_write_r+0x1e>
 8005350:	6023      	str	r3, [r4, #0]
 8005352:	bd38      	pop	{r3, r4, r5, pc}
 8005354:	2000040c 	.word	0x2000040c

08005358 <__errno>:
 8005358:	4b01      	ldr	r3, [pc, #4]	; (8005360 <__errno+0x8>)
 800535a:	6818      	ldr	r0, [r3, #0]
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	20000064 	.word	0x20000064

08005364 <__libc_init_array>:
 8005364:	b570      	push	{r4, r5, r6, lr}
 8005366:	4d0d      	ldr	r5, [pc, #52]	; (800539c <__libc_init_array+0x38>)
 8005368:	4c0d      	ldr	r4, [pc, #52]	; (80053a0 <__libc_init_array+0x3c>)
 800536a:	1b64      	subs	r4, r4, r5
 800536c:	10a4      	asrs	r4, r4, #2
 800536e:	2600      	movs	r6, #0
 8005370:	42a6      	cmp	r6, r4
 8005372:	d109      	bne.n	8005388 <__libc_init_array+0x24>
 8005374:	4d0b      	ldr	r5, [pc, #44]	; (80053a4 <__libc_init_array+0x40>)
 8005376:	4c0c      	ldr	r4, [pc, #48]	; (80053a8 <__libc_init_array+0x44>)
 8005378:	f003 fbd6 	bl	8008b28 <_init>
 800537c:	1b64      	subs	r4, r4, r5
 800537e:	10a4      	asrs	r4, r4, #2
 8005380:	2600      	movs	r6, #0
 8005382:	42a6      	cmp	r6, r4
 8005384:	d105      	bne.n	8005392 <__libc_init_array+0x2e>
 8005386:	bd70      	pop	{r4, r5, r6, pc}
 8005388:	f855 3b04 	ldr.w	r3, [r5], #4
 800538c:	4798      	blx	r3
 800538e:	3601      	adds	r6, #1
 8005390:	e7ee      	b.n	8005370 <__libc_init_array+0xc>
 8005392:	f855 3b04 	ldr.w	r3, [r5], #4
 8005396:	4798      	blx	r3
 8005398:	3601      	adds	r6, #1
 800539a:	e7f2      	b.n	8005382 <__libc_init_array+0x1e>
 800539c:	08008f88 	.word	0x08008f88
 80053a0:	08008f88 	.word	0x08008f88
 80053a4:	08008f88 	.word	0x08008f88
 80053a8:	08008f8c 	.word	0x08008f8c

080053ac <__retarget_lock_init_recursive>:
 80053ac:	4770      	bx	lr

080053ae <__retarget_lock_acquire_recursive>:
 80053ae:	4770      	bx	lr

080053b0 <__retarget_lock_release_recursive>:
 80053b0:	4770      	bx	lr
	...

080053b4 <nanf>:
 80053b4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80053bc <nanf+0x8>
 80053b8:	4770      	bx	lr
 80053ba:	bf00      	nop
 80053bc:	7fc00000 	.word	0x7fc00000

080053c0 <quorem>:
 80053c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053c4:	6903      	ldr	r3, [r0, #16]
 80053c6:	690c      	ldr	r4, [r1, #16]
 80053c8:	42a3      	cmp	r3, r4
 80053ca:	4607      	mov	r7, r0
 80053cc:	db7e      	blt.n	80054cc <quorem+0x10c>
 80053ce:	3c01      	subs	r4, #1
 80053d0:	f101 0814 	add.w	r8, r1, #20
 80053d4:	f100 0514 	add.w	r5, r0, #20
 80053d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80053dc:	9301      	str	r3, [sp, #4]
 80053de:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80053e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80053e6:	3301      	adds	r3, #1
 80053e8:	429a      	cmp	r2, r3
 80053ea:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80053ee:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80053f2:	fbb2 f6f3 	udiv	r6, r2, r3
 80053f6:	d331      	bcc.n	800545c <quorem+0x9c>
 80053f8:	f04f 0e00 	mov.w	lr, #0
 80053fc:	4640      	mov	r0, r8
 80053fe:	46ac      	mov	ip, r5
 8005400:	46f2      	mov	sl, lr
 8005402:	f850 2b04 	ldr.w	r2, [r0], #4
 8005406:	b293      	uxth	r3, r2
 8005408:	fb06 e303 	mla	r3, r6, r3, lr
 800540c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005410:	0c1a      	lsrs	r2, r3, #16
 8005412:	b29b      	uxth	r3, r3
 8005414:	ebaa 0303 	sub.w	r3, sl, r3
 8005418:	f8dc a000 	ldr.w	sl, [ip]
 800541c:	fa13 f38a 	uxtah	r3, r3, sl
 8005420:	fb06 220e 	mla	r2, r6, lr, r2
 8005424:	9300      	str	r3, [sp, #0]
 8005426:	9b00      	ldr	r3, [sp, #0]
 8005428:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800542c:	b292      	uxth	r2, r2
 800542e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005432:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005436:	f8bd 3000 	ldrh.w	r3, [sp]
 800543a:	4581      	cmp	r9, r0
 800543c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005440:	f84c 3b04 	str.w	r3, [ip], #4
 8005444:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005448:	d2db      	bcs.n	8005402 <quorem+0x42>
 800544a:	f855 300b 	ldr.w	r3, [r5, fp]
 800544e:	b92b      	cbnz	r3, 800545c <quorem+0x9c>
 8005450:	9b01      	ldr	r3, [sp, #4]
 8005452:	3b04      	subs	r3, #4
 8005454:	429d      	cmp	r5, r3
 8005456:	461a      	mov	r2, r3
 8005458:	d32c      	bcc.n	80054b4 <quorem+0xf4>
 800545a:	613c      	str	r4, [r7, #16]
 800545c:	4638      	mov	r0, r7
 800545e:	f001 f9ef 	bl	8006840 <__mcmp>
 8005462:	2800      	cmp	r0, #0
 8005464:	db22      	blt.n	80054ac <quorem+0xec>
 8005466:	3601      	adds	r6, #1
 8005468:	4629      	mov	r1, r5
 800546a:	2000      	movs	r0, #0
 800546c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005470:	f8d1 c000 	ldr.w	ip, [r1]
 8005474:	b293      	uxth	r3, r2
 8005476:	1ac3      	subs	r3, r0, r3
 8005478:	0c12      	lsrs	r2, r2, #16
 800547a:	fa13 f38c 	uxtah	r3, r3, ip
 800547e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005482:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005486:	b29b      	uxth	r3, r3
 8005488:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800548c:	45c1      	cmp	r9, r8
 800548e:	f841 3b04 	str.w	r3, [r1], #4
 8005492:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005496:	d2e9      	bcs.n	800546c <quorem+0xac>
 8005498:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800549c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80054a0:	b922      	cbnz	r2, 80054ac <quorem+0xec>
 80054a2:	3b04      	subs	r3, #4
 80054a4:	429d      	cmp	r5, r3
 80054a6:	461a      	mov	r2, r3
 80054a8:	d30a      	bcc.n	80054c0 <quorem+0x100>
 80054aa:	613c      	str	r4, [r7, #16]
 80054ac:	4630      	mov	r0, r6
 80054ae:	b003      	add	sp, #12
 80054b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054b4:	6812      	ldr	r2, [r2, #0]
 80054b6:	3b04      	subs	r3, #4
 80054b8:	2a00      	cmp	r2, #0
 80054ba:	d1ce      	bne.n	800545a <quorem+0x9a>
 80054bc:	3c01      	subs	r4, #1
 80054be:	e7c9      	b.n	8005454 <quorem+0x94>
 80054c0:	6812      	ldr	r2, [r2, #0]
 80054c2:	3b04      	subs	r3, #4
 80054c4:	2a00      	cmp	r2, #0
 80054c6:	d1f0      	bne.n	80054aa <quorem+0xea>
 80054c8:	3c01      	subs	r4, #1
 80054ca:	e7eb      	b.n	80054a4 <quorem+0xe4>
 80054cc:	2000      	movs	r0, #0
 80054ce:	e7ee      	b.n	80054ae <quorem+0xee>

080054d0 <_dtoa_r>:
 80054d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054d4:	ed2d 8b04 	vpush	{d8-d9}
 80054d8:	69c5      	ldr	r5, [r0, #28]
 80054da:	b093      	sub	sp, #76	; 0x4c
 80054dc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80054e0:	ec57 6b10 	vmov	r6, r7, d0
 80054e4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80054e8:	9107      	str	r1, [sp, #28]
 80054ea:	4604      	mov	r4, r0
 80054ec:	920a      	str	r2, [sp, #40]	; 0x28
 80054ee:	930d      	str	r3, [sp, #52]	; 0x34
 80054f0:	b975      	cbnz	r5, 8005510 <_dtoa_r+0x40>
 80054f2:	2010      	movs	r0, #16
 80054f4:	f000 fe2a 	bl	800614c <malloc>
 80054f8:	4602      	mov	r2, r0
 80054fa:	61e0      	str	r0, [r4, #28]
 80054fc:	b920      	cbnz	r0, 8005508 <_dtoa_r+0x38>
 80054fe:	4bae      	ldr	r3, [pc, #696]	; (80057b8 <_dtoa_r+0x2e8>)
 8005500:	21ef      	movs	r1, #239	; 0xef
 8005502:	48ae      	ldr	r0, [pc, #696]	; (80057bc <_dtoa_r+0x2ec>)
 8005504:	f002 fc74 	bl	8007df0 <__assert_func>
 8005508:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800550c:	6005      	str	r5, [r0, #0]
 800550e:	60c5      	str	r5, [r0, #12]
 8005510:	69e3      	ldr	r3, [r4, #28]
 8005512:	6819      	ldr	r1, [r3, #0]
 8005514:	b151      	cbz	r1, 800552c <_dtoa_r+0x5c>
 8005516:	685a      	ldr	r2, [r3, #4]
 8005518:	604a      	str	r2, [r1, #4]
 800551a:	2301      	movs	r3, #1
 800551c:	4093      	lsls	r3, r2
 800551e:	608b      	str	r3, [r1, #8]
 8005520:	4620      	mov	r0, r4
 8005522:	f000 ff07 	bl	8006334 <_Bfree>
 8005526:	69e3      	ldr	r3, [r4, #28]
 8005528:	2200      	movs	r2, #0
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	1e3b      	subs	r3, r7, #0
 800552e:	bfbb      	ittet	lt
 8005530:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005534:	9303      	strlt	r3, [sp, #12]
 8005536:	2300      	movge	r3, #0
 8005538:	2201      	movlt	r2, #1
 800553a:	bfac      	ite	ge
 800553c:	f8c8 3000 	strge.w	r3, [r8]
 8005540:	f8c8 2000 	strlt.w	r2, [r8]
 8005544:	4b9e      	ldr	r3, [pc, #632]	; (80057c0 <_dtoa_r+0x2f0>)
 8005546:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800554a:	ea33 0308 	bics.w	r3, r3, r8
 800554e:	d11b      	bne.n	8005588 <_dtoa_r+0xb8>
 8005550:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005552:	f242 730f 	movw	r3, #9999	; 0x270f
 8005556:	6013      	str	r3, [r2, #0]
 8005558:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800555c:	4333      	orrs	r3, r6
 800555e:	f000 8593 	beq.w	8006088 <_dtoa_r+0xbb8>
 8005562:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005564:	b963      	cbnz	r3, 8005580 <_dtoa_r+0xb0>
 8005566:	4b97      	ldr	r3, [pc, #604]	; (80057c4 <_dtoa_r+0x2f4>)
 8005568:	e027      	b.n	80055ba <_dtoa_r+0xea>
 800556a:	4b97      	ldr	r3, [pc, #604]	; (80057c8 <_dtoa_r+0x2f8>)
 800556c:	9300      	str	r3, [sp, #0]
 800556e:	3308      	adds	r3, #8
 8005570:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005572:	6013      	str	r3, [r2, #0]
 8005574:	9800      	ldr	r0, [sp, #0]
 8005576:	b013      	add	sp, #76	; 0x4c
 8005578:	ecbd 8b04 	vpop	{d8-d9}
 800557c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005580:	4b90      	ldr	r3, [pc, #576]	; (80057c4 <_dtoa_r+0x2f4>)
 8005582:	9300      	str	r3, [sp, #0]
 8005584:	3303      	adds	r3, #3
 8005586:	e7f3      	b.n	8005570 <_dtoa_r+0xa0>
 8005588:	ed9d 7b02 	vldr	d7, [sp, #8]
 800558c:	2200      	movs	r2, #0
 800558e:	ec51 0b17 	vmov	r0, r1, d7
 8005592:	eeb0 8a47 	vmov.f32	s16, s14
 8005596:	eef0 8a67 	vmov.f32	s17, s15
 800559a:	2300      	movs	r3, #0
 800559c:	f7fb faa4 	bl	8000ae8 <__aeabi_dcmpeq>
 80055a0:	4681      	mov	r9, r0
 80055a2:	b160      	cbz	r0, 80055be <_dtoa_r+0xee>
 80055a4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80055a6:	2301      	movs	r3, #1
 80055a8:	6013      	str	r3, [r2, #0]
 80055aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f000 8568 	beq.w	8006082 <_dtoa_r+0xbb2>
 80055b2:	4b86      	ldr	r3, [pc, #536]	; (80057cc <_dtoa_r+0x2fc>)
 80055b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80055b6:	6013      	str	r3, [r2, #0]
 80055b8:	3b01      	subs	r3, #1
 80055ba:	9300      	str	r3, [sp, #0]
 80055bc:	e7da      	b.n	8005574 <_dtoa_r+0xa4>
 80055be:	aa10      	add	r2, sp, #64	; 0x40
 80055c0:	a911      	add	r1, sp, #68	; 0x44
 80055c2:	4620      	mov	r0, r4
 80055c4:	eeb0 0a48 	vmov.f32	s0, s16
 80055c8:	eef0 0a68 	vmov.f32	s1, s17
 80055cc:	f001 fa4e 	bl	8006a6c <__d2b>
 80055d0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80055d4:	4682      	mov	sl, r0
 80055d6:	2d00      	cmp	r5, #0
 80055d8:	d07f      	beq.n	80056da <_dtoa_r+0x20a>
 80055da:	ee18 3a90 	vmov	r3, s17
 80055de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055e2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80055e6:	ec51 0b18 	vmov	r0, r1, d8
 80055ea:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80055ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80055f2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80055f6:	4619      	mov	r1, r3
 80055f8:	2200      	movs	r2, #0
 80055fa:	4b75      	ldr	r3, [pc, #468]	; (80057d0 <_dtoa_r+0x300>)
 80055fc:	f7fa fe54 	bl	80002a8 <__aeabi_dsub>
 8005600:	a367      	add	r3, pc, #412	; (adr r3, 80057a0 <_dtoa_r+0x2d0>)
 8005602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005606:	f7fb f807 	bl	8000618 <__aeabi_dmul>
 800560a:	a367      	add	r3, pc, #412	; (adr r3, 80057a8 <_dtoa_r+0x2d8>)
 800560c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005610:	f7fa fe4c 	bl	80002ac <__adddf3>
 8005614:	4606      	mov	r6, r0
 8005616:	4628      	mov	r0, r5
 8005618:	460f      	mov	r7, r1
 800561a:	f7fa ff93 	bl	8000544 <__aeabi_i2d>
 800561e:	a364      	add	r3, pc, #400	; (adr r3, 80057b0 <_dtoa_r+0x2e0>)
 8005620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005624:	f7fa fff8 	bl	8000618 <__aeabi_dmul>
 8005628:	4602      	mov	r2, r0
 800562a:	460b      	mov	r3, r1
 800562c:	4630      	mov	r0, r6
 800562e:	4639      	mov	r1, r7
 8005630:	f7fa fe3c 	bl	80002ac <__adddf3>
 8005634:	4606      	mov	r6, r0
 8005636:	460f      	mov	r7, r1
 8005638:	f7fb fa9e 	bl	8000b78 <__aeabi_d2iz>
 800563c:	2200      	movs	r2, #0
 800563e:	4683      	mov	fp, r0
 8005640:	2300      	movs	r3, #0
 8005642:	4630      	mov	r0, r6
 8005644:	4639      	mov	r1, r7
 8005646:	f7fb fa59 	bl	8000afc <__aeabi_dcmplt>
 800564a:	b148      	cbz	r0, 8005660 <_dtoa_r+0x190>
 800564c:	4658      	mov	r0, fp
 800564e:	f7fa ff79 	bl	8000544 <__aeabi_i2d>
 8005652:	4632      	mov	r2, r6
 8005654:	463b      	mov	r3, r7
 8005656:	f7fb fa47 	bl	8000ae8 <__aeabi_dcmpeq>
 800565a:	b908      	cbnz	r0, 8005660 <_dtoa_r+0x190>
 800565c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005660:	f1bb 0f16 	cmp.w	fp, #22
 8005664:	d857      	bhi.n	8005716 <_dtoa_r+0x246>
 8005666:	4b5b      	ldr	r3, [pc, #364]	; (80057d4 <_dtoa_r+0x304>)
 8005668:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800566c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005670:	ec51 0b18 	vmov	r0, r1, d8
 8005674:	f7fb fa42 	bl	8000afc <__aeabi_dcmplt>
 8005678:	2800      	cmp	r0, #0
 800567a:	d04e      	beq.n	800571a <_dtoa_r+0x24a>
 800567c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005680:	2300      	movs	r3, #0
 8005682:	930c      	str	r3, [sp, #48]	; 0x30
 8005684:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005686:	1b5b      	subs	r3, r3, r5
 8005688:	1e5a      	subs	r2, r3, #1
 800568a:	bf45      	ittet	mi
 800568c:	f1c3 0301 	rsbmi	r3, r3, #1
 8005690:	9305      	strmi	r3, [sp, #20]
 8005692:	2300      	movpl	r3, #0
 8005694:	2300      	movmi	r3, #0
 8005696:	9206      	str	r2, [sp, #24]
 8005698:	bf54      	ite	pl
 800569a:	9305      	strpl	r3, [sp, #20]
 800569c:	9306      	strmi	r3, [sp, #24]
 800569e:	f1bb 0f00 	cmp.w	fp, #0
 80056a2:	db3c      	blt.n	800571e <_dtoa_r+0x24e>
 80056a4:	9b06      	ldr	r3, [sp, #24]
 80056a6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80056aa:	445b      	add	r3, fp
 80056ac:	9306      	str	r3, [sp, #24]
 80056ae:	2300      	movs	r3, #0
 80056b0:	9308      	str	r3, [sp, #32]
 80056b2:	9b07      	ldr	r3, [sp, #28]
 80056b4:	2b09      	cmp	r3, #9
 80056b6:	d868      	bhi.n	800578a <_dtoa_r+0x2ba>
 80056b8:	2b05      	cmp	r3, #5
 80056ba:	bfc4      	itt	gt
 80056bc:	3b04      	subgt	r3, #4
 80056be:	9307      	strgt	r3, [sp, #28]
 80056c0:	9b07      	ldr	r3, [sp, #28]
 80056c2:	f1a3 0302 	sub.w	r3, r3, #2
 80056c6:	bfcc      	ite	gt
 80056c8:	2500      	movgt	r5, #0
 80056ca:	2501      	movle	r5, #1
 80056cc:	2b03      	cmp	r3, #3
 80056ce:	f200 8085 	bhi.w	80057dc <_dtoa_r+0x30c>
 80056d2:	e8df f003 	tbb	[pc, r3]
 80056d6:	3b2e      	.short	0x3b2e
 80056d8:	5839      	.short	0x5839
 80056da:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80056de:	441d      	add	r5, r3
 80056e0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80056e4:	2b20      	cmp	r3, #32
 80056e6:	bfc1      	itttt	gt
 80056e8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80056ec:	fa08 f803 	lslgt.w	r8, r8, r3
 80056f0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80056f4:	fa26 f303 	lsrgt.w	r3, r6, r3
 80056f8:	bfd6      	itet	le
 80056fa:	f1c3 0320 	rsble	r3, r3, #32
 80056fe:	ea48 0003 	orrgt.w	r0, r8, r3
 8005702:	fa06 f003 	lslle.w	r0, r6, r3
 8005706:	f7fa ff0d 	bl	8000524 <__aeabi_ui2d>
 800570a:	2201      	movs	r2, #1
 800570c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8005710:	3d01      	subs	r5, #1
 8005712:	920e      	str	r2, [sp, #56]	; 0x38
 8005714:	e76f      	b.n	80055f6 <_dtoa_r+0x126>
 8005716:	2301      	movs	r3, #1
 8005718:	e7b3      	b.n	8005682 <_dtoa_r+0x1b2>
 800571a:	900c      	str	r0, [sp, #48]	; 0x30
 800571c:	e7b2      	b.n	8005684 <_dtoa_r+0x1b4>
 800571e:	9b05      	ldr	r3, [sp, #20]
 8005720:	eba3 030b 	sub.w	r3, r3, fp
 8005724:	9305      	str	r3, [sp, #20]
 8005726:	f1cb 0300 	rsb	r3, fp, #0
 800572a:	9308      	str	r3, [sp, #32]
 800572c:	2300      	movs	r3, #0
 800572e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005730:	e7bf      	b.n	80056b2 <_dtoa_r+0x1e2>
 8005732:	2300      	movs	r3, #0
 8005734:	9309      	str	r3, [sp, #36]	; 0x24
 8005736:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005738:	2b00      	cmp	r3, #0
 800573a:	dc52      	bgt.n	80057e2 <_dtoa_r+0x312>
 800573c:	2301      	movs	r3, #1
 800573e:	9301      	str	r3, [sp, #4]
 8005740:	9304      	str	r3, [sp, #16]
 8005742:	461a      	mov	r2, r3
 8005744:	920a      	str	r2, [sp, #40]	; 0x28
 8005746:	e00b      	b.n	8005760 <_dtoa_r+0x290>
 8005748:	2301      	movs	r3, #1
 800574a:	e7f3      	b.n	8005734 <_dtoa_r+0x264>
 800574c:	2300      	movs	r3, #0
 800574e:	9309      	str	r3, [sp, #36]	; 0x24
 8005750:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005752:	445b      	add	r3, fp
 8005754:	9301      	str	r3, [sp, #4]
 8005756:	3301      	adds	r3, #1
 8005758:	2b01      	cmp	r3, #1
 800575a:	9304      	str	r3, [sp, #16]
 800575c:	bfb8      	it	lt
 800575e:	2301      	movlt	r3, #1
 8005760:	69e0      	ldr	r0, [r4, #28]
 8005762:	2100      	movs	r1, #0
 8005764:	2204      	movs	r2, #4
 8005766:	f102 0614 	add.w	r6, r2, #20
 800576a:	429e      	cmp	r6, r3
 800576c:	d93d      	bls.n	80057ea <_dtoa_r+0x31a>
 800576e:	6041      	str	r1, [r0, #4]
 8005770:	4620      	mov	r0, r4
 8005772:	f000 fd9f 	bl	80062b4 <_Balloc>
 8005776:	9000      	str	r0, [sp, #0]
 8005778:	2800      	cmp	r0, #0
 800577a:	d139      	bne.n	80057f0 <_dtoa_r+0x320>
 800577c:	4b16      	ldr	r3, [pc, #88]	; (80057d8 <_dtoa_r+0x308>)
 800577e:	4602      	mov	r2, r0
 8005780:	f240 11af 	movw	r1, #431	; 0x1af
 8005784:	e6bd      	b.n	8005502 <_dtoa_r+0x32>
 8005786:	2301      	movs	r3, #1
 8005788:	e7e1      	b.n	800574e <_dtoa_r+0x27e>
 800578a:	2501      	movs	r5, #1
 800578c:	2300      	movs	r3, #0
 800578e:	9307      	str	r3, [sp, #28]
 8005790:	9509      	str	r5, [sp, #36]	; 0x24
 8005792:	f04f 33ff 	mov.w	r3, #4294967295
 8005796:	9301      	str	r3, [sp, #4]
 8005798:	9304      	str	r3, [sp, #16]
 800579a:	2200      	movs	r2, #0
 800579c:	2312      	movs	r3, #18
 800579e:	e7d1      	b.n	8005744 <_dtoa_r+0x274>
 80057a0:	636f4361 	.word	0x636f4361
 80057a4:	3fd287a7 	.word	0x3fd287a7
 80057a8:	8b60c8b3 	.word	0x8b60c8b3
 80057ac:	3fc68a28 	.word	0x3fc68a28
 80057b0:	509f79fb 	.word	0x509f79fb
 80057b4:	3fd34413 	.word	0x3fd34413
 80057b8:	08008b9e 	.word	0x08008b9e
 80057bc:	08008bb5 	.word	0x08008bb5
 80057c0:	7ff00000 	.word	0x7ff00000
 80057c4:	08008b9a 	.word	0x08008b9a
 80057c8:	08008b91 	.word	0x08008b91
 80057cc:	08008b69 	.word	0x08008b69
 80057d0:	3ff80000 	.word	0x3ff80000
 80057d4:	08008ca0 	.word	0x08008ca0
 80057d8:	08008c0d 	.word	0x08008c0d
 80057dc:	2301      	movs	r3, #1
 80057de:	9309      	str	r3, [sp, #36]	; 0x24
 80057e0:	e7d7      	b.n	8005792 <_dtoa_r+0x2c2>
 80057e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057e4:	9301      	str	r3, [sp, #4]
 80057e6:	9304      	str	r3, [sp, #16]
 80057e8:	e7ba      	b.n	8005760 <_dtoa_r+0x290>
 80057ea:	3101      	adds	r1, #1
 80057ec:	0052      	lsls	r2, r2, #1
 80057ee:	e7ba      	b.n	8005766 <_dtoa_r+0x296>
 80057f0:	69e3      	ldr	r3, [r4, #28]
 80057f2:	9a00      	ldr	r2, [sp, #0]
 80057f4:	601a      	str	r2, [r3, #0]
 80057f6:	9b04      	ldr	r3, [sp, #16]
 80057f8:	2b0e      	cmp	r3, #14
 80057fa:	f200 80a8 	bhi.w	800594e <_dtoa_r+0x47e>
 80057fe:	2d00      	cmp	r5, #0
 8005800:	f000 80a5 	beq.w	800594e <_dtoa_r+0x47e>
 8005804:	f1bb 0f00 	cmp.w	fp, #0
 8005808:	dd38      	ble.n	800587c <_dtoa_r+0x3ac>
 800580a:	4bc0      	ldr	r3, [pc, #768]	; (8005b0c <_dtoa_r+0x63c>)
 800580c:	f00b 020f 	and.w	r2, fp, #15
 8005810:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005814:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005818:	e9d3 6700 	ldrd	r6, r7, [r3]
 800581c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8005820:	d019      	beq.n	8005856 <_dtoa_r+0x386>
 8005822:	4bbb      	ldr	r3, [pc, #748]	; (8005b10 <_dtoa_r+0x640>)
 8005824:	ec51 0b18 	vmov	r0, r1, d8
 8005828:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800582c:	f7fb f81e 	bl	800086c <__aeabi_ddiv>
 8005830:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005834:	f008 080f 	and.w	r8, r8, #15
 8005838:	2503      	movs	r5, #3
 800583a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8005b10 <_dtoa_r+0x640>
 800583e:	f1b8 0f00 	cmp.w	r8, #0
 8005842:	d10a      	bne.n	800585a <_dtoa_r+0x38a>
 8005844:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005848:	4632      	mov	r2, r6
 800584a:	463b      	mov	r3, r7
 800584c:	f7fb f80e 	bl	800086c <__aeabi_ddiv>
 8005850:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005854:	e02b      	b.n	80058ae <_dtoa_r+0x3de>
 8005856:	2502      	movs	r5, #2
 8005858:	e7ef      	b.n	800583a <_dtoa_r+0x36a>
 800585a:	f018 0f01 	tst.w	r8, #1
 800585e:	d008      	beq.n	8005872 <_dtoa_r+0x3a2>
 8005860:	4630      	mov	r0, r6
 8005862:	4639      	mov	r1, r7
 8005864:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005868:	f7fa fed6 	bl	8000618 <__aeabi_dmul>
 800586c:	3501      	adds	r5, #1
 800586e:	4606      	mov	r6, r0
 8005870:	460f      	mov	r7, r1
 8005872:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005876:	f109 0908 	add.w	r9, r9, #8
 800587a:	e7e0      	b.n	800583e <_dtoa_r+0x36e>
 800587c:	f000 809f 	beq.w	80059be <_dtoa_r+0x4ee>
 8005880:	f1cb 0600 	rsb	r6, fp, #0
 8005884:	4ba1      	ldr	r3, [pc, #644]	; (8005b0c <_dtoa_r+0x63c>)
 8005886:	4fa2      	ldr	r7, [pc, #648]	; (8005b10 <_dtoa_r+0x640>)
 8005888:	f006 020f 	and.w	r2, r6, #15
 800588c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005894:	ec51 0b18 	vmov	r0, r1, d8
 8005898:	f7fa febe 	bl	8000618 <__aeabi_dmul>
 800589c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058a0:	1136      	asrs	r6, r6, #4
 80058a2:	2300      	movs	r3, #0
 80058a4:	2502      	movs	r5, #2
 80058a6:	2e00      	cmp	r6, #0
 80058a8:	d17e      	bne.n	80059a8 <_dtoa_r+0x4d8>
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d1d0      	bne.n	8005850 <_dtoa_r+0x380>
 80058ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80058b0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	f000 8084 	beq.w	80059c2 <_dtoa_r+0x4f2>
 80058ba:	4b96      	ldr	r3, [pc, #600]	; (8005b14 <_dtoa_r+0x644>)
 80058bc:	2200      	movs	r2, #0
 80058be:	4640      	mov	r0, r8
 80058c0:	4649      	mov	r1, r9
 80058c2:	f7fb f91b 	bl	8000afc <__aeabi_dcmplt>
 80058c6:	2800      	cmp	r0, #0
 80058c8:	d07b      	beq.n	80059c2 <_dtoa_r+0x4f2>
 80058ca:	9b04      	ldr	r3, [sp, #16]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d078      	beq.n	80059c2 <_dtoa_r+0x4f2>
 80058d0:	9b01      	ldr	r3, [sp, #4]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	dd39      	ble.n	800594a <_dtoa_r+0x47a>
 80058d6:	4b90      	ldr	r3, [pc, #576]	; (8005b18 <_dtoa_r+0x648>)
 80058d8:	2200      	movs	r2, #0
 80058da:	4640      	mov	r0, r8
 80058dc:	4649      	mov	r1, r9
 80058de:	f7fa fe9b 	bl	8000618 <__aeabi_dmul>
 80058e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058e6:	9e01      	ldr	r6, [sp, #4]
 80058e8:	f10b 37ff 	add.w	r7, fp, #4294967295
 80058ec:	3501      	adds	r5, #1
 80058ee:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80058f2:	4628      	mov	r0, r5
 80058f4:	f7fa fe26 	bl	8000544 <__aeabi_i2d>
 80058f8:	4642      	mov	r2, r8
 80058fa:	464b      	mov	r3, r9
 80058fc:	f7fa fe8c 	bl	8000618 <__aeabi_dmul>
 8005900:	4b86      	ldr	r3, [pc, #536]	; (8005b1c <_dtoa_r+0x64c>)
 8005902:	2200      	movs	r2, #0
 8005904:	f7fa fcd2 	bl	80002ac <__adddf3>
 8005908:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800590c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005910:	9303      	str	r3, [sp, #12]
 8005912:	2e00      	cmp	r6, #0
 8005914:	d158      	bne.n	80059c8 <_dtoa_r+0x4f8>
 8005916:	4b82      	ldr	r3, [pc, #520]	; (8005b20 <_dtoa_r+0x650>)
 8005918:	2200      	movs	r2, #0
 800591a:	4640      	mov	r0, r8
 800591c:	4649      	mov	r1, r9
 800591e:	f7fa fcc3 	bl	80002a8 <__aeabi_dsub>
 8005922:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005926:	4680      	mov	r8, r0
 8005928:	4689      	mov	r9, r1
 800592a:	f7fb f905 	bl	8000b38 <__aeabi_dcmpgt>
 800592e:	2800      	cmp	r0, #0
 8005930:	f040 8296 	bne.w	8005e60 <_dtoa_r+0x990>
 8005934:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005938:	4640      	mov	r0, r8
 800593a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800593e:	4649      	mov	r1, r9
 8005940:	f7fb f8dc 	bl	8000afc <__aeabi_dcmplt>
 8005944:	2800      	cmp	r0, #0
 8005946:	f040 8289 	bne.w	8005e5c <_dtoa_r+0x98c>
 800594a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800594e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005950:	2b00      	cmp	r3, #0
 8005952:	f2c0 814e 	blt.w	8005bf2 <_dtoa_r+0x722>
 8005956:	f1bb 0f0e 	cmp.w	fp, #14
 800595a:	f300 814a 	bgt.w	8005bf2 <_dtoa_r+0x722>
 800595e:	4b6b      	ldr	r3, [pc, #428]	; (8005b0c <_dtoa_r+0x63c>)
 8005960:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005964:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005968:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800596a:	2b00      	cmp	r3, #0
 800596c:	f280 80dc 	bge.w	8005b28 <_dtoa_r+0x658>
 8005970:	9b04      	ldr	r3, [sp, #16]
 8005972:	2b00      	cmp	r3, #0
 8005974:	f300 80d8 	bgt.w	8005b28 <_dtoa_r+0x658>
 8005978:	f040 826f 	bne.w	8005e5a <_dtoa_r+0x98a>
 800597c:	4b68      	ldr	r3, [pc, #416]	; (8005b20 <_dtoa_r+0x650>)
 800597e:	2200      	movs	r2, #0
 8005980:	4640      	mov	r0, r8
 8005982:	4649      	mov	r1, r9
 8005984:	f7fa fe48 	bl	8000618 <__aeabi_dmul>
 8005988:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800598c:	f7fb f8ca 	bl	8000b24 <__aeabi_dcmpge>
 8005990:	9e04      	ldr	r6, [sp, #16]
 8005992:	4637      	mov	r7, r6
 8005994:	2800      	cmp	r0, #0
 8005996:	f040 8245 	bne.w	8005e24 <_dtoa_r+0x954>
 800599a:	9d00      	ldr	r5, [sp, #0]
 800599c:	2331      	movs	r3, #49	; 0x31
 800599e:	f805 3b01 	strb.w	r3, [r5], #1
 80059a2:	f10b 0b01 	add.w	fp, fp, #1
 80059a6:	e241      	b.n	8005e2c <_dtoa_r+0x95c>
 80059a8:	07f2      	lsls	r2, r6, #31
 80059aa:	d505      	bpl.n	80059b8 <_dtoa_r+0x4e8>
 80059ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059b0:	f7fa fe32 	bl	8000618 <__aeabi_dmul>
 80059b4:	3501      	adds	r5, #1
 80059b6:	2301      	movs	r3, #1
 80059b8:	1076      	asrs	r6, r6, #1
 80059ba:	3708      	adds	r7, #8
 80059bc:	e773      	b.n	80058a6 <_dtoa_r+0x3d6>
 80059be:	2502      	movs	r5, #2
 80059c0:	e775      	b.n	80058ae <_dtoa_r+0x3de>
 80059c2:	9e04      	ldr	r6, [sp, #16]
 80059c4:	465f      	mov	r7, fp
 80059c6:	e792      	b.n	80058ee <_dtoa_r+0x41e>
 80059c8:	9900      	ldr	r1, [sp, #0]
 80059ca:	4b50      	ldr	r3, [pc, #320]	; (8005b0c <_dtoa_r+0x63c>)
 80059cc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80059d0:	4431      	add	r1, r6
 80059d2:	9102      	str	r1, [sp, #8]
 80059d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80059d6:	eeb0 9a47 	vmov.f32	s18, s14
 80059da:	eef0 9a67 	vmov.f32	s19, s15
 80059de:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80059e2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80059e6:	2900      	cmp	r1, #0
 80059e8:	d044      	beq.n	8005a74 <_dtoa_r+0x5a4>
 80059ea:	494e      	ldr	r1, [pc, #312]	; (8005b24 <_dtoa_r+0x654>)
 80059ec:	2000      	movs	r0, #0
 80059ee:	f7fa ff3d 	bl	800086c <__aeabi_ddiv>
 80059f2:	ec53 2b19 	vmov	r2, r3, d9
 80059f6:	f7fa fc57 	bl	80002a8 <__aeabi_dsub>
 80059fa:	9d00      	ldr	r5, [sp, #0]
 80059fc:	ec41 0b19 	vmov	d9, r0, r1
 8005a00:	4649      	mov	r1, r9
 8005a02:	4640      	mov	r0, r8
 8005a04:	f7fb f8b8 	bl	8000b78 <__aeabi_d2iz>
 8005a08:	4606      	mov	r6, r0
 8005a0a:	f7fa fd9b 	bl	8000544 <__aeabi_i2d>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	460b      	mov	r3, r1
 8005a12:	4640      	mov	r0, r8
 8005a14:	4649      	mov	r1, r9
 8005a16:	f7fa fc47 	bl	80002a8 <__aeabi_dsub>
 8005a1a:	3630      	adds	r6, #48	; 0x30
 8005a1c:	f805 6b01 	strb.w	r6, [r5], #1
 8005a20:	ec53 2b19 	vmov	r2, r3, d9
 8005a24:	4680      	mov	r8, r0
 8005a26:	4689      	mov	r9, r1
 8005a28:	f7fb f868 	bl	8000afc <__aeabi_dcmplt>
 8005a2c:	2800      	cmp	r0, #0
 8005a2e:	d164      	bne.n	8005afa <_dtoa_r+0x62a>
 8005a30:	4642      	mov	r2, r8
 8005a32:	464b      	mov	r3, r9
 8005a34:	4937      	ldr	r1, [pc, #220]	; (8005b14 <_dtoa_r+0x644>)
 8005a36:	2000      	movs	r0, #0
 8005a38:	f7fa fc36 	bl	80002a8 <__aeabi_dsub>
 8005a3c:	ec53 2b19 	vmov	r2, r3, d9
 8005a40:	f7fb f85c 	bl	8000afc <__aeabi_dcmplt>
 8005a44:	2800      	cmp	r0, #0
 8005a46:	f040 80b6 	bne.w	8005bb6 <_dtoa_r+0x6e6>
 8005a4a:	9b02      	ldr	r3, [sp, #8]
 8005a4c:	429d      	cmp	r5, r3
 8005a4e:	f43f af7c 	beq.w	800594a <_dtoa_r+0x47a>
 8005a52:	4b31      	ldr	r3, [pc, #196]	; (8005b18 <_dtoa_r+0x648>)
 8005a54:	ec51 0b19 	vmov	r0, r1, d9
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f7fa fddd 	bl	8000618 <__aeabi_dmul>
 8005a5e:	4b2e      	ldr	r3, [pc, #184]	; (8005b18 <_dtoa_r+0x648>)
 8005a60:	ec41 0b19 	vmov	d9, r0, r1
 8005a64:	2200      	movs	r2, #0
 8005a66:	4640      	mov	r0, r8
 8005a68:	4649      	mov	r1, r9
 8005a6a:	f7fa fdd5 	bl	8000618 <__aeabi_dmul>
 8005a6e:	4680      	mov	r8, r0
 8005a70:	4689      	mov	r9, r1
 8005a72:	e7c5      	b.n	8005a00 <_dtoa_r+0x530>
 8005a74:	ec51 0b17 	vmov	r0, r1, d7
 8005a78:	f7fa fdce 	bl	8000618 <__aeabi_dmul>
 8005a7c:	9b02      	ldr	r3, [sp, #8]
 8005a7e:	9d00      	ldr	r5, [sp, #0]
 8005a80:	930f      	str	r3, [sp, #60]	; 0x3c
 8005a82:	ec41 0b19 	vmov	d9, r0, r1
 8005a86:	4649      	mov	r1, r9
 8005a88:	4640      	mov	r0, r8
 8005a8a:	f7fb f875 	bl	8000b78 <__aeabi_d2iz>
 8005a8e:	4606      	mov	r6, r0
 8005a90:	f7fa fd58 	bl	8000544 <__aeabi_i2d>
 8005a94:	3630      	adds	r6, #48	; 0x30
 8005a96:	4602      	mov	r2, r0
 8005a98:	460b      	mov	r3, r1
 8005a9a:	4640      	mov	r0, r8
 8005a9c:	4649      	mov	r1, r9
 8005a9e:	f7fa fc03 	bl	80002a8 <__aeabi_dsub>
 8005aa2:	f805 6b01 	strb.w	r6, [r5], #1
 8005aa6:	9b02      	ldr	r3, [sp, #8]
 8005aa8:	429d      	cmp	r5, r3
 8005aaa:	4680      	mov	r8, r0
 8005aac:	4689      	mov	r9, r1
 8005aae:	f04f 0200 	mov.w	r2, #0
 8005ab2:	d124      	bne.n	8005afe <_dtoa_r+0x62e>
 8005ab4:	4b1b      	ldr	r3, [pc, #108]	; (8005b24 <_dtoa_r+0x654>)
 8005ab6:	ec51 0b19 	vmov	r0, r1, d9
 8005aba:	f7fa fbf7 	bl	80002ac <__adddf3>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	460b      	mov	r3, r1
 8005ac2:	4640      	mov	r0, r8
 8005ac4:	4649      	mov	r1, r9
 8005ac6:	f7fb f837 	bl	8000b38 <__aeabi_dcmpgt>
 8005aca:	2800      	cmp	r0, #0
 8005acc:	d173      	bne.n	8005bb6 <_dtoa_r+0x6e6>
 8005ace:	ec53 2b19 	vmov	r2, r3, d9
 8005ad2:	4914      	ldr	r1, [pc, #80]	; (8005b24 <_dtoa_r+0x654>)
 8005ad4:	2000      	movs	r0, #0
 8005ad6:	f7fa fbe7 	bl	80002a8 <__aeabi_dsub>
 8005ada:	4602      	mov	r2, r0
 8005adc:	460b      	mov	r3, r1
 8005ade:	4640      	mov	r0, r8
 8005ae0:	4649      	mov	r1, r9
 8005ae2:	f7fb f80b 	bl	8000afc <__aeabi_dcmplt>
 8005ae6:	2800      	cmp	r0, #0
 8005ae8:	f43f af2f 	beq.w	800594a <_dtoa_r+0x47a>
 8005aec:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005aee:	1e6b      	subs	r3, r5, #1
 8005af0:	930f      	str	r3, [sp, #60]	; 0x3c
 8005af2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005af6:	2b30      	cmp	r3, #48	; 0x30
 8005af8:	d0f8      	beq.n	8005aec <_dtoa_r+0x61c>
 8005afa:	46bb      	mov	fp, r7
 8005afc:	e04a      	b.n	8005b94 <_dtoa_r+0x6c4>
 8005afe:	4b06      	ldr	r3, [pc, #24]	; (8005b18 <_dtoa_r+0x648>)
 8005b00:	f7fa fd8a 	bl	8000618 <__aeabi_dmul>
 8005b04:	4680      	mov	r8, r0
 8005b06:	4689      	mov	r9, r1
 8005b08:	e7bd      	b.n	8005a86 <_dtoa_r+0x5b6>
 8005b0a:	bf00      	nop
 8005b0c:	08008ca0 	.word	0x08008ca0
 8005b10:	08008c78 	.word	0x08008c78
 8005b14:	3ff00000 	.word	0x3ff00000
 8005b18:	40240000 	.word	0x40240000
 8005b1c:	401c0000 	.word	0x401c0000
 8005b20:	40140000 	.word	0x40140000
 8005b24:	3fe00000 	.word	0x3fe00000
 8005b28:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005b2c:	9d00      	ldr	r5, [sp, #0]
 8005b2e:	4642      	mov	r2, r8
 8005b30:	464b      	mov	r3, r9
 8005b32:	4630      	mov	r0, r6
 8005b34:	4639      	mov	r1, r7
 8005b36:	f7fa fe99 	bl	800086c <__aeabi_ddiv>
 8005b3a:	f7fb f81d 	bl	8000b78 <__aeabi_d2iz>
 8005b3e:	9001      	str	r0, [sp, #4]
 8005b40:	f7fa fd00 	bl	8000544 <__aeabi_i2d>
 8005b44:	4642      	mov	r2, r8
 8005b46:	464b      	mov	r3, r9
 8005b48:	f7fa fd66 	bl	8000618 <__aeabi_dmul>
 8005b4c:	4602      	mov	r2, r0
 8005b4e:	460b      	mov	r3, r1
 8005b50:	4630      	mov	r0, r6
 8005b52:	4639      	mov	r1, r7
 8005b54:	f7fa fba8 	bl	80002a8 <__aeabi_dsub>
 8005b58:	9e01      	ldr	r6, [sp, #4]
 8005b5a:	9f04      	ldr	r7, [sp, #16]
 8005b5c:	3630      	adds	r6, #48	; 0x30
 8005b5e:	f805 6b01 	strb.w	r6, [r5], #1
 8005b62:	9e00      	ldr	r6, [sp, #0]
 8005b64:	1bae      	subs	r6, r5, r6
 8005b66:	42b7      	cmp	r7, r6
 8005b68:	4602      	mov	r2, r0
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	d134      	bne.n	8005bd8 <_dtoa_r+0x708>
 8005b6e:	f7fa fb9d 	bl	80002ac <__adddf3>
 8005b72:	4642      	mov	r2, r8
 8005b74:	464b      	mov	r3, r9
 8005b76:	4606      	mov	r6, r0
 8005b78:	460f      	mov	r7, r1
 8005b7a:	f7fa ffdd 	bl	8000b38 <__aeabi_dcmpgt>
 8005b7e:	b9c8      	cbnz	r0, 8005bb4 <_dtoa_r+0x6e4>
 8005b80:	4642      	mov	r2, r8
 8005b82:	464b      	mov	r3, r9
 8005b84:	4630      	mov	r0, r6
 8005b86:	4639      	mov	r1, r7
 8005b88:	f7fa ffae 	bl	8000ae8 <__aeabi_dcmpeq>
 8005b8c:	b110      	cbz	r0, 8005b94 <_dtoa_r+0x6c4>
 8005b8e:	9b01      	ldr	r3, [sp, #4]
 8005b90:	07db      	lsls	r3, r3, #31
 8005b92:	d40f      	bmi.n	8005bb4 <_dtoa_r+0x6e4>
 8005b94:	4651      	mov	r1, sl
 8005b96:	4620      	mov	r0, r4
 8005b98:	f000 fbcc 	bl	8006334 <_Bfree>
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005ba0:	702b      	strb	r3, [r5, #0]
 8005ba2:	f10b 0301 	add.w	r3, fp, #1
 8005ba6:	6013      	str	r3, [r2, #0]
 8005ba8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f43f ace2 	beq.w	8005574 <_dtoa_r+0xa4>
 8005bb0:	601d      	str	r5, [r3, #0]
 8005bb2:	e4df      	b.n	8005574 <_dtoa_r+0xa4>
 8005bb4:	465f      	mov	r7, fp
 8005bb6:	462b      	mov	r3, r5
 8005bb8:	461d      	mov	r5, r3
 8005bba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005bbe:	2a39      	cmp	r2, #57	; 0x39
 8005bc0:	d106      	bne.n	8005bd0 <_dtoa_r+0x700>
 8005bc2:	9a00      	ldr	r2, [sp, #0]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d1f7      	bne.n	8005bb8 <_dtoa_r+0x6e8>
 8005bc8:	9900      	ldr	r1, [sp, #0]
 8005bca:	2230      	movs	r2, #48	; 0x30
 8005bcc:	3701      	adds	r7, #1
 8005bce:	700a      	strb	r2, [r1, #0]
 8005bd0:	781a      	ldrb	r2, [r3, #0]
 8005bd2:	3201      	adds	r2, #1
 8005bd4:	701a      	strb	r2, [r3, #0]
 8005bd6:	e790      	b.n	8005afa <_dtoa_r+0x62a>
 8005bd8:	4ba3      	ldr	r3, [pc, #652]	; (8005e68 <_dtoa_r+0x998>)
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f7fa fd1c 	bl	8000618 <__aeabi_dmul>
 8005be0:	2200      	movs	r2, #0
 8005be2:	2300      	movs	r3, #0
 8005be4:	4606      	mov	r6, r0
 8005be6:	460f      	mov	r7, r1
 8005be8:	f7fa ff7e 	bl	8000ae8 <__aeabi_dcmpeq>
 8005bec:	2800      	cmp	r0, #0
 8005bee:	d09e      	beq.n	8005b2e <_dtoa_r+0x65e>
 8005bf0:	e7d0      	b.n	8005b94 <_dtoa_r+0x6c4>
 8005bf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005bf4:	2a00      	cmp	r2, #0
 8005bf6:	f000 80ca 	beq.w	8005d8e <_dtoa_r+0x8be>
 8005bfa:	9a07      	ldr	r2, [sp, #28]
 8005bfc:	2a01      	cmp	r2, #1
 8005bfe:	f300 80ad 	bgt.w	8005d5c <_dtoa_r+0x88c>
 8005c02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c04:	2a00      	cmp	r2, #0
 8005c06:	f000 80a5 	beq.w	8005d54 <_dtoa_r+0x884>
 8005c0a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005c0e:	9e08      	ldr	r6, [sp, #32]
 8005c10:	9d05      	ldr	r5, [sp, #20]
 8005c12:	9a05      	ldr	r2, [sp, #20]
 8005c14:	441a      	add	r2, r3
 8005c16:	9205      	str	r2, [sp, #20]
 8005c18:	9a06      	ldr	r2, [sp, #24]
 8005c1a:	2101      	movs	r1, #1
 8005c1c:	441a      	add	r2, r3
 8005c1e:	4620      	mov	r0, r4
 8005c20:	9206      	str	r2, [sp, #24]
 8005c22:	f000 fc87 	bl	8006534 <__i2b>
 8005c26:	4607      	mov	r7, r0
 8005c28:	b165      	cbz	r5, 8005c44 <_dtoa_r+0x774>
 8005c2a:	9b06      	ldr	r3, [sp, #24]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	dd09      	ble.n	8005c44 <_dtoa_r+0x774>
 8005c30:	42ab      	cmp	r3, r5
 8005c32:	9a05      	ldr	r2, [sp, #20]
 8005c34:	bfa8      	it	ge
 8005c36:	462b      	movge	r3, r5
 8005c38:	1ad2      	subs	r2, r2, r3
 8005c3a:	9205      	str	r2, [sp, #20]
 8005c3c:	9a06      	ldr	r2, [sp, #24]
 8005c3e:	1aed      	subs	r5, r5, r3
 8005c40:	1ad3      	subs	r3, r2, r3
 8005c42:	9306      	str	r3, [sp, #24]
 8005c44:	9b08      	ldr	r3, [sp, #32]
 8005c46:	b1f3      	cbz	r3, 8005c86 <_dtoa_r+0x7b6>
 8005c48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	f000 80a3 	beq.w	8005d96 <_dtoa_r+0x8c6>
 8005c50:	2e00      	cmp	r6, #0
 8005c52:	dd10      	ble.n	8005c76 <_dtoa_r+0x7a6>
 8005c54:	4639      	mov	r1, r7
 8005c56:	4632      	mov	r2, r6
 8005c58:	4620      	mov	r0, r4
 8005c5a:	f000 fd2b 	bl	80066b4 <__pow5mult>
 8005c5e:	4652      	mov	r2, sl
 8005c60:	4601      	mov	r1, r0
 8005c62:	4607      	mov	r7, r0
 8005c64:	4620      	mov	r0, r4
 8005c66:	f000 fc7b 	bl	8006560 <__multiply>
 8005c6a:	4651      	mov	r1, sl
 8005c6c:	4680      	mov	r8, r0
 8005c6e:	4620      	mov	r0, r4
 8005c70:	f000 fb60 	bl	8006334 <_Bfree>
 8005c74:	46c2      	mov	sl, r8
 8005c76:	9b08      	ldr	r3, [sp, #32]
 8005c78:	1b9a      	subs	r2, r3, r6
 8005c7a:	d004      	beq.n	8005c86 <_dtoa_r+0x7b6>
 8005c7c:	4651      	mov	r1, sl
 8005c7e:	4620      	mov	r0, r4
 8005c80:	f000 fd18 	bl	80066b4 <__pow5mult>
 8005c84:	4682      	mov	sl, r0
 8005c86:	2101      	movs	r1, #1
 8005c88:	4620      	mov	r0, r4
 8005c8a:	f000 fc53 	bl	8006534 <__i2b>
 8005c8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	4606      	mov	r6, r0
 8005c94:	f340 8081 	ble.w	8005d9a <_dtoa_r+0x8ca>
 8005c98:	461a      	mov	r2, r3
 8005c9a:	4601      	mov	r1, r0
 8005c9c:	4620      	mov	r0, r4
 8005c9e:	f000 fd09 	bl	80066b4 <__pow5mult>
 8005ca2:	9b07      	ldr	r3, [sp, #28]
 8005ca4:	2b01      	cmp	r3, #1
 8005ca6:	4606      	mov	r6, r0
 8005ca8:	dd7a      	ble.n	8005da0 <_dtoa_r+0x8d0>
 8005caa:	f04f 0800 	mov.w	r8, #0
 8005cae:	6933      	ldr	r3, [r6, #16]
 8005cb0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005cb4:	6918      	ldr	r0, [r3, #16]
 8005cb6:	f000 fbef 	bl	8006498 <__hi0bits>
 8005cba:	f1c0 0020 	rsb	r0, r0, #32
 8005cbe:	9b06      	ldr	r3, [sp, #24]
 8005cc0:	4418      	add	r0, r3
 8005cc2:	f010 001f 	ands.w	r0, r0, #31
 8005cc6:	f000 8094 	beq.w	8005df2 <_dtoa_r+0x922>
 8005cca:	f1c0 0320 	rsb	r3, r0, #32
 8005cce:	2b04      	cmp	r3, #4
 8005cd0:	f340 8085 	ble.w	8005dde <_dtoa_r+0x90e>
 8005cd4:	9b05      	ldr	r3, [sp, #20]
 8005cd6:	f1c0 001c 	rsb	r0, r0, #28
 8005cda:	4403      	add	r3, r0
 8005cdc:	9305      	str	r3, [sp, #20]
 8005cde:	9b06      	ldr	r3, [sp, #24]
 8005ce0:	4403      	add	r3, r0
 8005ce2:	4405      	add	r5, r0
 8005ce4:	9306      	str	r3, [sp, #24]
 8005ce6:	9b05      	ldr	r3, [sp, #20]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	dd05      	ble.n	8005cf8 <_dtoa_r+0x828>
 8005cec:	4651      	mov	r1, sl
 8005cee:	461a      	mov	r2, r3
 8005cf0:	4620      	mov	r0, r4
 8005cf2:	f000 fd39 	bl	8006768 <__lshift>
 8005cf6:	4682      	mov	sl, r0
 8005cf8:	9b06      	ldr	r3, [sp, #24]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	dd05      	ble.n	8005d0a <_dtoa_r+0x83a>
 8005cfe:	4631      	mov	r1, r6
 8005d00:	461a      	mov	r2, r3
 8005d02:	4620      	mov	r0, r4
 8005d04:	f000 fd30 	bl	8006768 <__lshift>
 8005d08:	4606      	mov	r6, r0
 8005d0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d072      	beq.n	8005df6 <_dtoa_r+0x926>
 8005d10:	4631      	mov	r1, r6
 8005d12:	4650      	mov	r0, sl
 8005d14:	f000 fd94 	bl	8006840 <__mcmp>
 8005d18:	2800      	cmp	r0, #0
 8005d1a:	da6c      	bge.n	8005df6 <_dtoa_r+0x926>
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	4651      	mov	r1, sl
 8005d20:	220a      	movs	r2, #10
 8005d22:	4620      	mov	r0, r4
 8005d24:	f000 fb28 	bl	8006378 <__multadd>
 8005d28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d2a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005d2e:	4682      	mov	sl, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	f000 81b0 	beq.w	8006096 <_dtoa_r+0xbc6>
 8005d36:	2300      	movs	r3, #0
 8005d38:	4639      	mov	r1, r7
 8005d3a:	220a      	movs	r2, #10
 8005d3c:	4620      	mov	r0, r4
 8005d3e:	f000 fb1b 	bl	8006378 <__multadd>
 8005d42:	9b01      	ldr	r3, [sp, #4]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	4607      	mov	r7, r0
 8005d48:	f300 8096 	bgt.w	8005e78 <_dtoa_r+0x9a8>
 8005d4c:	9b07      	ldr	r3, [sp, #28]
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	dc59      	bgt.n	8005e06 <_dtoa_r+0x936>
 8005d52:	e091      	b.n	8005e78 <_dtoa_r+0x9a8>
 8005d54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005d56:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005d5a:	e758      	b.n	8005c0e <_dtoa_r+0x73e>
 8005d5c:	9b04      	ldr	r3, [sp, #16]
 8005d5e:	1e5e      	subs	r6, r3, #1
 8005d60:	9b08      	ldr	r3, [sp, #32]
 8005d62:	42b3      	cmp	r3, r6
 8005d64:	bfbf      	itttt	lt
 8005d66:	9b08      	ldrlt	r3, [sp, #32]
 8005d68:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8005d6a:	9608      	strlt	r6, [sp, #32]
 8005d6c:	1af3      	sublt	r3, r6, r3
 8005d6e:	bfb4      	ite	lt
 8005d70:	18d2      	addlt	r2, r2, r3
 8005d72:	1b9e      	subge	r6, r3, r6
 8005d74:	9b04      	ldr	r3, [sp, #16]
 8005d76:	bfbc      	itt	lt
 8005d78:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8005d7a:	2600      	movlt	r6, #0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	bfb7      	itett	lt
 8005d80:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8005d84:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8005d88:	1a9d      	sublt	r5, r3, r2
 8005d8a:	2300      	movlt	r3, #0
 8005d8c:	e741      	b.n	8005c12 <_dtoa_r+0x742>
 8005d8e:	9e08      	ldr	r6, [sp, #32]
 8005d90:	9d05      	ldr	r5, [sp, #20]
 8005d92:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8005d94:	e748      	b.n	8005c28 <_dtoa_r+0x758>
 8005d96:	9a08      	ldr	r2, [sp, #32]
 8005d98:	e770      	b.n	8005c7c <_dtoa_r+0x7ac>
 8005d9a:	9b07      	ldr	r3, [sp, #28]
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	dc19      	bgt.n	8005dd4 <_dtoa_r+0x904>
 8005da0:	9b02      	ldr	r3, [sp, #8]
 8005da2:	b9bb      	cbnz	r3, 8005dd4 <_dtoa_r+0x904>
 8005da4:	9b03      	ldr	r3, [sp, #12]
 8005da6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005daa:	b99b      	cbnz	r3, 8005dd4 <_dtoa_r+0x904>
 8005dac:	9b03      	ldr	r3, [sp, #12]
 8005dae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005db2:	0d1b      	lsrs	r3, r3, #20
 8005db4:	051b      	lsls	r3, r3, #20
 8005db6:	b183      	cbz	r3, 8005dda <_dtoa_r+0x90a>
 8005db8:	9b05      	ldr	r3, [sp, #20]
 8005dba:	3301      	adds	r3, #1
 8005dbc:	9305      	str	r3, [sp, #20]
 8005dbe:	9b06      	ldr	r3, [sp, #24]
 8005dc0:	3301      	adds	r3, #1
 8005dc2:	9306      	str	r3, [sp, #24]
 8005dc4:	f04f 0801 	mov.w	r8, #1
 8005dc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	f47f af6f 	bne.w	8005cae <_dtoa_r+0x7de>
 8005dd0:	2001      	movs	r0, #1
 8005dd2:	e774      	b.n	8005cbe <_dtoa_r+0x7ee>
 8005dd4:	f04f 0800 	mov.w	r8, #0
 8005dd8:	e7f6      	b.n	8005dc8 <_dtoa_r+0x8f8>
 8005dda:	4698      	mov	r8, r3
 8005ddc:	e7f4      	b.n	8005dc8 <_dtoa_r+0x8f8>
 8005dde:	d082      	beq.n	8005ce6 <_dtoa_r+0x816>
 8005de0:	9a05      	ldr	r2, [sp, #20]
 8005de2:	331c      	adds	r3, #28
 8005de4:	441a      	add	r2, r3
 8005de6:	9205      	str	r2, [sp, #20]
 8005de8:	9a06      	ldr	r2, [sp, #24]
 8005dea:	441a      	add	r2, r3
 8005dec:	441d      	add	r5, r3
 8005dee:	9206      	str	r2, [sp, #24]
 8005df0:	e779      	b.n	8005ce6 <_dtoa_r+0x816>
 8005df2:	4603      	mov	r3, r0
 8005df4:	e7f4      	b.n	8005de0 <_dtoa_r+0x910>
 8005df6:	9b04      	ldr	r3, [sp, #16]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	dc37      	bgt.n	8005e6c <_dtoa_r+0x99c>
 8005dfc:	9b07      	ldr	r3, [sp, #28]
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	dd34      	ble.n	8005e6c <_dtoa_r+0x99c>
 8005e02:	9b04      	ldr	r3, [sp, #16]
 8005e04:	9301      	str	r3, [sp, #4]
 8005e06:	9b01      	ldr	r3, [sp, #4]
 8005e08:	b963      	cbnz	r3, 8005e24 <_dtoa_r+0x954>
 8005e0a:	4631      	mov	r1, r6
 8005e0c:	2205      	movs	r2, #5
 8005e0e:	4620      	mov	r0, r4
 8005e10:	f000 fab2 	bl	8006378 <__multadd>
 8005e14:	4601      	mov	r1, r0
 8005e16:	4606      	mov	r6, r0
 8005e18:	4650      	mov	r0, sl
 8005e1a:	f000 fd11 	bl	8006840 <__mcmp>
 8005e1e:	2800      	cmp	r0, #0
 8005e20:	f73f adbb 	bgt.w	800599a <_dtoa_r+0x4ca>
 8005e24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e26:	9d00      	ldr	r5, [sp, #0]
 8005e28:	ea6f 0b03 	mvn.w	fp, r3
 8005e2c:	f04f 0800 	mov.w	r8, #0
 8005e30:	4631      	mov	r1, r6
 8005e32:	4620      	mov	r0, r4
 8005e34:	f000 fa7e 	bl	8006334 <_Bfree>
 8005e38:	2f00      	cmp	r7, #0
 8005e3a:	f43f aeab 	beq.w	8005b94 <_dtoa_r+0x6c4>
 8005e3e:	f1b8 0f00 	cmp.w	r8, #0
 8005e42:	d005      	beq.n	8005e50 <_dtoa_r+0x980>
 8005e44:	45b8      	cmp	r8, r7
 8005e46:	d003      	beq.n	8005e50 <_dtoa_r+0x980>
 8005e48:	4641      	mov	r1, r8
 8005e4a:	4620      	mov	r0, r4
 8005e4c:	f000 fa72 	bl	8006334 <_Bfree>
 8005e50:	4639      	mov	r1, r7
 8005e52:	4620      	mov	r0, r4
 8005e54:	f000 fa6e 	bl	8006334 <_Bfree>
 8005e58:	e69c      	b.n	8005b94 <_dtoa_r+0x6c4>
 8005e5a:	2600      	movs	r6, #0
 8005e5c:	4637      	mov	r7, r6
 8005e5e:	e7e1      	b.n	8005e24 <_dtoa_r+0x954>
 8005e60:	46bb      	mov	fp, r7
 8005e62:	4637      	mov	r7, r6
 8005e64:	e599      	b.n	800599a <_dtoa_r+0x4ca>
 8005e66:	bf00      	nop
 8005e68:	40240000 	.word	0x40240000
 8005e6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	f000 80c8 	beq.w	8006004 <_dtoa_r+0xb34>
 8005e74:	9b04      	ldr	r3, [sp, #16]
 8005e76:	9301      	str	r3, [sp, #4]
 8005e78:	2d00      	cmp	r5, #0
 8005e7a:	dd05      	ble.n	8005e88 <_dtoa_r+0x9b8>
 8005e7c:	4639      	mov	r1, r7
 8005e7e:	462a      	mov	r2, r5
 8005e80:	4620      	mov	r0, r4
 8005e82:	f000 fc71 	bl	8006768 <__lshift>
 8005e86:	4607      	mov	r7, r0
 8005e88:	f1b8 0f00 	cmp.w	r8, #0
 8005e8c:	d05b      	beq.n	8005f46 <_dtoa_r+0xa76>
 8005e8e:	6879      	ldr	r1, [r7, #4]
 8005e90:	4620      	mov	r0, r4
 8005e92:	f000 fa0f 	bl	80062b4 <_Balloc>
 8005e96:	4605      	mov	r5, r0
 8005e98:	b928      	cbnz	r0, 8005ea6 <_dtoa_r+0x9d6>
 8005e9a:	4b83      	ldr	r3, [pc, #524]	; (80060a8 <_dtoa_r+0xbd8>)
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8005ea2:	f7ff bb2e 	b.w	8005502 <_dtoa_r+0x32>
 8005ea6:	693a      	ldr	r2, [r7, #16]
 8005ea8:	3202      	adds	r2, #2
 8005eaa:	0092      	lsls	r2, r2, #2
 8005eac:	f107 010c 	add.w	r1, r7, #12
 8005eb0:	300c      	adds	r0, #12
 8005eb2:	f001 ff85 	bl	8007dc0 <memcpy>
 8005eb6:	2201      	movs	r2, #1
 8005eb8:	4629      	mov	r1, r5
 8005eba:	4620      	mov	r0, r4
 8005ebc:	f000 fc54 	bl	8006768 <__lshift>
 8005ec0:	9b00      	ldr	r3, [sp, #0]
 8005ec2:	3301      	adds	r3, #1
 8005ec4:	9304      	str	r3, [sp, #16]
 8005ec6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005eca:	4413      	add	r3, r2
 8005ecc:	9308      	str	r3, [sp, #32]
 8005ece:	9b02      	ldr	r3, [sp, #8]
 8005ed0:	f003 0301 	and.w	r3, r3, #1
 8005ed4:	46b8      	mov	r8, r7
 8005ed6:	9306      	str	r3, [sp, #24]
 8005ed8:	4607      	mov	r7, r0
 8005eda:	9b04      	ldr	r3, [sp, #16]
 8005edc:	4631      	mov	r1, r6
 8005ede:	3b01      	subs	r3, #1
 8005ee0:	4650      	mov	r0, sl
 8005ee2:	9301      	str	r3, [sp, #4]
 8005ee4:	f7ff fa6c 	bl	80053c0 <quorem>
 8005ee8:	4641      	mov	r1, r8
 8005eea:	9002      	str	r0, [sp, #8]
 8005eec:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8005ef0:	4650      	mov	r0, sl
 8005ef2:	f000 fca5 	bl	8006840 <__mcmp>
 8005ef6:	463a      	mov	r2, r7
 8005ef8:	9005      	str	r0, [sp, #20]
 8005efa:	4631      	mov	r1, r6
 8005efc:	4620      	mov	r0, r4
 8005efe:	f000 fcbb 	bl	8006878 <__mdiff>
 8005f02:	68c2      	ldr	r2, [r0, #12]
 8005f04:	4605      	mov	r5, r0
 8005f06:	bb02      	cbnz	r2, 8005f4a <_dtoa_r+0xa7a>
 8005f08:	4601      	mov	r1, r0
 8005f0a:	4650      	mov	r0, sl
 8005f0c:	f000 fc98 	bl	8006840 <__mcmp>
 8005f10:	4602      	mov	r2, r0
 8005f12:	4629      	mov	r1, r5
 8005f14:	4620      	mov	r0, r4
 8005f16:	9209      	str	r2, [sp, #36]	; 0x24
 8005f18:	f000 fa0c 	bl	8006334 <_Bfree>
 8005f1c:	9b07      	ldr	r3, [sp, #28]
 8005f1e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005f20:	9d04      	ldr	r5, [sp, #16]
 8005f22:	ea43 0102 	orr.w	r1, r3, r2
 8005f26:	9b06      	ldr	r3, [sp, #24]
 8005f28:	4319      	orrs	r1, r3
 8005f2a:	d110      	bne.n	8005f4e <_dtoa_r+0xa7e>
 8005f2c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005f30:	d029      	beq.n	8005f86 <_dtoa_r+0xab6>
 8005f32:	9b05      	ldr	r3, [sp, #20]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	dd02      	ble.n	8005f3e <_dtoa_r+0xa6e>
 8005f38:	9b02      	ldr	r3, [sp, #8]
 8005f3a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8005f3e:	9b01      	ldr	r3, [sp, #4]
 8005f40:	f883 9000 	strb.w	r9, [r3]
 8005f44:	e774      	b.n	8005e30 <_dtoa_r+0x960>
 8005f46:	4638      	mov	r0, r7
 8005f48:	e7ba      	b.n	8005ec0 <_dtoa_r+0x9f0>
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	e7e1      	b.n	8005f12 <_dtoa_r+0xa42>
 8005f4e:	9b05      	ldr	r3, [sp, #20]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	db04      	blt.n	8005f5e <_dtoa_r+0xa8e>
 8005f54:	9907      	ldr	r1, [sp, #28]
 8005f56:	430b      	orrs	r3, r1
 8005f58:	9906      	ldr	r1, [sp, #24]
 8005f5a:	430b      	orrs	r3, r1
 8005f5c:	d120      	bne.n	8005fa0 <_dtoa_r+0xad0>
 8005f5e:	2a00      	cmp	r2, #0
 8005f60:	dded      	ble.n	8005f3e <_dtoa_r+0xa6e>
 8005f62:	4651      	mov	r1, sl
 8005f64:	2201      	movs	r2, #1
 8005f66:	4620      	mov	r0, r4
 8005f68:	f000 fbfe 	bl	8006768 <__lshift>
 8005f6c:	4631      	mov	r1, r6
 8005f6e:	4682      	mov	sl, r0
 8005f70:	f000 fc66 	bl	8006840 <__mcmp>
 8005f74:	2800      	cmp	r0, #0
 8005f76:	dc03      	bgt.n	8005f80 <_dtoa_r+0xab0>
 8005f78:	d1e1      	bne.n	8005f3e <_dtoa_r+0xa6e>
 8005f7a:	f019 0f01 	tst.w	r9, #1
 8005f7e:	d0de      	beq.n	8005f3e <_dtoa_r+0xa6e>
 8005f80:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005f84:	d1d8      	bne.n	8005f38 <_dtoa_r+0xa68>
 8005f86:	9a01      	ldr	r2, [sp, #4]
 8005f88:	2339      	movs	r3, #57	; 0x39
 8005f8a:	7013      	strb	r3, [r2, #0]
 8005f8c:	462b      	mov	r3, r5
 8005f8e:	461d      	mov	r5, r3
 8005f90:	3b01      	subs	r3, #1
 8005f92:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005f96:	2a39      	cmp	r2, #57	; 0x39
 8005f98:	d06c      	beq.n	8006074 <_dtoa_r+0xba4>
 8005f9a:	3201      	adds	r2, #1
 8005f9c:	701a      	strb	r2, [r3, #0]
 8005f9e:	e747      	b.n	8005e30 <_dtoa_r+0x960>
 8005fa0:	2a00      	cmp	r2, #0
 8005fa2:	dd07      	ble.n	8005fb4 <_dtoa_r+0xae4>
 8005fa4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8005fa8:	d0ed      	beq.n	8005f86 <_dtoa_r+0xab6>
 8005faa:	9a01      	ldr	r2, [sp, #4]
 8005fac:	f109 0301 	add.w	r3, r9, #1
 8005fb0:	7013      	strb	r3, [r2, #0]
 8005fb2:	e73d      	b.n	8005e30 <_dtoa_r+0x960>
 8005fb4:	9b04      	ldr	r3, [sp, #16]
 8005fb6:	9a08      	ldr	r2, [sp, #32]
 8005fb8:	f803 9c01 	strb.w	r9, [r3, #-1]
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d043      	beq.n	8006048 <_dtoa_r+0xb78>
 8005fc0:	4651      	mov	r1, sl
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	220a      	movs	r2, #10
 8005fc6:	4620      	mov	r0, r4
 8005fc8:	f000 f9d6 	bl	8006378 <__multadd>
 8005fcc:	45b8      	cmp	r8, r7
 8005fce:	4682      	mov	sl, r0
 8005fd0:	f04f 0300 	mov.w	r3, #0
 8005fd4:	f04f 020a 	mov.w	r2, #10
 8005fd8:	4641      	mov	r1, r8
 8005fda:	4620      	mov	r0, r4
 8005fdc:	d107      	bne.n	8005fee <_dtoa_r+0xb1e>
 8005fde:	f000 f9cb 	bl	8006378 <__multadd>
 8005fe2:	4680      	mov	r8, r0
 8005fe4:	4607      	mov	r7, r0
 8005fe6:	9b04      	ldr	r3, [sp, #16]
 8005fe8:	3301      	adds	r3, #1
 8005fea:	9304      	str	r3, [sp, #16]
 8005fec:	e775      	b.n	8005eda <_dtoa_r+0xa0a>
 8005fee:	f000 f9c3 	bl	8006378 <__multadd>
 8005ff2:	4639      	mov	r1, r7
 8005ff4:	4680      	mov	r8, r0
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	220a      	movs	r2, #10
 8005ffa:	4620      	mov	r0, r4
 8005ffc:	f000 f9bc 	bl	8006378 <__multadd>
 8006000:	4607      	mov	r7, r0
 8006002:	e7f0      	b.n	8005fe6 <_dtoa_r+0xb16>
 8006004:	9b04      	ldr	r3, [sp, #16]
 8006006:	9301      	str	r3, [sp, #4]
 8006008:	9d00      	ldr	r5, [sp, #0]
 800600a:	4631      	mov	r1, r6
 800600c:	4650      	mov	r0, sl
 800600e:	f7ff f9d7 	bl	80053c0 <quorem>
 8006012:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006016:	9b00      	ldr	r3, [sp, #0]
 8006018:	f805 9b01 	strb.w	r9, [r5], #1
 800601c:	1aea      	subs	r2, r5, r3
 800601e:	9b01      	ldr	r3, [sp, #4]
 8006020:	4293      	cmp	r3, r2
 8006022:	dd07      	ble.n	8006034 <_dtoa_r+0xb64>
 8006024:	4651      	mov	r1, sl
 8006026:	2300      	movs	r3, #0
 8006028:	220a      	movs	r2, #10
 800602a:	4620      	mov	r0, r4
 800602c:	f000 f9a4 	bl	8006378 <__multadd>
 8006030:	4682      	mov	sl, r0
 8006032:	e7ea      	b.n	800600a <_dtoa_r+0xb3a>
 8006034:	9b01      	ldr	r3, [sp, #4]
 8006036:	2b00      	cmp	r3, #0
 8006038:	bfc8      	it	gt
 800603a:	461d      	movgt	r5, r3
 800603c:	9b00      	ldr	r3, [sp, #0]
 800603e:	bfd8      	it	le
 8006040:	2501      	movle	r5, #1
 8006042:	441d      	add	r5, r3
 8006044:	f04f 0800 	mov.w	r8, #0
 8006048:	4651      	mov	r1, sl
 800604a:	2201      	movs	r2, #1
 800604c:	4620      	mov	r0, r4
 800604e:	f000 fb8b 	bl	8006768 <__lshift>
 8006052:	4631      	mov	r1, r6
 8006054:	4682      	mov	sl, r0
 8006056:	f000 fbf3 	bl	8006840 <__mcmp>
 800605a:	2800      	cmp	r0, #0
 800605c:	dc96      	bgt.n	8005f8c <_dtoa_r+0xabc>
 800605e:	d102      	bne.n	8006066 <_dtoa_r+0xb96>
 8006060:	f019 0f01 	tst.w	r9, #1
 8006064:	d192      	bne.n	8005f8c <_dtoa_r+0xabc>
 8006066:	462b      	mov	r3, r5
 8006068:	461d      	mov	r5, r3
 800606a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800606e:	2a30      	cmp	r2, #48	; 0x30
 8006070:	d0fa      	beq.n	8006068 <_dtoa_r+0xb98>
 8006072:	e6dd      	b.n	8005e30 <_dtoa_r+0x960>
 8006074:	9a00      	ldr	r2, [sp, #0]
 8006076:	429a      	cmp	r2, r3
 8006078:	d189      	bne.n	8005f8e <_dtoa_r+0xabe>
 800607a:	f10b 0b01 	add.w	fp, fp, #1
 800607e:	2331      	movs	r3, #49	; 0x31
 8006080:	e796      	b.n	8005fb0 <_dtoa_r+0xae0>
 8006082:	4b0a      	ldr	r3, [pc, #40]	; (80060ac <_dtoa_r+0xbdc>)
 8006084:	f7ff ba99 	b.w	80055ba <_dtoa_r+0xea>
 8006088:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800608a:	2b00      	cmp	r3, #0
 800608c:	f47f aa6d 	bne.w	800556a <_dtoa_r+0x9a>
 8006090:	4b07      	ldr	r3, [pc, #28]	; (80060b0 <_dtoa_r+0xbe0>)
 8006092:	f7ff ba92 	b.w	80055ba <_dtoa_r+0xea>
 8006096:	9b01      	ldr	r3, [sp, #4]
 8006098:	2b00      	cmp	r3, #0
 800609a:	dcb5      	bgt.n	8006008 <_dtoa_r+0xb38>
 800609c:	9b07      	ldr	r3, [sp, #28]
 800609e:	2b02      	cmp	r3, #2
 80060a0:	f73f aeb1 	bgt.w	8005e06 <_dtoa_r+0x936>
 80060a4:	e7b0      	b.n	8006008 <_dtoa_r+0xb38>
 80060a6:	bf00      	nop
 80060a8:	08008c0d 	.word	0x08008c0d
 80060ac:	08008b68 	.word	0x08008b68
 80060b0:	08008b91 	.word	0x08008b91

080060b4 <_free_r>:
 80060b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80060b6:	2900      	cmp	r1, #0
 80060b8:	d044      	beq.n	8006144 <_free_r+0x90>
 80060ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060be:	9001      	str	r0, [sp, #4]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	f1a1 0404 	sub.w	r4, r1, #4
 80060c6:	bfb8      	it	lt
 80060c8:	18e4      	addlt	r4, r4, r3
 80060ca:	f000 f8e7 	bl	800629c <__malloc_lock>
 80060ce:	4a1e      	ldr	r2, [pc, #120]	; (8006148 <_free_r+0x94>)
 80060d0:	9801      	ldr	r0, [sp, #4]
 80060d2:	6813      	ldr	r3, [r2, #0]
 80060d4:	b933      	cbnz	r3, 80060e4 <_free_r+0x30>
 80060d6:	6063      	str	r3, [r4, #4]
 80060d8:	6014      	str	r4, [r2, #0]
 80060da:	b003      	add	sp, #12
 80060dc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80060e0:	f000 b8e2 	b.w	80062a8 <__malloc_unlock>
 80060e4:	42a3      	cmp	r3, r4
 80060e6:	d908      	bls.n	80060fa <_free_r+0x46>
 80060e8:	6825      	ldr	r5, [r4, #0]
 80060ea:	1961      	adds	r1, r4, r5
 80060ec:	428b      	cmp	r3, r1
 80060ee:	bf01      	itttt	eq
 80060f0:	6819      	ldreq	r1, [r3, #0]
 80060f2:	685b      	ldreq	r3, [r3, #4]
 80060f4:	1949      	addeq	r1, r1, r5
 80060f6:	6021      	streq	r1, [r4, #0]
 80060f8:	e7ed      	b.n	80060d6 <_free_r+0x22>
 80060fa:	461a      	mov	r2, r3
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	b10b      	cbz	r3, 8006104 <_free_r+0x50>
 8006100:	42a3      	cmp	r3, r4
 8006102:	d9fa      	bls.n	80060fa <_free_r+0x46>
 8006104:	6811      	ldr	r1, [r2, #0]
 8006106:	1855      	adds	r5, r2, r1
 8006108:	42a5      	cmp	r5, r4
 800610a:	d10b      	bne.n	8006124 <_free_r+0x70>
 800610c:	6824      	ldr	r4, [r4, #0]
 800610e:	4421      	add	r1, r4
 8006110:	1854      	adds	r4, r2, r1
 8006112:	42a3      	cmp	r3, r4
 8006114:	6011      	str	r1, [r2, #0]
 8006116:	d1e0      	bne.n	80060da <_free_r+0x26>
 8006118:	681c      	ldr	r4, [r3, #0]
 800611a:	685b      	ldr	r3, [r3, #4]
 800611c:	6053      	str	r3, [r2, #4]
 800611e:	440c      	add	r4, r1
 8006120:	6014      	str	r4, [r2, #0]
 8006122:	e7da      	b.n	80060da <_free_r+0x26>
 8006124:	d902      	bls.n	800612c <_free_r+0x78>
 8006126:	230c      	movs	r3, #12
 8006128:	6003      	str	r3, [r0, #0]
 800612a:	e7d6      	b.n	80060da <_free_r+0x26>
 800612c:	6825      	ldr	r5, [r4, #0]
 800612e:	1961      	adds	r1, r4, r5
 8006130:	428b      	cmp	r3, r1
 8006132:	bf04      	itt	eq
 8006134:	6819      	ldreq	r1, [r3, #0]
 8006136:	685b      	ldreq	r3, [r3, #4]
 8006138:	6063      	str	r3, [r4, #4]
 800613a:	bf04      	itt	eq
 800613c:	1949      	addeq	r1, r1, r5
 800613e:	6021      	streq	r1, [r4, #0]
 8006140:	6054      	str	r4, [r2, #4]
 8006142:	e7ca      	b.n	80060da <_free_r+0x26>
 8006144:	b003      	add	sp, #12
 8006146:	bd30      	pop	{r4, r5, pc}
 8006148:	20000414 	.word	0x20000414

0800614c <malloc>:
 800614c:	4b02      	ldr	r3, [pc, #8]	; (8006158 <malloc+0xc>)
 800614e:	4601      	mov	r1, r0
 8006150:	6818      	ldr	r0, [r3, #0]
 8006152:	f000 b823 	b.w	800619c <_malloc_r>
 8006156:	bf00      	nop
 8006158:	20000064 	.word	0x20000064

0800615c <sbrk_aligned>:
 800615c:	b570      	push	{r4, r5, r6, lr}
 800615e:	4e0e      	ldr	r6, [pc, #56]	; (8006198 <sbrk_aligned+0x3c>)
 8006160:	460c      	mov	r4, r1
 8006162:	6831      	ldr	r1, [r6, #0]
 8006164:	4605      	mov	r5, r0
 8006166:	b911      	cbnz	r1, 800616e <sbrk_aligned+0x12>
 8006168:	f001 fe1a 	bl	8007da0 <_sbrk_r>
 800616c:	6030      	str	r0, [r6, #0]
 800616e:	4621      	mov	r1, r4
 8006170:	4628      	mov	r0, r5
 8006172:	f001 fe15 	bl	8007da0 <_sbrk_r>
 8006176:	1c43      	adds	r3, r0, #1
 8006178:	d00a      	beq.n	8006190 <sbrk_aligned+0x34>
 800617a:	1cc4      	adds	r4, r0, #3
 800617c:	f024 0403 	bic.w	r4, r4, #3
 8006180:	42a0      	cmp	r0, r4
 8006182:	d007      	beq.n	8006194 <sbrk_aligned+0x38>
 8006184:	1a21      	subs	r1, r4, r0
 8006186:	4628      	mov	r0, r5
 8006188:	f001 fe0a 	bl	8007da0 <_sbrk_r>
 800618c:	3001      	adds	r0, #1
 800618e:	d101      	bne.n	8006194 <sbrk_aligned+0x38>
 8006190:	f04f 34ff 	mov.w	r4, #4294967295
 8006194:	4620      	mov	r0, r4
 8006196:	bd70      	pop	{r4, r5, r6, pc}
 8006198:	20000418 	.word	0x20000418

0800619c <_malloc_r>:
 800619c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061a0:	1ccd      	adds	r5, r1, #3
 80061a2:	f025 0503 	bic.w	r5, r5, #3
 80061a6:	3508      	adds	r5, #8
 80061a8:	2d0c      	cmp	r5, #12
 80061aa:	bf38      	it	cc
 80061ac:	250c      	movcc	r5, #12
 80061ae:	2d00      	cmp	r5, #0
 80061b0:	4607      	mov	r7, r0
 80061b2:	db01      	blt.n	80061b8 <_malloc_r+0x1c>
 80061b4:	42a9      	cmp	r1, r5
 80061b6:	d905      	bls.n	80061c4 <_malloc_r+0x28>
 80061b8:	230c      	movs	r3, #12
 80061ba:	603b      	str	r3, [r7, #0]
 80061bc:	2600      	movs	r6, #0
 80061be:	4630      	mov	r0, r6
 80061c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80061c4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006298 <_malloc_r+0xfc>
 80061c8:	f000 f868 	bl	800629c <__malloc_lock>
 80061cc:	f8d8 3000 	ldr.w	r3, [r8]
 80061d0:	461c      	mov	r4, r3
 80061d2:	bb5c      	cbnz	r4, 800622c <_malloc_r+0x90>
 80061d4:	4629      	mov	r1, r5
 80061d6:	4638      	mov	r0, r7
 80061d8:	f7ff ffc0 	bl	800615c <sbrk_aligned>
 80061dc:	1c43      	adds	r3, r0, #1
 80061de:	4604      	mov	r4, r0
 80061e0:	d155      	bne.n	800628e <_malloc_r+0xf2>
 80061e2:	f8d8 4000 	ldr.w	r4, [r8]
 80061e6:	4626      	mov	r6, r4
 80061e8:	2e00      	cmp	r6, #0
 80061ea:	d145      	bne.n	8006278 <_malloc_r+0xdc>
 80061ec:	2c00      	cmp	r4, #0
 80061ee:	d048      	beq.n	8006282 <_malloc_r+0xe6>
 80061f0:	6823      	ldr	r3, [r4, #0]
 80061f2:	4631      	mov	r1, r6
 80061f4:	4638      	mov	r0, r7
 80061f6:	eb04 0903 	add.w	r9, r4, r3
 80061fa:	f001 fdd1 	bl	8007da0 <_sbrk_r>
 80061fe:	4581      	cmp	r9, r0
 8006200:	d13f      	bne.n	8006282 <_malloc_r+0xe6>
 8006202:	6821      	ldr	r1, [r4, #0]
 8006204:	1a6d      	subs	r5, r5, r1
 8006206:	4629      	mov	r1, r5
 8006208:	4638      	mov	r0, r7
 800620a:	f7ff ffa7 	bl	800615c <sbrk_aligned>
 800620e:	3001      	adds	r0, #1
 8006210:	d037      	beq.n	8006282 <_malloc_r+0xe6>
 8006212:	6823      	ldr	r3, [r4, #0]
 8006214:	442b      	add	r3, r5
 8006216:	6023      	str	r3, [r4, #0]
 8006218:	f8d8 3000 	ldr.w	r3, [r8]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d038      	beq.n	8006292 <_malloc_r+0xf6>
 8006220:	685a      	ldr	r2, [r3, #4]
 8006222:	42a2      	cmp	r2, r4
 8006224:	d12b      	bne.n	800627e <_malloc_r+0xe2>
 8006226:	2200      	movs	r2, #0
 8006228:	605a      	str	r2, [r3, #4]
 800622a:	e00f      	b.n	800624c <_malloc_r+0xb0>
 800622c:	6822      	ldr	r2, [r4, #0]
 800622e:	1b52      	subs	r2, r2, r5
 8006230:	d41f      	bmi.n	8006272 <_malloc_r+0xd6>
 8006232:	2a0b      	cmp	r2, #11
 8006234:	d917      	bls.n	8006266 <_malloc_r+0xca>
 8006236:	1961      	adds	r1, r4, r5
 8006238:	42a3      	cmp	r3, r4
 800623a:	6025      	str	r5, [r4, #0]
 800623c:	bf18      	it	ne
 800623e:	6059      	strne	r1, [r3, #4]
 8006240:	6863      	ldr	r3, [r4, #4]
 8006242:	bf08      	it	eq
 8006244:	f8c8 1000 	streq.w	r1, [r8]
 8006248:	5162      	str	r2, [r4, r5]
 800624a:	604b      	str	r3, [r1, #4]
 800624c:	4638      	mov	r0, r7
 800624e:	f104 060b 	add.w	r6, r4, #11
 8006252:	f000 f829 	bl	80062a8 <__malloc_unlock>
 8006256:	f026 0607 	bic.w	r6, r6, #7
 800625a:	1d23      	adds	r3, r4, #4
 800625c:	1af2      	subs	r2, r6, r3
 800625e:	d0ae      	beq.n	80061be <_malloc_r+0x22>
 8006260:	1b9b      	subs	r3, r3, r6
 8006262:	50a3      	str	r3, [r4, r2]
 8006264:	e7ab      	b.n	80061be <_malloc_r+0x22>
 8006266:	42a3      	cmp	r3, r4
 8006268:	6862      	ldr	r2, [r4, #4]
 800626a:	d1dd      	bne.n	8006228 <_malloc_r+0x8c>
 800626c:	f8c8 2000 	str.w	r2, [r8]
 8006270:	e7ec      	b.n	800624c <_malloc_r+0xb0>
 8006272:	4623      	mov	r3, r4
 8006274:	6864      	ldr	r4, [r4, #4]
 8006276:	e7ac      	b.n	80061d2 <_malloc_r+0x36>
 8006278:	4634      	mov	r4, r6
 800627a:	6876      	ldr	r6, [r6, #4]
 800627c:	e7b4      	b.n	80061e8 <_malloc_r+0x4c>
 800627e:	4613      	mov	r3, r2
 8006280:	e7cc      	b.n	800621c <_malloc_r+0x80>
 8006282:	230c      	movs	r3, #12
 8006284:	603b      	str	r3, [r7, #0]
 8006286:	4638      	mov	r0, r7
 8006288:	f000 f80e 	bl	80062a8 <__malloc_unlock>
 800628c:	e797      	b.n	80061be <_malloc_r+0x22>
 800628e:	6025      	str	r5, [r4, #0]
 8006290:	e7dc      	b.n	800624c <_malloc_r+0xb0>
 8006292:	605b      	str	r3, [r3, #4]
 8006294:	deff      	udf	#255	; 0xff
 8006296:	bf00      	nop
 8006298:	20000414 	.word	0x20000414

0800629c <__malloc_lock>:
 800629c:	4801      	ldr	r0, [pc, #4]	; (80062a4 <__malloc_lock+0x8>)
 800629e:	f7ff b886 	b.w	80053ae <__retarget_lock_acquire_recursive>
 80062a2:	bf00      	nop
 80062a4:	20000410 	.word	0x20000410

080062a8 <__malloc_unlock>:
 80062a8:	4801      	ldr	r0, [pc, #4]	; (80062b0 <__malloc_unlock+0x8>)
 80062aa:	f7ff b881 	b.w	80053b0 <__retarget_lock_release_recursive>
 80062ae:	bf00      	nop
 80062b0:	20000410 	.word	0x20000410

080062b4 <_Balloc>:
 80062b4:	b570      	push	{r4, r5, r6, lr}
 80062b6:	69c6      	ldr	r6, [r0, #28]
 80062b8:	4604      	mov	r4, r0
 80062ba:	460d      	mov	r5, r1
 80062bc:	b976      	cbnz	r6, 80062dc <_Balloc+0x28>
 80062be:	2010      	movs	r0, #16
 80062c0:	f7ff ff44 	bl	800614c <malloc>
 80062c4:	4602      	mov	r2, r0
 80062c6:	61e0      	str	r0, [r4, #28]
 80062c8:	b920      	cbnz	r0, 80062d4 <_Balloc+0x20>
 80062ca:	4b18      	ldr	r3, [pc, #96]	; (800632c <_Balloc+0x78>)
 80062cc:	4818      	ldr	r0, [pc, #96]	; (8006330 <_Balloc+0x7c>)
 80062ce:	216b      	movs	r1, #107	; 0x6b
 80062d0:	f001 fd8e 	bl	8007df0 <__assert_func>
 80062d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80062d8:	6006      	str	r6, [r0, #0]
 80062da:	60c6      	str	r6, [r0, #12]
 80062dc:	69e6      	ldr	r6, [r4, #28]
 80062de:	68f3      	ldr	r3, [r6, #12]
 80062e0:	b183      	cbz	r3, 8006304 <_Balloc+0x50>
 80062e2:	69e3      	ldr	r3, [r4, #28]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80062ea:	b9b8      	cbnz	r0, 800631c <_Balloc+0x68>
 80062ec:	2101      	movs	r1, #1
 80062ee:	fa01 f605 	lsl.w	r6, r1, r5
 80062f2:	1d72      	adds	r2, r6, #5
 80062f4:	0092      	lsls	r2, r2, #2
 80062f6:	4620      	mov	r0, r4
 80062f8:	f001 fd98 	bl	8007e2c <_calloc_r>
 80062fc:	b160      	cbz	r0, 8006318 <_Balloc+0x64>
 80062fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006302:	e00e      	b.n	8006322 <_Balloc+0x6e>
 8006304:	2221      	movs	r2, #33	; 0x21
 8006306:	2104      	movs	r1, #4
 8006308:	4620      	mov	r0, r4
 800630a:	f001 fd8f 	bl	8007e2c <_calloc_r>
 800630e:	69e3      	ldr	r3, [r4, #28]
 8006310:	60f0      	str	r0, [r6, #12]
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d1e4      	bne.n	80062e2 <_Balloc+0x2e>
 8006318:	2000      	movs	r0, #0
 800631a:	bd70      	pop	{r4, r5, r6, pc}
 800631c:	6802      	ldr	r2, [r0, #0]
 800631e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006322:	2300      	movs	r3, #0
 8006324:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006328:	e7f7      	b.n	800631a <_Balloc+0x66>
 800632a:	bf00      	nop
 800632c:	08008b9e 	.word	0x08008b9e
 8006330:	08008c1e 	.word	0x08008c1e

08006334 <_Bfree>:
 8006334:	b570      	push	{r4, r5, r6, lr}
 8006336:	69c6      	ldr	r6, [r0, #28]
 8006338:	4605      	mov	r5, r0
 800633a:	460c      	mov	r4, r1
 800633c:	b976      	cbnz	r6, 800635c <_Bfree+0x28>
 800633e:	2010      	movs	r0, #16
 8006340:	f7ff ff04 	bl	800614c <malloc>
 8006344:	4602      	mov	r2, r0
 8006346:	61e8      	str	r0, [r5, #28]
 8006348:	b920      	cbnz	r0, 8006354 <_Bfree+0x20>
 800634a:	4b09      	ldr	r3, [pc, #36]	; (8006370 <_Bfree+0x3c>)
 800634c:	4809      	ldr	r0, [pc, #36]	; (8006374 <_Bfree+0x40>)
 800634e:	218f      	movs	r1, #143	; 0x8f
 8006350:	f001 fd4e 	bl	8007df0 <__assert_func>
 8006354:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006358:	6006      	str	r6, [r0, #0]
 800635a:	60c6      	str	r6, [r0, #12]
 800635c:	b13c      	cbz	r4, 800636e <_Bfree+0x3a>
 800635e:	69eb      	ldr	r3, [r5, #28]
 8006360:	6862      	ldr	r2, [r4, #4]
 8006362:	68db      	ldr	r3, [r3, #12]
 8006364:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006368:	6021      	str	r1, [r4, #0]
 800636a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800636e:	bd70      	pop	{r4, r5, r6, pc}
 8006370:	08008b9e 	.word	0x08008b9e
 8006374:	08008c1e 	.word	0x08008c1e

08006378 <__multadd>:
 8006378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800637c:	690d      	ldr	r5, [r1, #16]
 800637e:	4607      	mov	r7, r0
 8006380:	460c      	mov	r4, r1
 8006382:	461e      	mov	r6, r3
 8006384:	f101 0c14 	add.w	ip, r1, #20
 8006388:	2000      	movs	r0, #0
 800638a:	f8dc 3000 	ldr.w	r3, [ip]
 800638e:	b299      	uxth	r1, r3
 8006390:	fb02 6101 	mla	r1, r2, r1, r6
 8006394:	0c1e      	lsrs	r6, r3, #16
 8006396:	0c0b      	lsrs	r3, r1, #16
 8006398:	fb02 3306 	mla	r3, r2, r6, r3
 800639c:	b289      	uxth	r1, r1
 800639e:	3001      	adds	r0, #1
 80063a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80063a4:	4285      	cmp	r5, r0
 80063a6:	f84c 1b04 	str.w	r1, [ip], #4
 80063aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80063ae:	dcec      	bgt.n	800638a <__multadd+0x12>
 80063b0:	b30e      	cbz	r6, 80063f6 <__multadd+0x7e>
 80063b2:	68a3      	ldr	r3, [r4, #8]
 80063b4:	42ab      	cmp	r3, r5
 80063b6:	dc19      	bgt.n	80063ec <__multadd+0x74>
 80063b8:	6861      	ldr	r1, [r4, #4]
 80063ba:	4638      	mov	r0, r7
 80063bc:	3101      	adds	r1, #1
 80063be:	f7ff ff79 	bl	80062b4 <_Balloc>
 80063c2:	4680      	mov	r8, r0
 80063c4:	b928      	cbnz	r0, 80063d2 <__multadd+0x5a>
 80063c6:	4602      	mov	r2, r0
 80063c8:	4b0c      	ldr	r3, [pc, #48]	; (80063fc <__multadd+0x84>)
 80063ca:	480d      	ldr	r0, [pc, #52]	; (8006400 <__multadd+0x88>)
 80063cc:	21ba      	movs	r1, #186	; 0xba
 80063ce:	f001 fd0f 	bl	8007df0 <__assert_func>
 80063d2:	6922      	ldr	r2, [r4, #16]
 80063d4:	3202      	adds	r2, #2
 80063d6:	f104 010c 	add.w	r1, r4, #12
 80063da:	0092      	lsls	r2, r2, #2
 80063dc:	300c      	adds	r0, #12
 80063de:	f001 fcef 	bl	8007dc0 <memcpy>
 80063e2:	4621      	mov	r1, r4
 80063e4:	4638      	mov	r0, r7
 80063e6:	f7ff ffa5 	bl	8006334 <_Bfree>
 80063ea:	4644      	mov	r4, r8
 80063ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80063f0:	3501      	adds	r5, #1
 80063f2:	615e      	str	r6, [r3, #20]
 80063f4:	6125      	str	r5, [r4, #16]
 80063f6:	4620      	mov	r0, r4
 80063f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063fc:	08008c0d 	.word	0x08008c0d
 8006400:	08008c1e 	.word	0x08008c1e

08006404 <__s2b>:
 8006404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006408:	460c      	mov	r4, r1
 800640a:	4615      	mov	r5, r2
 800640c:	461f      	mov	r7, r3
 800640e:	2209      	movs	r2, #9
 8006410:	3308      	adds	r3, #8
 8006412:	4606      	mov	r6, r0
 8006414:	fb93 f3f2 	sdiv	r3, r3, r2
 8006418:	2100      	movs	r1, #0
 800641a:	2201      	movs	r2, #1
 800641c:	429a      	cmp	r2, r3
 800641e:	db09      	blt.n	8006434 <__s2b+0x30>
 8006420:	4630      	mov	r0, r6
 8006422:	f7ff ff47 	bl	80062b4 <_Balloc>
 8006426:	b940      	cbnz	r0, 800643a <__s2b+0x36>
 8006428:	4602      	mov	r2, r0
 800642a:	4b19      	ldr	r3, [pc, #100]	; (8006490 <__s2b+0x8c>)
 800642c:	4819      	ldr	r0, [pc, #100]	; (8006494 <__s2b+0x90>)
 800642e:	21d3      	movs	r1, #211	; 0xd3
 8006430:	f001 fcde 	bl	8007df0 <__assert_func>
 8006434:	0052      	lsls	r2, r2, #1
 8006436:	3101      	adds	r1, #1
 8006438:	e7f0      	b.n	800641c <__s2b+0x18>
 800643a:	9b08      	ldr	r3, [sp, #32]
 800643c:	6143      	str	r3, [r0, #20]
 800643e:	2d09      	cmp	r5, #9
 8006440:	f04f 0301 	mov.w	r3, #1
 8006444:	6103      	str	r3, [r0, #16]
 8006446:	dd16      	ble.n	8006476 <__s2b+0x72>
 8006448:	f104 0909 	add.w	r9, r4, #9
 800644c:	46c8      	mov	r8, r9
 800644e:	442c      	add	r4, r5
 8006450:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006454:	4601      	mov	r1, r0
 8006456:	3b30      	subs	r3, #48	; 0x30
 8006458:	220a      	movs	r2, #10
 800645a:	4630      	mov	r0, r6
 800645c:	f7ff ff8c 	bl	8006378 <__multadd>
 8006460:	45a0      	cmp	r8, r4
 8006462:	d1f5      	bne.n	8006450 <__s2b+0x4c>
 8006464:	f1a5 0408 	sub.w	r4, r5, #8
 8006468:	444c      	add	r4, r9
 800646a:	1b2d      	subs	r5, r5, r4
 800646c:	1963      	adds	r3, r4, r5
 800646e:	42bb      	cmp	r3, r7
 8006470:	db04      	blt.n	800647c <__s2b+0x78>
 8006472:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006476:	340a      	adds	r4, #10
 8006478:	2509      	movs	r5, #9
 800647a:	e7f6      	b.n	800646a <__s2b+0x66>
 800647c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006480:	4601      	mov	r1, r0
 8006482:	3b30      	subs	r3, #48	; 0x30
 8006484:	220a      	movs	r2, #10
 8006486:	4630      	mov	r0, r6
 8006488:	f7ff ff76 	bl	8006378 <__multadd>
 800648c:	e7ee      	b.n	800646c <__s2b+0x68>
 800648e:	bf00      	nop
 8006490:	08008c0d 	.word	0x08008c0d
 8006494:	08008c1e 	.word	0x08008c1e

08006498 <__hi0bits>:
 8006498:	0c03      	lsrs	r3, r0, #16
 800649a:	041b      	lsls	r3, r3, #16
 800649c:	b9d3      	cbnz	r3, 80064d4 <__hi0bits+0x3c>
 800649e:	0400      	lsls	r0, r0, #16
 80064a0:	2310      	movs	r3, #16
 80064a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80064a6:	bf04      	itt	eq
 80064a8:	0200      	lsleq	r0, r0, #8
 80064aa:	3308      	addeq	r3, #8
 80064ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80064b0:	bf04      	itt	eq
 80064b2:	0100      	lsleq	r0, r0, #4
 80064b4:	3304      	addeq	r3, #4
 80064b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80064ba:	bf04      	itt	eq
 80064bc:	0080      	lsleq	r0, r0, #2
 80064be:	3302      	addeq	r3, #2
 80064c0:	2800      	cmp	r0, #0
 80064c2:	db05      	blt.n	80064d0 <__hi0bits+0x38>
 80064c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80064c8:	f103 0301 	add.w	r3, r3, #1
 80064cc:	bf08      	it	eq
 80064ce:	2320      	moveq	r3, #32
 80064d0:	4618      	mov	r0, r3
 80064d2:	4770      	bx	lr
 80064d4:	2300      	movs	r3, #0
 80064d6:	e7e4      	b.n	80064a2 <__hi0bits+0xa>

080064d8 <__lo0bits>:
 80064d8:	6803      	ldr	r3, [r0, #0]
 80064da:	f013 0207 	ands.w	r2, r3, #7
 80064de:	d00c      	beq.n	80064fa <__lo0bits+0x22>
 80064e0:	07d9      	lsls	r1, r3, #31
 80064e2:	d422      	bmi.n	800652a <__lo0bits+0x52>
 80064e4:	079a      	lsls	r2, r3, #30
 80064e6:	bf49      	itett	mi
 80064e8:	085b      	lsrmi	r3, r3, #1
 80064ea:	089b      	lsrpl	r3, r3, #2
 80064ec:	6003      	strmi	r3, [r0, #0]
 80064ee:	2201      	movmi	r2, #1
 80064f0:	bf5c      	itt	pl
 80064f2:	6003      	strpl	r3, [r0, #0]
 80064f4:	2202      	movpl	r2, #2
 80064f6:	4610      	mov	r0, r2
 80064f8:	4770      	bx	lr
 80064fa:	b299      	uxth	r1, r3
 80064fc:	b909      	cbnz	r1, 8006502 <__lo0bits+0x2a>
 80064fe:	0c1b      	lsrs	r3, r3, #16
 8006500:	2210      	movs	r2, #16
 8006502:	b2d9      	uxtb	r1, r3
 8006504:	b909      	cbnz	r1, 800650a <__lo0bits+0x32>
 8006506:	3208      	adds	r2, #8
 8006508:	0a1b      	lsrs	r3, r3, #8
 800650a:	0719      	lsls	r1, r3, #28
 800650c:	bf04      	itt	eq
 800650e:	091b      	lsreq	r3, r3, #4
 8006510:	3204      	addeq	r2, #4
 8006512:	0799      	lsls	r1, r3, #30
 8006514:	bf04      	itt	eq
 8006516:	089b      	lsreq	r3, r3, #2
 8006518:	3202      	addeq	r2, #2
 800651a:	07d9      	lsls	r1, r3, #31
 800651c:	d403      	bmi.n	8006526 <__lo0bits+0x4e>
 800651e:	085b      	lsrs	r3, r3, #1
 8006520:	f102 0201 	add.w	r2, r2, #1
 8006524:	d003      	beq.n	800652e <__lo0bits+0x56>
 8006526:	6003      	str	r3, [r0, #0]
 8006528:	e7e5      	b.n	80064f6 <__lo0bits+0x1e>
 800652a:	2200      	movs	r2, #0
 800652c:	e7e3      	b.n	80064f6 <__lo0bits+0x1e>
 800652e:	2220      	movs	r2, #32
 8006530:	e7e1      	b.n	80064f6 <__lo0bits+0x1e>
	...

08006534 <__i2b>:
 8006534:	b510      	push	{r4, lr}
 8006536:	460c      	mov	r4, r1
 8006538:	2101      	movs	r1, #1
 800653a:	f7ff febb 	bl	80062b4 <_Balloc>
 800653e:	4602      	mov	r2, r0
 8006540:	b928      	cbnz	r0, 800654e <__i2b+0x1a>
 8006542:	4b05      	ldr	r3, [pc, #20]	; (8006558 <__i2b+0x24>)
 8006544:	4805      	ldr	r0, [pc, #20]	; (800655c <__i2b+0x28>)
 8006546:	f240 1145 	movw	r1, #325	; 0x145
 800654a:	f001 fc51 	bl	8007df0 <__assert_func>
 800654e:	2301      	movs	r3, #1
 8006550:	6144      	str	r4, [r0, #20]
 8006552:	6103      	str	r3, [r0, #16]
 8006554:	bd10      	pop	{r4, pc}
 8006556:	bf00      	nop
 8006558:	08008c0d 	.word	0x08008c0d
 800655c:	08008c1e 	.word	0x08008c1e

08006560 <__multiply>:
 8006560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006564:	4691      	mov	r9, r2
 8006566:	690a      	ldr	r2, [r1, #16]
 8006568:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800656c:	429a      	cmp	r2, r3
 800656e:	bfb8      	it	lt
 8006570:	460b      	movlt	r3, r1
 8006572:	460c      	mov	r4, r1
 8006574:	bfbc      	itt	lt
 8006576:	464c      	movlt	r4, r9
 8006578:	4699      	movlt	r9, r3
 800657a:	6927      	ldr	r7, [r4, #16]
 800657c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006580:	68a3      	ldr	r3, [r4, #8]
 8006582:	6861      	ldr	r1, [r4, #4]
 8006584:	eb07 060a 	add.w	r6, r7, sl
 8006588:	42b3      	cmp	r3, r6
 800658a:	b085      	sub	sp, #20
 800658c:	bfb8      	it	lt
 800658e:	3101      	addlt	r1, #1
 8006590:	f7ff fe90 	bl	80062b4 <_Balloc>
 8006594:	b930      	cbnz	r0, 80065a4 <__multiply+0x44>
 8006596:	4602      	mov	r2, r0
 8006598:	4b44      	ldr	r3, [pc, #272]	; (80066ac <__multiply+0x14c>)
 800659a:	4845      	ldr	r0, [pc, #276]	; (80066b0 <__multiply+0x150>)
 800659c:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80065a0:	f001 fc26 	bl	8007df0 <__assert_func>
 80065a4:	f100 0514 	add.w	r5, r0, #20
 80065a8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80065ac:	462b      	mov	r3, r5
 80065ae:	2200      	movs	r2, #0
 80065b0:	4543      	cmp	r3, r8
 80065b2:	d321      	bcc.n	80065f8 <__multiply+0x98>
 80065b4:	f104 0314 	add.w	r3, r4, #20
 80065b8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80065bc:	f109 0314 	add.w	r3, r9, #20
 80065c0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80065c4:	9202      	str	r2, [sp, #8]
 80065c6:	1b3a      	subs	r2, r7, r4
 80065c8:	3a15      	subs	r2, #21
 80065ca:	f022 0203 	bic.w	r2, r2, #3
 80065ce:	3204      	adds	r2, #4
 80065d0:	f104 0115 	add.w	r1, r4, #21
 80065d4:	428f      	cmp	r7, r1
 80065d6:	bf38      	it	cc
 80065d8:	2204      	movcc	r2, #4
 80065da:	9201      	str	r2, [sp, #4]
 80065dc:	9a02      	ldr	r2, [sp, #8]
 80065de:	9303      	str	r3, [sp, #12]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d80c      	bhi.n	80065fe <__multiply+0x9e>
 80065e4:	2e00      	cmp	r6, #0
 80065e6:	dd03      	ble.n	80065f0 <__multiply+0x90>
 80065e8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d05b      	beq.n	80066a8 <__multiply+0x148>
 80065f0:	6106      	str	r6, [r0, #16]
 80065f2:	b005      	add	sp, #20
 80065f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065f8:	f843 2b04 	str.w	r2, [r3], #4
 80065fc:	e7d8      	b.n	80065b0 <__multiply+0x50>
 80065fe:	f8b3 a000 	ldrh.w	sl, [r3]
 8006602:	f1ba 0f00 	cmp.w	sl, #0
 8006606:	d024      	beq.n	8006652 <__multiply+0xf2>
 8006608:	f104 0e14 	add.w	lr, r4, #20
 800660c:	46a9      	mov	r9, r5
 800660e:	f04f 0c00 	mov.w	ip, #0
 8006612:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006616:	f8d9 1000 	ldr.w	r1, [r9]
 800661a:	fa1f fb82 	uxth.w	fp, r2
 800661e:	b289      	uxth	r1, r1
 8006620:	fb0a 110b 	mla	r1, sl, fp, r1
 8006624:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006628:	f8d9 2000 	ldr.w	r2, [r9]
 800662c:	4461      	add	r1, ip
 800662e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006632:	fb0a c20b 	mla	r2, sl, fp, ip
 8006636:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800663a:	b289      	uxth	r1, r1
 800663c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006640:	4577      	cmp	r7, lr
 8006642:	f849 1b04 	str.w	r1, [r9], #4
 8006646:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800664a:	d8e2      	bhi.n	8006612 <__multiply+0xb2>
 800664c:	9a01      	ldr	r2, [sp, #4]
 800664e:	f845 c002 	str.w	ip, [r5, r2]
 8006652:	9a03      	ldr	r2, [sp, #12]
 8006654:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006658:	3304      	adds	r3, #4
 800665a:	f1b9 0f00 	cmp.w	r9, #0
 800665e:	d021      	beq.n	80066a4 <__multiply+0x144>
 8006660:	6829      	ldr	r1, [r5, #0]
 8006662:	f104 0c14 	add.w	ip, r4, #20
 8006666:	46ae      	mov	lr, r5
 8006668:	f04f 0a00 	mov.w	sl, #0
 800666c:	f8bc b000 	ldrh.w	fp, [ip]
 8006670:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006674:	fb09 220b 	mla	r2, r9, fp, r2
 8006678:	4452      	add	r2, sl
 800667a:	b289      	uxth	r1, r1
 800667c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006680:	f84e 1b04 	str.w	r1, [lr], #4
 8006684:	f85c 1b04 	ldr.w	r1, [ip], #4
 8006688:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800668c:	f8be 1000 	ldrh.w	r1, [lr]
 8006690:	fb09 110a 	mla	r1, r9, sl, r1
 8006694:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8006698:	4567      	cmp	r7, ip
 800669a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800669e:	d8e5      	bhi.n	800666c <__multiply+0x10c>
 80066a0:	9a01      	ldr	r2, [sp, #4]
 80066a2:	50a9      	str	r1, [r5, r2]
 80066a4:	3504      	adds	r5, #4
 80066a6:	e799      	b.n	80065dc <__multiply+0x7c>
 80066a8:	3e01      	subs	r6, #1
 80066aa:	e79b      	b.n	80065e4 <__multiply+0x84>
 80066ac:	08008c0d 	.word	0x08008c0d
 80066b0:	08008c1e 	.word	0x08008c1e

080066b4 <__pow5mult>:
 80066b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066b8:	4615      	mov	r5, r2
 80066ba:	f012 0203 	ands.w	r2, r2, #3
 80066be:	4606      	mov	r6, r0
 80066c0:	460f      	mov	r7, r1
 80066c2:	d007      	beq.n	80066d4 <__pow5mult+0x20>
 80066c4:	4c25      	ldr	r4, [pc, #148]	; (800675c <__pow5mult+0xa8>)
 80066c6:	3a01      	subs	r2, #1
 80066c8:	2300      	movs	r3, #0
 80066ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80066ce:	f7ff fe53 	bl	8006378 <__multadd>
 80066d2:	4607      	mov	r7, r0
 80066d4:	10ad      	asrs	r5, r5, #2
 80066d6:	d03d      	beq.n	8006754 <__pow5mult+0xa0>
 80066d8:	69f4      	ldr	r4, [r6, #28]
 80066da:	b97c      	cbnz	r4, 80066fc <__pow5mult+0x48>
 80066dc:	2010      	movs	r0, #16
 80066de:	f7ff fd35 	bl	800614c <malloc>
 80066e2:	4602      	mov	r2, r0
 80066e4:	61f0      	str	r0, [r6, #28]
 80066e6:	b928      	cbnz	r0, 80066f4 <__pow5mult+0x40>
 80066e8:	4b1d      	ldr	r3, [pc, #116]	; (8006760 <__pow5mult+0xac>)
 80066ea:	481e      	ldr	r0, [pc, #120]	; (8006764 <__pow5mult+0xb0>)
 80066ec:	f240 11b3 	movw	r1, #435	; 0x1b3
 80066f0:	f001 fb7e 	bl	8007df0 <__assert_func>
 80066f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80066f8:	6004      	str	r4, [r0, #0]
 80066fa:	60c4      	str	r4, [r0, #12]
 80066fc:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8006700:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006704:	b94c      	cbnz	r4, 800671a <__pow5mult+0x66>
 8006706:	f240 2171 	movw	r1, #625	; 0x271
 800670a:	4630      	mov	r0, r6
 800670c:	f7ff ff12 	bl	8006534 <__i2b>
 8006710:	2300      	movs	r3, #0
 8006712:	f8c8 0008 	str.w	r0, [r8, #8]
 8006716:	4604      	mov	r4, r0
 8006718:	6003      	str	r3, [r0, #0]
 800671a:	f04f 0900 	mov.w	r9, #0
 800671e:	07eb      	lsls	r3, r5, #31
 8006720:	d50a      	bpl.n	8006738 <__pow5mult+0x84>
 8006722:	4639      	mov	r1, r7
 8006724:	4622      	mov	r2, r4
 8006726:	4630      	mov	r0, r6
 8006728:	f7ff ff1a 	bl	8006560 <__multiply>
 800672c:	4639      	mov	r1, r7
 800672e:	4680      	mov	r8, r0
 8006730:	4630      	mov	r0, r6
 8006732:	f7ff fdff 	bl	8006334 <_Bfree>
 8006736:	4647      	mov	r7, r8
 8006738:	106d      	asrs	r5, r5, #1
 800673a:	d00b      	beq.n	8006754 <__pow5mult+0xa0>
 800673c:	6820      	ldr	r0, [r4, #0]
 800673e:	b938      	cbnz	r0, 8006750 <__pow5mult+0x9c>
 8006740:	4622      	mov	r2, r4
 8006742:	4621      	mov	r1, r4
 8006744:	4630      	mov	r0, r6
 8006746:	f7ff ff0b 	bl	8006560 <__multiply>
 800674a:	6020      	str	r0, [r4, #0]
 800674c:	f8c0 9000 	str.w	r9, [r0]
 8006750:	4604      	mov	r4, r0
 8006752:	e7e4      	b.n	800671e <__pow5mult+0x6a>
 8006754:	4638      	mov	r0, r7
 8006756:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800675a:	bf00      	nop
 800675c:	08008d68 	.word	0x08008d68
 8006760:	08008b9e 	.word	0x08008b9e
 8006764:	08008c1e 	.word	0x08008c1e

08006768 <__lshift>:
 8006768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800676c:	460c      	mov	r4, r1
 800676e:	6849      	ldr	r1, [r1, #4]
 8006770:	6923      	ldr	r3, [r4, #16]
 8006772:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006776:	68a3      	ldr	r3, [r4, #8]
 8006778:	4607      	mov	r7, r0
 800677a:	4691      	mov	r9, r2
 800677c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006780:	f108 0601 	add.w	r6, r8, #1
 8006784:	42b3      	cmp	r3, r6
 8006786:	db0b      	blt.n	80067a0 <__lshift+0x38>
 8006788:	4638      	mov	r0, r7
 800678a:	f7ff fd93 	bl	80062b4 <_Balloc>
 800678e:	4605      	mov	r5, r0
 8006790:	b948      	cbnz	r0, 80067a6 <__lshift+0x3e>
 8006792:	4602      	mov	r2, r0
 8006794:	4b28      	ldr	r3, [pc, #160]	; (8006838 <__lshift+0xd0>)
 8006796:	4829      	ldr	r0, [pc, #164]	; (800683c <__lshift+0xd4>)
 8006798:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800679c:	f001 fb28 	bl	8007df0 <__assert_func>
 80067a0:	3101      	adds	r1, #1
 80067a2:	005b      	lsls	r3, r3, #1
 80067a4:	e7ee      	b.n	8006784 <__lshift+0x1c>
 80067a6:	2300      	movs	r3, #0
 80067a8:	f100 0114 	add.w	r1, r0, #20
 80067ac:	f100 0210 	add.w	r2, r0, #16
 80067b0:	4618      	mov	r0, r3
 80067b2:	4553      	cmp	r3, sl
 80067b4:	db33      	blt.n	800681e <__lshift+0xb6>
 80067b6:	6920      	ldr	r0, [r4, #16]
 80067b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80067bc:	f104 0314 	add.w	r3, r4, #20
 80067c0:	f019 091f 	ands.w	r9, r9, #31
 80067c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80067c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80067cc:	d02b      	beq.n	8006826 <__lshift+0xbe>
 80067ce:	f1c9 0e20 	rsb	lr, r9, #32
 80067d2:	468a      	mov	sl, r1
 80067d4:	2200      	movs	r2, #0
 80067d6:	6818      	ldr	r0, [r3, #0]
 80067d8:	fa00 f009 	lsl.w	r0, r0, r9
 80067dc:	4310      	orrs	r0, r2
 80067de:	f84a 0b04 	str.w	r0, [sl], #4
 80067e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80067e6:	459c      	cmp	ip, r3
 80067e8:	fa22 f20e 	lsr.w	r2, r2, lr
 80067ec:	d8f3      	bhi.n	80067d6 <__lshift+0x6e>
 80067ee:	ebac 0304 	sub.w	r3, ip, r4
 80067f2:	3b15      	subs	r3, #21
 80067f4:	f023 0303 	bic.w	r3, r3, #3
 80067f8:	3304      	adds	r3, #4
 80067fa:	f104 0015 	add.w	r0, r4, #21
 80067fe:	4584      	cmp	ip, r0
 8006800:	bf38      	it	cc
 8006802:	2304      	movcc	r3, #4
 8006804:	50ca      	str	r2, [r1, r3]
 8006806:	b10a      	cbz	r2, 800680c <__lshift+0xa4>
 8006808:	f108 0602 	add.w	r6, r8, #2
 800680c:	3e01      	subs	r6, #1
 800680e:	4638      	mov	r0, r7
 8006810:	612e      	str	r6, [r5, #16]
 8006812:	4621      	mov	r1, r4
 8006814:	f7ff fd8e 	bl	8006334 <_Bfree>
 8006818:	4628      	mov	r0, r5
 800681a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800681e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006822:	3301      	adds	r3, #1
 8006824:	e7c5      	b.n	80067b2 <__lshift+0x4a>
 8006826:	3904      	subs	r1, #4
 8006828:	f853 2b04 	ldr.w	r2, [r3], #4
 800682c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006830:	459c      	cmp	ip, r3
 8006832:	d8f9      	bhi.n	8006828 <__lshift+0xc0>
 8006834:	e7ea      	b.n	800680c <__lshift+0xa4>
 8006836:	bf00      	nop
 8006838:	08008c0d 	.word	0x08008c0d
 800683c:	08008c1e 	.word	0x08008c1e

08006840 <__mcmp>:
 8006840:	b530      	push	{r4, r5, lr}
 8006842:	6902      	ldr	r2, [r0, #16]
 8006844:	690c      	ldr	r4, [r1, #16]
 8006846:	1b12      	subs	r2, r2, r4
 8006848:	d10e      	bne.n	8006868 <__mcmp+0x28>
 800684a:	f100 0314 	add.w	r3, r0, #20
 800684e:	3114      	adds	r1, #20
 8006850:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006854:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006858:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800685c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006860:	42a5      	cmp	r5, r4
 8006862:	d003      	beq.n	800686c <__mcmp+0x2c>
 8006864:	d305      	bcc.n	8006872 <__mcmp+0x32>
 8006866:	2201      	movs	r2, #1
 8006868:	4610      	mov	r0, r2
 800686a:	bd30      	pop	{r4, r5, pc}
 800686c:	4283      	cmp	r3, r0
 800686e:	d3f3      	bcc.n	8006858 <__mcmp+0x18>
 8006870:	e7fa      	b.n	8006868 <__mcmp+0x28>
 8006872:	f04f 32ff 	mov.w	r2, #4294967295
 8006876:	e7f7      	b.n	8006868 <__mcmp+0x28>

08006878 <__mdiff>:
 8006878:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800687c:	460c      	mov	r4, r1
 800687e:	4606      	mov	r6, r0
 8006880:	4611      	mov	r1, r2
 8006882:	4620      	mov	r0, r4
 8006884:	4690      	mov	r8, r2
 8006886:	f7ff ffdb 	bl	8006840 <__mcmp>
 800688a:	1e05      	subs	r5, r0, #0
 800688c:	d110      	bne.n	80068b0 <__mdiff+0x38>
 800688e:	4629      	mov	r1, r5
 8006890:	4630      	mov	r0, r6
 8006892:	f7ff fd0f 	bl	80062b4 <_Balloc>
 8006896:	b930      	cbnz	r0, 80068a6 <__mdiff+0x2e>
 8006898:	4b3a      	ldr	r3, [pc, #232]	; (8006984 <__mdiff+0x10c>)
 800689a:	4602      	mov	r2, r0
 800689c:	f240 2137 	movw	r1, #567	; 0x237
 80068a0:	4839      	ldr	r0, [pc, #228]	; (8006988 <__mdiff+0x110>)
 80068a2:	f001 faa5 	bl	8007df0 <__assert_func>
 80068a6:	2301      	movs	r3, #1
 80068a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80068ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068b0:	bfa4      	itt	ge
 80068b2:	4643      	movge	r3, r8
 80068b4:	46a0      	movge	r8, r4
 80068b6:	4630      	mov	r0, r6
 80068b8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80068bc:	bfa6      	itte	ge
 80068be:	461c      	movge	r4, r3
 80068c0:	2500      	movge	r5, #0
 80068c2:	2501      	movlt	r5, #1
 80068c4:	f7ff fcf6 	bl	80062b4 <_Balloc>
 80068c8:	b920      	cbnz	r0, 80068d4 <__mdiff+0x5c>
 80068ca:	4b2e      	ldr	r3, [pc, #184]	; (8006984 <__mdiff+0x10c>)
 80068cc:	4602      	mov	r2, r0
 80068ce:	f240 2145 	movw	r1, #581	; 0x245
 80068d2:	e7e5      	b.n	80068a0 <__mdiff+0x28>
 80068d4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80068d8:	6926      	ldr	r6, [r4, #16]
 80068da:	60c5      	str	r5, [r0, #12]
 80068dc:	f104 0914 	add.w	r9, r4, #20
 80068e0:	f108 0514 	add.w	r5, r8, #20
 80068e4:	f100 0e14 	add.w	lr, r0, #20
 80068e8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80068ec:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80068f0:	f108 0210 	add.w	r2, r8, #16
 80068f4:	46f2      	mov	sl, lr
 80068f6:	2100      	movs	r1, #0
 80068f8:	f859 3b04 	ldr.w	r3, [r9], #4
 80068fc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006900:	fa11 f88b 	uxtah	r8, r1, fp
 8006904:	b299      	uxth	r1, r3
 8006906:	0c1b      	lsrs	r3, r3, #16
 8006908:	eba8 0801 	sub.w	r8, r8, r1
 800690c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006910:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006914:	fa1f f888 	uxth.w	r8, r8
 8006918:	1419      	asrs	r1, r3, #16
 800691a:	454e      	cmp	r6, r9
 800691c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006920:	f84a 3b04 	str.w	r3, [sl], #4
 8006924:	d8e8      	bhi.n	80068f8 <__mdiff+0x80>
 8006926:	1b33      	subs	r3, r6, r4
 8006928:	3b15      	subs	r3, #21
 800692a:	f023 0303 	bic.w	r3, r3, #3
 800692e:	3304      	adds	r3, #4
 8006930:	3415      	adds	r4, #21
 8006932:	42a6      	cmp	r6, r4
 8006934:	bf38      	it	cc
 8006936:	2304      	movcc	r3, #4
 8006938:	441d      	add	r5, r3
 800693a:	4473      	add	r3, lr
 800693c:	469e      	mov	lr, r3
 800693e:	462e      	mov	r6, r5
 8006940:	4566      	cmp	r6, ip
 8006942:	d30e      	bcc.n	8006962 <__mdiff+0xea>
 8006944:	f10c 0203 	add.w	r2, ip, #3
 8006948:	1b52      	subs	r2, r2, r5
 800694a:	f022 0203 	bic.w	r2, r2, #3
 800694e:	3d03      	subs	r5, #3
 8006950:	45ac      	cmp	ip, r5
 8006952:	bf38      	it	cc
 8006954:	2200      	movcc	r2, #0
 8006956:	4413      	add	r3, r2
 8006958:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800695c:	b17a      	cbz	r2, 800697e <__mdiff+0x106>
 800695e:	6107      	str	r7, [r0, #16]
 8006960:	e7a4      	b.n	80068ac <__mdiff+0x34>
 8006962:	f856 8b04 	ldr.w	r8, [r6], #4
 8006966:	fa11 f288 	uxtah	r2, r1, r8
 800696a:	1414      	asrs	r4, r2, #16
 800696c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006970:	b292      	uxth	r2, r2
 8006972:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006976:	f84e 2b04 	str.w	r2, [lr], #4
 800697a:	1421      	asrs	r1, r4, #16
 800697c:	e7e0      	b.n	8006940 <__mdiff+0xc8>
 800697e:	3f01      	subs	r7, #1
 8006980:	e7ea      	b.n	8006958 <__mdiff+0xe0>
 8006982:	bf00      	nop
 8006984:	08008c0d 	.word	0x08008c0d
 8006988:	08008c1e 	.word	0x08008c1e

0800698c <__ulp>:
 800698c:	b082      	sub	sp, #8
 800698e:	ed8d 0b00 	vstr	d0, [sp]
 8006992:	9a01      	ldr	r2, [sp, #4]
 8006994:	4b0f      	ldr	r3, [pc, #60]	; (80069d4 <__ulp+0x48>)
 8006996:	4013      	ands	r3, r2
 8006998:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800699c:	2b00      	cmp	r3, #0
 800699e:	dc08      	bgt.n	80069b2 <__ulp+0x26>
 80069a0:	425b      	negs	r3, r3
 80069a2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80069a6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80069aa:	da04      	bge.n	80069b6 <__ulp+0x2a>
 80069ac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80069b0:	4113      	asrs	r3, r2
 80069b2:	2200      	movs	r2, #0
 80069b4:	e008      	b.n	80069c8 <__ulp+0x3c>
 80069b6:	f1a2 0314 	sub.w	r3, r2, #20
 80069ba:	2b1e      	cmp	r3, #30
 80069bc:	bfda      	itte	le
 80069be:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80069c2:	40da      	lsrle	r2, r3
 80069c4:	2201      	movgt	r2, #1
 80069c6:	2300      	movs	r3, #0
 80069c8:	4619      	mov	r1, r3
 80069ca:	4610      	mov	r0, r2
 80069cc:	ec41 0b10 	vmov	d0, r0, r1
 80069d0:	b002      	add	sp, #8
 80069d2:	4770      	bx	lr
 80069d4:	7ff00000 	.word	0x7ff00000

080069d8 <__b2d>:
 80069d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069dc:	6906      	ldr	r6, [r0, #16]
 80069de:	f100 0814 	add.w	r8, r0, #20
 80069e2:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80069e6:	1f37      	subs	r7, r6, #4
 80069e8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80069ec:	4610      	mov	r0, r2
 80069ee:	f7ff fd53 	bl	8006498 <__hi0bits>
 80069f2:	f1c0 0320 	rsb	r3, r0, #32
 80069f6:	280a      	cmp	r0, #10
 80069f8:	600b      	str	r3, [r1, #0]
 80069fa:	491b      	ldr	r1, [pc, #108]	; (8006a68 <__b2d+0x90>)
 80069fc:	dc15      	bgt.n	8006a2a <__b2d+0x52>
 80069fe:	f1c0 0c0b 	rsb	ip, r0, #11
 8006a02:	fa22 f30c 	lsr.w	r3, r2, ip
 8006a06:	45b8      	cmp	r8, r7
 8006a08:	ea43 0501 	orr.w	r5, r3, r1
 8006a0c:	bf34      	ite	cc
 8006a0e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006a12:	2300      	movcs	r3, #0
 8006a14:	3015      	adds	r0, #21
 8006a16:	fa02 f000 	lsl.w	r0, r2, r0
 8006a1a:	fa23 f30c 	lsr.w	r3, r3, ip
 8006a1e:	4303      	orrs	r3, r0
 8006a20:	461c      	mov	r4, r3
 8006a22:	ec45 4b10 	vmov	d0, r4, r5
 8006a26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a2a:	45b8      	cmp	r8, r7
 8006a2c:	bf3a      	itte	cc
 8006a2e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006a32:	f1a6 0708 	subcc.w	r7, r6, #8
 8006a36:	2300      	movcs	r3, #0
 8006a38:	380b      	subs	r0, #11
 8006a3a:	d012      	beq.n	8006a62 <__b2d+0x8a>
 8006a3c:	f1c0 0120 	rsb	r1, r0, #32
 8006a40:	fa23 f401 	lsr.w	r4, r3, r1
 8006a44:	4082      	lsls	r2, r0
 8006a46:	4322      	orrs	r2, r4
 8006a48:	4547      	cmp	r7, r8
 8006a4a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8006a4e:	bf8c      	ite	hi
 8006a50:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006a54:	2200      	movls	r2, #0
 8006a56:	4083      	lsls	r3, r0
 8006a58:	40ca      	lsrs	r2, r1
 8006a5a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8006a5e:	4313      	orrs	r3, r2
 8006a60:	e7de      	b.n	8006a20 <__b2d+0x48>
 8006a62:	ea42 0501 	orr.w	r5, r2, r1
 8006a66:	e7db      	b.n	8006a20 <__b2d+0x48>
 8006a68:	3ff00000 	.word	0x3ff00000

08006a6c <__d2b>:
 8006a6c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a70:	460f      	mov	r7, r1
 8006a72:	2101      	movs	r1, #1
 8006a74:	ec59 8b10 	vmov	r8, r9, d0
 8006a78:	4616      	mov	r6, r2
 8006a7a:	f7ff fc1b 	bl	80062b4 <_Balloc>
 8006a7e:	4604      	mov	r4, r0
 8006a80:	b930      	cbnz	r0, 8006a90 <__d2b+0x24>
 8006a82:	4602      	mov	r2, r0
 8006a84:	4b24      	ldr	r3, [pc, #144]	; (8006b18 <__d2b+0xac>)
 8006a86:	4825      	ldr	r0, [pc, #148]	; (8006b1c <__d2b+0xb0>)
 8006a88:	f240 310f 	movw	r1, #783	; 0x30f
 8006a8c:	f001 f9b0 	bl	8007df0 <__assert_func>
 8006a90:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006a94:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a98:	bb2d      	cbnz	r5, 8006ae6 <__d2b+0x7a>
 8006a9a:	9301      	str	r3, [sp, #4]
 8006a9c:	f1b8 0300 	subs.w	r3, r8, #0
 8006aa0:	d026      	beq.n	8006af0 <__d2b+0x84>
 8006aa2:	4668      	mov	r0, sp
 8006aa4:	9300      	str	r3, [sp, #0]
 8006aa6:	f7ff fd17 	bl	80064d8 <__lo0bits>
 8006aaa:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006aae:	b1e8      	cbz	r0, 8006aec <__d2b+0x80>
 8006ab0:	f1c0 0320 	rsb	r3, r0, #32
 8006ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab8:	430b      	orrs	r3, r1
 8006aba:	40c2      	lsrs	r2, r0
 8006abc:	6163      	str	r3, [r4, #20]
 8006abe:	9201      	str	r2, [sp, #4]
 8006ac0:	9b01      	ldr	r3, [sp, #4]
 8006ac2:	61a3      	str	r3, [r4, #24]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	bf14      	ite	ne
 8006ac8:	2202      	movne	r2, #2
 8006aca:	2201      	moveq	r2, #1
 8006acc:	6122      	str	r2, [r4, #16]
 8006ace:	b1bd      	cbz	r5, 8006b00 <__d2b+0x94>
 8006ad0:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006ad4:	4405      	add	r5, r0
 8006ad6:	603d      	str	r5, [r7, #0]
 8006ad8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006adc:	6030      	str	r0, [r6, #0]
 8006ade:	4620      	mov	r0, r4
 8006ae0:	b003      	add	sp, #12
 8006ae2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ae6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006aea:	e7d6      	b.n	8006a9a <__d2b+0x2e>
 8006aec:	6161      	str	r1, [r4, #20]
 8006aee:	e7e7      	b.n	8006ac0 <__d2b+0x54>
 8006af0:	a801      	add	r0, sp, #4
 8006af2:	f7ff fcf1 	bl	80064d8 <__lo0bits>
 8006af6:	9b01      	ldr	r3, [sp, #4]
 8006af8:	6163      	str	r3, [r4, #20]
 8006afa:	3020      	adds	r0, #32
 8006afc:	2201      	movs	r2, #1
 8006afe:	e7e5      	b.n	8006acc <__d2b+0x60>
 8006b00:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b04:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006b08:	6038      	str	r0, [r7, #0]
 8006b0a:	6918      	ldr	r0, [r3, #16]
 8006b0c:	f7ff fcc4 	bl	8006498 <__hi0bits>
 8006b10:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b14:	e7e2      	b.n	8006adc <__d2b+0x70>
 8006b16:	bf00      	nop
 8006b18:	08008c0d 	.word	0x08008c0d
 8006b1c:	08008c1e 	.word	0x08008c1e

08006b20 <__ratio>:
 8006b20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b24:	4688      	mov	r8, r1
 8006b26:	4669      	mov	r1, sp
 8006b28:	4681      	mov	r9, r0
 8006b2a:	f7ff ff55 	bl	80069d8 <__b2d>
 8006b2e:	a901      	add	r1, sp, #4
 8006b30:	4640      	mov	r0, r8
 8006b32:	ec55 4b10 	vmov	r4, r5, d0
 8006b36:	f7ff ff4f 	bl	80069d8 <__b2d>
 8006b3a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006b3e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8006b42:	eba3 0c02 	sub.w	ip, r3, r2
 8006b46:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006b4a:	1a9b      	subs	r3, r3, r2
 8006b4c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8006b50:	ec51 0b10 	vmov	r0, r1, d0
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	bfd6      	itet	le
 8006b58:	460a      	movle	r2, r1
 8006b5a:	462a      	movgt	r2, r5
 8006b5c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006b60:	468b      	mov	fp, r1
 8006b62:	462f      	mov	r7, r5
 8006b64:	bfd4      	ite	le
 8006b66:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8006b6a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006b6e:	4620      	mov	r0, r4
 8006b70:	ee10 2a10 	vmov	r2, s0
 8006b74:	465b      	mov	r3, fp
 8006b76:	4639      	mov	r1, r7
 8006b78:	f7f9 fe78 	bl	800086c <__aeabi_ddiv>
 8006b7c:	ec41 0b10 	vmov	d0, r0, r1
 8006b80:	b003      	add	sp, #12
 8006b82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006b86 <__copybits>:
 8006b86:	3901      	subs	r1, #1
 8006b88:	b570      	push	{r4, r5, r6, lr}
 8006b8a:	1149      	asrs	r1, r1, #5
 8006b8c:	6914      	ldr	r4, [r2, #16]
 8006b8e:	3101      	adds	r1, #1
 8006b90:	f102 0314 	add.w	r3, r2, #20
 8006b94:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006b98:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006b9c:	1f05      	subs	r5, r0, #4
 8006b9e:	42a3      	cmp	r3, r4
 8006ba0:	d30c      	bcc.n	8006bbc <__copybits+0x36>
 8006ba2:	1aa3      	subs	r3, r4, r2
 8006ba4:	3b11      	subs	r3, #17
 8006ba6:	f023 0303 	bic.w	r3, r3, #3
 8006baa:	3211      	adds	r2, #17
 8006bac:	42a2      	cmp	r2, r4
 8006bae:	bf88      	it	hi
 8006bb0:	2300      	movhi	r3, #0
 8006bb2:	4418      	add	r0, r3
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	4288      	cmp	r0, r1
 8006bb8:	d305      	bcc.n	8006bc6 <__copybits+0x40>
 8006bba:	bd70      	pop	{r4, r5, r6, pc}
 8006bbc:	f853 6b04 	ldr.w	r6, [r3], #4
 8006bc0:	f845 6f04 	str.w	r6, [r5, #4]!
 8006bc4:	e7eb      	b.n	8006b9e <__copybits+0x18>
 8006bc6:	f840 3b04 	str.w	r3, [r0], #4
 8006bca:	e7f4      	b.n	8006bb6 <__copybits+0x30>

08006bcc <__any_on>:
 8006bcc:	f100 0214 	add.w	r2, r0, #20
 8006bd0:	6900      	ldr	r0, [r0, #16]
 8006bd2:	114b      	asrs	r3, r1, #5
 8006bd4:	4298      	cmp	r0, r3
 8006bd6:	b510      	push	{r4, lr}
 8006bd8:	db11      	blt.n	8006bfe <__any_on+0x32>
 8006bda:	dd0a      	ble.n	8006bf2 <__any_on+0x26>
 8006bdc:	f011 011f 	ands.w	r1, r1, #31
 8006be0:	d007      	beq.n	8006bf2 <__any_on+0x26>
 8006be2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006be6:	fa24 f001 	lsr.w	r0, r4, r1
 8006bea:	fa00 f101 	lsl.w	r1, r0, r1
 8006bee:	428c      	cmp	r4, r1
 8006bf0:	d10b      	bne.n	8006c0a <__any_on+0x3e>
 8006bf2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d803      	bhi.n	8006c02 <__any_on+0x36>
 8006bfa:	2000      	movs	r0, #0
 8006bfc:	bd10      	pop	{r4, pc}
 8006bfe:	4603      	mov	r3, r0
 8006c00:	e7f7      	b.n	8006bf2 <__any_on+0x26>
 8006c02:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006c06:	2900      	cmp	r1, #0
 8006c08:	d0f5      	beq.n	8006bf6 <__any_on+0x2a>
 8006c0a:	2001      	movs	r0, #1
 8006c0c:	e7f6      	b.n	8006bfc <__any_on+0x30>

08006c0e <sulp>:
 8006c0e:	b570      	push	{r4, r5, r6, lr}
 8006c10:	4604      	mov	r4, r0
 8006c12:	460d      	mov	r5, r1
 8006c14:	ec45 4b10 	vmov	d0, r4, r5
 8006c18:	4616      	mov	r6, r2
 8006c1a:	f7ff feb7 	bl	800698c <__ulp>
 8006c1e:	ec51 0b10 	vmov	r0, r1, d0
 8006c22:	b17e      	cbz	r6, 8006c44 <sulp+0x36>
 8006c24:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006c28:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	dd09      	ble.n	8006c44 <sulp+0x36>
 8006c30:	051b      	lsls	r3, r3, #20
 8006c32:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006c36:	2400      	movs	r4, #0
 8006c38:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006c3c:	4622      	mov	r2, r4
 8006c3e:	462b      	mov	r3, r5
 8006c40:	f7f9 fcea 	bl	8000618 <__aeabi_dmul>
 8006c44:	bd70      	pop	{r4, r5, r6, pc}
	...

08006c48 <_strtod_l>:
 8006c48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c4c:	ed2d 8b02 	vpush	{d8}
 8006c50:	b09b      	sub	sp, #108	; 0x6c
 8006c52:	4604      	mov	r4, r0
 8006c54:	9213      	str	r2, [sp, #76]	; 0x4c
 8006c56:	2200      	movs	r2, #0
 8006c58:	9216      	str	r2, [sp, #88]	; 0x58
 8006c5a:	460d      	mov	r5, r1
 8006c5c:	f04f 0800 	mov.w	r8, #0
 8006c60:	f04f 0900 	mov.w	r9, #0
 8006c64:	460a      	mov	r2, r1
 8006c66:	9215      	str	r2, [sp, #84]	; 0x54
 8006c68:	7811      	ldrb	r1, [r2, #0]
 8006c6a:	292b      	cmp	r1, #43	; 0x2b
 8006c6c:	d04c      	beq.n	8006d08 <_strtod_l+0xc0>
 8006c6e:	d83a      	bhi.n	8006ce6 <_strtod_l+0x9e>
 8006c70:	290d      	cmp	r1, #13
 8006c72:	d834      	bhi.n	8006cde <_strtod_l+0x96>
 8006c74:	2908      	cmp	r1, #8
 8006c76:	d834      	bhi.n	8006ce2 <_strtod_l+0x9a>
 8006c78:	2900      	cmp	r1, #0
 8006c7a:	d03d      	beq.n	8006cf8 <_strtod_l+0xb0>
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	920a      	str	r2, [sp, #40]	; 0x28
 8006c80:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8006c82:	7832      	ldrb	r2, [r6, #0]
 8006c84:	2a30      	cmp	r2, #48	; 0x30
 8006c86:	f040 80b4 	bne.w	8006df2 <_strtod_l+0x1aa>
 8006c8a:	7872      	ldrb	r2, [r6, #1]
 8006c8c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8006c90:	2a58      	cmp	r2, #88	; 0x58
 8006c92:	d170      	bne.n	8006d76 <_strtod_l+0x12e>
 8006c94:	9302      	str	r3, [sp, #8]
 8006c96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c98:	9301      	str	r3, [sp, #4]
 8006c9a:	ab16      	add	r3, sp, #88	; 0x58
 8006c9c:	9300      	str	r3, [sp, #0]
 8006c9e:	4a8e      	ldr	r2, [pc, #568]	; (8006ed8 <_strtod_l+0x290>)
 8006ca0:	ab17      	add	r3, sp, #92	; 0x5c
 8006ca2:	a915      	add	r1, sp, #84	; 0x54
 8006ca4:	4620      	mov	r0, r4
 8006ca6:	f001 f93f 	bl	8007f28 <__gethex>
 8006caa:	f010 070f 	ands.w	r7, r0, #15
 8006cae:	4605      	mov	r5, r0
 8006cb0:	d005      	beq.n	8006cbe <_strtod_l+0x76>
 8006cb2:	2f06      	cmp	r7, #6
 8006cb4:	d12a      	bne.n	8006d0c <_strtod_l+0xc4>
 8006cb6:	3601      	adds	r6, #1
 8006cb8:	2300      	movs	r3, #0
 8006cba:	9615      	str	r6, [sp, #84]	; 0x54
 8006cbc:	930a      	str	r3, [sp, #40]	; 0x28
 8006cbe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	f040 857f 	bne.w	80077c4 <_strtod_l+0xb7c>
 8006cc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cc8:	b1db      	cbz	r3, 8006d02 <_strtod_l+0xba>
 8006cca:	4642      	mov	r2, r8
 8006ccc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006cd0:	ec43 2b10 	vmov	d0, r2, r3
 8006cd4:	b01b      	add	sp, #108	; 0x6c
 8006cd6:	ecbd 8b02 	vpop	{d8}
 8006cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cde:	2920      	cmp	r1, #32
 8006ce0:	d1cc      	bne.n	8006c7c <_strtod_l+0x34>
 8006ce2:	3201      	adds	r2, #1
 8006ce4:	e7bf      	b.n	8006c66 <_strtod_l+0x1e>
 8006ce6:	292d      	cmp	r1, #45	; 0x2d
 8006ce8:	d1c8      	bne.n	8006c7c <_strtod_l+0x34>
 8006cea:	2101      	movs	r1, #1
 8006cec:	910a      	str	r1, [sp, #40]	; 0x28
 8006cee:	1c51      	adds	r1, r2, #1
 8006cf0:	9115      	str	r1, [sp, #84]	; 0x54
 8006cf2:	7852      	ldrb	r2, [r2, #1]
 8006cf4:	2a00      	cmp	r2, #0
 8006cf6:	d1c3      	bne.n	8006c80 <_strtod_l+0x38>
 8006cf8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006cfa:	9515      	str	r5, [sp, #84]	; 0x54
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f040 855f 	bne.w	80077c0 <_strtod_l+0xb78>
 8006d02:	4642      	mov	r2, r8
 8006d04:	464b      	mov	r3, r9
 8006d06:	e7e3      	b.n	8006cd0 <_strtod_l+0x88>
 8006d08:	2100      	movs	r1, #0
 8006d0a:	e7ef      	b.n	8006cec <_strtod_l+0xa4>
 8006d0c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006d0e:	b13a      	cbz	r2, 8006d20 <_strtod_l+0xd8>
 8006d10:	2135      	movs	r1, #53	; 0x35
 8006d12:	a818      	add	r0, sp, #96	; 0x60
 8006d14:	f7ff ff37 	bl	8006b86 <__copybits>
 8006d18:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006d1a:	4620      	mov	r0, r4
 8006d1c:	f7ff fb0a 	bl	8006334 <_Bfree>
 8006d20:	3f01      	subs	r7, #1
 8006d22:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006d24:	2f04      	cmp	r7, #4
 8006d26:	d806      	bhi.n	8006d36 <_strtod_l+0xee>
 8006d28:	e8df f007 	tbb	[pc, r7]
 8006d2c:	201d0314 	.word	0x201d0314
 8006d30:	14          	.byte	0x14
 8006d31:	00          	.byte	0x00
 8006d32:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 8006d36:	05e9      	lsls	r1, r5, #23
 8006d38:	bf48      	it	mi
 8006d3a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8006d3e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006d42:	0d1b      	lsrs	r3, r3, #20
 8006d44:	051b      	lsls	r3, r3, #20
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d1b9      	bne.n	8006cbe <_strtod_l+0x76>
 8006d4a:	f7fe fb05 	bl	8005358 <__errno>
 8006d4e:	2322      	movs	r3, #34	; 0x22
 8006d50:	6003      	str	r3, [r0, #0]
 8006d52:	e7b4      	b.n	8006cbe <_strtod_l+0x76>
 8006d54:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8006d58:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006d5c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006d60:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8006d64:	e7e7      	b.n	8006d36 <_strtod_l+0xee>
 8006d66:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006ee0 <_strtod_l+0x298>
 8006d6a:	e7e4      	b.n	8006d36 <_strtod_l+0xee>
 8006d6c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8006d70:	f04f 38ff 	mov.w	r8, #4294967295
 8006d74:	e7df      	b.n	8006d36 <_strtod_l+0xee>
 8006d76:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d78:	1c5a      	adds	r2, r3, #1
 8006d7a:	9215      	str	r2, [sp, #84]	; 0x54
 8006d7c:	785b      	ldrb	r3, [r3, #1]
 8006d7e:	2b30      	cmp	r3, #48	; 0x30
 8006d80:	d0f9      	beq.n	8006d76 <_strtod_l+0x12e>
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d09b      	beq.n	8006cbe <_strtod_l+0x76>
 8006d86:	2301      	movs	r3, #1
 8006d88:	f04f 0a00 	mov.w	sl, #0
 8006d8c:	9304      	str	r3, [sp, #16]
 8006d8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d90:	930b      	str	r3, [sp, #44]	; 0x2c
 8006d92:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8006d96:	46d3      	mov	fp, sl
 8006d98:	220a      	movs	r2, #10
 8006d9a:	9815      	ldr	r0, [sp, #84]	; 0x54
 8006d9c:	7806      	ldrb	r6, [r0, #0]
 8006d9e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006da2:	b2d9      	uxtb	r1, r3
 8006da4:	2909      	cmp	r1, #9
 8006da6:	d926      	bls.n	8006df6 <_strtod_l+0x1ae>
 8006da8:	494c      	ldr	r1, [pc, #304]	; (8006edc <_strtod_l+0x294>)
 8006daa:	2201      	movs	r2, #1
 8006dac:	f000 ffe6 	bl	8007d7c <strncmp>
 8006db0:	2800      	cmp	r0, #0
 8006db2:	d030      	beq.n	8006e16 <_strtod_l+0x1ce>
 8006db4:	2000      	movs	r0, #0
 8006db6:	4632      	mov	r2, r6
 8006db8:	9005      	str	r0, [sp, #20]
 8006dba:	465e      	mov	r6, fp
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	2a65      	cmp	r2, #101	; 0x65
 8006dc0:	d001      	beq.n	8006dc6 <_strtod_l+0x17e>
 8006dc2:	2a45      	cmp	r2, #69	; 0x45
 8006dc4:	d113      	bne.n	8006dee <_strtod_l+0x1a6>
 8006dc6:	b91e      	cbnz	r6, 8006dd0 <_strtod_l+0x188>
 8006dc8:	9a04      	ldr	r2, [sp, #16]
 8006dca:	4302      	orrs	r2, r0
 8006dcc:	d094      	beq.n	8006cf8 <_strtod_l+0xb0>
 8006dce:	2600      	movs	r6, #0
 8006dd0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006dd2:	1c6a      	adds	r2, r5, #1
 8006dd4:	9215      	str	r2, [sp, #84]	; 0x54
 8006dd6:	786a      	ldrb	r2, [r5, #1]
 8006dd8:	2a2b      	cmp	r2, #43	; 0x2b
 8006dda:	d074      	beq.n	8006ec6 <_strtod_l+0x27e>
 8006ddc:	2a2d      	cmp	r2, #45	; 0x2d
 8006dde:	d078      	beq.n	8006ed2 <_strtod_l+0x28a>
 8006de0:	f04f 0c00 	mov.w	ip, #0
 8006de4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006de8:	2909      	cmp	r1, #9
 8006dea:	d97f      	bls.n	8006eec <_strtod_l+0x2a4>
 8006dec:	9515      	str	r5, [sp, #84]	; 0x54
 8006dee:	2700      	movs	r7, #0
 8006df0:	e09e      	b.n	8006f30 <_strtod_l+0x2e8>
 8006df2:	2300      	movs	r3, #0
 8006df4:	e7c8      	b.n	8006d88 <_strtod_l+0x140>
 8006df6:	f1bb 0f08 	cmp.w	fp, #8
 8006dfa:	bfd8      	it	le
 8006dfc:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006dfe:	f100 0001 	add.w	r0, r0, #1
 8006e02:	bfda      	itte	le
 8006e04:	fb02 3301 	mlale	r3, r2, r1, r3
 8006e08:	9309      	strle	r3, [sp, #36]	; 0x24
 8006e0a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 8006e0e:	f10b 0b01 	add.w	fp, fp, #1
 8006e12:	9015      	str	r0, [sp, #84]	; 0x54
 8006e14:	e7c1      	b.n	8006d9a <_strtod_l+0x152>
 8006e16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e18:	1c5a      	adds	r2, r3, #1
 8006e1a:	9215      	str	r2, [sp, #84]	; 0x54
 8006e1c:	785a      	ldrb	r2, [r3, #1]
 8006e1e:	f1bb 0f00 	cmp.w	fp, #0
 8006e22:	d037      	beq.n	8006e94 <_strtod_l+0x24c>
 8006e24:	9005      	str	r0, [sp, #20]
 8006e26:	465e      	mov	r6, fp
 8006e28:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006e2c:	2b09      	cmp	r3, #9
 8006e2e:	d912      	bls.n	8006e56 <_strtod_l+0x20e>
 8006e30:	2301      	movs	r3, #1
 8006e32:	e7c4      	b.n	8006dbe <_strtod_l+0x176>
 8006e34:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e36:	1c5a      	adds	r2, r3, #1
 8006e38:	9215      	str	r2, [sp, #84]	; 0x54
 8006e3a:	785a      	ldrb	r2, [r3, #1]
 8006e3c:	3001      	adds	r0, #1
 8006e3e:	2a30      	cmp	r2, #48	; 0x30
 8006e40:	d0f8      	beq.n	8006e34 <_strtod_l+0x1ec>
 8006e42:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006e46:	2b08      	cmp	r3, #8
 8006e48:	f200 84c1 	bhi.w	80077ce <_strtod_l+0xb86>
 8006e4c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006e4e:	9005      	str	r0, [sp, #20]
 8006e50:	2000      	movs	r0, #0
 8006e52:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e54:	4606      	mov	r6, r0
 8006e56:	3a30      	subs	r2, #48	; 0x30
 8006e58:	f100 0301 	add.w	r3, r0, #1
 8006e5c:	d014      	beq.n	8006e88 <_strtod_l+0x240>
 8006e5e:	9905      	ldr	r1, [sp, #20]
 8006e60:	4419      	add	r1, r3
 8006e62:	9105      	str	r1, [sp, #20]
 8006e64:	4633      	mov	r3, r6
 8006e66:	eb00 0c06 	add.w	ip, r0, r6
 8006e6a:	210a      	movs	r1, #10
 8006e6c:	4563      	cmp	r3, ip
 8006e6e:	d113      	bne.n	8006e98 <_strtod_l+0x250>
 8006e70:	1833      	adds	r3, r6, r0
 8006e72:	2b08      	cmp	r3, #8
 8006e74:	f106 0601 	add.w	r6, r6, #1
 8006e78:	4406      	add	r6, r0
 8006e7a:	dc1a      	bgt.n	8006eb2 <_strtod_l+0x26a>
 8006e7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006e7e:	230a      	movs	r3, #10
 8006e80:	fb03 2301 	mla	r3, r3, r1, r2
 8006e84:	9309      	str	r3, [sp, #36]	; 0x24
 8006e86:	2300      	movs	r3, #0
 8006e88:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006e8a:	1c51      	adds	r1, r2, #1
 8006e8c:	9115      	str	r1, [sp, #84]	; 0x54
 8006e8e:	7852      	ldrb	r2, [r2, #1]
 8006e90:	4618      	mov	r0, r3
 8006e92:	e7c9      	b.n	8006e28 <_strtod_l+0x1e0>
 8006e94:	4658      	mov	r0, fp
 8006e96:	e7d2      	b.n	8006e3e <_strtod_l+0x1f6>
 8006e98:	2b08      	cmp	r3, #8
 8006e9a:	f103 0301 	add.w	r3, r3, #1
 8006e9e:	dc03      	bgt.n	8006ea8 <_strtod_l+0x260>
 8006ea0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006ea2:	434f      	muls	r7, r1
 8006ea4:	9709      	str	r7, [sp, #36]	; 0x24
 8006ea6:	e7e1      	b.n	8006e6c <_strtod_l+0x224>
 8006ea8:	2b10      	cmp	r3, #16
 8006eaa:	bfd8      	it	le
 8006eac:	fb01 fa0a 	mulle.w	sl, r1, sl
 8006eb0:	e7dc      	b.n	8006e6c <_strtod_l+0x224>
 8006eb2:	2e10      	cmp	r6, #16
 8006eb4:	bfdc      	itt	le
 8006eb6:	230a      	movle	r3, #10
 8006eb8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8006ebc:	e7e3      	b.n	8006e86 <_strtod_l+0x23e>
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	9305      	str	r3, [sp, #20]
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	e780      	b.n	8006dc8 <_strtod_l+0x180>
 8006ec6:	f04f 0c00 	mov.w	ip, #0
 8006eca:	1caa      	adds	r2, r5, #2
 8006ecc:	9215      	str	r2, [sp, #84]	; 0x54
 8006ece:	78aa      	ldrb	r2, [r5, #2]
 8006ed0:	e788      	b.n	8006de4 <_strtod_l+0x19c>
 8006ed2:	f04f 0c01 	mov.w	ip, #1
 8006ed6:	e7f8      	b.n	8006eca <_strtod_l+0x282>
 8006ed8:	08008d78 	.word	0x08008d78
 8006edc:	08008d74 	.word	0x08008d74
 8006ee0:	7ff00000 	.word	0x7ff00000
 8006ee4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006ee6:	1c51      	adds	r1, r2, #1
 8006ee8:	9115      	str	r1, [sp, #84]	; 0x54
 8006eea:	7852      	ldrb	r2, [r2, #1]
 8006eec:	2a30      	cmp	r2, #48	; 0x30
 8006eee:	d0f9      	beq.n	8006ee4 <_strtod_l+0x29c>
 8006ef0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006ef4:	2908      	cmp	r1, #8
 8006ef6:	f63f af7a 	bhi.w	8006dee <_strtod_l+0x1a6>
 8006efa:	3a30      	subs	r2, #48	; 0x30
 8006efc:	9208      	str	r2, [sp, #32]
 8006efe:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006f00:	920c      	str	r2, [sp, #48]	; 0x30
 8006f02:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006f04:	1c57      	adds	r7, r2, #1
 8006f06:	9715      	str	r7, [sp, #84]	; 0x54
 8006f08:	7852      	ldrb	r2, [r2, #1]
 8006f0a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8006f0e:	f1be 0f09 	cmp.w	lr, #9
 8006f12:	d938      	bls.n	8006f86 <_strtod_l+0x33e>
 8006f14:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006f16:	1a7f      	subs	r7, r7, r1
 8006f18:	2f08      	cmp	r7, #8
 8006f1a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8006f1e:	dc03      	bgt.n	8006f28 <_strtod_l+0x2e0>
 8006f20:	9908      	ldr	r1, [sp, #32]
 8006f22:	428f      	cmp	r7, r1
 8006f24:	bfa8      	it	ge
 8006f26:	460f      	movge	r7, r1
 8006f28:	f1bc 0f00 	cmp.w	ip, #0
 8006f2c:	d000      	beq.n	8006f30 <_strtod_l+0x2e8>
 8006f2e:	427f      	negs	r7, r7
 8006f30:	2e00      	cmp	r6, #0
 8006f32:	d14f      	bne.n	8006fd4 <_strtod_l+0x38c>
 8006f34:	9904      	ldr	r1, [sp, #16]
 8006f36:	4301      	orrs	r1, r0
 8006f38:	f47f aec1 	bne.w	8006cbe <_strtod_l+0x76>
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	f47f aedb 	bne.w	8006cf8 <_strtod_l+0xb0>
 8006f42:	2a69      	cmp	r2, #105	; 0x69
 8006f44:	d029      	beq.n	8006f9a <_strtod_l+0x352>
 8006f46:	dc26      	bgt.n	8006f96 <_strtod_l+0x34e>
 8006f48:	2a49      	cmp	r2, #73	; 0x49
 8006f4a:	d026      	beq.n	8006f9a <_strtod_l+0x352>
 8006f4c:	2a4e      	cmp	r2, #78	; 0x4e
 8006f4e:	f47f aed3 	bne.w	8006cf8 <_strtod_l+0xb0>
 8006f52:	499b      	ldr	r1, [pc, #620]	; (80071c0 <_strtod_l+0x578>)
 8006f54:	a815      	add	r0, sp, #84	; 0x54
 8006f56:	f001 fa27 	bl	80083a8 <__match>
 8006f5a:	2800      	cmp	r0, #0
 8006f5c:	f43f aecc 	beq.w	8006cf8 <_strtod_l+0xb0>
 8006f60:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f62:	781b      	ldrb	r3, [r3, #0]
 8006f64:	2b28      	cmp	r3, #40	; 0x28
 8006f66:	d12f      	bne.n	8006fc8 <_strtod_l+0x380>
 8006f68:	4996      	ldr	r1, [pc, #600]	; (80071c4 <_strtod_l+0x57c>)
 8006f6a:	aa18      	add	r2, sp, #96	; 0x60
 8006f6c:	a815      	add	r0, sp, #84	; 0x54
 8006f6e:	f001 fa2f 	bl	80083d0 <__hexnan>
 8006f72:	2805      	cmp	r0, #5
 8006f74:	d128      	bne.n	8006fc8 <_strtod_l+0x380>
 8006f76:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006f78:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006f7c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006f80:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8006f84:	e69b      	b.n	8006cbe <_strtod_l+0x76>
 8006f86:	9f08      	ldr	r7, [sp, #32]
 8006f88:	210a      	movs	r1, #10
 8006f8a:	fb01 2107 	mla	r1, r1, r7, r2
 8006f8e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8006f92:	9208      	str	r2, [sp, #32]
 8006f94:	e7b5      	b.n	8006f02 <_strtod_l+0x2ba>
 8006f96:	2a6e      	cmp	r2, #110	; 0x6e
 8006f98:	e7d9      	b.n	8006f4e <_strtod_l+0x306>
 8006f9a:	498b      	ldr	r1, [pc, #556]	; (80071c8 <_strtod_l+0x580>)
 8006f9c:	a815      	add	r0, sp, #84	; 0x54
 8006f9e:	f001 fa03 	bl	80083a8 <__match>
 8006fa2:	2800      	cmp	r0, #0
 8006fa4:	f43f aea8 	beq.w	8006cf8 <_strtod_l+0xb0>
 8006fa8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006faa:	4988      	ldr	r1, [pc, #544]	; (80071cc <_strtod_l+0x584>)
 8006fac:	3b01      	subs	r3, #1
 8006fae:	a815      	add	r0, sp, #84	; 0x54
 8006fb0:	9315      	str	r3, [sp, #84]	; 0x54
 8006fb2:	f001 f9f9 	bl	80083a8 <__match>
 8006fb6:	b910      	cbnz	r0, 8006fbe <_strtod_l+0x376>
 8006fb8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006fba:	3301      	adds	r3, #1
 8006fbc:	9315      	str	r3, [sp, #84]	; 0x54
 8006fbe:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80071dc <_strtod_l+0x594>
 8006fc2:	f04f 0800 	mov.w	r8, #0
 8006fc6:	e67a      	b.n	8006cbe <_strtod_l+0x76>
 8006fc8:	4881      	ldr	r0, [pc, #516]	; (80071d0 <_strtod_l+0x588>)
 8006fca:	f000 ff09 	bl	8007de0 <nan>
 8006fce:	ec59 8b10 	vmov	r8, r9, d0
 8006fd2:	e674      	b.n	8006cbe <_strtod_l+0x76>
 8006fd4:	9b05      	ldr	r3, [sp, #20]
 8006fd6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006fd8:	1afb      	subs	r3, r7, r3
 8006fda:	f1bb 0f00 	cmp.w	fp, #0
 8006fde:	bf08      	it	eq
 8006fe0:	46b3      	moveq	fp, r6
 8006fe2:	2e10      	cmp	r6, #16
 8006fe4:	9308      	str	r3, [sp, #32]
 8006fe6:	4635      	mov	r5, r6
 8006fe8:	bfa8      	it	ge
 8006fea:	2510      	movge	r5, #16
 8006fec:	f7f9 fa9a 	bl	8000524 <__aeabi_ui2d>
 8006ff0:	2e09      	cmp	r6, #9
 8006ff2:	4680      	mov	r8, r0
 8006ff4:	4689      	mov	r9, r1
 8006ff6:	dd13      	ble.n	8007020 <_strtod_l+0x3d8>
 8006ff8:	4b76      	ldr	r3, [pc, #472]	; (80071d4 <_strtod_l+0x58c>)
 8006ffa:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006ffe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007002:	f7f9 fb09 	bl	8000618 <__aeabi_dmul>
 8007006:	4680      	mov	r8, r0
 8007008:	4650      	mov	r0, sl
 800700a:	4689      	mov	r9, r1
 800700c:	f7f9 fa8a 	bl	8000524 <__aeabi_ui2d>
 8007010:	4602      	mov	r2, r0
 8007012:	460b      	mov	r3, r1
 8007014:	4640      	mov	r0, r8
 8007016:	4649      	mov	r1, r9
 8007018:	f7f9 f948 	bl	80002ac <__adddf3>
 800701c:	4680      	mov	r8, r0
 800701e:	4689      	mov	r9, r1
 8007020:	2e0f      	cmp	r6, #15
 8007022:	dc38      	bgt.n	8007096 <_strtod_l+0x44e>
 8007024:	9b08      	ldr	r3, [sp, #32]
 8007026:	2b00      	cmp	r3, #0
 8007028:	f43f ae49 	beq.w	8006cbe <_strtod_l+0x76>
 800702c:	dd24      	ble.n	8007078 <_strtod_l+0x430>
 800702e:	2b16      	cmp	r3, #22
 8007030:	dc0b      	bgt.n	800704a <_strtod_l+0x402>
 8007032:	4968      	ldr	r1, [pc, #416]	; (80071d4 <_strtod_l+0x58c>)
 8007034:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007038:	e9d1 0100 	ldrd	r0, r1, [r1]
 800703c:	4642      	mov	r2, r8
 800703e:	464b      	mov	r3, r9
 8007040:	f7f9 faea 	bl	8000618 <__aeabi_dmul>
 8007044:	4680      	mov	r8, r0
 8007046:	4689      	mov	r9, r1
 8007048:	e639      	b.n	8006cbe <_strtod_l+0x76>
 800704a:	9a08      	ldr	r2, [sp, #32]
 800704c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8007050:	4293      	cmp	r3, r2
 8007052:	db20      	blt.n	8007096 <_strtod_l+0x44e>
 8007054:	4c5f      	ldr	r4, [pc, #380]	; (80071d4 <_strtod_l+0x58c>)
 8007056:	f1c6 060f 	rsb	r6, r6, #15
 800705a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800705e:	4642      	mov	r2, r8
 8007060:	464b      	mov	r3, r9
 8007062:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007066:	f7f9 fad7 	bl	8000618 <__aeabi_dmul>
 800706a:	9b08      	ldr	r3, [sp, #32]
 800706c:	1b9e      	subs	r6, r3, r6
 800706e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8007072:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007076:	e7e3      	b.n	8007040 <_strtod_l+0x3f8>
 8007078:	9b08      	ldr	r3, [sp, #32]
 800707a:	3316      	adds	r3, #22
 800707c:	db0b      	blt.n	8007096 <_strtod_l+0x44e>
 800707e:	9b05      	ldr	r3, [sp, #20]
 8007080:	1bdf      	subs	r7, r3, r7
 8007082:	4b54      	ldr	r3, [pc, #336]	; (80071d4 <_strtod_l+0x58c>)
 8007084:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007088:	e9d7 2300 	ldrd	r2, r3, [r7]
 800708c:	4640      	mov	r0, r8
 800708e:	4649      	mov	r1, r9
 8007090:	f7f9 fbec 	bl	800086c <__aeabi_ddiv>
 8007094:	e7d6      	b.n	8007044 <_strtod_l+0x3fc>
 8007096:	9b08      	ldr	r3, [sp, #32]
 8007098:	1b75      	subs	r5, r6, r5
 800709a:	441d      	add	r5, r3
 800709c:	2d00      	cmp	r5, #0
 800709e:	dd70      	ble.n	8007182 <_strtod_l+0x53a>
 80070a0:	f015 030f 	ands.w	r3, r5, #15
 80070a4:	d00a      	beq.n	80070bc <_strtod_l+0x474>
 80070a6:	494b      	ldr	r1, [pc, #300]	; (80071d4 <_strtod_l+0x58c>)
 80070a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80070ac:	4642      	mov	r2, r8
 80070ae:	464b      	mov	r3, r9
 80070b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80070b4:	f7f9 fab0 	bl	8000618 <__aeabi_dmul>
 80070b8:	4680      	mov	r8, r0
 80070ba:	4689      	mov	r9, r1
 80070bc:	f035 050f 	bics.w	r5, r5, #15
 80070c0:	d04d      	beq.n	800715e <_strtod_l+0x516>
 80070c2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80070c6:	dd22      	ble.n	800710e <_strtod_l+0x4c6>
 80070c8:	2500      	movs	r5, #0
 80070ca:	46ab      	mov	fp, r5
 80070cc:	9509      	str	r5, [sp, #36]	; 0x24
 80070ce:	9505      	str	r5, [sp, #20]
 80070d0:	2322      	movs	r3, #34	; 0x22
 80070d2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80071dc <_strtod_l+0x594>
 80070d6:	6023      	str	r3, [r4, #0]
 80070d8:	f04f 0800 	mov.w	r8, #0
 80070dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070de:	2b00      	cmp	r3, #0
 80070e0:	f43f aded 	beq.w	8006cbe <_strtod_l+0x76>
 80070e4:	9916      	ldr	r1, [sp, #88]	; 0x58
 80070e6:	4620      	mov	r0, r4
 80070e8:	f7ff f924 	bl	8006334 <_Bfree>
 80070ec:	9905      	ldr	r1, [sp, #20]
 80070ee:	4620      	mov	r0, r4
 80070f0:	f7ff f920 	bl	8006334 <_Bfree>
 80070f4:	4659      	mov	r1, fp
 80070f6:	4620      	mov	r0, r4
 80070f8:	f7ff f91c 	bl	8006334 <_Bfree>
 80070fc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070fe:	4620      	mov	r0, r4
 8007100:	f7ff f918 	bl	8006334 <_Bfree>
 8007104:	4629      	mov	r1, r5
 8007106:	4620      	mov	r0, r4
 8007108:	f7ff f914 	bl	8006334 <_Bfree>
 800710c:	e5d7      	b.n	8006cbe <_strtod_l+0x76>
 800710e:	4b32      	ldr	r3, [pc, #200]	; (80071d8 <_strtod_l+0x590>)
 8007110:	9304      	str	r3, [sp, #16]
 8007112:	2300      	movs	r3, #0
 8007114:	112d      	asrs	r5, r5, #4
 8007116:	4640      	mov	r0, r8
 8007118:	4649      	mov	r1, r9
 800711a:	469a      	mov	sl, r3
 800711c:	2d01      	cmp	r5, #1
 800711e:	dc21      	bgt.n	8007164 <_strtod_l+0x51c>
 8007120:	b10b      	cbz	r3, 8007126 <_strtod_l+0x4de>
 8007122:	4680      	mov	r8, r0
 8007124:	4689      	mov	r9, r1
 8007126:	492c      	ldr	r1, [pc, #176]	; (80071d8 <_strtod_l+0x590>)
 8007128:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800712c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8007130:	4642      	mov	r2, r8
 8007132:	464b      	mov	r3, r9
 8007134:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007138:	f7f9 fa6e 	bl	8000618 <__aeabi_dmul>
 800713c:	4b27      	ldr	r3, [pc, #156]	; (80071dc <_strtod_l+0x594>)
 800713e:	460a      	mov	r2, r1
 8007140:	400b      	ands	r3, r1
 8007142:	4927      	ldr	r1, [pc, #156]	; (80071e0 <_strtod_l+0x598>)
 8007144:	428b      	cmp	r3, r1
 8007146:	4680      	mov	r8, r0
 8007148:	d8be      	bhi.n	80070c8 <_strtod_l+0x480>
 800714a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800714e:	428b      	cmp	r3, r1
 8007150:	bf86      	itte	hi
 8007152:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80071e4 <_strtod_l+0x59c>
 8007156:	f04f 38ff 	movhi.w	r8, #4294967295
 800715a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800715e:	2300      	movs	r3, #0
 8007160:	9304      	str	r3, [sp, #16]
 8007162:	e07b      	b.n	800725c <_strtod_l+0x614>
 8007164:	07ea      	lsls	r2, r5, #31
 8007166:	d505      	bpl.n	8007174 <_strtod_l+0x52c>
 8007168:	9b04      	ldr	r3, [sp, #16]
 800716a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800716e:	f7f9 fa53 	bl	8000618 <__aeabi_dmul>
 8007172:	2301      	movs	r3, #1
 8007174:	9a04      	ldr	r2, [sp, #16]
 8007176:	3208      	adds	r2, #8
 8007178:	f10a 0a01 	add.w	sl, sl, #1
 800717c:	106d      	asrs	r5, r5, #1
 800717e:	9204      	str	r2, [sp, #16]
 8007180:	e7cc      	b.n	800711c <_strtod_l+0x4d4>
 8007182:	d0ec      	beq.n	800715e <_strtod_l+0x516>
 8007184:	426d      	negs	r5, r5
 8007186:	f015 020f 	ands.w	r2, r5, #15
 800718a:	d00a      	beq.n	80071a2 <_strtod_l+0x55a>
 800718c:	4b11      	ldr	r3, [pc, #68]	; (80071d4 <_strtod_l+0x58c>)
 800718e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007192:	4640      	mov	r0, r8
 8007194:	4649      	mov	r1, r9
 8007196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800719a:	f7f9 fb67 	bl	800086c <__aeabi_ddiv>
 800719e:	4680      	mov	r8, r0
 80071a0:	4689      	mov	r9, r1
 80071a2:	112d      	asrs	r5, r5, #4
 80071a4:	d0db      	beq.n	800715e <_strtod_l+0x516>
 80071a6:	2d1f      	cmp	r5, #31
 80071a8:	dd1e      	ble.n	80071e8 <_strtod_l+0x5a0>
 80071aa:	2500      	movs	r5, #0
 80071ac:	46ab      	mov	fp, r5
 80071ae:	9509      	str	r5, [sp, #36]	; 0x24
 80071b0:	9505      	str	r5, [sp, #20]
 80071b2:	2322      	movs	r3, #34	; 0x22
 80071b4:	f04f 0800 	mov.w	r8, #0
 80071b8:	f04f 0900 	mov.w	r9, #0
 80071bc:	6023      	str	r3, [r4, #0]
 80071be:	e78d      	b.n	80070dc <_strtod_l+0x494>
 80071c0:	08008b65 	.word	0x08008b65
 80071c4:	08008d8c 	.word	0x08008d8c
 80071c8:	08008b5d 	.word	0x08008b5d
 80071cc:	08008b94 	.word	0x08008b94
 80071d0:	08008f1d 	.word	0x08008f1d
 80071d4:	08008ca0 	.word	0x08008ca0
 80071d8:	08008c78 	.word	0x08008c78
 80071dc:	7ff00000 	.word	0x7ff00000
 80071e0:	7ca00000 	.word	0x7ca00000
 80071e4:	7fefffff 	.word	0x7fefffff
 80071e8:	f015 0310 	ands.w	r3, r5, #16
 80071ec:	bf18      	it	ne
 80071ee:	236a      	movne	r3, #106	; 0x6a
 80071f0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 8007594 <_strtod_l+0x94c>
 80071f4:	9304      	str	r3, [sp, #16]
 80071f6:	4640      	mov	r0, r8
 80071f8:	4649      	mov	r1, r9
 80071fa:	2300      	movs	r3, #0
 80071fc:	07ea      	lsls	r2, r5, #31
 80071fe:	d504      	bpl.n	800720a <_strtod_l+0x5c2>
 8007200:	e9da 2300 	ldrd	r2, r3, [sl]
 8007204:	f7f9 fa08 	bl	8000618 <__aeabi_dmul>
 8007208:	2301      	movs	r3, #1
 800720a:	106d      	asrs	r5, r5, #1
 800720c:	f10a 0a08 	add.w	sl, sl, #8
 8007210:	d1f4      	bne.n	80071fc <_strtod_l+0x5b4>
 8007212:	b10b      	cbz	r3, 8007218 <_strtod_l+0x5d0>
 8007214:	4680      	mov	r8, r0
 8007216:	4689      	mov	r9, r1
 8007218:	9b04      	ldr	r3, [sp, #16]
 800721a:	b1bb      	cbz	r3, 800724c <_strtod_l+0x604>
 800721c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8007220:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007224:	2b00      	cmp	r3, #0
 8007226:	4649      	mov	r1, r9
 8007228:	dd10      	ble.n	800724c <_strtod_l+0x604>
 800722a:	2b1f      	cmp	r3, #31
 800722c:	f340 811e 	ble.w	800746c <_strtod_l+0x824>
 8007230:	2b34      	cmp	r3, #52	; 0x34
 8007232:	bfde      	ittt	le
 8007234:	f04f 33ff 	movle.w	r3, #4294967295
 8007238:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800723c:	4093      	lslle	r3, r2
 800723e:	f04f 0800 	mov.w	r8, #0
 8007242:	bfcc      	ite	gt
 8007244:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8007248:	ea03 0901 	andle.w	r9, r3, r1
 800724c:	2200      	movs	r2, #0
 800724e:	2300      	movs	r3, #0
 8007250:	4640      	mov	r0, r8
 8007252:	4649      	mov	r1, r9
 8007254:	f7f9 fc48 	bl	8000ae8 <__aeabi_dcmpeq>
 8007258:	2800      	cmp	r0, #0
 800725a:	d1a6      	bne.n	80071aa <_strtod_l+0x562>
 800725c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800725e:	9300      	str	r3, [sp, #0]
 8007260:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007262:	4633      	mov	r3, r6
 8007264:	465a      	mov	r2, fp
 8007266:	4620      	mov	r0, r4
 8007268:	f7ff f8cc 	bl	8006404 <__s2b>
 800726c:	9009      	str	r0, [sp, #36]	; 0x24
 800726e:	2800      	cmp	r0, #0
 8007270:	f43f af2a 	beq.w	80070c8 <_strtod_l+0x480>
 8007274:	9a08      	ldr	r2, [sp, #32]
 8007276:	9b05      	ldr	r3, [sp, #20]
 8007278:	2a00      	cmp	r2, #0
 800727a:	eba3 0307 	sub.w	r3, r3, r7
 800727e:	bfa8      	it	ge
 8007280:	2300      	movge	r3, #0
 8007282:	930c      	str	r3, [sp, #48]	; 0x30
 8007284:	2500      	movs	r5, #0
 8007286:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800728a:	9312      	str	r3, [sp, #72]	; 0x48
 800728c:	46ab      	mov	fp, r5
 800728e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007290:	4620      	mov	r0, r4
 8007292:	6859      	ldr	r1, [r3, #4]
 8007294:	f7ff f80e 	bl	80062b4 <_Balloc>
 8007298:	9005      	str	r0, [sp, #20]
 800729a:	2800      	cmp	r0, #0
 800729c:	f43f af18 	beq.w	80070d0 <_strtod_l+0x488>
 80072a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072a2:	691a      	ldr	r2, [r3, #16]
 80072a4:	3202      	adds	r2, #2
 80072a6:	f103 010c 	add.w	r1, r3, #12
 80072aa:	0092      	lsls	r2, r2, #2
 80072ac:	300c      	adds	r0, #12
 80072ae:	f000 fd87 	bl	8007dc0 <memcpy>
 80072b2:	ec49 8b10 	vmov	d0, r8, r9
 80072b6:	aa18      	add	r2, sp, #96	; 0x60
 80072b8:	a917      	add	r1, sp, #92	; 0x5c
 80072ba:	4620      	mov	r0, r4
 80072bc:	f7ff fbd6 	bl	8006a6c <__d2b>
 80072c0:	ec49 8b18 	vmov	d8, r8, r9
 80072c4:	9016      	str	r0, [sp, #88]	; 0x58
 80072c6:	2800      	cmp	r0, #0
 80072c8:	f43f af02 	beq.w	80070d0 <_strtod_l+0x488>
 80072cc:	2101      	movs	r1, #1
 80072ce:	4620      	mov	r0, r4
 80072d0:	f7ff f930 	bl	8006534 <__i2b>
 80072d4:	4683      	mov	fp, r0
 80072d6:	2800      	cmp	r0, #0
 80072d8:	f43f aefa 	beq.w	80070d0 <_strtod_l+0x488>
 80072dc:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80072de:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80072e0:	2e00      	cmp	r6, #0
 80072e2:	bfab      	itete	ge
 80072e4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80072e6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80072e8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80072ea:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80072ee:	bfac      	ite	ge
 80072f0:	eb06 0a03 	addge.w	sl, r6, r3
 80072f4:	1b9f      	sublt	r7, r3, r6
 80072f6:	9b04      	ldr	r3, [sp, #16]
 80072f8:	1af6      	subs	r6, r6, r3
 80072fa:	4416      	add	r6, r2
 80072fc:	4ba0      	ldr	r3, [pc, #640]	; (8007580 <_strtod_l+0x938>)
 80072fe:	3e01      	subs	r6, #1
 8007300:	429e      	cmp	r6, r3
 8007302:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007306:	f280 80c4 	bge.w	8007492 <_strtod_l+0x84a>
 800730a:	1b9b      	subs	r3, r3, r6
 800730c:	2b1f      	cmp	r3, #31
 800730e:	eba2 0203 	sub.w	r2, r2, r3
 8007312:	f04f 0101 	mov.w	r1, #1
 8007316:	f300 80b0 	bgt.w	800747a <_strtod_l+0x832>
 800731a:	fa01 f303 	lsl.w	r3, r1, r3
 800731e:	930e      	str	r3, [sp, #56]	; 0x38
 8007320:	2300      	movs	r3, #0
 8007322:	930d      	str	r3, [sp, #52]	; 0x34
 8007324:	eb0a 0602 	add.w	r6, sl, r2
 8007328:	9b04      	ldr	r3, [sp, #16]
 800732a:	45b2      	cmp	sl, r6
 800732c:	4417      	add	r7, r2
 800732e:	441f      	add	r7, r3
 8007330:	4653      	mov	r3, sl
 8007332:	bfa8      	it	ge
 8007334:	4633      	movge	r3, r6
 8007336:	42bb      	cmp	r3, r7
 8007338:	bfa8      	it	ge
 800733a:	463b      	movge	r3, r7
 800733c:	2b00      	cmp	r3, #0
 800733e:	bfc2      	ittt	gt
 8007340:	1af6      	subgt	r6, r6, r3
 8007342:	1aff      	subgt	r7, r7, r3
 8007344:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007348:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800734a:	2b00      	cmp	r3, #0
 800734c:	dd17      	ble.n	800737e <_strtod_l+0x736>
 800734e:	4659      	mov	r1, fp
 8007350:	461a      	mov	r2, r3
 8007352:	4620      	mov	r0, r4
 8007354:	f7ff f9ae 	bl	80066b4 <__pow5mult>
 8007358:	4683      	mov	fp, r0
 800735a:	2800      	cmp	r0, #0
 800735c:	f43f aeb8 	beq.w	80070d0 <_strtod_l+0x488>
 8007360:	4601      	mov	r1, r0
 8007362:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007364:	4620      	mov	r0, r4
 8007366:	f7ff f8fb 	bl	8006560 <__multiply>
 800736a:	900b      	str	r0, [sp, #44]	; 0x2c
 800736c:	2800      	cmp	r0, #0
 800736e:	f43f aeaf 	beq.w	80070d0 <_strtod_l+0x488>
 8007372:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007374:	4620      	mov	r0, r4
 8007376:	f7fe ffdd 	bl	8006334 <_Bfree>
 800737a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800737c:	9316      	str	r3, [sp, #88]	; 0x58
 800737e:	2e00      	cmp	r6, #0
 8007380:	f300 808c 	bgt.w	800749c <_strtod_l+0x854>
 8007384:	9b08      	ldr	r3, [sp, #32]
 8007386:	2b00      	cmp	r3, #0
 8007388:	dd08      	ble.n	800739c <_strtod_l+0x754>
 800738a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800738c:	9905      	ldr	r1, [sp, #20]
 800738e:	4620      	mov	r0, r4
 8007390:	f7ff f990 	bl	80066b4 <__pow5mult>
 8007394:	9005      	str	r0, [sp, #20]
 8007396:	2800      	cmp	r0, #0
 8007398:	f43f ae9a 	beq.w	80070d0 <_strtod_l+0x488>
 800739c:	2f00      	cmp	r7, #0
 800739e:	dd08      	ble.n	80073b2 <_strtod_l+0x76a>
 80073a0:	9905      	ldr	r1, [sp, #20]
 80073a2:	463a      	mov	r2, r7
 80073a4:	4620      	mov	r0, r4
 80073a6:	f7ff f9df 	bl	8006768 <__lshift>
 80073aa:	9005      	str	r0, [sp, #20]
 80073ac:	2800      	cmp	r0, #0
 80073ae:	f43f ae8f 	beq.w	80070d0 <_strtod_l+0x488>
 80073b2:	f1ba 0f00 	cmp.w	sl, #0
 80073b6:	dd08      	ble.n	80073ca <_strtod_l+0x782>
 80073b8:	4659      	mov	r1, fp
 80073ba:	4652      	mov	r2, sl
 80073bc:	4620      	mov	r0, r4
 80073be:	f7ff f9d3 	bl	8006768 <__lshift>
 80073c2:	4683      	mov	fp, r0
 80073c4:	2800      	cmp	r0, #0
 80073c6:	f43f ae83 	beq.w	80070d0 <_strtod_l+0x488>
 80073ca:	9a05      	ldr	r2, [sp, #20]
 80073cc:	9916      	ldr	r1, [sp, #88]	; 0x58
 80073ce:	4620      	mov	r0, r4
 80073d0:	f7ff fa52 	bl	8006878 <__mdiff>
 80073d4:	4605      	mov	r5, r0
 80073d6:	2800      	cmp	r0, #0
 80073d8:	f43f ae7a 	beq.w	80070d0 <_strtod_l+0x488>
 80073dc:	68c3      	ldr	r3, [r0, #12]
 80073de:	930b      	str	r3, [sp, #44]	; 0x2c
 80073e0:	2300      	movs	r3, #0
 80073e2:	60c3      	str	r3, [r0, #12]
 80073e4:	4659      	mov	r1, fp
 80073e6:	f7ff fa2b 	bl	8006840 <__mcmp>
 80073ea:	2800      	cmp	r0, #0
 80073ec:	da60      	bge.n	80074b0 <_strtod_l+0x868>
 80073ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073f0:	ea53 0308 	orrs.w	r3, r3, r8
 80073f4:	f040 8084 	bne.w	8007500 <_strtod_l+0x8b8>
 80073f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d17f      	bne.n	8007500 <_strtod_l+0x8b8>
 8007400:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007404:	0d1b      	lsrs	r3, r3, #20
 8007406:	051b      	lsls	r3, r3, #20
 8007408:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800740c:	d978      	bls.n	8007500 <_strtod_l+0x8b8>
 800740e:	696b      	ldr	r3, [r5, #20]
 8007410:	b913      	cbnz	r3, 8007418 <_strtod_l+0x7d0>
 8007412:	692b      	ldr	r3, [r5, #16]
 8007414:	2b01      	cmp	r3, #1
 8007416:	dd73      	ble.n	8007500 <_strtod_l+0x8b8>
 8007418:	4629      	mov	r1, r5
 800741a:	2201      	movs	r2, #1
 800741c:	4620      	mov	r0, r4
 800741e:	f7ff f9a3 	bl	8006768 <__lshift>
 8007422:	4659      	mov	r1, fp
 8007424:	4605      	mov	r5, r0
 8007426:	f7ff fa0b 	bl	8006840 <__mcmp>
 800742a:	2800      	cmp	r0, #0
 800742c:	dd68      	ble.n	8007500 <_strtod_l+0x8b8>
 800742e:	9904      	ldr	r1, [sp, #16]
 8007430:	4a54      	ldr	r2, [pc, #336]	; (8007584 <_strtod_l+0x93c>)
 8007432:	464b      	mov	r3, r9
 8007434:	2900      	cmp	r1, #0
 8007436:	f000 8084 	beq.w	8007542 <_strtod_l+0x8fa>
 800743a:	ea02 0109 	and.w	r1, r2, r9
 800743e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007442:	dc7e      	bgt.n	8007542 <_strtod_l+0x8fa>
 8007444:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007448:	f77f aeb3 	ble.w	80071b2 <_strtod_l+0x56a>
 800744c:	4b4e      	ldr	r3, [pc, #312]	; (8007588 <_strtod_l+0x940>)
 800744e:	4640      	mov	r0, r8
 8007450:	4649      	mov	r1, r9
 8007452:	2200      	movs	r2, #0
 8007454:	f7f9 f8e0 	bl	8000618 <__aeabi_dmul>
 8007458:	4b4a      	ldr	r3, [pc, #296]	; (8007584 <_strtod_l+0x93c>)
 800745a:	400b      	ands	r3, r1
 800745c:	4680      	mov	r8, r0
 800745e:	4689      	mov	r9, r1
 8007460:	2b00      	cmp	r3, #0
 8007462:	f47f ae3f 	bne.w	80070e4 <_strtod_l+0x49c>
 8007466:	2322      	movs	r3, #34	; 0x22
 8007468:	6023      	str	r3, [r4, #0]
 800746a:	e63b      	b.n	80070e4 <_strtod_l+0x49c>
 800746c:	f04f 32ff 	mov.w	r2, #4294967295
 8007470:	fa02 f303 	lsl.w	r3, r2, r3
 8007474:	ea03 0808 	and.w	r8, r3, r8
 8007478:	e6e8      	b.n	800724c <_strtod_l+0x604>
 800747a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800747e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8007482:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8007486:	36e2      	adds	r6, #226	; 0xe2
 8007488:	fa01 f306 	lsl.w	r3, r1, r6
 800748c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8007490:	e748      	b.n	8007324 <_strtod_l+0x6dc>
 8007492:	2100      	movs	r1, #0
 8007494:	2301      	movs	r3, #1
 8007496:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800749a:	e743      	b.n	8007324 <_strtod_l+0x6dc>
 800749c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800749e:	4632      	mov	r2, r6
 80074a0:	4620      	mov	r0, r4
 80074a2:	f7ff f961 	bl	8006768 <__lshift>
 80074a6:	9016      	str	r0, [sp, #88]	; 0x58
 80074a8:	2800      	cmp	r0, #0
 80074aa:	f47f af6b 	bne.w	8007384 <_strtod_l+0x73c>
 80074ae:	e60f      	b.n	80070d0 <_strtod_l+0x488>
 80074b0:	46ca      	mov	sl, r9
 80074b2:	d171      	bne.n	8007598 <_strtod_l+0x950>
 80074b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80074b6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80074ba:	b352      	cbz	r2, 8007512 <_strtod_l+0x8ca>
 80074bc:	4a33      	ldr	r2, [pc, #204]	; (800758c <_strtod_l+0x944>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d12a      	bne.n	8007518 <_strtod_l+0x8d0>
 80074c2:	9b04      	ldr	r3, [sp, #16]
 80074c4:	4641      	mov	r1, r8
 80074c6:	b1fb      	cbz	r3, 8007508 <_strtod_l+0x8c0>
 80074c8:	4b2e      	ldr	r3, [pc, #184]	; (8007584 <_strtod_l+0x93c>)
 80074ca:	ea09 0303 	and.w	r3, r9, r3
 80074ce:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80074d2:	f04f 32ff 	mov.w	r2, #4294967295
 80074d6:	d81a      	bhi.n	800750e <_strtod_l+0x8c6>
 80074d8:	0d1b      	lsrs	r3, r3, #20
 80074da:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80074de:	fa02 f303 	lsl.w	r3, r2, r3
 80074e2:	4299      	cmp	r1, r3
 80074e4:	d118      	bne.n	8007518 <_strtod_l+0x8d0>
 80074e6:	4b2a      	ldr	r3, [pc, #168]	; (8007590 <_strtod_l+0x948>)
 80074e8:	459a      	cmp	sl, r3
 80074ea:	d102      	bne.n	80074f2 <_strtod_l+0x8aa>
 80074ec:	3101      	adds	r1, #1
 80074ee:	f43f adef 	beq.w	80070d0 <_strtod_l+0x488>
 80074f2:	4b24      	ldr	r3, [pc, #144]	; (8007584 <_strtod_l+0x93c>)
 80074f4:	ea0a 0303 	and.w	r3, sl, r3
 80074f8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80074fc:	f04f 0800 	mov.w	r8, #0
 8007500:	9b04      	ldr	r3, [sp, #16]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d1a2      	bne.n	800744c <_strtod_l+0x804>
 8007506:	e5ed      	b.n	80070e4 <_strtod_l+0x49c>
 8007508:	f04f 33ff 	mov.w	r3, #4294967295
 800750c:	e7e9      	b.n	80074e2 <_strtod_l+0x89a>
 800750e:	4613      	mov	r3, r2
 8007510:	e7e7      	b.n	80074e2 <_strtod_l+0x89a>
 8007512:	ea53 0308 	orrs.w	r3, r3, r8
 8007516:	d08a      	beq.n	800742e <_strtod_l+0x7e6>
 8007518:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800751a:	b1e3      	cbz	r3, 8007556 <_strtod_l+0x90e>
 800751c:	ea13 0f0a 	tst.w	r3, sl
 8007520:	d0ee      	beq.n	8007500 <_strtod_l+0x8b8>
 8007522:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007524:	9a04      	ldr	r2, [sp, #16]
 8007526:	4640      	mov	r0, r8
 8007528:	4649      	mov	r1, r9
 800752a:	b1c3      	cbz	r3, 800755e <_strtod_l+0x916>
 800752c:	f7ff fb6f 	bl	8006c0e <sulp>
 8007530:	4602      	mov	r2, r0
 8007532:	460b      	mov	r3, r1
 8007534:	ec51 0b18 	vmov	r0, r1, d8
 8007538:	f7f8 feb8 	bl	80002ac <__adddf3>
 800753c:	4680      	mov	r8, r0
 800753e:	4689      	mov	r9, r1
 8007540:	e7de      	b.n	8007500 <_strtod_l+0x8b8>
 8007542:	4013      	ands	r3, r2
 8007544:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007548:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800754c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007550:	f04f 38ff 	mov.w	r8, #4294967295
 8007554:	e7d4      	b.n	8007500 <_strtod_l+0x8b8>
 8007556:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007558:	ea13 0f08 	tst.w	r3, r8
 800755c:	e7e0      	b.n	8007520 <_strtod_l+0x8d8>
 800755e:	f7ff fb56 	bl	8006c0e <sulp>
 8007562:	4602      	mov	r2, r0
 8007564:	460b      	mov	r3, r1
 8007566:	ec51 0b18 	vmov	r0, r1, d8
 800756a:	f7f8 fe9d 	bl	80002a8 <__aeabi_dsub>
 800756e:	2200      	movs	r2, #0
 8007570:	2300      	movs	r3, #0
 8007572:	4680      	mov	r8, r0
 8007574:	4689      	mov	r9, r1
 8007576:	f7f9 fab7 	bl	8000ae8 <__aeabi_dcmpeq>
 800757a:	2800      	cmp	r0, #0
 800757c:	d0c0      	beq.n	8007500 <_strtod_l+0x8b8>
 800757e:	e618      	b.n	80071b2 <_strtod_l+0x56a>
 8007580:	fffffc02 	.word	0xfffffc02
 8007584:	7ff00000 	.word	0x7ff00000
 8007588:	39500000 	.word	0x39500000
 800758c:	000fffff 	.word	0x000fffff
 8007590:	7fefffff 	.word	0x7fefffff
 8007594:	08008da0 	.word	0x08008da0
 8007598:	4659      	mov	r1, fp
 800759a:	4628      	mov	r0, r5
 800759c:	f7ff fac0 	bl	8006b20 <__ratio>
 80075a0:	ec57 6b10 	vmov	r6, r7, d0
 80075a4:	ee10 0a10 	vmov	r0, s0
 80075a8:	2200      	movs	r2, #0
 80075aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80075ae:	4639      	mov	r1, r7
 80075b0:	f7f9 faae 	bl	8000b10 <__aeabi_dcmple>
 80075b4:	2800      	cmp	r0, #0
 80075b6:	d071      	beq.n	800769c <_strtod_l+0xa54>
 80075b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d17c      	bne.n	80076b8 <_strtod_l+0xa70>
 80075be:	f1b8 0f00 	cmp.w	r8, #0
 80075c2:	d15a      	bne.n	800767a <_strtod_l+0xa32>
 80075c4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d15d      	bne.n	8007688 <_strtod_l+0xa40>
 80075cc:	4b90      	ldr	r3, [pc, #576]	; (8007810 <_strtod_l+0xbc8>)
 80075ce:	2200      	movs	r2, #0
 80075d0:	4630      	mov	r0, r6
 80075d2:	4639      	mov	r1, r7
 80075d4:	f7f9 fa92 	bl	8000afc <__aeabi_dcmplt>
 80075d8:	2800      	cmp	r0, #0
 80075da:	d15c      	bne.n	8007696 <_strtod_l+0xa4e>
 80075dc:	4630      	mov	r0, r6
 80075de:	4639      	mov	r1, r7
 80075e0:	4b8c      	ldr	r3, [pc, #560]	; (8007814 <_strtod_l+0xbcc>)
 80075e2:	2200      	movs	r2, #0
 80075e4:	f7f9 f818 	bl	8000618 <__aeabi_dmul>
 80075e8:	4606      	mov	r6, r0
 80075ea:	460f      	mov	r7, r1
 80075ec:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80075f0:	9606      	str	r6, [sp, #24]
 80075f2:	9307      	str	r3, [sp, #28]
 80075f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80075f8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80075fc:	4b86      	ldr	r3, [pc, #536]	; (8007818 <_strtod_l+0xbd0>)
 80075fe:	ea0a 0303 	and.w	r3, sl, r3
 8007602:	930d      	str	r3, [sp, #52]	; 0x34
 8007604:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007606:	4b85      	ldr	r3, [pc, #532]	; (800781c <_strtod_l+0xbd4>)
 8007608:	429a      	cmp	r2, r3
 800760a:	f040 8090 	bne.w	800772e <_strtod_l+0xae6>
 800760e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8007612:	ec49 8b10 	vmov	d0, r8, r9
 8007616:	f7ff f9b9 	bl	800698c <__ulp>
 800761a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800761e:	ec51 0b10 	vmov	r0, r1, d0
 8007622:	f7f8 fff9 	bl	8000618 <__aeabi_dmul>
 8007626:	4642      	mov	r2, r8
 8007628:	464b      	mov	r3, r9
 800762a:	f7f8 fe3f 	bl	80002ac <__adddf3>
 800762e:	460b      	mov	r3, r1
 8007630:	4979      	ldr	r1, [pc, #484]	; (8007818 <_strtod_l+0xbd0>)
 8007632:	4a7b      	ldr	r2, [pc, #492]	; (8007820 <_strtod_l+0xbd8>)
 8007634:	4019      	ands	r1, r3
 8007636:	4291      	cmp	r1, r2
 8007638:	4680      	mov	r8, r0
 800763a:	d944      	bls.n	80076c6 <_strtod_l+0xa7e>
 800763c:	ee18 2a90 	vmov	r2, s17
 8007640:	4b78      	ldr	r3, [pc, #480]	; (8007824 <_strtod_l+0xbdc>)
 8007642:	429a      	cmp	r2, r3
 8007644:	d104      	bne.n	8007650 <_strtod_l+0xa08>
 8007646:	ee18 3a10 	vmov	r3, s16
 800764a:	3301      	adds	r3, #1
 800764c:	f43f ad40 	beq.w	80070d0 <_strtod_l+0x488>
 8007650:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8007824 <_strtod_l+0xbdc>
 8007654:	f04f 38ff 	mov.w	r8, #4294967295
 8007658:	9916      	ldr	r1, [sp, #88]	; 0x58
 800765a:	4620      	mov	r0, r4
 800765c:	f7fe fe6a 	bl	8006334 <_Bfree>
 8007660:	9905      	ldr	r1, [sp, #20]
 8007662:	4620      	mov	r0, r4
 8007664:	f7fe fe66 	bl	8006334 <_Bfree>
 8007668:	4659      	mov	r1, fp
 800766a:	4620      	mov	r0, r4
 800766c:	f7fe fe62 	bl	8006334 <_Bfree>
 8007670:	4629      	mov	r1, r5
 8007672:	4620      	mov	r0, r4
 8007674:	f7fe fe5e 	bl	8006334 <_Bfree>
 8007678:	e609      	b.n	800728e <_strtod_l+0x646>
 800767a:	f1b8 0f01 	cmp.w	r8, #1
 800767e:	d103      	bne.n	8007688 <_strtod_l+0xa40>
 8007680:	f1b9 0f00 	cmp.w	r9, #0
 8007684:	f43f ad95 	beq.w	80071b2 <_strtod_l+0x56a>
 8007688:	ed9f 7b55 	vldr	d7, [pc, #340]	; 80077e0 <_strtod_l+0xb98>
 800768c:	4f60      	ldr	r7, [pc, #384]	; (8007810 <_strtod_l+0xbc8>)
 800768e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007692:	2600      	movs	r6, #0
 8007694:	e7ae      	b.n	80075f4 <_strtod_l+0x9ac>
 8007696:	4f5f      	ldr	r7, [pc, #380]	; (8007814 <_strtod_l+0xbcc>)
 8007698:	2600      	movs	r6, #0
 800769a:	e7a7      	b.n	80075ec <_strtod_l+0x9a4>
 800769c:	4b5d      	ldr	r3, [pc, #372]	; (8007814 <_strtod_l+0xbcc>)
 800769e:	4630      	mov	r0, r6
 80076a0:	4639      	mov	r1, r7
 80076a2:	2200      	movs	r2, #0
 80076a4:	f7f8 ffb8 	bl	8000618 <__aeabi_dmul>
 80076a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076aa:	4606      	mov	r6, r0
 80076ac:	460f      	mov	r7, r1
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d09c      	beq.n	80075ec <_strtod_l+0x9a4>
 80076b2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80076b6:	e79d      	b.n	80075f4 <_strtod_l+0x9ac>
 80076b8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 80077e8 <_strtod_l+0xba0>
 80076bc:	ed8d 7b06 	vstr	d7, [sp, #24]
 80076c0:	ec57 6b17 	vmov	r6, r7, d7
 80076c4:	e796      	b.n	80075f4 <_strtod_l+0x9ac>
 80076c6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80076ca:	9b04      	ldr	r3, [sp, #16]
 80076cc:	46ca      	mov	sl, r9
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d1c2      	bne.n	8007658 <_strtod_l+0xa10>
 80076d2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80076d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80076d8:	0d1b      	lsrs	r3, r3, #20
 80076da:	051b      	lsls	r3, r3, #20
 80076dc:	429a      	cmp	r2, r3
 80076de:	d1bb      	bne.n	8007658 <_strtod_l+0xa10>
 80076e0:	4630      	mov	r0, r6
 80076e2:	4639      	mov	r1, r7
 80076e4:	f7f9 faf8 	bl	8000cd8 <__aeabi_d2lz>
 80076e8:	f7f8 ff68 	bl	80005bc <__aeabi_l2d>
 80076ec:	4602      	mov	r2, r0
 80076ee:	460b      	mov	r3, r1
 80076f0:	4630      	mov	r0, r6
 80076f2:	4639      	mov	r1, r7
 80076f4:	f7f8 fdd8 	bl	80002a8 <__aeabi_dsub>
 80076f8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076fa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80076fe:	ea43 0308 	orr.w	r3, r3, r8
 8007702:	4313      	orrs	r3, r2
 8007704:	4606      	mov	r6, r0
 8007706:	460f      	mov	r7, r1
 8007708:	d054      	beq.n	80077b4 <_strtod_l+0xb6c>
 800770a:	a339      	add	r3, pc, #228	; (adr r3, 80077f0 <_strtod_l+0xba8>)
 800770c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007710:	f7f9 f9f4 	bl	8000afc <__aeabi_dcmplt>
 8007714:	2800      	cmp	r0, #0
 8007716:	f47f ace5 	bne.w	80070e4 <_strtod_l+0x49c>
 800771a:	a337      	add	r3, pc, #220	; (adr r3, 80077f8 <_strtod_l+0xbb0>)
 800771c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007720:	4630      	mov	r0, r6
 8007722:	4639      	mov	r1, r7
 8007724:	f7f9 fa08 	bl	8000b38 <__aeabi_dcmpgt>
 8007728:	2800      	cmp	r0, #0
 800772a:	d095      	beq.n	8007658 <_strtod_l+0xa10>
 800772c:	e4da      	b.n	80070e4 <_strtod_l+0x49c>
 800772e:	9b04      	ldr	r3, [sp, #16]
 8007730:	b333      	cbz	r3, 8007780 <_strtod_l+0xb38>
 8007732:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007734:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007738:	d822      	bhi.n	8007780 <_strtod_l+0xb38>
 800773a:	a331      	add	r3, pc, #196	; (adr r3, 8007800 <_strtod_l+0xbb8>)
 800773c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007740:	4630      	mov	r0, r6
 8007742:	4639      	mov	r1, r7
 8007744:	f7f9 f9e4 	bl	8000b10 <__aeabi_dcmple>
 8007748:	b1a0      	cbz	r0, 8007774 <_strtod_l+0xb2c>
 800774a:	4639      	mov	r1, r7
 800774c:	4630      	mov	r0, r6
 800774e:	f7f9 fa3b 	bl	8000bc8 <__aeabi_d2uiz>
 8007752:	2801      	cmp	r0, #1
 8007754:	bf38      	it	cc
 8007756:	2001      	movcc	r0, #1
 8007758:	f7f8 fee4 	bl	8000524 <__aeabi_ui2d>
 800775c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800775e:	4606      	mov	r6, r0
 8007760:	460f      	mov	r7, r1
 8007762:	bb23      	cbnz	r3, 80077ae <_strtod_l+0xb66>
 8007764:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007768:	9010      	str	r0, [sp, #64]	; 0x40
 800776a:	9311      	str	r3, [sp, #68]	; 0x44
 800776c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007770:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007774:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007776:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007778:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800777c:	1a9b      	subs	r3, r3, r2
 800777e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007780:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007784:	eeb0 0a48 	vmov.f32	s0, s16
 8007788:	eef0 0a68 	vmov.f32	s1, s17
 800778c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8007790:	f7ff f8fc 	bl	800698c <__ulp>
 8007794:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007798:	ec53 2b10 	vmov	r2, r3, d0
 800779c:	f7f8 ff3c 	bl	8000618 <__aeabi_dmul>
 80077a0:	ec53 2b18 	vmov	r2, r3, d8
 80077a4:	f7f8 fd82 	bl	80002ac <__adddf3>
 80077a8:	4680      	mov	r8, r0
 80077aa:	4689      	mov	r9, r1
 80077ac:	e78d      	b.n	80076ca <_strtod_l+0xa82>
 80077ae:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80077b2:	e7db      	b.n	800776c <_strtod_l+0xb24>
 80077b4:	a314      	add	r3, pc, #80	; (adr r3, 8007808 <_strtod_l+0xbc0>)
 80077b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ba:	f7f9 f99f 	bl	8000afc <__aeabi_dcmplt>
 80077be:	e7b3      	b.n	8007728 <_strtod_l+0xae0>
 80077c0:	2300      	movs	r3, #0
 80077c2:	930a      	str	r3, [sp, #40]	; 0x28
 80077c4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80077c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077c8:	6013      	str	r3, [r2, #0]
 80077ca:	f7ff ba7c 	b.w	8006cc6 <_strtod_l+0x7e>
 80077ce:	2a65      	cmp	r2, #101	; 0x65
 80077d0:	f43f ab75 	beq.w	8006ebe <_strtod_l+0x276>
 80077d4:	2a45      	cmp	r2, #69	; 0x45
 80077d6:	f43f ab72 	beq.w	8006ebe <_strtod_l+0x276>
 80077da:	2301      	movs	r3, #1
 80077dc:	f7ff bbaa 	b.w	8006f34 <_strtod_l+0x2ec>
 80077e0:	00000000 	.word	0x00000000
 80077e4:	bff00000 	.word	0xbff00000
 80077e8:	00000000 	.word	0x00000000
 80077ec:	3ff00000 	.word	0x3ff00000
 80077f0:	94a03595 	.word	0x94a03595
 80077f4:	3fdfffff 	.word	0x3fdfffff
 80077f8:	35afe535 	.word	0x35afe535
 80077fc:	3fe00000 	.word	0x3fe00000
 8007800:	ffc00000 	.word	0xffc00000
 8007804:	41dfffff 	.word	0x41dfffff
 8007808:	94a03595 	.word	0x94a03595
 800780c:	3fcfffff 	.word	0x3fcfffff
 8007810:	3ff00000 	.word	0x3ff00000
 8007814:	3fe00000 	.word	0x3fe00000
 8007818:	7ff00000 	.word	0x7ff00000
 800781c:	7fe00000 	.word	0x7fe00000
 8007820:	7c9fffff 	.word	0x7c9fffff
 8007824:	7fefffff 	.word	0x7fefffff

08007828 <_strtod_r>:
 8007828:	4b01      	ldr	r3, [pc, #4]	; (8007830 <_strtod_r+0x8>)
 800782a:	f7ff ba0d 	b.w	8006c48 <_strtod_l>
 800782e:	bf00      	nop
 8007830:	20000068 	.word	0x20000068

08007834 <_strtol_l.constprop.0>:
 8007834:	2b01      	cmp	r3, #1
 8007836:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800783a:	d001      	beq.n	8007840 <_strtol_l.constprop.0+0xc>
 800783c:	2b24      	cmp	r3, #36	; 0x24
 800783e:	d906      	bls.n	800784e <_strtol_l.constprop.0+0x1a>
 8007840:	f7fd fd8a 	bl	8005358 <__errno>
 8007844:	2316      	movs	r3, #22
 8007846:	6003      	str	r3, [r0, #0]
 8007848:	2000      	movs	r0, #0
 800784a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800784e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007934 <_strtol_l.constprop.0+0x100>
 8007852:	460d      	mov	r5, r1
 8007854:	462e      	mov	r6, r5
 8007856:	f815 4b01 	ldrb.w	r4, [r5], #1
 800785a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800785e:	f017 0708 	ands.w	r7, r7, #8
 8007862:	d1f7      	bne.n	8007854 <_strtol_l.constprop.0+0x20>
 8007864:	2c2d      	cmp	r4, #45	; 0x2d
 8007866:	d132      	bne.n	80078ce <_strtol_l.constprop.0+0x9a>
 8007868:	782c      	ldrb	r4, [r5, #0]
 800786a:	2701      	movs	r7, #1
 800786c:	1cb5      	adds	r5, r6, #2
 800786e:	2b00      	cmp	r3, #0
 8007870:	d05b      	beq.n	800792a <_strtol_l.constprop.0+0xf6>
 8007872:	2b10      	cmp	r3, #16
 8007874:	d109      	bne.n	800788a <_strtol_l.constprop.0+0x56>
 8007876:	2c30      	cmp	r4, #48	; 0x30
 8007878:	d107      	bne.n	800788a <_strtol_l.constprop.0+0x56>
 800787a:	782c      	ldrb	r4, [r5, #0]
 800787c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007880:	2c58      	cmp	r4, #88	; 0x58
 8007882:	d14d      	bne.n	8007920 <_strtol_l.constprop.0+0xec>
 8007884:	786c      	ldrb	r4, [r5, #1]
 8007886:	2310      	movs	r3, #16
 8007888:	3502      	adds	r5, #2
 800788a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800788e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007892:	f04f 0e00 	mov.w	lr, #0
 8007896:	fbb8 f9f3 	udiv	r9, r8, r3
 800789a:	4676      	mov	r6, lr
 800789c:	fb03 8a19 	mls	sl, r3, r9, r8
 80078a0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80078a4:	f1bc 0f09 	cmp.w	ip, #9
 80078a8:	d816      	bhi.n	80078d8 <_strtol_l.constprop.0+0xa4>
 80078aa:	4664      	mov	r4, ip
 80078ac:	42a3      	cmp	r3, r4
 80078ae:	dd24      	ble.n	80078fa <_strtol_l.constprop.0+0xc6>
 80078b0:	f1be 3fff 	cmp.w	lr, #4294967295
 80078b4:	d008      	beq.n	80078c8 <_strtol_l.constprop.0+0x94>
 80078b6:	45b1      	cmp	r9, r6
 80078b8:	d31c      	bcc.n	80078f4 <_strtol_l.constprop.0+0xc0>
 80078ba:	d101      	bne.n	80078c0 <_strtol_l.constprop.0+0x8c>
 80078bc:	45a2      	cmp	sl, r4
 80078be:	db19      	blt.n	80078f4 <_strtol_l.constprop.0+0xc0>
 80078c0:	fb06 4603 	mla	r6, r6, r3, r4
 80078c4:	f04f 0e01 	mov.w	lr, #1
 80078c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80078cc:	e7e8      	b.n	80078a0 <_strtol_l.constprop.0+0x6c>
 80078ce:	2c2b      	cmp	r4, #43	; 0x2b
 80078d0:	bf04      	itt	eq
 80078d2:	782c      	ldrbeq	r4, [r5, #0]
 80078d4:	1cb5      	addeq	r5, r6, #2
 80078d6:	e7ca      	b.n	800786e <_strtol_l.constprop.0+0x3a>
 80078d8:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80078dc:	f1bc 0f19 	cmp.w	ip, #25
 80078e0:	d801      	bhi.n	80078e6 <_strtol_l.constprop.0+0xb2>
 80078e2:	3c37      	subs	r4, #55	; 0x37
 80078e4:	e7e2      	b.n	80078ac <_strtol_l.constprop.0+0x78>
 80078e6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80078ea:	f1bc 0f19 	cmp.w	ip, #25
 80078ee:	d804      	bhi.n	80078fa <_strtol_l.constprop.0+0xc6>
 80078f0:	3c57      	subs	r4, #87	; 0x57
 80078f2:	e7db      	b.n	80078ac <_strtol_l.constprop.0+0x78>
 80078f4:	f04f 3eff 	mov.w	lr, #4294967295
 80078f8:	e7e6      	b.n	80078c8 <_strtol_l.constprop.0+0x94>
 80078fa:	f1be 3fff 	cmp.w	lr, #4294967295
 80078fe:	d105      	bne.n	800790c <_strtol_l.constprop.0+0xd8>
 8007900:	2322      	movs	r3, #34	; 0x22
 8007902:	6003      	str	r3, [r0, #0]
 8007904:	4646      	mov	r6, r8
 8007906:	b942      	cbnz	r2, 800791a <_strtol_l.constprop.0+0xe6>
 8007908:	4630      	mov	r0, r6
 800790a:	e79e      	b.n	800784a <_strtol_l.constprop.0+0x16>
 800790c:	b107      	cbz	r7, 8007910 <_strtol_l.constprop.0+0xdc>
 800790e:	4276      	negs	r6, r6
 8007910:	2a00      	cmp	r2, #0
 8007912:	d0f9      	beq.n	8007908 <_strtol_l.constprop.0+0xd4>
 8007914:	f1be 0f00 	cmp.w	lr, #0
 8007918:	d000      	beq.n	800791c <_strtol_l.constprop.0+0xe8>
 800791a:	1e69      	subs	r1, r5, #1
 800791c:	6011      	str	r1, [r2, #0]
 800791e:	e7f3      	b.n	8007908 <_strtol_l.constprop.0+0xd4>
 8007920:	2430      	movs	r4, #48	; 0x30
 8007922:	2b00      	cmp	r3, #0
 8007924:	d1b1      	bne.n	800788a <_strtol_l.constprop.0+0x56>
 8007926:	2308      	movs	r3, #8
 8007928:	e7af      	b.n	800788a <_strtol_l.constprop.0+0x56>
 800792a:	2c30      	cmp	r4, #48	; 0x30
 800792c:	d0a5      	beq.n	800787a <_strtol_l.constprop.0+0x46>
 800792e:	230a      	movs	r3, #10
 8007930:	e7ab      	b.n	800788a <_strtol_l.constprop.0+0x56>
 8007932:	bf00      	nop
 8007934:	08008dc9 	.word	0x08008dc9

08007938 <_strtol_r>:
 8007938:	f7ff bf7c 	b.w	8007834 <_strtol_l.constprop.0>

0800793c <__ssputs_r>:
 800793c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007940:	688e      	ldr	r6, [r1, #8]
 8007942:	461f      	mov	r7, r3
 8007944:	42be      	cmp	r6, r7
 8007946:	680b      	ldr	r3, [r1, #0]
 8007948:	4682      	mov	sl, r0
 800794a:	460c      	mov	r4, r1
 800794c:	4690      	mov	r8, r2
 800794e:	d82c      	bhi.n	80079aa <__ssputs_r+0x6e>
 8007950:	898a      	ldrh	r2, [r1, #12]
 8007952:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007956:	d026      	beq.n	80079a6 <__ssputs_r+0x6a>
 8007958:	6965      	ldr	r5, [r4, #20]
 800795a:	6909      	ldr	r1, [r1, #16]
 800795c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007960:	eba3 0901 	sub.w	r9, r3, r1
 8007964:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007968:	1c7b      	adds	r3, r7, #1
 800796a:	444b      	add	r3, r9
 800796c:	106d      	asrs	r5, r5, #1
 800796e:	429d      	cmp	r5, r3
 8007970:	bf38      	it	cc
 8007972:	461d      	movcc	r5, r3
 8007974:	0553      	lsls	r3, r2, #21
 8007976:	d527      	bpl.n	80079c8 <__ssputs_r+0x8c>
 8007978:	4629      	mov	r1, r5
 800797a:	f7fe fc0f 	bl	800619c <_malloc_r>
 800797e:	4606      	mov	r6, r0
 8007980:	b360      	cbz	r0, 80079dc <__ssputs_r+0xa0>
 8007982:	6921      	ldr	r1, [r4, #16]
 8007984:	464a      	mov	r2, r9
 8007986:	f000 fa1b 	bl	8007dc0 <memcpy>
 800798a:	89a3      	ldrh	r3, [r4, #12]
 800798c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007990:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007994:	81a3      	strh	r3, [r4, #12]
 8007996:	6126      	str	r6, [r4, #16]
 8007998:	6165      	str	r5, [r4, #20]
 800799a:	444e      	add	r6, r9
 800799c:	eba5 0509 	sub.w	r5, r5, r9
 80079a0:	6026      	str	r6, [r4, #0]
 80079a2:	60a5      	str	r5, [r4, #8]
 80079a4:	463e      	mov	r6, r7
 80079a6:	42be      	cmp	r6, r7
 80079a8:	d900      	bls.n	80079ac <__ssputs_r+0x70>
 80079aa:	463e      	mov	r6, r7
 80079ac:	6820      	ldr	r0, [r4, #0]
 80079ae:	4632      	mov	r2, r6
 80079b0:	4641      	mov	r1, r8
 80079b2:	f000 f9c9 	bl	8007d48 <memmove>
 80079b6:	68a3      	ldr	r3, [r4, #8]
 80079b8:	1b9b      	subs	r3, r3, r6
 80079ba:	60a3      	str	r3, [r4, #8]
 80079bc:	6823      	ldr	r3, [r4, #0]
 80079be:	4433      	add	r3, r6
 80079c0:	6023      	str	r3, [r4, #0]
 80079c2:	2000      	movs	r0, #0
 80079c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079c8:	462a      	mov	r2, r5
 80079ca:	f000 fdae 	bl	800852a <_realloc_r>
 80079ce:	4606      	mov	r6, r0
 80079d0:	2800      	cmp	r0, #0
 80079d2:	d1e0      	bne.n	8007996 <__ssputs_r+0x5a>
 80079d4:	6921      	ldr	r1, [r4, #16]
 80079d6:	4650      	mov	r0, sl
 80079d8:	f7fe fb6c 	bl	80060b4 <_free_r>
 80079dc:	230c      	movs	r3, #12
 80079de:	f8ca 3000 	str.w	r3, [sl]
 80079e2:	89a3      	ldrh	r3, [r4, #12]
 80079e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079e8:	81a3      	strh	r3, [r4, #12]
 80079ea:	f04f 30ff 	mov.w	r0, #4294967295
 80079ee:	e7e9      	b.n	80079c4 <__ssputs_r+0x88>

080079f0 <_svfiprintf_r>:
 80079f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f4:	4698      	mov	r8, r3
 80079f6:	898b      	ldrh	r3, [r1, #12]
 80079f8:	061b      	lsls	r3, r3, #24
 80079fa:	b09d      	sub	sp, #116	; 0x74
 80079fc:	4607      	mov	r7, r0
 80079fe:	460d      	mov	r5, r1
 8007a00:	4614      	mov	r4, r2
 8007a02:	d50e      	bpl.n	8007a22 <_svfiprintf_r+0x32>
 8007a04:	690b      	ldr	r3, [r1, #16]
 8007a06:	b963      	cbnz	r3, 8007a22 <_svfiprintf_r+0x32>
 8007a08:	2140      	movs	r1, #64	; 0x40
 8007a0a:	f7fe fbc7 	bl	800619c <_malloc_r>
 8007a0e:	6028      	str	r0, [r5, #0]
 8007a10:	6128      	str	r0, [r5, #16]
 8007a12:	b920      	cbnz	r0, 8007a1e <_svfiprintf_r+0x2e>
 8007a14:	230c      	movs	r3, #12
 8007a16:	603b      	str	r3, [r7, #0]
 8007a18:	f04f 30ff 	mov.w	r0, #4294967295
 8007a1c:	e0d0      	b.n	8007bc0 <_svfiprintf_r+0x1d0>
 8007a1e:	2340      	movs	r3, #64	; 0x40
 8007a20:	616b      	str	r3, [r5, #20]
 8007a22:	2300      	movs	r3, #0
 8007a24:	9309      	str	r3, [sp, #36]	; 0x24
 8007a26:	2320      	movs	r3, #32
 8007a28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a30:	2330      	movs	r3, #48	; 0x30
 8007a32:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007bd8 <_svfiprintf_r+0x1e8>
 8007a36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a3a:	f04f 0901 	mov.w	r9, #1
 8007a3e:	4623      	mov	r3, r4
 8007a40:	469a      	mov	sl, r3
 8007a42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a46:	b10a      	cbz	r2, 8007a4c <_svfiprintf_r+0x5c>
 8007a48:	2a25      	cmp	r2, #37	; 0x25
 8007a4a:	d1f9      	bne.n	8007a40 <_svfiprintf_r+0x50>
 8007a4c:	ebba 0b04 	subs.w	fp, sl, r4
 8007a50:	d00b      	beq.n	8007a6a <_svfiprintf_r+0x7a>
 8007a52:	465b      	mov	r3, fp
 8007a54:	4622      	mov	r2, r4
 8007a56:	4629      	mov	r1, r5
 8007a58:	4638      	mov	r0, r7
 8007a5a:	f7ff ff6f 	bl	800793c <__ssputs_r>
 8007a5e:	3001      	adds	r0, #1
 8007a60:	f000 80a9 	beq.w	8007bb6 <_svfiprintf_r+0x1c6>
 8007a64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a66:	445a      	add	r2, fp
 8007a68:	9209      	str	r2, [sp, #36]	; 0x24
 8007a6a:	f89a 3000 	ldrb.w	r3, [sl]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	f000 80a1 	beq.w	8007bb6 <_svfiprintf_r+0x1c6>
 8007a74:	2300      	movs	r3, #0
 8007a76:	f04f 32ff 	mov.w	r2, #4294967295
 8007a7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007a7e:	f10a 0a01 	add.w	sl, sl, #1
 8007a82:	9304      	str	r3, [sp, #16]
 8007a84:	9307      	str	r3, [sp, #28]
 8007a86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007a8a:	931a      	str	r3, [sp, #104]	; 0x68
 8007a8c:	4654      	mov	r4, sl
 8007a8e:	2205      	movs	r2, #5
 8007a90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a94:	4850      	ldr	r0, [pc, #320]	; (8007bd8 <_svfiprintf_r+0x1e8>)
 8007a96:	f7f8 fbab 	bl	80001f0 <memchr>
 8007a9a:	9a04      	ldr	r2, [sp, #16]
 8007a9c:	b9d8      	cbnz	r0, 8007ad6 <_svfiprintf_r+0xe6>
 8007a9e:	06d0      	lsls	r0, r2, #27
 8007aa0:	bf44      	itt	mi
 8007aa2:	2320      	movmi	r3, #32
 8007aa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007aa8:	0711      	lsls	r1, r2, #28
 8007aaa:	bf44      	itt	mi
 8007aac:	232b      	movmi	r3, #43	; 0x2b
 8007aae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ab2:	f89a 3000 	ldrb.w	r3, [sl]
 8007ab6:	2b2a      	cmp	r3, #42	; 0x2a
 8007ab8:	d015      	beq.n	8007ae6 <_svfiprintf_r+0xf6>
 8007aba:	9a07      	ldr	r2, [sp, #28]
 8007abc:	4654      	mov	r4, sl
 8007abe:	2000      	movs	r0, #0
 8007ac0:	f04f 0c0a 	mov.w	ip, #10
 8007ac4:	4621      	mov	r1, r4
 8007ac6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007aca:	3b30      	subs	r3, #48	; 0x30
 8007acc:	2b09      	cmp	r3, #9
 8007ace:	d94d      	bls.n	8007b6c <_svfiprintf_r+0x17c>
 8007ad0:	b1b0      	cbz	r0, 8007b00 <_svfiprintf_r+0x110>
 8007ad2:	9207      	str	r2, [sp, #28]
 8007ad4:	e014      	b.n	8007b00 <_svfiprintf_r+0x110>
 8007ad6:	eba0 0308 	sub.w	r3, r0, r8
 8007ada:	fa09 f303 	lsl.w	r3, r9, r3
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	9304      	str	r3, [sp, #16]
 8007ae2:	46a2      	mov	sl, r4
 8007ae4:	e7d2      	b.n	8007a8c <_svfiprintf_r+0x9c>
 8007ae6:	9b03      	ldr	r3, [sp, #12]
 8007ae8:	1d19      	adds	r1, r3, #4
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	9103      	str	r1, [sp, #12]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	bfbb      	ittet	lt
 8007af2:	425b      	neglt	r3, r3
 8007af4:	f042 0202 	orrlt.w	r2, r2, #2
 8007af8:	9307      	strge	r3, [sp, #28]
 8007afa:	9307      	strlt	r3, [sp, #28]
 8007afc:	bfb8      	it	lt
 8007afe:	9204      	strlt	r2, [sp, #16]
 8007b00:	7823      	ldrb	r3, [r4, #0]
 8007b02:	2b2e      	cmp	r3, #46	; 0x2e
 8007b04:	d10c      	bne.n	8007b20 <_svfiprintf_r+0x130>
 8007b06:	7863      	ldrb	r3, [r4, #1]
 8007b08:	2b2a      	cmp	r3, #42	; 0x2a
 8007b0a:	d134      	bne.n	8007b76 <_svfiprintf_r+0x186>
 8007b0c:	9b03      	ldr	r3, [sp, #12]
 8007b0e:	1d1a      	adds	r2, r3, #4
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	9203      	str	r2, [sp, #12]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	bfb8      	it	lt
 8007b18:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b1c:	3402      	adds	r4, #2
 8007b1e:	9305      	str	r3, [sp, #20]
 8007b20:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007be8 <_svfiprintf_r+0x1f8>
 8007b24:	7821      	ldrb	r1, [r4, #0]
 8007b26:	2203      	movs	r2, #3
 8007b28:	4650      	mov	r0, sl
 8007b2a:	f7f8 fb61 	bl	80001f0 <memchr>
 8007b2e:	b138      	cbz	r0, 8007b40 <_svfiprintf_r+0x150>
 8007b30:	9b04      	ldr	r3, [sp, #16]
 8007b32:	eba0 000a 	sub.w	r0, r0, sl
 8007b36:	2240      	movs	r2, #64	; 0x40
 8007b38:	4082      	lsls	r2, r0
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	3401      	adds	r4, #1
 8007b3e:	9304      	str	r3, [sp, #16]
 8007b40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b44:	4825      	ldr	r0, [pc, #148]	; (8007bdc <_svfiprintf_r+0x1ec>)
 8007b46:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007b4a:	2206      	movs	r2, #6
 8007b4c:	f7f8 fb50 	bl	80001f0 <memchr>
 8007b50:	2800      	cmp	r0, #0
 8007b52:	d038      	beq.n	8007bc6 <_svfiprintf_r+0x1d6>
 8007b54:	4b22      	ldr	r3, [pc, #136]	; (8007be0 <_svfiprintf_r+0x1f0>)
 8007b56:	bb1b      	cbnz	r3, 8007ba0 <_svfiprintf_r+0x1b0>
 8007b58:	9b03      	ldr	r3, [sp, #12]
 8007b5a:	3307      	adds	r3, #7
 8007b5c:	f023 0307 	bic.w	r3, r3, #7
 8007b60:	3308      	adds	r3, #8
 8007b62:	9303      	str	r3, [sp, #12]
 8007b64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b66:	4433      	add	r3, r6
 8007b68:	9309      	str	r3, [sp, #36]	; 0x24
 8007b6a:	e768      	b.n	8007a3e <_svfiprintf_r+0x4e>
 8007b6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007b70:	460c      	mov	r4, r1
 8007b72:	2001      	movs	r0, #1
 8007b74:	e7a6      	b.n	8007ac4 <_svfiprintf_r+0xd4>
 8007b76:	2300      	movs	r3, #0
 8007b78:	3401      	adds	r4, #1
 8007b7a:	9305      	str	r3, [sp, #20]
 8007b7c:	4619      	mov	r1, r3
 8007b7e:	f04f 0c0a 	mov.w	ip, #10
 8007b82:	4620      	mov	r0, r4
 8007b84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007b88:	3a30      	subs	r2, #48	; 0x30
 8007b8a:	2a09      	cmp	r2, #9
 8007b8c:	d903      	bls.n	8007b96 <_svfiprintf_r+0x1a6>
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d0c6      	beq.n	8007b20 <_svfiprintf_r+0x130>
 8007b92:	9105      	str	r1, [sp, #20]
 8007b94:	e7c4      	b.n	8007b20 <_svfiprintf_r+0x130>
 8007b96:	fb0c 2101 	mla	r1, ip, r1, r2
 8007b9a:	4604      	mov	r4, r0
 8007b9c:	2301      	movs	r3, #1
 8007b9e:	e7f0      	b.n	8007b82 <_svfiprintf_r+0x192>
 8007ba0:	ab03      	add	r3, sp, #12
 8007ba2:	9300      	str	r3, [sp, #0]
 8007ba4:	462a      	mov	r2, r5
 8007ba6:	4b0f      	ldr	r3, [pc, #60]	; (8007be4 <_svfiprintf_r+0x1f4>)
 8007ba8:	a904      	add	r1, sp, #16
 8007baa:	4638      	mov	r0, r7
 8007bac:	f7fc fc86 	bl	80044bc <_printf_float>
 8007bb0:	1c42      	adds	r2, r0, #1
 8007bb2:	4606      	mov	r6, r0
 8007bb4:	d1d6      	bne.n	8007b64 <_svfiprintf_r+0x174>
 8007bb6:	89ab      	ldrh	r3, [r5, #12]
 8007bb8:	065b      	lsls	r3, r3, #25
 8007bba:	f53f af2d 	bmi.w	8007a18 <_svfiprintf_r+0x28>
 8007bbe:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007bc0:	b01d      	add	sp, #116	; 0x74
 8007bc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bc6:	ab03      	add	r3, sp, #12
 8007bc8:	9300      	str	r3, [sp, #0]
 8007bca:	462a      	mov	r2, r5
 8007bcc:	4b05      	ldr	r3, [pc, #20]	; (8007be4 <_svfiprintf_r+0x1f4>)
 8007bce:	a904      	add	r1, sp, #16
 8007bd0:	4638      	mov	r0, r7
 8007bd2:	f7fc ff17 	bl	8004a04 <_printf_i>
 8007bd6:	e7eb      	b.n	8007bb0 <_svfiprintf_r+0x1c0>
 8007bd8:	08008ec9 	.word	0x08008ec9
 8007bdc:	08008ed3 	.word	0x08008ed3
 8007be0:	080044bd 	.word	0x080044bd
 8007be4:	0800793d 	.word	0x0800793d
 8007be8:	08008ecf 	.word	0x08008ecf

08007bec <__sflush_r>:
 8007bec:	898a      	ldrh	r2, [r1, #12]
 8007bee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bf2:	4605      	mov	r5, r0
 8007bf4:	0710      	lsls	r0, r2, #28
 8007bf6:	460c      	mov	r4, r1
 8007bf8:	d458      	bmi.n	8007cac <__sflush_r+0xc0>
 8007bfa:	684b      	ldr	r3, [r1, #4]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	dc05      	bgt.n	8007c0c <__sflush_r+0x20>
 8007c00:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	dc02      	bgt.n	8007c0c <__sflush_r+0x20>
 8007c06:	2000      	movs	r0, #0
 8007c08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c0c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c0e:	2e00      	cmp	r6, #0
 8007c10:	d0f9      	beq.n	8007c06 <__sflush_r+0x1a>
 8007c12:	2300      	movs	r3, #0
 8007c14:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c18:	682f      	ldr	r7, [r5, #0]
 8007c1a:	6a21      	ldr	r1, [r4, #32]
 8007c1c:	602b      	str	r3, [r5, #0]
 8007c1e:	d032      	beq.n	8007c86 <__sflush_r+0x9a>
 8007c20:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c22:	89a3      	ldrh	r3, [r4, #12]
 8007c24:	075a      	lsls	r2, r3, #29
 8007c26:	d505      	bpl.n	8007c34 <__sflush_r+0x48>
 8007c28:	6863      	ldr	r3, [r4, #4]
 8007c2a:	1ac0      	subs	r0, r0, r3
 8007c2c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c2e:	b10b      	cbz	r3, 8007c34 <__sflush_r+0x48>
 8007c30:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c32:	1ac0      	subs	r0, r0, r3
 8007c34:	2300      	movs	r3, #0
 8007c36:	4602      	mov	r2, r0
 8007c38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c3a:	6a21      	ldr	r1, [r4, #32]
 8007c3c:	4628      	mov	r0, r5
 8007c3e:	47b0      	blx	r6
 8007c40:	1c43      	adds	r3, r0, #1
 8007c42:	89a3      	ldrh	r3, [r4, #12]
 8007c44:	d106      	bne.n	8007c54 <__sflush_r+0x68>
 8007c46:	6829      	ldr	r1, [r5, #0]
 8007c48:	291d      	cmp	r1, #29
 8007c4a:	d82b      	bhi.n	8007ca4 <__sflush_r+0xb8>
 8007c4c:	4a29      	ldr	r2, [pc, #164]	; (8007cf4 <__sflush_r+0x108>)
 8007c4e:	410a      	asrs	r2, r1
 8007c50:	07d6      	lsls	r6, r2, #31
 8007c52:	d427      	bmi.n	8007ca4 <__sflush_r+0xb8>
 8007c54:	2200      	movs	r2, #0
 8007c56:	6062      	str	r2, [r4, #4]
 8007c58:	04d9      	lsls	r1, r3, #19
 8007c5a:	6922      	ldr	r2, [r4, #16]
 8007c5c:	6022      	str	r2, [r4, #0]
 8007c5e:	d504      	bpl.n	8007c6a <__sflush_r+0x7e>
 8007c60:	1c42      	adds	r2, r0, #1
 8007c62:	d101      	bne.n	8007c68 <__sflush_r+0x7c>
 8007c64:	682b      	ldr	r3, [r5, #0]
 8007c66:	b903      	cbnz	r3, 8007c6a <__sflush_r+0x7e>
 8007c68:	6560      	str	r0, [r4, #84]	; 0x54
 8007c6a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c6c:	602f      	str	r7, [r5, #0]
 8007c6e:	2900      	cmp	r1, #0
 8007c70:	d0c9      	beq.n	8007c06 <__sflush_r+0x1a>
 8007c72:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c76:	4299      	cmp	r1, r3
 8007c78:	d002      	beq.n	8007c80 <__sflush_r+0x94>
 8007c7a:	4628      	mov	r0, r5
 8007c7c:	f7fe fa1a 	bl	80060b4 <_free_r>
 8007c80:	2000      	movs	r0, #0
 8007c82:	6360      	str	r0, [r4, #52]	; 0x34
 8007c84:	e7c0      	b.n	8007c08 <__sflush_r+0x1c>
 8007c86:	2301      	movs	r3, #1
 8007c88:	4628      	mov	r0, r5
 8007c8a:	47b0      	blx	r6
 8007c8c:	1c41      	adds	r1, r0, #1
 8007c8e:	d1c8      	bne.n	8007c22 <__sflush_r+0x36>
 8007c90:	682b      	ldr	r3, [r5, #0]
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d0c5      	beq.n	8007c22 <__sflush_r+0x36>
 8007c96:	2b1d      	cmp	r3, #29
 8007c98:	d001      	beq.n	8007c9e <__sflush_r+0xb2>
 8007c9a:	2b16      	cmp	r3, #22
 8007c9c:	d101      	bne.n	8007ca2 <__sflush_r+0xb6>
 8007c9e:	602f      	str	r7, [r5, #0]
 8007ca0:	e7b1      	b.n	8007c06 <__sflush_r+0x1a>
 8007ca2:	89a3      	ldrh	r3, [r4, #12]
 8007ca4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ca8:	81a3      	strh	r3, [r4, #12]
 8007caa:	e7ad      	b.n	8007c08 <__sflush_r+0x1c>
 8007cac:	690f      	ldr	r7, [r1, #16]
 8007cae:	2f00      	cmp	r7, #0
 8007cb0:	d0a9      	beq.n	8007c06 <__sflush_r+0x1a>
 8007cb2:	0793      	lsls	r3, r2, #30
 8007cb4:	680e      	ldr	r6, [r1, #0]
 8007cb6:	bf08      	it	eq
 8007cb8:	694b      	ldreq	r3, [r1, #20]
 8007cba:	600f      	str	r7, [r1, #0]
 8007cbc:	bf18      	it	ne
 8007cbe:	2300      	movne	r3, #0
 8007cc0:	eba6 0807 	sub.w	r8, r6, r7
 8007cc4:	608b      	str	r3, [r1, #8]
 8007cc6:	f1b8 0f00 	cmp.w	r8, #0
 8007cca:	dd9c      	ble.n	8007c06 <__sflush_r+0x1a>
 8007ccc:	6a21      	ldr	r1, [r4, #32]
 8007cce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007cd0:	4643      	mov	r3, r8
 8007cd2:	463a      	mov	r2, r7
 8007cd4:	4628      	mov	r0, r5
 8007cd6:	47b0      	blx	r6
 8007cd8:	2800      	cmp	r0, #0
 8007cda:	dc06      	bgt.n	8007cea <__sflush_r+0xfe>
 8007cdc:	89a3      	ldrh	r3, [r4, #12]
 8007cde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ce2:	81a3      	strh	r3, [r4, #12]
 8007ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ce8:	e78e      	b.n	8007c08 <__sflush_r+0x1c>
 8007cea:	4407      	add	r7, r0
 8007cec:	eba8 0800 	sub.w	r8, r8, r0
 8007cf0:	e7e9      	b.n	8007cc6 <__sflush_r+0xda>
 8007cf2:	bf00      	nop
 8007cf4:	dfbffffe 	.word	0xdfbffffe

08007cf8 <_fflush_r>:
 8007cf8:	b538      	push	{r3, r4, r5, lr}
 8007cfa:	690b      	ldr	r3, [r1, #16]
 8007cfc:	4605      	mov	r5, r0
 8007cfe:	460c      	mov	r4, r1
 8007d00:	b913      	cbnz	r3, 8007d08 <_fflush_r+0x10>
 8007d02:	2500      	movs	r5, #0
 8007d04:	4628      	mov	r0, r5
 8007d06:	bd38      	pop	{r3, r4, r5, pc}
 8007d08:	b118      	cbz	r0, 8007d12 <_fflush_r+0x1a>
 8007d0a:	6a03      	ldr	r3, [r0, #32]
 8007d0c:	b90b      	cbnz	r3, 8007d12 <_fflush_r+0x1a>
 8007d0e:	f7fd fa37 	bl	8005180 <__sinit>
 8007d12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d0f3      	beq.n	8007d02 <_fflush_r+0xa>
 8007d1a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d1c:	07d0      	lsls	r0, r2, #31
 8007d1e:	d404      	bmi.n	8007d2a <_fflush_r+0x32>
 8007d20:	0599      	lsls	r1, r3, #22
 8007d22:	d402      	bmi.n	8007d2a <_fflush_r+0x32>
 8007d24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d26:	f7fd fb42 	bl	80053ae <__retarget_lock_acquire_recursive>
 8007d2a:	4628      	mov	r0, r5
 8007d2c:	4621      	mov	r1, r4
 8007d2e:	f7ff ff5d 	bl	8007bec <__sflush_r>
 8007d32:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d34:	07da      	lsls	r2, r3, #31
 8007d36:	4605      	mov	r5, r0
 8007d38:	d4e4      	bmi.n	8007d04 <_fflush_r+0xc>
 8007d3a:	89a3      	ldrh	r3, [r4, #12]
 8007d3c:	059b      	lsls	r3, r3, #22
 8007d3e:	d4e1      	bmi.n	8007d04 <_fflush_r+0xc>
 8007d40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d42:	f7fd fb35 	bl	80053b0 <__retarget_lock_release_recursive>
 8007d46:	e7dd      	b.n	8007d04 <_fflush_r+0xc>

08007d48 <memmove>:
 8007d48:	4288      	cmp	r0, r1
 8007d4a:	b510      	push	{r4, lr}
 8007d4c:	eb01 0402 	add.w	r4, r1, r2
 8007d50:	d902      	bls.n	8007d58 <memmove+0x10>
 8007d52:	4284      	cmp	r4, r0
 8007d54:	4623      	mov	r3, r4
 8007d56:	d807      	bhi.n	8007d68 <memmove+0x20>
 8007d58:	1e43      	subs	r3, r0, #1
 8007d5a:	42a1      	cmp	r1, r4
 8007d5c:	d008      	beq.n	8007d70 <memmove+0x28>
 8007d5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d66:	e7f8      	b.n	8007d5a <memmove+0x12>
 8007d68:	4402      	add	r2, r0
 8007d6a:	4601      	mov	r1, r0
 8007d6c:	428a      	cmp	r2, r1
 8007d6e:	d100      	bne.n	8007d72 <memmove+0x2a>
 8007d70:	bd10      	pop	{r4, pc}
 8007d72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d7a:	e7f7      	b.n	8007d6c <memmove+0x24>

08007d7c <strncmp>:
 8007d7c:	b510      	push	{r4, lr}
 8007d7e:	b16a      	cbz	r2, 8007d9c <strncmp+0x20>
 8007d80:	3901      	subs	r1, #1
 8007d82:	1884      	adds	r4, r0, r2
 8007d84:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d88:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d103      	bne.n	8007d98 <strncmp+0x1c>
 8007d90:	42a0      	cmp	r0, r4
 8007d92:	d001      	beq.n	8007d98 <strncmp+0x1c>
 8007d94:	2a00      	cmp	r2, #0
 8007d96:	d1f5      	bne.n	8007d84 <strncmp+0x8>
 8007d98:	1ad0      	subs	r0, r2, r3
 8007d9a:	bd10      	pop	{r4, pc}
 8007d9c:	4610      	mov	r0, r2
 8007d9e:	e7fc      	b.n	8007d9a <strncmp+0x1e>

08007da0 <_sbrk_r>:
 8007da0:	b538      	push	{r3, r4, r5, lr}
 8007da2:	4d06      	ldr	r5, [pc, #24]	; (8007dbc <_sbrk_r+0x1c>)
 8007da4:	2300      	movs	r3, #0
 8007da6:	4604      	mov	r4, r0
 8007da8:	4608      	mov	r0, r1
 8007daa:	602b      	str	r3, [r5, #0]
 8007dac:	f7f9 fd7e 	bl	80018ac <_sbrk>
 8007db0:	1c43      	adds	r3, r0, #1
 8007db2:	d102      	bne.n	8007dba <_sbrk_r+0x1a>
 8007db4:	682b      	ldr	r3, [r5, #0]
 8007db6:	b103      	cbz	r3, 8007dba <_sbrk_r+0x1a>
 8007db8:	6023      	str	r3, [r4, #0]
 8007dba:	bd38      	pop	{r3, r4, r5, pc}
 8007dbc:	2000040c 	.word	0x2000040c

08007dc0 <memcpy>:
 8007dc0:	440a      	add	r2, r1
 8007dc2:	4291      	cmp	r1, r2
 8007dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007dc8:	d100      	bne.n	8007dcc <memcpy+0xc>
 8007dca:	4770      	bx	lr
 8007dcc:	b510      	push	{r4, lr}
 8007dce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007dd2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007dd6:	4291      	cmp	r1, r2
 8007dd8:	d1f9      	bne.n	8007dce <memcpy+0xe>
 8007dda:	bd10      	pop	{r4, pc}
 8007ddc:	0000      	movs	r0, r0
	...

08007de0 <nan>:
 8007de0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007de8 <nan+0x8>
 8007de4:	4770      	bx	lr
 8007de6:	bf00      	nop
 8007de8:	00000000 	.word	0x00000000
 8007dec:	7ff80000 	.word	0x7ff80000

08007df0 <__assert_func>:
 8007df0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007df2:	4614      	mov	r4, r2
 8007df4:	461a      	mov	r2, r3
 8007df6:	4b09      	ldr	r3, [pc, #36]	; (8007e1c <__assert_func+0x2c>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4605      	mov	r5, r0
 8007dfc:	68d8      	ldr	r0, [r3, #12]
 8007dfe:	b14c      	cbz	r4, 8007e14 <__assert_func+0x24>
 8007e00:	4b07      	ldr	r3, [pc, #28]	; (8007e20 <__assert_func+0x30>)
 8007e02:	9100      	str	r1, [sp, #0]
 8007e04:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007e08:	4906      	ldr	r1, [pc, #24]	; (8007e24 <__assert_func+0x34>)
 8007e0a:	462b      	mov	r3, r5
 8007e0c:	f000 fbca 	bl	80085a4 <fiprintf>
 8007e10:	f000 fbda 	bl	80085c8 <abort>
 8007e14:	4b04      	ldr	r3, [pc, #16]	; (8007e28 <__assert_func+0x38>)
 8007e16:	461c      	mov	r4, r3
 8007e18:	e7f3      	b.n	8007e02 <__assert_func+0x12>
 8007e1a:	bf00      	nop
 8007e1c:	20000064 	.word	0x20000064
 8007e20:	08008ee2 	.word	0x08008ee2
 8007e24:	08008eef 	.word	0x08008eef
 8007e28:	08008f1d 	.word	0x08008f1d

08007e2c <_calloc_r>:
 8007e2c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e2e:	fba1 2402 	umull	r2, r4, r1, r2
 8007e32:	b94c      	cbnz	r4, 8007e48 <_calloc_r+0x1c>
 8007e34:	4611      	mov	r1, r2
 8007e36:	9201      	str	r2, [sp, #4]
 8007e38:	f7fe f9b0 	bl	800619c <_malloc_r>
 8007e3c:	9a01      	ldr	r2, [sp, #4]
 8007e3e:	4605      	mov	r5, r0
 8007e40:	b930      	cbnz	r0, 8007e50 <_calloc_r+0x24>
 8007e42:	4628      	mov	r0, r5
 8007e44:	b003      	add	sp, #12
 8007e46:	bd30      	pop	{r4, r5, pc}
 8007e48:	220c      	movs	r2, #12
 8007e4a:	6002      	str	r2, [r0, #0]
 8007e4c:	2500      	movs	r5, #0
 8007e4e:	e7f8      	b.n	8007e42 <_calloc_r+0x16>
 8007e50:	4621      	mov	r1, r4
 8007e52:	f7fd fa2e 	bl	80052b2 <memset>
 8007e56:	e7f4      	b.n	8007e42 <_calloc_r+0x16>

08007e58 <rshift>:
 8007e58:	6903      	ldr	r3, [r0, #16]
 8007e5a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007e5e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007e62:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007e66:	f100 0414 	add.w	r4, r0, #20
 8007e6a:	dd45      	ble.n	8007ef8 <rshift+0xa0>
 8007e6c:	f011 011f 	ands.w	r1, r1, #31
 8007e70:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007e74:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007e78:	d10c      	bne.n	8007e94 <rshift+0x3c>
 8007e7a:	f100 0710 	add.w	r7, r0, #16
 8007e7e:	4629      	mov	r1, r5
 8007e80:	42b1      	cmp	r1, r6
 8007e82:	d334      	bcc.n	8007eee <rshift+0x96>
 8007e84:	1a9b      	subs	r3, r3, r2
 8007e86:	009b      	lsls	r3, r3, #2
 8007e88:	1eea      	subs	r2, r5, #3
 8007e8a:	4296      	cmp	r6, r2
 8007e8c:	bf38      	it	cc
 8007e8e:	2300      	movcc	r3, #0
 8007e90:	4423      	add	r3, r4
 8007e92:	e015      	b.n	8007ec0 <rshift+0x68>
 8007e94:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007e98:	f1c1 0820 	rsb	r8, r1, #32
 8007e9c:	40cf      	lsrs	r7, r1
 8007e9e:	f105 0e04 	add.w	lr, r5, #4
 8007ea2:	46a1      	mov	r9, r4
 8007ea4:	4576      	cmp	r6, lr
 8007ea6:	46f4      	mov	ip, lr
 8007ea8:	d815      	bhi.n	8007ed6 <rshift+0x7e>
 8007eaa:	1a9a      	subs	r2, r3, r2
 8007eac:	0092      	lsls	r2, r2, #2
 8007eae:	3a04      	subs	r2, #4
 8007eb0:	3501      	adds	r5, #1
 8007eb2:	42ae      	cmp	r6, r5
 8007eb4:	bf38      	it	cc
 8007eb6:	2200      	movcc	r2, #0
 8007eb8:	18a3      	adds	r3, r4, r2
 8007eba:	50a7      	str	r7, [r4, r2]
 8007ebc:	b107      	cbz	r7, 8007ec0 <rshift+0x68>
 8007ebe:	3304      	adds	r3, #4
 8007ec0:	1b1a      	subs	r2, r3, r4
 8007ec2:	42a3      	cmp	r3, r4
 8007ec4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007ec8:	bf08      	it	eq
 8007eca:	2300      	moveq	r3, #0
 8007ecc:	6102      	str	r2, [r0, #16]
 8007ece:	bf08      	it	eq
 8007ed0:	6143      	streq	r3, [r0, #20]
 8007ed2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ed6:	f8dc c000 	ldr.w	ip, [ip]
 8007eda:	fa0c fc08 	lsl.w	ip, ip, r8
 8007ede:	ea4c 0707 	orr.w	r7, ip, r7
 8007ee2:	f849 7b04 	str.w	r7, [r9], #4
 8007ee6:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007eea:	40cf      	lsrs	r7, r1
 8007eec:	e7da      	b.n	8007ea4 <rshift+0x4c>
 8007eee:	f851 cb04 	ldr.w	ip, [r1], #4
 8007ef2:	f847 cf04 	str.w	ip, [r7, #4]!
 8007ef6:	e7c3      	b.n	8007e80 <rshift+0x28>
 8007ef8:	4623      	mov	r3, r4
 8007efa:	e7e1      	b.n	8007ec0 <rshift+0x68>

08007efc <__hexdig_fun>:
 8007efc:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007f00:	2b09      	cmp	r3, #9
 8007f02:	d802      	bhi.n	8007f0a <__hexdig_fun+0xe>
 8007f04:	3820      	subs	r0, #32
 8007f06:	b2c0      	uxtb	r0, r0
 8007f08:	4770      	bx	lr
 8007f0a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007f0e:	2b05      	cmp	r3, #5
 8007f10:	d801      	bhi.n	8007f16 <__hexdig_fun+0x1a>
 8007f12:	3847      	subs	r0, #71	; 0x47
 8007f14:	e7f7      	b.n	8007f06 <__hexdig_fun+0xa>
 8007f16:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007f1a:	2b05      	cmp	r3, #5
 8007f1c:	d801      	bhi.n	8007f22 <__hexdig_fun+0x26>
 8007f1e:	3827      	subs	r0, #39	; 0x27
 8007f20:	e7f1      	b.n	8007f06 <__hexdig_fun+0xa>
 8007f22:	2000      	movs	r0, #0
 8007f24:	4770      	bx	lr
	...

08007f28 <__gethex>:
 8007f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f2c:	4617      	mov	r7, r2
 8007f2e:	680a      	ldr	r2, [r1, #0]
 8007f30:	b085      	sub	sp, #20
 8007f32:	f102 0b02 	add.w	fp, r2, #2
 8007f36:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007f3a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007f3e:	4681      	mov	r9, r0
 8007f40:	468a      	mov	sl, r1
 8007f42:	9302      	str	r3, [sp, #8]
 8007f44:	32fe      	adds	r2, #254	; 0xfe
 8007f46:	eb02 030b 	add.w	r3, r2, fp
 8007f4a:	46d8      	mov	r8, fp
 8007f4c:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8007f50:	9301      	str	r3, [sp, #4]
 8007f52:	2830      	cmp	r0, #48	; 0x30
 8007f54:	d0f7      	beq.n	8007f46 <__gethex+0x1e>
 8007f56:	f7ff ffd1 	bl	8007efc <__hexdig_fun>
 8007f5a:	4604      	mov	r4, r0
 8007f5c:	2800      	cmp	r0, #0
 8007f5e:	d138      	bne.n	8007fd2 <__gethex+0xaa>
 8007f60:	49a7      	ldr	r1, [pc, #668]	; (8008200 <__gethex+0x2d8>)
 8007f62:	2201      	movs	r2, #1
 8007f64:	4640      	mov	r0, r8
 8007f66:	f7ff ff09 	bl	8007d7c <strncmp>
 8007f6a:	4606      	mov	r6, r0
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	d169      	bne.n	8008044 <__gethex+0x11c>
 8007f70:	f898 0001 	ldrb.w	r0, [r8, #1]
 8007f74:	465d      	mov	r5, fp
 8007f76:	f7ff ffc1 	bl	8007efc <__hexdig_fun>
 8007f7a:	2800      	cmp	r0, #0
 8007f7c:	d064      	beq.n	8008048 <__gethex+0x120>
 8007f7e:	465a      	mov	r2, fp
 8007f80:	7810      	ldrb	r0, [r2, #0]
 8007f82:	2830      	cmp	r0, #48	; 0x30
 8007f84:	4690      	mov	r8, r2
 8007f86:	f102 0201 	add.w	r2, r2, #1
 8007f8a:	d0f9      	beq.n	8007f80 <__gethex+0x58>
 8007f8c:	f7ff ffb6 	bl	8007efc <__hexdig_fun>
 8007f90:	2301      	movs	r3, #1
 8007f92:	fab0 f480 	clz	r4, r0
 8007f96:	0964      	lsrs	r4, r4, #5
 8007f98:	465e      	mov	r6, fp
 8007f9a:	9301      	str	r3, [sp, #4]
 8007f9c:	4642      	mov	r2, r8
 8007f9e:	4615      	mov	r5, r2
 8007fa0:	3201      	adds	r2, #1
 8007fa2:	7828      	ldrb	r0, [r5, #0]
 8007fa4:	f7ff ffaa 	bl	8007efc <__hexdig_fun>
 8007fa8:	2800      	cmp	r0, #0
 8007faa:	d1f8      	bne.n	8007f9e <__gethex+0x76>
 8007fac:	4994      	ldr	r1, [pc, #592]	; (8008200 <__gethex+0x2d8>)
 8007fae:	2201      	movs	r2, #1
 8007fb0:	4628      	mov	r0, r5
 8007fb2:	f7ff fee3 	bl	8007d7c <strncmp>
 8007fb6:	b978      	cbnz	r0, 8007fd8 <__gethex+0xb0>
 8007fb8:	b946      	cbnz	r6, 8007fcc <__gethex+0xa4>
 8007fba:	1c6e      	adds	r6, r5, #1
 8007fbc:	4632      	mov	r2, r6
 8007fbe:	4615      	mov	r5, r2
 8007fc0:	3201      	adds	r2, #1
 8007fc2:	7828      	ldrb	r0, [r5, #0]
 8007fc4:	f7ff ff9a 	bl	8007efc <__hexdig_fun>
 8007fc8:	2800      	cmp	r0, #0
 8007fca:	d1f8      	bne.n	8007fbe <__gethex+0x96>
 8007fcc:	1b73      	subs	r3, r6, r5
 8007fce:	009e      	lsls	r6, r3, #2
 8007fd0:	e004      	b.n	8007fdc <__gethex+0xb4>
 8007fd2:	2400      	movs	r4, #0
 8007fd4:	4626      	mov	r6, r4
 8007fd6:	e7e1      	b.n	8007f9c <__gethex+0x74>
 8007fd8:	2e00      	cmp	r6, #0
 8007fda:	d1f7      	bne.n	8007fcc <__gethex+0xa4>
 8007fdc:	782b      	ldrb	r3, [r5, #0]
 8007fde:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007fe2:	2b50      	cmp	r3, #80	; 0x50
 8007fe4:	d13d      	bne.n	8008062 <__gethex+0x13a>
 8007fe6:	786b      	ldrb	r3, [r5, #1]
 8007fe8:	2b2b      	cmp	r3, #43	; 0x2b
 8007fea:	d02f      	beq.n	800804c <__gethex+0x124>
 8007fec:	2b2d      	cmp	r3, #45	; 0x2d
 8007fee:	d031      	beq.n	8008054 <__gethex+0x12c>
 8007ff0:	1c69      	adds	r1, r5, #1
 8007ff2:	f04f 0b00 	mov.w	fp, #0
 8007ff6:	7808      	ldrb	r0, [r1, #0]
 8007ff8:	f7ff ff80 	bl	8007efc <__hexdig_fun>
 8007ffc:	1e42      	subs	r2, r0, #1
 8007ffe:	b2d2      	uxtb	r2, r2
 8008000:	2a18      	cmp	r2, #24
 8008002:	d82e      	bhi.n	8008062 <__gethex+0x13a>
 8008004:	f1a0 0210 	sub.w	r2, r0, #16
 8008008:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800800c:	f7ff ff76 	bl	8007efc <__hexdig_fun>
 8008010:	f100 3cff 	add.w	ip, r0, #4294967295
 8008014:	fa5f fc8c 	uxtb.w	ip, ip
 8008018:	f1bc 0f18 	cmp.w	ip, #24
 800801c:	d91d      	bls.n	800805a <__gethex+0x132>
 800801e:	f1bb 0f00 	cmp.w	fp, #0
 8008022:	d000      	beq.n	8008026 <__gethex+0xfe>
 8008024:	4252      	negs	r2, r2
 8008026:	4416      	add	r6, r2
 8008028:	f8ca 1000 	str.w	r1, [sl]
 800802c:	b1dc      	cbz	r4, 8008066 <__gethex+0x13e>
 800802e:	9b01      	ldr	r3, [sp, #4]
 8008030:	2b00      	cmp	r3, #0
 8008032:	bf14      	ite	ne
 8008034:	f04f 0800 	movne.w	r8, #0
 8008038:	f04f 0806 	moveq.w	r8, #6
 800803c:	4640      	mov	r0, r8
 800803e:	b005      	add	sp, #20
 8008040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008044:	4645      	mov	r5, r8
 8008046:	4626      	mov	r6, r4
 8008048:	2401      	movs	r4, #1
 800804a:	e7c7      	b.n	8007fdc <__gethex+0xb4>
 800804c:	f04f 0b00 	mov.w	fp, #0
 8008050:	1ca9      	adds	r1, r5, #2
 8008052:	e7d0      	b.n	8007ff6 <__gethex+0xce>
 8008054:	f04f 0b01 	mov.w	fp, #1
 8008058:	e7fa      	b.n	8008050 <__gethex+0x128>
 800805a:	230a      	movs	r3, #10
 800805c:	fb03 0002 	mla	r0, r3, r2, r0
 8008060:	e7d0      	b.n	8008004 <__gethex+0xdc>
 8008062:	4629      	mov	r1, r5
 8008064:	e7e0      	b.n	8008028 <__gethex+0x100>
 8008066:	eba5 0308 	sub.w	r3, r5, r8
 800806a:	3b01      	subs	r3, #1
 800806c:	4621      	mov	r1, r4
 800806e:	2b07      	cmp	r3, #7
 8008070:	dc0a      	bgt.n	8008088 <__gethex+0x160>
 8008072:	4648      	mov	r0, r9
 8008074:	f7fe f91e 	bl	80062b4 <_Balloc>
 8008078:	4604      	mov	r4, r0
 800807a:	b940      	cbnz	r0, 800808e <__gethex+0x166>
 800807c:	4b61      	ldr	r3, [pc, #388]	; (8008204 <__gethex+0x2dc>)
 800807e:	4602      	mov	r2, r0
 8008080:	21e4      	movs	r1, #228	; 0xe4
 8008082:	4861      	ldr	r0, [pc, #388]	; (8008208 <__gethex+0x2e0>)
 8008084:	f7ff feb4 	bl	8007df0 <__assert_func>
 8008088:	3101      	adds	r1, #1
 800808a:	105b      	asrs	r3, r3, #1
 800808c:	e7ef      	b.n	800806e <__gethex+0x146>
 800808e:	f100 0a14 	add.w	sl, r0, #20
 8008092:	2300      	movs	r3, #0
 8008094:	495a      	ldr	r1, [pc, #360]	; (8008200 <__gethex+0x2d8>)
 8008096:	f8cd a004 	str.w	sl, [sp, #4]
 800809a:	469b      	mov	fp, r3
 800809c:	45a8      	cmp	r8, r5
 800809e:	d342      	bcc.n	8008126 <__gethex+0x1fe>
 80080a0:	9801      	ldr	r0, [sp, #4]
 80080a2:	f840 bb04 	str.w	fp, [r0], #4
 80080a6:	eba0 000a 	sub.w	r0, r0, sl
 80080aa:	1080      	asrs	r0, r0, #2
 80080ac:	6120      	str	r0, [r4, #16]
 80080ae:	ea4f 1840 	mov.w	r8, r0, lsl #5
 80080b2:	4658      	mov	r0, fp
 80080b4:	f7fe f9f0 	bl	8006498 <__hi0bits>
 80080b8:	683d      	ldr	r5, [r7, #0]
 80080ba:	eba8 0000 	sub.w	r0, r8, r0
 80080be:	42a8      	cmp	r0, r5
 80080c0:	dd59      	ble.n	8008176 <__gethex+0x24e>
 80080c2:	eba0 0805 	sub.w	r8, r0, r5
 80080c6:	4641      	mov	r1, r8
 80080c8:	4620      	mov	r0, r4
 80080ca:	f7fe fd7f 	bl	8006bcc <__any_on>
 80080ce:	4683      	mov	fp, r0
 80080d0:	b1b8      	cbz	r0, 8008102 <__gethex+0x1da>
 80080d2:	f108 33ff 	add.w	r3, r8, #4294967295
 80080d6:	1159      	asrs	r1, r3, #5
 80080d8:	f003 021f 	and.w	r2, r3, #31
 80080dc:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80080e0:	f04f 0b01 	mov.w	fp, #1
 80080e4:	fa0b f202 	lsl.w	r2, fp, r2
 80080e8:	420a      	tst	r2, r1
 80080ea:	d00a      	beq.n	8008102 <__gethex+0x1da>
 80080ec:	455b      	cmp	r3, fp
 80080ee:	dd06      	ble.n	80080fe <__gethex+0x1d6>
 80080f0:	f1a8 0102 	sub.w	r1, r8, #2
 80080f4:	4620      	mov	r0, r4
 80080f6:	f7fe fd69 	bl	8006bcc <__any_on>
 80080fa:	2800      	cmp	r0, #0
 80080fc:	d138      	bne.n	8008170 <__gethex+0x248>
 80080fe:	f04f 0b02 	mov.w	fp, #2
 8008102:	4641      	mov	r1, r8
 8008104:	4620      	mov	r0, r4
 8008106:	f7ff fea7 	bl	8007e58 <rshift>
 800810a:	4446      	add	r6, r8
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	42b3      	cmp	r3, r6
 8008110:	da41      	bge.n	8008196 <__gethex+0x26e>
 8008112:	4621      	mov	r1, r4
 8008114:	4648      	mov	r0, r9
 8008116:	f7fe f90d 	bl	8006334 <_Bfree>
 800811a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800811c:	2300      	movs	r3, #0
 800811e:	6013      	str	r3, [r2, #0]
 8008120:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8008124:	e78a      	b.n	800803c <__gethex+0x114>
 8008126:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800812a:	2a2e      	cmp	r2, #46	; 0x2e
 800812c:	d014      	beq.n	8008158 <__gethex+0x230>
 800812e:	2b20      	cmp	r3, #32
 8008130:	d106      	bne.n	8008140 <__gethex+0x218>
 8008132:	9b01      	ldr	r3, [sp, #4]
 8008134:	f843 bb04 	str.w	fp, [r3], #4
 8008138:	f04f 0b00 	mov.w	fp, #0
 800813c:	9301      	str	r3, [sp, #4]
 800813e:	465b      	mov	r3, fp
 8008140:	7828      	ldrb	r0, [r5, #0]
 8008142:	9303      	str	r3, [sp, #12]
 8008144:	f7ff feda 	bl	8007efc <__hexdig_fun>
 8008148:	9b03      	ldr	r3, [sp, #12]
 800814a:	f000 000f 	and.w	r0, r0, #15
 800814e:	4098      	lsls	r0, r3
 8008150:	ea4b 0b00 	orr.w	fp, fp, r0
 8008154:	3304      	adds	r3, #4
 8008156:	e7a1      	b.n	800809c <__gethex+0x174>
 8008158:	45a8      	cmp	r8, r5
 800815a:	d8e8      	bhi.n	800812e <__gethex+0x206>
 800815c:	2201      	movs	r2, #1
 800815e:	4628      	mov	r0, r5
 8008160:	9303      	str	r3, [sp, #12]
 8008162:	f7ff fe0b 	bl	8007d7c <strncmp>
 8008166:	4926      	ldr	r1, [pc, #152]	; (8008200 <__gethex+0x2d8>)
 8008168:	9b03      	ldr	r3, [sp, #12]
 800816a:	2800      	cmp	r0, #0
 800816c:	d1df      	bne.n	800812e <__gethex+0x206>
 800816e:	e795      	b.n	800809c <__gethex+0x174>
 8008170:	f04f 0b03 	mov.w	fp, #3
 8008174:	e7c5      	b.n	8008102 <__gethex+0x1da>
 8008176:	da0b      	bge.n	8008190 <__gethex+0x268>
 8008178:	eba5 0800 	sub.w	r8, r5, r0
 800817c:	4621      	mov	r1, r4
 800817e:	4642      	mov	r2, r8
 8008180:	4648      	mov	r0, r9
 8008182:	f7fe faf1 	bl	8006768 <__lshift>
 8008186:	eba6 0608 	sub.w	r6, r6, r8
 800818a:	4604      	mov	r4, r0
 800818c:	f100 0a14 	add.w	sl, r0, #20
 8008190:	f04f 0b00 	mov.w	fp, #0
 8008194:	e7ba      	b.n	800810c <__gethex+0x1e4>
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	42b3      	cmp	r3, r6
 800819a:	dd73      	ble.n	8008284 <__gethex+0x35c>
 800819c:	1b9e      	subs	r6, r3, r6
 800819e:	42b5      	cmp	r5, r6
 80081a0:	dc34      	bgt.n	800820c <__gethex+0x2e4>
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2b02      	cmp	r3, #2
 80081a6:	d023      	beq.n	80081f0 <__gethex+0x2c8>
 80081a8:	2b03      	cmp	r3, #3
 80081aa:	d025      	beq.n	80081f8 <__gethex+0x2d0>
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d115      	bne.n	80081dc <__gethex+0x2b4>
 80081b0:	42b5      	cmp	r5, r6
 80081b2:	d113      	bne.n	80081dc <__gethex+0x2b4>
 80081b4:	2d01      	cmp	r5, #1
 80081b6:	d10b      	bne.n	80081d0 <__gethex+0x2a8>
 80081b8:	9a02      	ldr	r2, [sp, #8]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6013      	str	r3, [r2, #0]
 80081be:	2301      	movs	r3, #1
 80081c0:	6123      	str	r3, [r4, #16]
 80081c2:	f8ca 3000 	str.w	r3, [sl]
 80081c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081c8:	f04f 0862 	mov.w	r8, #98	; 0x62
 80081cc:	601c      	str	r4, [r3, #0]
 80081ce:	e735      	b.n	800803c <__gethex+0x114>
 80081d0:	1e69      	subs	r1, r5, #1
 80081d2:	4620      	mov	r0, r4
 80081d4:	f7fe fcfa 	bl	8006bcc <__any_on>
 80081d8:	2800      	cmp	r0, #0
 80081da:	d1ed      	bne.n	80081b8 <__gethex+0x290>
 80081dc:	4621      	mov	r1, r4
 80081de:	4648      	mov	r0, r9
 80081e0:	f7fe f8a8 	bl	8006334 <_Bfree>
 80081e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80081e6:	2300      	movs	r3, #0
 80081e8:	6013      	str	r3, [r2, #0]
 80081ea:	f04f 0850 	mov.w	r8, #80	; 0x50
 80081ee:	e725      	b.n	800803c <__gethex+0x114>
 80081f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d1f2      	bne.n	80081dc <__gethex+0x2b4>
 80081f6:	e7df      	b.n	80081b8 <__gethex+0x290>
 80081f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d1dc      	bne.n	80081b8 <__gethex+0x290>
 80081fe:	e7ed      	b.n	80081dc <__gethex+0x2b4>
 8008200:	08008d74 	.word	0x08008d74
 8008204:	08008c0d 	.word	0x08008c0d
 8008208:	08008f1e 	.word	0x08008f1e
 800820c:	f106 38ff 	add.w	r8, r6, #4294967295
 8008210:	f1bb 0f00 	cmp.w	fp, #0
 8008214:	d133      	bne.n	800827e <__gethex+0x356>
 8008216:	f1b8 0f00 	cmp.w	r8, #0
 800821a:	d004      	beq.n	8008226 <__gethex+0x2fe>
 800821c:	4641      	mov	r1, r8
 800821e:	4620      	mov	r0, r4
 8008220:	f7fe fcd4 	bl	8006bcc <__any_on>
 8008224:	4683      	mov	fp, r0
 8008226:	ea4f 1268 	mov.w	r2, r8, asr #5
 800822a:	2301      	movs	r3, #1
 800822c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008230:	f008 081f 	and.w	r8, r8, #31
 8008234:	fa03 f308 	lsl.w	r3, r3, r8
 8008238:	4213      	tst	r3, r2
 800823a:	4631      	mov	r1, r6
 800823c:	4620      	mov	r0, r4
 800823e:	bf18      	it	ne
 8008240:	f04b 0b02 	orrne.w	fp, fp, #2
 8008244:	1bad      	subs	r5, r5, r6
 8008246:	f7ff fe07 	bl	8007e58 <rshift>
 800824a:	687e      	ldr	r6, [r7, #4]
 800824c:	f04f 0802 	mov.w	r8, #2
 8008250:	f1bb 0f00 	cmp.w	fp, #0
 8008254:	d04a      	beq.n	80082ec <__gethex+0x3c4>
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2b02      	cmp	r3, #2
 800825a:	d016      	beq.n	800828a <__gethex+0x362>
 800825c:	2b03      	cmp	r3, #3
 800825e:	d018      	beq.n	8008292 <__gethex+0x36a>
 8008260:	2b01      	cmp	r3, #1
 8008262:	d109      	bne.n	8008278 <__gethex+0x350>
 8008264:	f01b 0f02 	tst.w	fp, #2
 8008268:	d006      	beq.n	8008278 <__gethex+0x350>
 800826a:	f8da 3000 	ldr.w	r3, [sl]
 800826e:	ea4b 0b03 	orr.w	fp, fp, r3
 8008272:	f01b 0f01 	tst.w	fp, #1
 8008276:	d10f      	bne.n	8008298 <__gethex+0x370>
 8008278:	f048 0810 	orr.w	r8, r8, #16
 800827c:	e036      	b.n	80082ec <__gethex+0x3c4>
 800827e:	f04f 0b01 	mov.w	fp, #1
 8008282:	e7d0      	b.n	8008226 <__gethex+0x2fe>
 8008284:	f04f 0801 	mov.w	r8, #1
 8008288:	e7e2      	b.n	8008250 <__gethex+0x328>
 800828a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800828c:	f1c3 0301 	rsb	r3, r3, #1
 8008290:	930f      	str	r3, [sp, #60]	; 0x3c
 8008292:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008294:	2b00      	cmp	r3, #0
 8008296:	d0ef      	beq.n	8008278 <__gethex+0x350>
 8008298:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800829c:	f104 0214 	add.w	r2, r4, #20
 80082a0:	ea4f 038b 	mov.w	r3, fp, lsl #2
 80082a4:	9301      	str	r3, [sp, #4]
 80082a6:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 80082aa:	2300      	movs	r3, #0
 80082ac:	4694      	mov	ip, r2
 80082ae:	f852 1b04 	ldr.w	r1, [r2], #4
 80082b2:	f1b1 3fff 	cmp.w	r1, #4294967295
 80082b6:	d01e      	beq.n	80082f6 <__gethex+0x3ce>
 80082b8:	3101      	adds	r1, #1
 80082ba:	f8cc 1000 	str.w	r1, [ip]
 80082be:	f1b8 0f02 	cmp.w	r8, #2
 80082c2:	f104 0214 	add.w	r2, r4, #20
 80082c6:	d13d      	bne.n	8008344 <__gethex+0x41c>
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	3b01      	subs	r3, #1
 80082cc:	42ab      	cmp	r3, r5
 80082ce:	d10b      	bne.n	80082e8 <__gethex+0x3c0>
 80082d0:	1169      	asrs	r1, r5, #5
 80082d2:	2301      	movs	r3, #1
 80082d4:	f005 051f 	and.w	r5, r5, #31
 80082d8:	fa03 f505 	lsl.w	r5, r3, r5
 80082dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80082e0:	421d      	tst	r5, r3
 80082e2:	bf18      	it	ne
 80082e4:	f04f 0801 	movne.w	r8, #1
 80082e8:	f048 0820 	orr.w	r8, r8, #32
 80082ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80082ee:	601c      	str	r4, [r3, #0]
 80082f0:	9b02      	ldr	r3, [sp, #8]
 80082f2:	601e      	str	r6, [r3, #0]
 80082f4:	e6a2      	b.n	800803c <__gethex+0x114>
 80082f6:	4290      	cmp	r0, r2
 80082f8:	f842 3c04 	str.w	r3, [r2, #-4]
 80082fc:	d8d6      	bhi.n	80082ac <__gethex+0x384>
 80082fe:	68a2      	ldr	r2, [r4, #8]
 8008300:	4593      	cmp	fp, r2
 8008302:	db17      	blt.n	8008334 <__gethex+0x40c>
 8008304:	6861      	ldr	r1, [r4, #4]
 8008306:	4648      	mov	r0, r9
 8008308:	3101      	adds	r1, #1
 800830a:	f7fd ffd3 	bl	80062b4 <_Balloc>
 800830e:	4682      	mov	sl, r0
 8008310:	b918      	cbnz	r0, 800831a <__gethex+0x3f2>
 8008312:	4b1b      	ldr	r3, [pc, #108]	; (8008380 <__gethex+0x458>)
 8008314:	4602      	mov	r2, r0
 8008316:	2184      	movs	r1, #132	; 0x84
 8008318:	e6b3      	b.n	8008082 <__gethex+0x15a>
 800831a:	6922      	ldr	r2, [r4, #16]
 800831c:	3202      	adds	r2, #2
 800831e:	f104 010c 	add.w	r1, r4, #12
 8008322:	0092      	lsls	r2, r2, #2
 8008324:	300c      	adds	r0, #12
 8008326:	f7ff fd4b 	bl	8007dc0 <memcpy>
 800832a:	4621      	mov	r1, r4
 800832c:	4648      	mov	r0, r9
 800832e:	f7fe f801 	bl	8006334 <_Bfree>
 8008332:	4654      	mov	r4, sl
 8008334:	6922      	ldr	r2, [r4, #16]
 8008336:	1c51      	adds	r1, r2, #1
 8008338:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800833c:	6121      	str	r1, [r4, #16]
 800833e:	2101      	movs	r1, #1
 8008340:	6151      	str	r1, [r2, #20]
 8008342:	e7bc      	b.n	80082be <__gethex+0x396>
 8008344:	6921      	ldr	r1, [r4, #16]
 8008346:	4559      	cmp	r1, fp
 8008348:	dd0b      	ble.n	8008362 <__gethex+0x43a>
 800834a:	2101      	movs	r1, #1
 800834c:	4620      	mov	r0, r4
 800834e:	f7ff fd83 	bl	8007e58 <rshift>
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	3601      	adds	r6, #1
 8008356:	42b3      	cmp	r3, r6
 8008358:	f6ff aedb 	blt.w	8008112 <__gethex+0x1ea>
 800835c:	f04f 0801 	mov.w	r8, #1
 8008360:	e7c2      	b.n	80082e8 <__gethex+0x3c0>
 8008362:	f015 051f 	ands.w	r5, r5, #31
 8008366:	d0f9      	beq.n	800835c <__gethex+0x434>
 8008368:	9b01      	ldr	r3, [sp, #4]
 800836a:	441a      	add	r2, r3
 800836c:	f1c5 0520 	rsb	r5, r5, #32
 8008370:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8008374:	f7fe f890 	bl	8006498 <__hi0bits>
 8008378:	42a8      	cmp	r0, r5
 800837a:	dbe6      	blt.n	800834a <__gethex+0x422>
 800837c:	e7ee      	b.n	800835c <__gethex+0x434>
 800837e:	bf00      	nop
 8008380:	08008c0d 	.word	0x08008c0d

08008384 <L_shift>:
 8008384:	f1c2 0208 	rsb	r2, r2, #8
 8008388:	0092      	lsls	r2, r2, #2
 800838a:	b570      	push	{r4, r5, r6, lr}
 800838c:	f1c2 0620 	rsb	r6, r2, #32
 8008390:	6843      	ldr	r3, [r0, #4]
 8008392:	6804      	ldr	r4, [r0, #0]
 8008394:	fa03 f506 	lsl.w	r5, r3, r6
 8008398:	432c      	orrs	r4, r5
 800839a:	40d3      	lsrs	r3, r2
 800839c:	6004      	str	r4, [r0, #0]
 800839e:	f840 3f04 	str.w	r3, [r0, #4]!
 80083a2:	4288      	cmp	r0, r1
 80083a4:	d3f4      	bcc.n	8008390 <L_shift+0xc>
 80083a6:	bd70      	pop	{r4, r5, r6, pc}

080083a8 <__match>:
 80083a8:	b530      	push	{r4, r5, lr}
 80083aa:	6803      	ldr	r3, [r0, #0]
 80083ac:	3301      	adds	r3, #1
 80083ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083b2:	b914      	cbnz	r4, 80083ba <__match+0x12>
 80083b4:	6003      	str	r3, [r0, #0]
 80083b6:	2001      	movs	r0, #1
 80083b8:	bd30      	pop	{r4, r5, pc}
 80083ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083be:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80083c2:	2d19      	cmp	r5, #25
 80083c4:	bf98      	it	ls
 80083c6:	3220      	addls	r2, #32
 80083c8:	42a2      	cmp	r2, r4
 80083ca:	d0f0      	beq.n	80083ae <__match+0x6>
 80083cc:	2000      	movs	r0, #0
 80083ce:	e7f3      	b.n	80083b8 <__match+0x10>

080083d0 <__hexnan>:
 80083d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083d4:	680b      	ldr	r3, [r1, #0]
 80083d6:	6801      	ldr	r1, [r0, #0]
 80083d8:	115e      	asrs	r6, r3, #5
 80083da:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80083de:	f013 031f 	ands.w	r3, r3, #31
 80083e2:	b087      	sub	sp, #28
 80083e4:	bf18      	it	ne
 80083e6:	3604      	addne	r6, #4
 80083e8:	2500      	movs	r5, #0
 80083ea:	1f37      	subs	r7, r6, #4
 80083ec:	4682      	mov	sl, r0
 80083ee:	4690      	mov	r8, r2
 80083f0:	9301      	str	r3, [sp, #4]
 80083f2:	f846 5c04 	str.w	r5, [r6, #-4]
 80083f6:	46b9      	mov	r9, r7
 80083f8:	463c      	mov	r4, r7
 80083fa:	9502      	str	r5, [sp, #8]
 80083fc:	46ab      	mov	fp, r5
 80083fe:	784a      	ldrb	r2, [r1, #1]
 8008400:	1c4b      	adds	r3, r1, #1
 8008402:	9303      	str	r3, [sp, #12]
 8008404:	b342      	cbz	r2, 8008458 <__hexnan+0x88>
 8008406:	4610      	mov	r0, r2
 8008408:	9105      	str	r1, [sp, #20]
 800840a:	9204      	str	r2, [sp, #16]
 800840c:	f7ff fd76 	bl	8007efc <__hexdig_fun>
 8008410:	2800      	cmp	r0, #0
 8008412:	d14f      	bne.n	80084b4 <__hexnan+0xe4>
 8008414:	9a04      	ldr	r2, [sp, #16]
 8008416:	9905      	ldr	r1, [sp, #20]
 8008418:	2a20      	cmp	r2, #32
 800841a:	d818      	bhi.n	800844e <__hexnan+0x7e>
 800841c:	9b02      	ldr	r3, [sp, #8]
 800841e:	459b      	cmp	fp, r3
 8008420:	dd13      	ble.n	800844a <__hexnan+0x7a>
 8008422:	454c      	cmp	r4, r9
 8008424:	d206      	bcs.n	8008434 <__hexnan+0x64>
 8008426:	2d07      	cmp	r5, #7
 8008428:	dc04      	bgt.n	8008434 <__hexnan+0x64>
 800842a:	462a      	mov	r2, r5
 800842c:	4649      	mov	r1, r9
 800842e:	4620      	mov	r0, r4
 8008430:	f7ff ffa8 	bl	8008384 <L_shift>
 8008434:	4544      	cmp	r4, r8
 8008436:	d950      	bls.n	80084da <__hexnan+0x10a>
 8008438:	2300      	movs	r3, #0
 800843a:	f1a4 0904 	sub.w	r9, r4, #4
 800843e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008442:	f8cd b008 	str.w	fp, [sp, #8]
 8008446:	464c      	mov	r4, r9
 8008448:	461d      	mov	r5, r3
 800844a:	9903      	ldr	r1, [sp, #12]
 800844c:	e7d7      	b.n	80083fe <__hexnan+0x2e>
 800844e:	2a29      	cmp	r2, #41	; 0x29
 8008450:	d155      	bne.n	80084fe <__hexnan+0x12e>
 8008452:	3102      	adds	r1, #2
 8008454:	f8ca 1000 	str.w	r1, [sl]
 8008458:	f1bb 0f00 	cmp.w	fp, #0
 800845c:	d04f      	beq.n	80084fe <__hexnan+0x12e>
 800845e:	454c      	cmp	r4, r9
 8008460:	d206      	bcs.n	8008470 <__hexnan+0xa0>
 8008462:	2d07      	cmp	r5, #7
 8008464:	dc04      	bgt.n	8008470 <__hexnan+0xa0>
 8008466:	462a      	mov	r2, r5
 8008468:	4649      	mov	r1, r9
 800846a:	4620      	mov	r0, r4
 800846c:	f7ff ff8a 	bl	8008384 <L_shift>
 8008470:	4544      	cmp	r4, r8
 8008472:	d934      	bls.n	80084de <__hexnan+0x10e>
 8008474:	f1a8 0204 	sub.w	r2, r8, #4
 8008478:	4623      	mov	r3, r4
 800847a:	f853 1b04 	ldr.w	r1, [r3], #4
 800847e:	f842 1f04 	str.w	r1, [r2, #4]!
 8008482:	429f      	cmp	r7, r3
 8008484:	d2f9      	bcs.n	800847a <__hexnan+0xaa>
 8008486:	1b3b      	subs	r3, r7, r4
 8008488:	f023 0303 	bic.w	r3, r3, #3
 800848c:	3304      	adds	r3, #4
 800848e:	3e03      	subs	r6, #3
 8008490:	3401      	adds	r4, #1
 8008492:	42a6      	cmp	r6, r4
 8008494:	bf38      	it	cc
 8008496:	2304      	movcc	r3, #4
 8008498:	4443      	add	r3, r8
 800849a:	2200      	movs	r2, #0
 800849c:	f843 2b04 	str.w	r2, [r3], #4
 80084a0:	429f      	cmp	r7, r3
 80084a2:	d2fb      	bcs.n	800849c <__hexnan+0xcc>
 80084a4:	683b      	ldr	r3, [r7, #0]
 80084a6:	b91b      	cbnz	r3, 80084b0 <__hexnan+0xe0>
 80084a8:	4547      	cmp	r7, r8
 80084aa:	d126      	bne.n	80084fa <__hexnan+0x12a>
 80084ac:	2301      	movs	r3, #1
 80084ae:	603b      	str	r3, [r7, #0]
 80084b0:	2005      	movs	r0, #5
 80084b2:	e025      	b.n	8008500 <__hexnan+0x130>
 80084b4:	3501      	adds	r5, #1
 80084b6:	2d08      	cmp	r5, #8
 80084b8:	f10b 0b01 	add.w	fp, fp, #1
 80084bc:	dd06      	ble.n	80084cc <__hexnan+0xfc>
 80084be:	4544      	cmp	r4, r8
 80084c0:	d9c3      	bls.n	800844a <__hexnan+0x7a>
 80084c2:	2300      	movs	r3, #0
 80084c4:	f844 3c04 	str.w	r3, [r4, #-4]
 80084c8:	2501      	movs	r5, #1
 80084ca:	3c04      	subs	r4, #4
 80084cc:	6822      	ldr	r2, [r4, #0]
 80084ce:	f000 000f 	and.w	r0, r0, #15
 80084d2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80084d6:	6020      	str	r0, [r4, #0]
 80084d8:	e7b7      	b.n	800844a <__hexnan+0x7a>
 80084da:	2508      	movs	r5, #8
 80084dc:	e7b5      	b.n	800844a <__hexnan+0x7a>
 80084de:	9b01      	ldr	r3, [sp, #4]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d0df      	beq.n	80084a4 <__hexnan+0xd4>
 80084e4:	f1c3 0320 	rsb	r3, r3, #32
 80084e8:	f04f 32ff 	mov.w	r2, #4294967295
 80084ec:	40da      	lsrs	r2, r3
 80084ee:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80084f2:	4013      	ands	r3, r2
 80084f4:	f846 3c04 	str.w	r3, [r6, #-4]
 80084f8:	e7d4      	b.n	80084a4 <__hexnan+0xd4>
 80084fa:	3f04      	subs	r7, #4
 80084fc:	e7d2      	b.n	80084a4 <__hexnan+0xd4>
 80084fe:	2004      	movs	r0, #4
 8008500:	b007      	add	sp, #28
 8008502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008506 <__ascii_mbtowc>:
 8008506:	b082      	sub	sp, #8
 8008508:	b901      	cbnz	r1, 800850c <__ascii_mbtowc+0x6>
 800850a:	a901      	add	r1, sp, #4
 800850c:	b142      	cbz	r2, 8008520 <__ascii_mbtowc+0x1a>
 800850e:	b14b      	cbz	r3, 8008524 <__ascii_mbtowc+0x1e>
 8008510:	7813      	ldrb	r3, [r2, #0]
 8008512:	600b      	str	r3, [r1, #0]
 8008514:	7812      	ldrb	r2, [r2, #0]
 8008516:	1e10      	subs	r0, r2, #0
 8008518:	bf18      	it	ne
 800851a:	2001      	movne	r0, #1
 800851c:	b002      	add	sp, #8
 800851e:	4770      	bx	lr
 8008520:	4610      	mov	r0, r2
 8008522:	e7fb      	b.n	800851c <__ascii_mbtowc+0x16>
 8008524:	f06f 0001 	mvn.w	r0, #1
 8008528:	e7f8      	b.n	800851c <__ascii_mbtowc+0x16>

0800852a <_realloc_r>:
 800852a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800852e:	4680      	mov	r8, r0
 8008530:	4614      	mov	r4, r2
 8008532:	460e      	mov	r6, r1
 8008534:	b921      	cbnz	r1, 8008540 <_realloc_r+0x16>
 8008536:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800853a:	4611      	mov	r1, r2
 800853c:	f7fd be2e 	b.w	800619c <_malloc_r>
 8008540:	b92a      	cbnz	r2, 800854e <_realloc_r+0x24>
 8008542:	f7fd fdb7 	bl	80060b4 <_free_r>
 8008546:	4625      	mov	r5, r4
 8008548:	4628      	mov	r0, r5
 800854a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800854e:	f000 f842 	bl	80085d6 <_malloc_usable_size_r>
 8008552:	4284      	cmp	r4, r0
 8008554:	4607      	mov	r7, r0
 8008556:	d802      	bhi.n	800855e <_realloc_r+0x34>
 8008558:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800855c:	d812      	bhi.n	8008584 <_realloc_r+0x5a>
 800855e:	4621      	mov	r1, r4
 8008560:	4640      	mov	r0, r8
 8008562:	f7fd fe1b 	bl	800619c <_malloc_r>
 8008566:	4605      	mov	r5, r0
 8008568:	2800      	cmp	r0, #0
 800856a:	d0ed      	beq.n	8008548 <_realloc_r+0x1e>
 800856c:	42bc      	cmp	r4, r7
 800856e:	4622      	mov	r2, r4
 8008570:	4631      	mov	r1, r6
 8008572:	bf28      	it	cs
 8008574:	463a      	movcs	r2, r7
 8008576:	f7ff fc23 	bl	8007dc0 <memcpy>
 800857a:	4631      	mov	r1, r6
 800857c:	4640      	mov	r0, r8
 800857e:	f7fd fd99 	bl	80060b4 <_free_r>
 8008582:	e7e1      	b.n	8008548 <_realloc_r+0x1e>
 8008584:	4635      	mov	r5, r6
 8008586:	e7df      	b.n	8008548 <_realloc_r+0x1e>

08008588 <__ascii_wctomb>:
 8008588:	b149      	cbz	r1, 800859e <__ascii_wctomb+0x16>
 800858a:	2aff      	cmp	r2, #255	; 0xff
 800858c:	bf85      	ittet	hi
 800858e:	238a      	movhi	r3, #138	; 0x8a
 8008590:	6003      	strhi	r3, [r0, #0]
 8008592:	700a      	strbls	r2, [r1, #0]
 8008594:	f04f 30ff 	movhi.w	r0, #4294967295
 8008598:	bf98      	it	ls
 800859a:	2001      	movls	r0, #1
 800859c:	4770      	bx	lr
 800859e:	4608      	mov	r0, r1
 80085a0:	4770      	bx	lr
	...

080085a4 <fiprintf>:
 80085a4:	b40e      	push	{r1, r2, r3}
 80085a6:	b503      	push	{r0, r1, lr}
 80085a8:	4601      	mov	r1, r0
 80085aa:	ab03      	add	r3, sp, #12
 80085ac:	4805      	ldr	r0, [pc, #20]	; (80085c4 <fiprintf+0x20>)
 80085ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80085b2:	6800      	ldr	r0, [r0, #0]
 80085b4:	9301      	str	r3, [sp, #4]
 80085b6:	f000 f83f 	bl	8008638 <_vfiprintf_r>
 80085ba:	b002      	add	sp, #8
 80085bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80085c0:	b003      	add	sp, #12
 80085c2:	4770      	bx	lr
 80085c4:	20000064 	.word	0x20000064

080085c8 <abort>:
 80085c8:	b508      	push	{r3, lr}
 80085ca:	2006      	movs	r0, #6
 80085cc:	f000 fa0c 	bl	80089e8 <raise>
 80085d0:	2001      	movs	r0, #1
 80085d2:	f7f9 f90f 	bl	80017f4 <_exit>

080085d6 <_malloc_usable_size_r>:
 80085d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80085da:	1f18      	subs	r0, r3, #4
 80085dc:	2b00      	cmp	r3, #0
 80085de:	bfbc      	itt	lt
 80085e0:	580b      	ldrlt	r3, [r1, r0]
 80085e2:	18c0      	addlt	r0, r0, r3
 80085e4:	4770      	bx	lr

080085e6 <__sfputc_r>:
 80085e6:	6893      	ldr	r3, [r2, #8]
 80085e8:	3b01      	subs	r3, #1
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	b410      	push	{r4}
 80085ee:	6093      	str	r3, [r2, #8]
 80085f0:	da08      	bge.n	8008604 <__sfputc_r+0x1e>
 80085f2:	6994      	ldr	r4, [r2, #24]
 80085f4:	42a3      	cmp	r3, r4
 80085f6:	db01      	blt.n	80085fc <__sfputc_r+0x16>
 80085f8:	290a      	cmp	r1, #10
 80085fa:	d103      	bne.n	8008604 <__sfputc_r+0x1e>
 80085fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008600:	f000 b934 	b.w	800886c <__swbuf_r>
 8008604:	6813      	ldr	r3, [r2, #0]
 8008606:	1c58      	adds	r0, r3, #1
 8008608:	6010      	str	r0, [r2, #0]
 800860a:	7019      	strb	r1, [r3, #0]
 800860c:	4608      	mov	r0, r1
 800860e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008612:	4770      	bx	lr

08008614 <__sfputs_r>:
 8008614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008616:	4606      	mov	r6, r0
 8008618:	460f      	mov	r7, r1
 800861a:	4614      	mov	r4, r2
 800861c:	18d5      	adds	r5, r2, r3
 800861e:	42ac      	cmp	r4, r5
 8008620:	d101      	bne.n	8008626 <__sfputs_r+0x12>
 8008622:	2000      	movs	r0, #0
 8008624:	e007      	b.n	8008636 <__sfputs_r+0x22>
 8008626:	f814 1b01 	ldrb.w	r1, [r4], #1
 800862a:	463a      	mov	r2, r7
 800862c:	4630      	mov	r0, r6
 800862e:	f7ff ffda 	bl	80085e6 <__sfputc_r>
 8008632:	1c43      	adds	r3, r0, #1
 8008634:	d1f3      	bne.n	800861e <__sfputs_r+0xa>
 8008636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008638 <_vfiprintf_r>:
 8008638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800863c:	460d      	mov	r5, r1
 800863e:	b09d      	sub	sp, #116	; 0x74
 8008640:	4614      	mov	r4, r2
 8008642:	4698      	mov	r8, r3
 8008644:	4606      	mov	r6, r0
 8008646:	b118      	cbz	r0, 8008650 <_vfiprintf_r+0x18>
 8008648:	6a03      	ldr	r3, [r0, #32]
 800864a:	b90b      	cbnz	r3, 8008650 <_vfiprintf_r+0x18>
 800864c:	f7fc fd98 	bl	8005180 <__sinit>
 8008650:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008652:	07d9      	lsls	r1, r3, #31
 8008654:	d405      	bmi.n	8008662 <_vfiprintf_r+0x2a>
 8008656:	89ab      	ldrh	r3, [r5, #12]
 8008658:	059a      	lsls	r2, r3, #22
 800865a:	d402      	bmi.n	8008662 <_vfiprintf_r+0x2a>
 800865c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800865e:	f7fc fea6 	bl	80053ae <__retarget_lock_acquire_recursive>
 8008662:	89ab      	ldrh	r3, [r5, #12]
 8008664:	071b      	lsls	r3, r3, #28
 8008666:	d501      	bpl.n	800866c <_vfiprintf_r+0x34>
 8008668:	692b      	ldr	r3, [r5, #16]
 800866a:	b99b      	cbnz	r3, 8008694 <_vfiprintf_r+0x5c>
 800866c:	4629      	mov	r1, r5
 800866e:	4630      	mov	r0, r6
 8008670:	f000 f93a 	bl	80088e8 <__swsetup_r>
 8008674:	b170      	cbz	r0, 8008694 <_vfiprintf_r+0x5c>
 8008676:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008678:	07dc      	lsls	r4, r3, #31
 800867a:	d504      	bpl.n	8008686 <_vfiprintf_r+0x4e>
 800867c:	f04f 30ff 	mov.w	r0, #4294967295
 8008680:	b01d      	add	sp, #116	; 0x74
 8008682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008686:	89ab      	ldrh	r3, [r5, #12]
 8008688:	0598      	lsls	r0, r3, #22
 800868a:	d4f7      	bmi.n	800867c <_vfiprintf_r+0x44>
 800868c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800868e:	f7fc fe8f 	bl	80053b0 <__retarget_lock_release_recursive>
 8008692:	e7f3      	b.n	800867c <_vfiprintf_r+0x44>
 8008694:	2300      	movs	r3, #0
 8008696:	9309      	str	r3, [sp, #36]	; 0x24
 8008698:	2320      	movs	r3, #32
 800869a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800869e:	f8cd 800c 	str.w	r8, [sp, #12]
 80086a2:	2330      	movs	r3, #48	; 0x30
 80086a4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008858 <_vfiprintf_r+0x220>
 80086a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086ac:	f04f 0901 	mov.w	r9, #1
 80086b0:	4623      	mov	r3, r4
 80086b2:	469a      	mov	sl, r3
 80086b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086b8:	b10a      	cbz	r2, 80086be <_vfiprintf_r+0x86>
 80086ba:	2a25      	cmp	r2, #37	; 0x25
 80086bc:	d1f9      	bne.n	80086b2 <_vfiprintf_r+0x7a>
 80086be:	ebba 0b04 	subs.w	fp, sl, r4
 80086c2:	d00b      	beq.n	80086dc <_vfiprintf_r+0xa4>
 80086c4:	465b      	mov	r3, fp
 80086c6:	4622      	mov	r2, r4
 80086c8:	4629      	mov	r1, r5
 80086ca:	4630      	mov	r0, r6
 80086cc:	f7ff ffa2 	bl	8008614 <__sfputs_r>
 80086d0:	3001      	adds	r0, #1
 80086d2:	f000 80a9 	beq.w	8008828 <_vfiprintf_r+0x1f0>
 80086d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80086d8:	445a      	add	r2, fp
 80086da:	9209      	str	r2, [sp, #36]	; 0x24
 80086dc:	f89a 3000 	ldrb.w	r3, [sl]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	f000 80a1 	beq.w	8008828 <_vfiprintf_r+0x1f0>
 80086e6:	2300      	movs	r3, #0
 80086e8:	f04f 32ff 	mov.w	r2, #4294967295
 80086ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086f0:	f10a 0a01 	add.w	sl, sl, #1
 80086f4:	9304      	str	r3, [sp, #16]
 80086f6:	9307      	str	r3, [sp, #28]
 80086f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80086fc:	931a      	str	r3, [sp, #104]	; 0x68
 80086fe:	4654      	mov	r4, sl
 8008700:	2205      	movs	r2, #5
 8008702:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008706:	4854      	ldr	r0, [pc, #336]	; (8008858 <_vfiprintf_r+0x220>)
 8008708:	f7f7 fd72 	bl	80001f0 <memchr>
 800870c:	9a04      	ldr	r2, [sp, #16]
 800870e:	b9d8      	cbnz	r0, 8008748 <_vfiprintf_r+0x110>
 8008710:	06d1      	lsls	r1, r2, #27
 8008712:	bf44      	itt	mi
 8008714:	2320      	movmi	r3, #32
 8008716:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800871a:	0713      	lsls	r3, r2, #28
 800871c:	bf44      	itt	mi
 800871e:	232b      	movmi	r3, #43	; 0x2b
 8008720:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008724:	f89a 3000 	ldrb.w	r3, [sl]
 8008728:	2b2a      	cmp	r3, #42	; 0x2a
 800872a:	d015      	beq.n	8008758 <_vfiprintf_r+0x120>
 800872c:	9a07      	ldr	r2, [sp, #28]
 800872e:	4654      	mov	r4, sl
 8008730:	2000      	movs	r0, #0
 8008732:	f04f 0c0a 	mov.w	ip, #10
 8008736:	4621      	mov	r1, r4
 8008738:	f811 3b01 	ldrb.w	r3, [r1], #1
 800873c:	3b30      	subs	r3, #48	; 0x30
 800873e:	2b09      	cmp	r3, #9
 8008740:	d94d      	bls.n	80087de <_vfiprintf_r+0x1a6>
 8008742:	b1b0      	cbz	r0, 8008772 <_vfiprintf_r+0x13a>
 8008744:	9207      	str	r2, [sp, #28]
 8008746:	e014      	b.n	8008772 <_vfiprintf_r+0x13a>
 8008748:	eba0 0308 	sub.w	r3, r0, r8
 800874c:	fa09 f303 	lsl.w	r3, r9, r3
 8008750:	4313      	orrs	r3, r2
 8008752:	9304      	str	r3, [sp, #16]
 8008754:	46a2      	mov	sl, r4
 8008756:	e7d2      	b.n	80086fe <_vfiprintf_r+0xc6>
 8008758:	9b03      	ldr	r3, [sp, #12]
 800875a:	1d19      	adds	r1, r3, #4
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	9103      	str	r1, [sp, #12]
 8008760:	2b00      	cmp	r3, #0
 8008762:	bfbb      	ittet	lt
 8008764:	425b      	neglt	r3, r3
 8008766:	f042 0202 	orrlt.w	r2, r2, #2
 800876a:	9307      	strge	r3, [sp, #28]
 800876c:	9307      	strlt	r3, [sp, #28]
 800876e:	bfb8      	it	lt
 8008770:	9204      	strlt	r2, [sp, #16]
 8008772:	7823      	ldrb	r3, [r4, #0]
 8008774:	2b2e      	cmp	r3, #46	; 0x2e
 8008776:	d10c      	bne.n	8008792 <_vfiprintf_r+0x15a>
 8008778:	7863      	ldrb	r3, [r4, #1]
 800877a:	2b2a      	cmp	r3, #42	; 0x2a
 800877c:	d134      	bne.n	80087e8 <_vfiprintf_r+0x1b0>
 800877e:	9b03      	ldr	r3, [sp, #12]
 8008780:	1d1a      	adds	r2, r3, #4
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	9203      	str	r2, [sp, #12]
 8008786:	2b00      	cmp	r3, #0
 8008788:	bfb8      	it	lt
 800878a:	f04f 33ff 	movlt.w	r3, #4294967295
 800878e:	3402      	adds	r4, #2
 8008790:	9305      	str	r3, [sp, #20]
 8008792:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008868 <_vfiprintf_r+0x230>
 8008796:	7821      	ldrb	r1, [r4, #0]
 8008798:	2203      	movs	r2, #3
 800879a:	4650      	mov	r0, sl
 800879c:	f7f7 fd28 	bl	80001f0 <memchr>
 80087a0:	b138      	cbz	r0, 80087b2 <_vfiprintf_r+0x17a>
 80087a2:	9b04      	ldr	r3, [sp, #16]
 80087a4:	eba0 000a 	sub.w	r0, r0, sl
 80087a8:	2240      	movs	r2, #64	; 0x40
 80087aa:	4082      	lsls	r2, r0
 80087ac:	4313      	orrs	r3, r2
 80087ae:	3401      	adds	r4, #1
 80087b0:	9304      	str	r3, [sp, #16]
 80087b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087b6:	4829      	ldr	r0, [pc, #164]	; (800885c <_vfiprintf_r+0x224>)
 80087b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80087bc:	2206      	movs	r2, #6
 80087be:	f7f7 fd17 	bl	80001f0 <memchr>
 80087c2:	2800      	cmp	r0, #0
 80087c4:	d03f      	beq.n	8008846 <_vfiprintf_r+0x20e>
 80087c6:	4b26      	ldr	r3, [pc, #152]	; (8008860 <_vfiprintf_r+0x228>)
 80087c8:	bb1b      	cbnz	r3, 8008812 <_vfiprintf_r+0x1da>
 80087ca:	9b03      	ldr	r3, [sp, #12]
 80087cc:	3307      	adds	r3, #7
 80087ce:	f023 0307 	bic.w	r3, r3, #7
 80087d2:	3308      	adds	r3, #8
 80087d4:	9303      	str	r3, [sp, #12]
 80087d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087d8:	443b      	add	r3, r7
 80087da:	9309      	str	r3, [sp, #36]	; 0x24
 80087dc:	e768      	b.n	80086b0 <_vfiprintf_r+0x78>
 80087de:	fb0c 3202 	mla	r2, ip, r2, r3
 80087e2:	460c      	mov	r4, r1
 80087e4:	2001      	movs	r0, #1
 80087e6:	e7a6      	b.n	8008736 <_vfiprintf_r+0xfe>
 80087e8:	2300      	movs	r3, #0
 80087ea:	3401      	adds	r4, #1
 80087ec:	9305      	str	r3, [sp, #20]
 80087ee:	4619      	mov	r1, r3
 80087f0:	f04f 0c0a 	mov.w	ip, #10
 80087f4:	4620      	mov	r0, r4
 80087f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087fa:	3a30      	subs	r2, #48	; 0x30
 80087fc:	2a09      	cmp	r2, #9
 80087fe:	d903      	bls.n	8008808 <_vfiprintf_r+0x1d0>
 8008800:	2b00      	cmp	r3, #0
 8008802:	d0c6      	beq.n	8008792 <_vfiprintf_r+0x15a>
 8008804:	9105      	str	r1, [sp, #20]
 8008806:	e7c4      	b.n	8008792 <_vfiprintf_r+0x15a>
 8008808:	fb0c 2101 	mla	r1, ip, r1, r2
 800880c:	4604      	mov	r4, r0
 800880e:	2301      	movs	r3, #1
 8008810:	e7f0      	b.n	80087f4 <_vfiprintf_r+0x1bc>
 8008812:	ab03      	add	r3, sp, #12
 8008814:	9300      	str	r3, [sp, #0]
 8008816:	462a      	mov	r2, r5
 8008818:	4b12      	ldr	r3, [pc, #72]	; (8008864 <_vfiprintf_r+0x22c>)
 800881a:	a904      	add	r1, sp, #16
 800881c:	4630      	mov	r0, r6
 800881e:	f7fb fe4d 	bl	80044bc <_printf_float>
 8008822:	4607      	mov	r7, r0
 8008824:	1c78      	adds	r0, r7, #1
 8008826:	d1d6      	bne.n	80087d6 <_vfiprintf_r+0x19e>
 8008828:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800882a:	07d9      	lsls	r1, r3, #31
 800882c:	d405      	bmi.n	800883a <_vfiprintf_r+0x202>
 800882e:	89ab      	ldrh	r3, [r5, #12]
 8008830:	059a      	lsls	r2, r3, #22
 8008832:	d402      	bmi.n	800883a <_vfiprintf_r+0x202>
 8008834:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008836:	f7fc fdbb 	bl	80053b0 <__retarget_lock_release_recursive>
 800883a:	89ab      	ldrh	r3, [r5, #12]
 800883c:	065b      	lsls	r3, r3, #25
 800883e:	f53f af1d 	bmi.w	800867c <_vfiprintf_r+0x44>
 8008842:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008844:	e71c      	b.n	8008680 <_vfiprintf_r+0x48>
 8008846:	ab03      	add	r3, sp, #12
 8008848:	9300      	str	r3, [sp, #0]
 800884a:	462a      	mov	r2, r5
 800884c:	4b05      	ldr	r3, [pc, #20]	; (8008864 <_vfiprintf_r+0x22c>)
 800884e:	a904      	add	r1, sp, #16
 8008850:	4630      	mov	r0, r6
 8008852:	f7fc f8d7 	bl	8004a04 <_printf_i>
 8008856:	e7e4      	b.n	8008822 <_vfiprintf_r+0x1ea>
 8008858:	08008ec9 	.word	0x08008ec9
 800885c:	08008ed3 	.word	0x08008ed3
 8008860:	080044bd 	.word	0x080044bd
 8008864:	08008615 	.word	0x08008615
 8008868:	08008ecf 	.word	0x08008ecf

0800886c <__swbuf_r>:
 800886c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800886e:	460e      	mov	r6, r1
 8008870:	4614      	mov	r4, r2
 8008872:	4605      	mov	r5, r0
 8008874:	b118      	cbz	r0, 800887e <__swbuf_r+0x12>
 8008876:	6a03      	ldr	r3, [r0, #32]
 8008878:	b90b      	cbnz	r3, 800887e <__swbuf_r+0x12>
 800887a:	f7fc fc81 	bl	8005180 <__sinit>
 800887e:	69a3      	ldr	r3, [r4, #24]
 8008880:	60a3      	str	r3, [r4, #8]
 8008882:	89a3      	ldrh	r3, [r4, #12]
 8008884:	071a      	lsls	r2, r3, #28
 8008886:	d525      	bpl.n	80088d4 <__swbuf_r+0x68>
 8008888:	6923      	ldr	r3, [r4, #16]
 800888a:	b31b      	cbz	r3, 80088d4 <__swbuf_r+0x68>
 800888c:	6823      	ldr	r3, [r4, #0]
 800888e:	6922      	ldr	r2, [r4, #16]
 8008890:	1a98      	subs	r0, r3, r2
 8008892:	6963      	ldr	r3, [r4, #20]
 8008894:	b2f6      	uxtb	r6, r6
 8008896:	4283      	cmp	r3, r0
 8008898:	4637      	mov	r7, r6
 800889a:	dc04      	bgt.n	80088a6 <__swbuf_r+0x3a>
 800889c:	4621      	mov	r1, r4
 800889e:	4628      	mov	r0, r5
 80088a0:	f7ff fa2a 	bl	8007cf8 <_fflush_r>
 80088a4:	b9e0      	cbnz	r0, 80088e0 <__swbuf_r+0x74>
 80088a6:	68a3      	ldr	r3, [r4, #8]
 80088a8:	3b01      	subs	r3, #1
 80088aa:	60a3      	str	r3, [r4, #8]
 80088ac:	6823      	ldr	r3, [r4, #0]
 80088ae:	1c5a      	adds	r2, r3, #1
 80088b0:	6022      	str	r2, [r4, #0]
 80088b2:	701e      	strb	r6, [r3, #0]
 80088b4:	6962      	ldr	r2, [r4, #20]
 80088b6:	1c43      	adds	r3, r0, #1
 80088b8:	429a      	cmp	r2, r3
 80088ba:	d004      	beq.n	80088c6 <__swbuf_r+0x5a>
 80088bc:	89a3      	ldrh	r3, [r4, #12]
 80088be:	07db      	lsls	r3, r3, #31
 80088c0:	d506      	bpl.n	80088d0 <__swbuf_r+0x64>
 80088c2:	2e0a      	cmp	r6, #10
 80088c4:	d104      	bne.n	80088d0 <__swbuf_r+0x64>
 80088c6:	4621      	mov	r1, r4
 80088c8:	4628      	mov	r0, r5
 80088ca:	f7ff fa15 	bl	8007cf8 <_fflush_r>
 80088ce:	b938      	cbnz	r0, 80088e0 <__swbuf_r+0x74>
 80088d0:	4638      	mov	r0, r7
 80088d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088d4:	4621      	mov	r1, r4
 80088d6:	4628      	mov	r0, r5
 80088d8:	f000 f806 	bl	80088e8 <__swsetup_r>
 80088dc:	2800      	cmp	r0, #0
 80088de:	d0d5      	beq.n	800888c <__swbuf_r+0x20>
 80088e0:	f04f 37ff 	mov.w	r7, #4294967295
 80088e4:	e7f4      	b.n	80088d0 <__swbuf_r+0x64>
	...

080088e8 <__swsetup_r>:
 80088e8:	b538      	push	{r3, r4, r5, lr}
 80088ea:	4b2a      	ldr	r3, [pc, #168]	; (8008994 <__swsetup_r+0xac>)
 80088ec:	4605      	mov	r5, r0
 80088ee:	6818      	ldr	r0, [r3, #0]
 80088f0:	460c      	mov	r4, r1
 80088f2:	b118      	cbz	r0, 80088fc <__swsetup_r+0x14>
 80088f4:	6a03      	ldr	r3, [r0, #32]
 80088f6:	b90b      	cbnz	r3, 80088fc <__swsetup_r+0x14>
 80088f8:	f7fc fc42 	bl	8005180 <__sinit>
 80088fc:	89a3      	ldrh	r3, [r4, #12]
 80088fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008902:	0718      	lsls	r0, r3, #28
 8008904:	d422      	bmi.n	800894c <__swsetup_r+0x64>
 8008906:	06d9      	lsls	r1, r3, #27
 8008908:	d407      	bmi.n	800891a <__swsetup_r+0x32>
 800890a:	2309      	movs	r3, #9
 800890c:	602b      	str	r3, [r5, #0]
 800890e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008912:	81a3      	strh	r3, [r4, #12]
 8008914:	f04f 30ff 	mov.w	r0, #4294967295
 8008918:	e034      	b.n	8008984 <__swsetup_r+0x9c>
 800891a:	0758      	lsls	r0, r3, #29
 800891c:	d512      	bpl.n	8008944 <__swsetup_r+0x5c>
 800891e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008920:	b141      	cbz	r1, 8008934 <__swsetup_r+0x4c>
 8008922:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008926:	4299      	cmp	r1, r3
 8008928:	d002      	beq.n	8008930 <__swsetup_r+0x48>
 800892a:	4628      	mov	r0, r5
 800892c:	f7fd fbc2 	bl	80060b4 <_free_r>
 8008930:	2300      	movs	r3, #0
 8008932:	6363      	str	r3, [r4, #52]	; 0x34
 8008934:	89a3      	ldrh	r3, [r4, #12]
 8008936:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800893a:	81a3      	strh	r3, [r4, #12]
 800893c:	2300      	movs	r3, #0
 800893e:	6063      	str	r3, [r4, #4]
 8008940:	6923      	ldr	r3, [r4, #16]
 8008942:	6023      	str	r3, [r4, #0]
 8008944:	89a3      	ldrh	r3, [r4, #12]
 8008946:	f043 0308 	orr.w	r3, r3, #8
 800894a:	81a3      	strh	r3, [r4, #12]
 800894c:	6923      	ldr	r3, [r4, #16]
 800894e:	b94b      	cbnz	r3, 8008964 <__swsetup_r+0x7c>
 8008950:	89a3      	ldrh	r3, [r4, #12]
 8008952:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008956:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800895a:	d003      	beq.n	8008964 <__swsetup_r+0x7c>
 800895c:	4621      	mov	r1, r4
 800895e:	4628      	mov	r0, r5
 8008960:	f000 f884 	bl	8008a6c <__smakebuf_r>
 8008964:	89a0      	ldrh	r0, [r4, #12]
 8008966:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800896a:	f010 0301 	ands.w	r3, r0, #1
 800896e:	d00a      	beq.n	8008986 <__swsetup_r+0x9e>
 8008970:	2300      	movs	r3, #0
 8008972:	60a3      	str	r3, [r4, #8]
 8008974:	6963      	ldr	r3, [r4, #20]
 8008976:	425b      	negs	r3, r3
 8008978:	61a3      	str	r3, [r4, #24]
 800897a:	6923      	ldr	r3, [r4, #16]
 800897c:	b943      	cbnz	r3, 8008990 <__swsetup_r+0xa8>
 800897e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008982:	d1c4      	bne.n	800890e <__swsetup_r+0x26>
 8008984:	bd38      	pop	{r3, r4, r5, pc}
 8008986:	0781      	lsls	r1, r0, #30
 8008988:	bf58      	it	pl
 800898a:	6963      	ldrpl	r3, [r4, #20]
 800898c:	60a3      	str	r3, [r4, #8]
 800898e:	e7f4      	b.n	800897a <__swsetup_r+0x92>
 8008990:	2000      	movs	r0, #0
 8008992:	e7f7      	b.n	8008984 <__swsetup_r+0x9c>
 8008994:	20000064 	.word	0x20000064

08008998 <_raise_r>:
 8008998:	291f      	cmp	r1, #31
 800899a:	b538      	push	{r3, r4, r5, lr}
 800899c:	4604      	mov	r4, r0
 800899e:	460d      	mov	r5, r1
 80089a0:	d904      	bls.n	80089ac <_raise_r+0x14>
 80089a2:	2316      	movs	r3, #22
 80089a4:	6003      	str	r3, [r0, #0]
 80089a6:	f04f 30ff 	mov.w	r0, #4294967295
 80089aa:	bd38      	pop	{r3, r4, r5, pc}
 80089ac:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80089ae:	b112      	cbz	r2, 80089b6 <_raise_r+0x1e>
 80089b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80089b4:	b94b      	cbnz	r3, 80089ca <_raise_r+0x32>
 80089b6:	4620      	mov	r0, r4
 80089b8:	f000 f830 	bl	8008a1c <_getpid_r>
 80089bc:	462a      	mov	r2, r5
 80089be:	4601      	mov	r1, r0
 80089c0:	4620      	mov	r0, r4
 80089c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089c6:	f000 b817 	b.w	80089f8 <_kill_r>
 80089ca:	2b01      	cmp	r3, #1
 80089cc:	d00a      	beq.n	80089e4 <_raise_r+0x4c>
 80089ce:	1c59      	adds	r1, r3, #1
 80089d0:	d103      	bne.n	80089da <_raise_r+0x42>
 80089d2:	2316      	movs	r3, #22
 80089d4:	6003      	str	r3, [r0, #0]
 80089d6:	2001      	movs	r0, #1
 80089d8:	e7e7      	b.n	80089aa <_raise_r+0x12>
 80089da:	2400      	movs	r4, #0
 80089dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80089e0:	4628      	mov	r0, r5
 80089e2:	4798      	blx	r3
 80089e4:	2000      	movs	r0, #0
 80089e6:	e7e0      	b.n	80089aa <_raise_r+0x12>

080089e8 <raise>:
 80089e8:	4b02      	ldr	r3, [pc, #8]	; (80089f4 <raise+0xc>)
 80089ea:	4601      	mov	r1, r0
 80089ec:	6818      	ldr	r0, [r3, #0]
 80089ee:	f7ff bfd3 	b.w	8008998 <_raise_r>
 80089f2:	bf00      	nop
 80089f4:	20000064 	.word	0x20000064

080089f8 <_kill_r>:
 80089f8:	b538      	push	{r3, r4, r5, lr}
 80089fa:	4d07      	ldr	r5, [pc, #28]	; (8008a18 <_kill_r+0x20>)
 80089fc:	2300      	movs	r3, #0
 80089fe:	4604      	mov	r4, r0
 8008a00:	4608      	mov	r0, r1
 8008a02:	4611      	mov	r1, r2
 8008a04:	602b      	str	r3, [r5, #0]
 8008a06:	f7f8 fee5 	bl	80017d4 <_kill>
 8008a0a:	1c43      	adds	r3, r0, #1
 8008a0c:	d102      	bne.n	8008a14 <_kill_r+0x1c>
 8008a0e:	682b      	ldr	r3, [r5, #0]
 8008a10:	b103      	cbz	r3, 8008a14 <_kill_r+0x1c>
 8008a12:	6023      	str	r3, [r4, #0]
 8008a14:	bd38      	pop	{r3, r4, r5, pc}
 8008a16:	bf00      	nop
 8008a18:	2000040c 	.word	0x2000040c

08008a1c <_getpid_r>:
 8008a1c:	f7f8 bed2 	b.w	80017c4 <_getpid>

08008a20 <__swhatbuf_r>:
 8008a20:	b570      	push	{r4, r5, r6, lr}
 8008a22:	460c      	mov	r4, r1
 8008a24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a28:	2900      	cmp	r1, #0
 8008a2a:	b096      	sub	sp, #88	; 0x58
 8008a2c:	4615      	mov	r5, r2
 8008a2e:	461e      	mov	r6, r3
 8008a30:	da0d      	bge.n	8008a4e <__swhatbuf_r+0x2e>
 8008a32:	89a3      	ldrh	r3, [r4, #12]
 8008a34:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008a38:	f04f 0100 	mov.w	r1, #0
 8008a3c:	bf0c      	ite	eq
 8008a3e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008a42:	2340      	movne	r3, #64	; 0x40
 8008a44:	2000      	movs	r0, #0
 8008a46:	6031      	str	r1, [r6, #0]
 8008a48:	602b      	str	r3, [r5, #0]
 8008a4a:	b016      	add	sp, #88	; 0x58
 8008a4c:	bd70      	pop	{r4, r5, r6, pc}
 8008a4e:	466a      	mov	r2, sp
 8008a50:	f000 f848 	bl	8008ae4 <_fstat_r>
 8008a54:	2800      	cmp	r0, #0
 8008a56:	dbec      	blt.n	8008a32 <__swhatbuf_r+0x12>
 8008a58:	9901      	ldr	r1, [sp, #4]
 8008a5a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008a5e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008a62:	4259      	negs	r1, r3
 8008a64:	4159      	adcs	r1, r3
 8008a66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008a6a:	e7eb      	b.n	8008a44 <__swhatbuf_r+0x24>

08008a6c <__smakebuf_r>:
 8008a6c:	898b      	ldrh	r3, [r1, #12]
 8008a6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008a70:	079d      	lsls	r5, r3, #30
 8008a72:	4606      	mov	r6, r0
 8008a74:	460c      	mov	r4, r1
 8008a76:	d507      	bpl.n	8008a88 <__smakebuf_r+0x1c>
 8008a78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008a7c:	6023      	str	r3, [r4, #0]
 8008a7e:	6123      	str	r3, [r4, #16]
 8008a80:	2301      	movs	r3, #1
 8008a82:	6163      	str	r3, [r4, #20]
 8008a84:	b002      	add	sp, #8
 8008a86:	bd70      	pop	{r4, r5, r6, pc}
 8008a88:	ab01      	add	r3, sp, #4
 8008a8a:	466a      	mov	r2, sp
 8008a8c:	f7ff ffc8 	bl	8008a20 <__swhatbuf_r>
 8008a90:	9900      	ldr	r1, [sp, #0]
 8008a92:	4605      	mov	r5, r0
 8008a94:	4630      	mov	r0, r6
 8008a96:	f7fd fb81 	bl	800619c <_malloc_r>
 8008a9a:	b948      	cbnz	r0, 8008ab0 <__smakebuf_r+0x44>
 8008a9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008aa0:	059a      	lsls	r2, r3, #22
 8008aa2:	d4ef      	bmi.n	8008a84 <__smakebuf_r+0x18>
 8008aa4:	f023 0303 	bic.w	r3, r3, #3
 8008aa8:	f043 0302 	orr.w	r3, r3, #2
 8008aac:	81a3      	strh	r3, [r4, #12]
 8008aae:	e7e3      	b.n	8008a78 <__smakebuf_r+0xc>
 8008ab0:	89a3      	ldrh	r3, [r4, #12]
 8008ab2:	6020      	str	r0, [r4, #0]
 8008ab4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ab8:	81a3      	strh	r3, [r4, #12]
 8008aba:	9b00      	ldr	r3, [sp, #0]
 8008abc:	6163      	str	r3, [r4, #20]
 8008abe:	9b01      	ldr	r3, [sp, #4]
 8008ac0:	6120      	str	r0, [r4, #16]
 8008ac2:	b15b      	cbz	r3, 8008adc <__smakebuf_r+0x70>
 8008ac4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ac8:	4630      	mov	r0, r6
 8008aca:	f000 f81d 	bl	8008b08 <_isatty_r>
 8008ace:	b128      	cbz	r0, 8008adc <__smakebuf_r+0x70>
 8008ad0:	89a3      	ldrh	r3, [r4, #12]
 8008ad2:	f023 0303 	bic.w	r3, r3, #3
 8008ad6:	f043 0301 	orr.w	r3, r3, #1
 8008ada:	81a3      	strh	r3, [r4, #12]
 8008adc:	89a3      	ldrh	r3, [r4, #12]
 8008ade:	431d      	orrs	r5, r3
 8008ae0:	81a5      	strh	r5, [r4, #12]
 8008ae2:	e7cf      	b.n	8008a84 <__smakebuf_r+0x18>

08008ae4 <_fstat_r>:
 8008ae4:	b538      	push	{r3, r4, r5, lr}
 8008ae6:	4d07      	ldr	r5, [pc, #28]	; (8008b04 <_fstat_r+0x20>)
 8008ae8:	2300      	movs	r3, #0
 8008aea:	4604      	mov	r4, r0
 8008aec:	4608      	mov	r0, r1
 8008aee:	4611      	mov	r1, r2
 8008af0:	602b      	str	r3, [r5, #0]
 8008af2:	f7f8 feb2 	bl	800185a <_fstat>
 8008af6:	1c43      	adds	r3, r0, #1
 8008af8:	d102      	bne.n	8008b00 <_fstat_r+0x1c>
 8008afa:	682b      	ldr	r3, [r5, #0]
 8008afc:	b103      	cbz	r3, 8008b00 <_fstat_r+0x1c>
 8008afe:	6023      	str	r3, [r4, #0]
 8008b00:	bd38      	pop	{r3, r4, r5, pc}
 8008b02:	bf00      	nop
 8008b04:	2000040c 	.word	0x2000040c

08008b08 <_isatty_r>:
 8008b08:	b538      	push	{r3, r4, r5, lr}
 8008b0a:	4d06      	ldr	r5, [pc, #24]	; (8008b24 <_isatty_r+0x1c>)
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	4604      	mov	r4, r0
 8008b10:	4608      	mov	r0, r1
 8008b12:	602b      	str	r3, [r5, #0]
 8008b14:	f7f8 feb1 	bl	800187a <_isatty>
 8008b18:	1c43      	adds	r3, r0, #1
 8008b1a:	d102      	bne.n	8008b22 <_isatty_r+0x1a>
 8008b1c:	682b      	ldr	r3, [r5, #0]
 8008b1e:	b103      	cbz	r3, 8008b22 <_isatty_r+0x1a>
 8008b20:	6023      	str	r3, [r4, #0]
 8008b22:	bd38      	pop	{r3, r4, r5, pc}
 8008b24:	2000040c 	.word	0x2000040c

08008b28 <_init>:
 8008b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b2a:	bf00      	nop
 8008b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b2e:	bc08      	pop	{r3}
 8008b30:	469e      	mov	lr, r3
 8008b32:	4770      	bx	lr

08008b34 <_fini>:
 8008b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b36:	bf00      	nop
 8008b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b3a:	bc08      	pop	{r3}
 8008b3c:	469e      	mov	lr, r3
 8008b3e:	4770      	bx	lr
