<profile>

<section name = "Vitis HLS Report for 'proc_2_2'" level="0">
<item name = "Date">Sat Oct 23 11:02:40 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">13.33 ns, 6.507 ns, 3.60 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">12, 12, 0.160 us, 0.160 us, 12, 12, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_93_1">10, 10, 2, 1, 1, 10, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 71, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 75, -</column>
<column name="Register">-, -, 11, -, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="B_V_din">+, 0, 0, 39, 32, 32</column>
<column name="i_1_fu_70_p2">+, 0, 0, 13, 4, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln93_fu_76_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="B_V_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">13, 3, 1, 3</column>
<column name="data_channel1_blk_n">9, 2, 1, 2</column>
<column name="data_channel2_blk_n">9, 2, 1, 2</column>
<column name="i_reg_59">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_reg_59">4, 0, 4, 0</column>
<column name="icmp_ln93_reg_94">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, proc_2_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, proc_2_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, proc_2_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, proc_2_2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, proc_2_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, proc_2_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, proc_2_2, return value</column>
<column name="B_V_din">out, 32, ap_fifo, B_V, pointer</column>
<column name="B_V_full_n">in, 1, ap_fifo, B_V, pointer</column>
<column name="B_V_write">out, 1, ap_fifo, B_V, pointer</column>
<column name="data_channel1_dout">in, 32, ap_fifo, data_channel1, pointer</column>
<column name="data_channel1_empty_n">in, 1, ap_fifo, data_channel1, pointer</column>
<column name="data_channel1_read">out, 1, ap_fifo, data_channel1, pointer</column>
<column name="data_channel2_dout">in, 32, ap_fifo, data_channel2, pointer</column>
<column name="data_channel2_empty_n">in, 1, ap_fifo, data_channel2, pointer</column>
<column name="data_channel2_read">out, 1, ap_fifo, data_channel2, pointer</column>
</table>
</item>
</section>
</profile>
