Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Nov 24 22:57:47 2019
| Host         : rew-desktop running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: JD[8] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_seven_seg_ctrl/mfp_ahb_sevensegtimer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1285 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8726 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.647     -211.904                     89                20643        0.051        0.000                      0                20643        3.000        0.000                       0                  8734  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
CLK100MHZ                  {0.000 5.000}      10.000          100.000         
  clk_31_5MHz_clk_wiz_0    {0.000 15.897}     31.795          31.452          
  clk_50MHz_clk_wiz_0      {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0       {0.000 5.000}      10.000          100.000         
clk_virt                   {0.000 10.000}     20.000          50.000          
sys_clk_pin                {0.000 5.000}      10.000          100.000         
  clk_31_5MHz_clk_wiz_0_1  {0.000 15.897}     31.795          31.452          
  clk_50MHz_clk_wiz_0_1    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1     {0.000 5.000}      10.000          100.000         
tck                        {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_31_5MHz_clk_wiz_0         21.565        0.000                      0                 1599        0.196        0.000                      0                 1599       15.397        0.000                       0                   187  
  clk_50MHz_clk_wiz_0            0.145        0.000                      0                18782        0.134        0.000                      0                18782        8.750        0.000                       0                  8543  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_31_5MHz_clk_wiz_0_1       21.568        0.000                      0                 1599        0.196        0.000                      0                 1599       15.397        0.000                       0                   187  
  clk_50MHz_clk_wiz_0_1          0.147        0.000                      0                18782        0.134        0.000                      0                18782        8.750        0.000                       0                  8543  
  clkfbout_clk_wiz_0_1                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50MHz_clk_wiz_0      clk_31_5MHz_clk_wiz_0         -2.647     -211.904                     89                   89        0.096        0.000                      0                   89  
clk_31_5MHz_clk_wiz_0_1  clk_31_5MHz_clk_wiz_0         21.565        0.000                      0                 1599        0.105        0.000                      0                 1599  
clk_50MHz_clk_wiz_0_1    clk_31_5MHz_clk_wiz_0         -2.647     -211.904                     89                   89        0.096        0.000                      0                   89  
clk_50MHz_clk_wiz_0_1    clk_50MHz_clk_wiz_0            0.145        0.000                      0                18782        0.051        0.000                      0                18782  
clk_31_5MHz_clk_wiz_0    clk_31_5MHz_clk_wiz_0_1       21.565        0.000                      0                 1599        0.105        0.000                      0                 1599  
clk_50MHz_clk_wiz_0      clk_31_5MHz_clk_wiz_0_1       -2.644     -211.640                     89                   89        0.099        0.000                      0                   89  
clk_50MHz_clk_wiz_0_1    clk_31_5MHz_clk_wiz_0_1       -2.644     -211.640                     89                   89        0.099        0.000                      0                   89  
clk_50MHz_clk_wiz_0      clk_50MHz_clk_wiz_0_1          0.145        0.000                      0                18782        0.051        0.000                      0                18782  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      clk_50MHz_clk_wiz_0    clk_50MHz_clk_wiz_0         11.065        0.000                      0                  243        1.109        0.000                      0                  243  
**async_default**      clk_50MHz_clk_wiz_0_1  clk_50MHz_clk_wiz_0         11.065        0.000                      0                  243        1.026        0.000                      0                  243  
**async_default**      clk_50MHz_clk_wiz_0    clk_50MHz_clk_wiz_0_1       11.065        0.000                      0                  243        1.026        0.000                      0                  243  
**async_default**      clk_50MHz_clk_wiz_0_1  clk_50MHz_clk_wiz_0_1       11.067        0.000                      0                  243        1.109        0.000                      0                  243  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5MHz_clk_wiz_0
  To Clock:  clk_31_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.565ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.967ns  (logic 1.244ns (10.395%)  route 10.723ns (89.605%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          2.698     4.588    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    SLICE_X67Y12         LUT5 (Prop_lut5_I0_O)        0.328     4.916 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           3.052     7.967    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra_15_sn_1
    SLICE_X12Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.091 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=2, routed)           1.633     9.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra_13_sn_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.848 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_340/O
                         net (fo=1, routed)           1.383    11.230    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_192
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.795    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.795    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                 21.565    

Slack (MET) :             21.730ns  (required time - arrival time)
  Source:                 cam_vga/dtg/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 0.456ns (4.919%)  route 8.814ns (95.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 30.389 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y10         FDRE                                         r  cam_vga/dtg/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  cam_vga/dtg/pix_num_reg[15]/Q
                         net (fo=52, routed)          8.814     8.535    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y21         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.615    30.389    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    30.870    
                         clock uncertainty           -0.090    30.779    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    30.264    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.264    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 21.730    

Slack (MET) :             21.913ns  (required time - arrival time)
  Source:                 cam_vga/dtg/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 0.456ns (5.017%)  route 8.632ns (94.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 30.390 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y10         FDRE                                         r  cam_vga/dtg/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  cam_vga/dtg/pix_num_reg[15]/Q
                         net (fo=52, routed)          8.632     8.353    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.616    30.390    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    30.871    
                         clock uncertainty           -0.090    30.780    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    30.265    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.265    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                 21.913    

Slack (MET) :             22.051ns  (required time - arrival time)
  Source:                 cam_vga/dtg/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 0.456ns (5.122%)  route 8.446ns (94.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 30.335 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y10         FDRE                                         r  cam_vga/dtg/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  cam_vga/dtg/pix_num_reg[15]/Q
                         net (fo=52, routed)          8.446     8.166    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y11         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.561    30.335    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.487    30.822    
                         clock uncertainty           -0.090    30.732    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    30.217    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.217    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                 22.051    

Slack (MET) :             22.134ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.783ns  (logic 1.244ns (10.557%)  route 10.539ns (89.443%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 33.233 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          2.698     4.588    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    SLICE_X67Y12         LUT5 (Prop_lut5_I0_O)        0.328     4.916 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           3.194     8.109    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1
    SLICE_X12Y5          LUT3 (Prop_lut3_I1_O)        0.124     8.233 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.970     9.203    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[74]
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.327 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_352/O
                         net (fo=1, routed)           1.719    11.047    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_198
    RAMB18_X0Y10         RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          2.128    33.233    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.714    
                         clock uncertainty           -0.090    33.623    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    33.180    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         33.180    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                 22.134    

Slack (MET) :             22.165ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.023ns  (logic 0.996ns (8.284%)  route 11.027ns (91.716%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 33.504 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.097     8.986    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.328     9.314 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_132/O
                         net (fo=1, routed)           1.972    11.286    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_86
    RAMB36_X0Y12         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          2.399    33.504    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    33.984    
                         clock uncertainty           -0.090    33.894    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    33.451    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         33.451    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                 22.165    

Slack (MET) :             22.201ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.330ns  (logic 1.244ns (10.979%)  route 10.086ns (89.021%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          2.698     4.588    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    SLICE_X67Y12         LUT5 (Prop_lut5_I0_O)        0.328     4.916 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           3.052     7.967    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra_15_sn_1
    SLICE_X12Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.091 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=2, routed)           1.127     9.218    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.342 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_338/O
                         net (fo=1, routed)           1.252    10.594    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_191
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.795    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.795    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                 22.201    

Slack (MET) :             22.220ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.964ns  (logic 0.635ns (5.792%)  route 10.329ns (94.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.218 r  cam_vga/test_gen/addr_reg[4]/Q
                         net (fo=3, routed)           2.104     1.887    cam_vga/test_gen/addr_reg[4]
    SLICE_X70Y7          LUT3 (Prop_lut3_I0_O)        0.117     2.004 r  cam_vga/test_gen/bram_i_17/O
                         net (fo=39, routed)          8.225    10.228    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.790    32.448    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.448    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                 22.220    

Slack (MET) :             22.220ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.964ns  (logic 0.635ns (5.792%)  route 10.329ns (94.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.218 r  cam_vga/test_gen/addr_reg[4]/Q
                         net (fo=3, routed)           2.104     1.887    cam_vga/test_gen/addr_reg[4]
    SLICE_X70Y7          LUT3 (Prop_lut3_I0_O)        0.117     2.004 r  cam_vga/test_gen/bram_i_17/O
                         net (fo=39, routed)          8.225    10.228    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.790    32.448    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.448    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                 22.220    

Slack (MET) :             22.255ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 0.642ns (5.756%)  route 10.511ns (94.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.218 r  cam_vga/test_gen/addr_reg[5]/Q
                         net (fo=3, routed)           2.446     2.228    cam_vga/test_gen/addr_reg[5]
    SLICE_X70Y8          LUT3 (Prop_lut3_I0_O)        0.124     2.352 r  cam_vga/test_gen/bram_i_16/O
                         net (fo=39, routed)          8.065    10.417    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    32.672    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.672    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                 22.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.848%)  route 0.316ns (69.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y9          FDRE                                         r  cam_vga/dtg/pix_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[8]/Q
                         net (fo=40, routed)          0.316    -0.074    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.269    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.639    -0.525    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X18Y9          FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.133    -0.251    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X18Y9          FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.915    -0.758    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X18Y9          FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X18Y9          FDRE (Hold_fdre_C_D)         0.070    -0.455    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/test_gen/col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.831%)  route 0.130ns (41.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/test_gen/clk_31_5MHz
    SLICE_X71Y9          FDRE                                         r  cam_vga/test_gen/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/test_gen/col_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.260    cam_vga/test_gen/col_reg__0[1]
    SLICE_X69Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.215 r  cam_vga/test_gen/col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    cam_vga/test_gen/p_0_in[5]
    SLICE_X69Y8          FDRE                                         r  cam_vga/test_gen/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X69Y8          FDRE                                         r  cam_vga/test_gen/col_reg[5]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X69Y8          FDRE (Hold_fdre_C_D)         0.091    -0.424    cam_vga/test_gen/col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.687%)  route 0.334ns (70.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          0.334    -0.056    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.269    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.311%)  route 0.357ns (71.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y9          FDRE                                         r  cam_vga/dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.357    -0.033    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.970    -0.703    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.431    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.248    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.140%)  route 0.133ns (44.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.630    -0.534    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y13         FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=37, routed)          0.133    -0.236    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X68Y14         FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.905    -0.768    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y14         FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X68Y14         FDRE (Hold_fdre_C_D)         0.066    -0.453    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/test_gen/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.632    -0.532    cam_vga/test_gen/clk_31_5MHz
    SLICE_X69Y11         FDRE                                         r  cam_vga/test_gen/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  cam_vga/test_gen/row_reg[0]/Q
                         net (fo=9, routed)           0.085    -0.319    cam_vga/test_gen/row_reg_n_0_[0]
    SLICE_X69Y11         LUT6 (Prop_lut6_I2_O)        0.099    -0.220 r  cam_vga/test_gen/row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    cam_vga/test_gen/p_0_in__0[5]
    SLICE_X69Y11         FDRE                                         r  cam_vga/test_gen/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X69Y11         FDRE                                         r  cam_vga/test_gen/row_reg[5]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X69Y11         FDRE (Hold_fdre_C_D)         0.092    -0.440    cam_vga/test_gen/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.610%)  route 0.352ns (71.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y9          FDRE                                         r  cam_vga/dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.352    -0.038    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.269    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.604%)  route 0.352ns (71.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[7]/Q
                         net (fo=40, routed)          0.352    -0.038    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.269    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.528%)  route 0.353ns (71.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[5]/Q
                         net (fo=40, routed)          0.353    -0.036    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.269    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5MHz_clk_wiz_0
Waveform(ns):       { 0.000 15.897 }
Period(ns):         31.795
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.795      28.903     RAMB36_X3Y12     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.795      28.903     RAMB36_X3Y12     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.795      28.903     RAMB36_X2Y1      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.795      28.903     RAMB36_X2Y1      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.795      28.903     RAMB36_X1Y15     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.795      28.903     RAMB36_X1Y15     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.795      28.903     RAMB36_X2Y2      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.795      28.903     RAMB36_X2Y2      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.795      28.903     RAMB36_X1Y5      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.795      28.903     RAMB36_X1Y5      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       31.795      181.565    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y9      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y9      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y9      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X40Y9      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.897      15.397     SLICE_X72Y15     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_251_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y9      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y6      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y6      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.897      15.397     SLICE_X72Y27     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_224_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.897      15.397     SLICE_X72Y27     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_224_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X40Y9      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.897      15.397     SLICE_X72Y15     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_251_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y6      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y6      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X64Y11     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.897      15.397     SLICE_X72Y27     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_224_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.897      15.397     SLICE_X72Y27     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_233_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X68Y11     cam_vga/dtg/horiz_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X65Y7      cam_vga/dtg/pix_num_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X65Y9      cam_vga/dtg/pix_num_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.254ns  (logic 4.396ns (22.832%)  route 14.858ns (77.168%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=3 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 f  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.313    13.149    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/biu_dreqsdone
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/q[0]_i_2__178/O
                         net (fo=30, routed)          0.691    13.964    mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q_reg[0]_29
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.088 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q[1]_i_6__15/O
                         net (fo=1, routed)           0.572    14.661    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_11
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.117    14.778 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[1]_i_4__26/O
                         net (fo=6, routed)           1.092    15.870    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q_reg[0]_1
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.348    16.218 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176/O
                         net (fo=5, routed)           1.047    17.265    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.124    17.389 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.132    18.521    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_0[0]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_50MHz
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.666    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                         -18.521    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.230ns  (logic 4.396ns (22.860%)  route 14.834ns (77.140%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=3 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 f  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.313    13.149    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/biu_dreqsdone
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/q[0]_i_2__178/O
                         net (fo=30, routed)          0.691    13.964    mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q_reg[0]_29
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.088 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q[1]_i_6__15/O
                         net (fo=1, routed)           0.572    14.661    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_11
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.117    14.778 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[1]_i_4__26/O
                         net (fo=6, routed)           1.092    15.870    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q_reg[0]_1
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.348    16.218 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176/O
                         net (fo=5, routed)           1.047    17.265    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.124    17.389 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.109    18.497    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_0[0]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_50MHz
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.666    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                         -18.497    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.059ns  (logic 4.535ns (23.795%)  route 14.524ns (76.205%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.814    17.498    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.622 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.704    18.326    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg_0[0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_50MHz
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -18.326    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.059ns  (logic 4.535ns (23.795%)  route 14.524ns (76.205%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.814    17.498    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.622 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.704    18.326    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg_0[0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_50MHz
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -18.326    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 4.520ns (23.853%)  route 14.429ns (76.147%))
  Logic Levels:           27  (LUT2=5 LUT3=2 LUT4=3 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 f  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.313    13.149    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/biu_dreqsdone
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/q[0]_i_2__178/O
                         net (fo=30, routed)          0.691    13.964    mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q_reg[0]_29
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.088 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q[1]_i_6__15/O
                         net (fo=1, routed)           0.572    14.661    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_11
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.117    14.778 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[1]_i_4__26/O
                         net (fo=6, routed)           0.441    15.219    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_2
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.348    15.567 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_19__5/O
                         net (fo=1, routed)           0.939    16.506    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/mem_reg_3
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.630 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/mem_reg_i_18__4/O
                         net (fo=1, routed)           0.436    17.066    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_tagwren[0]
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.124    17.190 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_17__1/O
                         net (fo=4, routed)           1.027    18.217    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg_3[0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_50MHz
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -18.217    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.036ns  (logic 4.535ns (23.824%)  route 14.501ns (76.176%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.610    17.294    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.418 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.885    18.303    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_50MHz
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.666    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                         -18.303    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.982ns  (logic 4.179ns (22.016%)  route 14.803ns (77.984%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.718    14.155    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__232_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.279 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[6]_i_6__4/O
                         net (fo=6, routed)           0.448    14.727    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_64
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.851 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__168/O
                         net (fo=13, routed)          0.997    15.848    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_13
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.124    15.972 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0/O
                         net (fo=1, routed)           0.952    16.925    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I0_O)        0.124    17.049 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_6__5/O
                         net (fo=8, routed)           1.201    18.249    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/ADDRARDADDR[3]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_50MHz
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.249    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.982ns  (logic 4.179ns (22.016%)  route 14.803ns (77.984%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.718    14.155    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__232_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.279 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[6]_i_6__4/O
                         net (fo=6, routed)           0.448    14.727    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_64
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.851 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__168/O
                         net (fo=13, routed)          0.997    15.848    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_13
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.124    15.972 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0/O
                         net (fo=1, routed)           0.952    16.925    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I0_O)        0.124    17.049 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_6__5/O
                         net (fo=8, routed)           1.201    18.249    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[3]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_50MHz
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.249    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.999ns  (logic 4.535ns (23.869%)  route 14.464ns (76.131%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.786    17.470    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.594 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.673    18.267    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_50MHz
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -18.267    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.847ns  (logic 4.407ns (23.383%)  route 14.440ns (76.616%))
  Logic Levels:           26  (LUT2=5 LUT3=2 LUT4=3 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.718    14.155    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__232_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.279 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[6]_i_6__4/O
                         net (fo=6, routed)           0.448    14.727    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_64
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.851 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__168/O
                         net (fo=13, routed)          0.997    15.848    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_13
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.150    15.998 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_4__6/O
                         net (fo=7, routed)           0.561    16.559    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_5
    SLICE_X48Y18         LUT5 (Prop_lut5_I1_O)        0.326    16.885 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__367/O
                         net (fo=5, routed)           1.229    18.114    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg_2[0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_50MHz
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.530    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -18.114    
  -------------------------------------------------------------------
                         slack                                  0.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.624    -0.540    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_50MHz
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[1]/Q
                         net (fo=7, routed)           0.068    -0.331    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/Q[1]
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.898    -0.775    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_50MHz
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.236    -0.540    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.075    -0.465    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.552    -0.612    debounce/clk_50MHz
    SLICE_X52Y76         FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.417    debounce/shift_pb1[3]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.045    -0.372 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.372    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X53Y76         FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.819    -0.854    debounce/clk_50MHz
    SLICE_X53Y76         FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.091    -0.508    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.555    -0.609    debounce/clk_50MHz
    SLICE_X64Y74         FDRE                                         r  debounce/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  debounce/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.414    debounce/shift_swtch10_reg_n_0_[3]
    SLICE_X65Y74         LUT5 (Prop_lut5_I0_O)        0.045    -0.369 r  debounce/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    debounce/swtch_db[10]_i_1_n_0
    SLICE_X65Y74         FDRE                                         r  debounce/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.824    -0.849    debounce/clk_50MHz
    SLICE_X65Y74         FDRE                                         r  debounce/swtch_db_reg[10]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.091    -0.505    debounce/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.553    -0.611    debounce/clk_50MHz
    SLICE_X48Y75         FDRE                                         r  debounce/shift_swtch2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  debounce/shift_swtch2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.416    debounce/shift_swtch2_reg_n_0_[3]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.045    -0.371 r  debounce/swtch_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    debounce/swtch_db[2]_i_1_n_0
    SLICE_X49Y75         FDRE                                         r  debounce/swtch_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.821    -0.852    debounce/clk_50MHz
    SLICE_X49Y75         FDRE                                         r  debounce/swtch_db_reg[2]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.091    -0.507    debounce/swtch_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.650    -0.514    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/clk_50MHz
    SLICE_X79Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[2]/Q
                         net (fo=5, routed)           0.087    -0.285    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/sel0[1]
    SLICE_X78Y16         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__122/O
                         net (fo=1, routed)           0.000    -0.240    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__122_n_0
    SLICE_X78Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.924    -0.749    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/clk_50MHz
    SLICE_X78Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]/C
                         clock pessimism              0.249    -0.501    
    SLICE_X78Y16         FDRE (Hold_fdre_C_D)         0.121    -0.380    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/clk_50MHz
    SLICE_X13Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/Q[5]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[5]_i_1__88/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[5]
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.907    -0.766    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_50MHz
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]/C
                         clock pessimism              0.250    -0.517    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120    -0.397    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.659    -0.505    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_50MHz
    SLICE_X7Y22          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.277    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[15]_2[2]
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[10]_i_1__69/O
                         net (fo=1, routed)           0.000    -0.232    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[10]
    SLICE_X6Y22          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.933    -0.740    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_50MHz
    SLICE_X6Y22          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.249    -0.492    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.120    -0.372    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.662    -0.502    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/clk_50MHz
    SLICE_X7Y18          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.274    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[15]_3[2]
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[10]_i_1__70/O
                         net (fo=1, routed)           0.000    -0.229    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[10]
    SLICE_X6Y18          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.937    -0.736    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_50MHz
    SLICE_X6Y18          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.248    -0.489    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.120    -0.369    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_50MHz
    SLICE_X9Y16          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.300    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_3[0]
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[24]_i_1__53/O
                         net (fo=1, routed)           0.000    -0.255    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[24]
    SLICE_X8Y16          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.909    -0.764    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_50MHz
    SLICE_X8Y16          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.120    -0.395    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_50MHz
    SLICE_X11Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.299    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_5[1]
    SLICE_X10Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[25]_i_1__55/O
                         net (fo=1, routed)           0.000    -0.254    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[25]
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_50MHz
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.120    -0.394    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y27     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y20     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y25     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y21     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y26     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5MHz_clk_wiz_0_1
  To Clock:  clk_31_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.568ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.967ns  (logic 1.244ns (10.395%)  route 10.723ns (89.605%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          2.698     4.588    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    SLICE_X67Y12         LUT5 (Prop_lut5_I0_O)        0.328     4.916 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           3.052     7.967    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra_15_sn_1
    SLICE_X12Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.091 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=2, routed)           1.633     9.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra_13_sn_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.848 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_340/O
                         net (fo=1, routed)           1.383    11.230    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_192
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.087    33.241    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.798    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.798    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                 21.568    

Slack (MET) :             21.733ns  (required time - arrival time)
  Source:                 cam_vga/dtg/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 0.456ns (4.919%)  route 8.814ns (95.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 30.389 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y10         FDRE                                         r  cam_vga/dtg/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  cam_vga/dtg/pix_num_reg[15]/Q
                         net (fo=52, routed)          8.814     8.535    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y21         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.615    30.389    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    30.870    
                         clock uncertainty           -0.087    30.782    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    30.267    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.267    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 21.733    

Slack (MET) :             21.916ns  (required time - arrival time)
  Source:                 cam_vga/dtg/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 0.456ns (5.017%)  route 8.632ns (94.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 30.390 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y10         FDRE                                         r  cam_vga/dtg/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  cam_vga/dtg/pix_num_reg[15]/Q
                         net (fo=52, routed)          8.632     8.353    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.616    30.390    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    30.871    
                         clock uncertainty           -0.087    30.783    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    30.268    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.268    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                 21.916    

Slack (MET) :             22.054ns  (required time - arrival time)
  Source:                 cam_vga/dtg/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 0.456ns (5.122%)  route 8.446ns (94.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 30.335 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y10         FDRE                                         r  cam_vga/dtg/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  cam_vga/dtg/pix_num_reg[15]/Q
                         net (fo=52, routed)          8.446     8.166    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y11         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.561    30.335    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.487    30.822    
                         clock uncertainty           -0.087    30.735    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    30.220    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.220    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                 22.054    

Slack (MET) :             22.137ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.783ns  (logic 1.244ns (10.557%)  route 10.539ns (89.443%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 33.233 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          2.698     4.588    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    SLICE_X67Y12         LUT5 (Prop_lut5_I0_O)        0.328     4.916 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           3.194     8.109    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1
    SLICE_X12Y5          LUT3 (Prop_lut3_I1_O)        0.124     8.233 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.970     9.203    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[74]
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.327 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_352/O
                         net (fo=1, routed)           1.719    11.047    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_198
    RAMB18_X0Y10         RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          2.128    33.233    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.714    
                         clock uncertainty           -0.087    33.626    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    33.183    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         33.183    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                 22.137    

Slack (MET) :             22.168ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.023ns  (logic 0.996ns (8.284%)  route 11.027ns (91.716%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 33.504 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.097     8.986    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.328     9.314 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_132/O
                         net (fo=1, routed)           1.972    11.286    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_86
    RAMB36_X0Y12         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          2.399    33.504    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    33.984    
                         clock uncertainty           -0.087    33.897    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    33.454    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         33.454    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                 22.168    

Slack (MET) :             22.204ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.330ns  (logic 1.244ns (10.979%)  route 10.086ns (89.021%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          2.698     4.588    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    SLICE_X67Y12         LUT5 (Prop_lut5_I0_O)        0.328     4.916 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           3.052     7.967    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra_15_sn_1
    SLICE_X12Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.091 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=2, routed)           1.127     9.218    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.342 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_338/O
                         net (fo=1, routed)           1.252    10.594    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_191
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.087    33.241    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.798    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.798    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                 22.204    

Slack (MET) :             22.223ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.964ns  (logic 0.635ns (5.792%)  route 10.329ns (94.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.218 r  cam_vga/test_gen/addr_reg[4]/Q
                         net (fo=3, routed)           2.104     1.887    cam_vga/test_gen/addr_reg[4]
    SLICE_X70Y7          LUT3 (Prop_lut3_I0_O)        0.117     2.004 r  cam_vga/test_gen/bram_i_17/O
                         net (fo=39, routed)          8.225    10.228    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.087    33.241    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.790    32.451    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.451    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                 22.223    

Slack (MET) :             22.223ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.964ns  (logic 0.635ns (5.792%)  route 10.329ns (94.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.218 r  cam_vga/test_gen/addr_reg[4]/Q
                         net (fo=3, routed)           2.104     1.887    cam_vga/test_gen/addr_reg[4]
    SLICE_X70Y7          LUT3 (Prop_lut3_I0_O)        0.117     2.004 r  cam_vga/test_gen/bram_i_17/O
                         net (fo=39, routed)          8.225    10.228    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.087    33.241    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.790    32.451    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.451    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                 22.223    

Slack (MET) :             22.258ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 0.642ns (5.756%)  route 10.511ns (94.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.218 r  cam_vga/test_gen/addr_reg[5]/Q
                         net (fo=3, routed)           2.446     2.228    cam_vga/test_gen/addr_reg[5]
    SLICE_X70Y8          LUT3 (Prop_lut3_I0_O)        0.124     2.352 r  cam_vga/test_gen/bram_i_16/O
                         net (fo=39, routed)          8.065    10.417    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.087    33.241    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    32.675    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.675    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                 22.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.848%)  route 0.316ns (69.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y9          FDRE                                         r  cam_vga/dtg/pix_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[8]/Q
                         net (fo=40, routed)          0.316    -0.074    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.269    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.639    -0.525    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X18Y9          FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.133    -0.251    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X18Y9          FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.915    -0.758    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X18Y9          FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.234    -0.525    
    SLICE_X18Y9          FDRE (Hold_fdre_C_D)         0.070    -0.455    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/test_gen/col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.831%)  route 0.130ns (41.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/test_gen/clk_31_5MHz
    SLICE_X71Y9          FDRE                                         r  cam_vga/test_gen/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/test_gen/col_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.260    cam_vga/test_gen/col_reg__0[1]
    SLICE_X69Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.215 r  cam_vga/test_gen/col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    cam_vga/test_gen/p_0_in[5]
    SLICE_X69Y8          FDRE                                         r  cam_vga/test_gen/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X69Y8          FDRE                                         r  cam_vga/test_gen/col_reg[5]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X69Y8          FDRE (Hold_fdre_C_D)         0.091    -0.424    cam_vga/test_gen/col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.687%)  route 0.334ns (70.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          0.334    -0.056    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.269    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.311%)  route 0.357ns (71.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y9          FDRE                                         r  cam_vga/dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.357    -0.033    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.970    -0.703    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.431    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.248    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.140%)  route 0.133ns (44.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.630    -0.534    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y13         FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=37, routed)          0.133    -0.236    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X68Y14         FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.905    -0.768    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y14         FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.250    -0.519    
    SLICE_X68Y14         FDRE (Hold_fdre_C_D)         0.066    -0.453    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/test_gen/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.632    -0.532    cam_vga/test_gen/clk_31_5MHz
    SLICE_X69Y11         FDRE                                         r  cam_vga/test_gen/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  cam_vga/test_gen/row_reg[0]/Q
                         net (fo=9, routed)           0.085    -0.319    cam_vga/test_gen/row_reg_n_0_[0]
    SLICE_X69Y11         LUT6 (Prop_lut6_I2_O)        0.099    -0.220 r  cam_vga/test_gen/row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    cam_vga/test_gen/p_0_in__0[5]
    SLICE_X69Y11         FDRE                                         r  cam_vga/test_gen/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X69Y11         FDRE                                         r  cam_vga/test_gen/row_reg[5]/C
                         clock pessimism              0.234    -0.532    
    SLICE_X69Y11         FDRE (Hold_fdre_C_D)         0.092    -0.440    cam_vga/test_gen/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.610%)  route 0.352ns (71.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y9          FDRE                                         r  cam_vga/dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.352    -0.038    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.269    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.604%)  route 0.352ns (71.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[7]/Q
                         net (fo=40, routed)          0.352    -0.038    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.269    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.528%)  route 0.353ns (71.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[5]/Q
                         net (fo=40, routed)          0.353    -0.036    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.269    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_31_5MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 15.897 }
Period(ns):         31.795
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.795      28.903     RAMB36_X3Y12     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.795      28.903     RAMB36_X3Y12     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.795      28.903     RAMB36_X2Y1      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.795      28.903     RAMB36_X2Y1      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.795      28.903     RAMB36_X1Y15     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.795      28.903     RAMB36_X1Y15     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.795      28.903     RAMB36_X2Y2      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.795      28.903     RAMB36_X2Y2      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         31.795      28.903     RAMB36_X1Y5      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         31.795      28.903     RAMB36_X1Y5      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       31.795      181.565    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y9      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y9      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y9      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X40Y9      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.897      15.397     SLICE_X72Y15     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_251_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y9      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y6      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y6      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         15.897      15.397     SLICE_X72Y27     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_224_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         15.897      15.397     SLICE_X72Y27     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_224_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X40Y9      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         15.897      15.397     SLICE_X72Y15     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_251_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y6      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X18Y6      cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X64Y11     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.897      15.397     SLICE_X72Y27     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_224_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         15.897      15.397     SLICE_X72Y27     cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_233_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X68Y11     cam_vga/dtg/horiz_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X65Y7      cam_vga/dtg/pix_num_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         15.897      15.397     SLICE_X65Y9      cam_vga/dtg/pix_num_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.254ns  (logic 4.396ns (22.832%)  route 14.858ns (77.168%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=3 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 f  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.313    13.149    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/biu_dreqsdone
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/q[0]_i_2__178/O
                         net (fo=30, routed)          0.691    13.964    mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q_reg[0]_29
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.088 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q[1]_i_6__15/O
                         net (fo=1, routed)           0.572    14.661    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_11
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.117    14.778 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[1]_i_4__26/O
                         net (fo=6, routed)           1.092    15.870    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q_reg[0]_1
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.348    16.218 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176/O
                         net (fo=5, routed)           1.047    17.265    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.124    17.389 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.132    18.521    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_0[0]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_50MHz
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.081    19.199    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.667    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.667    
                         arrival time                         -18.521    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.230ns  (logic 4.396ns (22.860%)  route 14.834ns (77.140%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=3 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 f  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.313    13.149    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/biu_dreqsdone
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/q[0]_i_2__178/O
                         net (fo=30, routed)          0.691    13.964    mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q_reg[0]_29
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.088 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q[1]_i_6__15/O
                         net (fo=1, routed)           0.572    14.661    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_11
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.117    14.778 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[1]_i_4__26/O
                         net (fo=6, routed)           1.092    15.870    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q_reg[0]_1
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.348    16.218 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176/O
                         net (fo=5, routed)           1.047    17.265    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.124    17.389 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.109    18.497    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_0[0]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_50MHz
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.081    19.199    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.667    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.667    
                         arrival time                         -18.497    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.059ns  (logic 4.535ns (23.795%)  route 14.524ns (76.205%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.814    17.498    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.622 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.704    18.326    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg_0[0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_50MHz
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.081    19.185    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.653    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -18.326    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.059ns  (logic 4.535ns (23.795%)  route 14.524ns (76.205%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.814    17.498    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.622 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.704    18.326    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg_0[0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_50MHz
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.081    19.185    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.653    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -18.326    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 4.520ns (23.853%)  route 14.429ns (76.147%))
  Logic Levels:           27  (LUT2=5 LUT3=2 LUT4=3 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 f  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.313    13.149    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/biu_dreqsdone
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/q[0]_i_2__178/O
                         net (fo=30, routed)          0.691    13.964    mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q_reg[0]_29
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.088 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q[1]_i_6__15/O
                         net (fo=1, routed)           0.572    14.661    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_11
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.117    14.778 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[1]_i_4__26/O
                         net (fo=6, routed)           0.441    15.219    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_2
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.348    15.567 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_19__5/O
                         net (fo=1, routed)           0.939    16.506    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/mem_reg_3
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.630 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/mem_reg_i_18__4/O
                         net (fo=1, routed)           0.436    17.066    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_tagwren[0]
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.124    17.190 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_17__1/O
                         net (fo=4, routed)           1.027    18.217    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg_3[0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_50MHz
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.081    19.097    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.565    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -18.217    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.036ns  (logic 4.535ns (23.824%)  route 14.501ns (76.176%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.610    17.294    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.418 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.885    18.303    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_50MHz
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.081    19.199    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.667    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.667    
                         arrival time                         -18.303    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.982ns  (logic 4.179ns (22.016%)  route 14.803ns (77.984%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.718    14.155    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__232_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.279 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[6]_i_6__4/O
                         net (fo=6, routed)           0.448    14.727    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_64
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.851 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__168/O
                         net (fo=13, routed)          0.997    15.848    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_13
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.124    15.972 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0/O
                         net (fo=1, routed)           0.952    16.925    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I0_O)        0.124    17.049 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_6__5/O
                         net (fo=8, routed)           1.201    18.249    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/ADDRARDADDR[3]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_50MHz
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.081    19.199    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.633    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.633    
                         arrival time                         -18.249    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.982ns  (logic 4.179ns (22.016%)  route 14.803ns (77.984%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.718    14.155    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__232_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.279 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[6]_i_6__4/O
                         net (fo=6, routed)           0.448    14.727    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_64
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.851 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__168/O
                         net (fo=13, routed)          0.997    15.848    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_13
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.124    15.972 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0/O
                         net (fo=1, routed)           0.952    16.925    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I0_O)        0.124    17.049 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_6__5/O
                         net (fo=8, routed)           1.201    18.249    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[3]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_50MHz
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.081    19.199    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.633    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.633    
                         arrival time                         -18.249    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.999ns  (logic 4.535ns (23.869%)  route 14.464ns (76.131%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.786    17.470    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.594 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.673    18.267    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_50MHz
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.081    19.185    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.653    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -18.267    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.847ns  (logic 4.407ns (23.383%)  route 14.440ns (76.616%))
  Logic Levels:           26  (LUT2=5 LUT3=2 LUT4=3 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.718    14.155    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__232_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.279 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[6]_i_6__4/O
                         net (fo=6, routed)           0.448    14.727    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_64
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.851 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__168/O
                         net (fo=13, routed)          0.997    15.848    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_13
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.150    15.998 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_4__6/O
                         net (fo=7, routed)           0.561    16.559    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_5
    SLICE_X48Y18         LUT5 (Prop_lut5_I1_O)        0.326    16.885 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__367/O
                         net (fo=5, routed)           1.229    18.114    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg_2[0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_50MHz
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.081    19.097    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.531    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                         -18.114    
  -------------------------------------------------------------------
                         slack                                  0.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.624    -0.540    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_50MHz
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[1]/Q
                         net (fo=7, routed)           0.068    -0.331    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/Q[1]
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.898    -0.775    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_50MHz
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.236    -0.540    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.075    -0.465    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.552    -0.612    debounce/clk_50MHz
    SLICE_X52Y76         FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.417    debounce/shift_pb1[3]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.045    -0.372 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.372    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X53Y76         FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.819    -0.854    debounce/clk_50MHz
    SLICE_X53Y76         FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.091    -0.508    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.555    -0.609    debounce/clk_50MHz
    SLICE_X64Y74         FDRE                                         r  debounce/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  debounce/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.414    debounce/shift_swtch10_reg_n_0_[3]
    SLICE_X65Y74         LUT5 (Prop_lut5_I0_O)        0.045    -0.369 r  debounce/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    debounce/swtch_db[10]_i_1_n_0
    SLICE_X65Y74         FDRE                                         r  debounce/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.824    -0.849    debounce/clk_50MHz
    SLICE_X65Y74         FDRE                                         r  debounce/swtch_db_reg[10]/C
                         clock pessimism              0.253    -0.596    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.091    -0.505    debounce/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_swtch2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.553    -0.611    debounce/clk_50MHz
    SLICE_X48Y75         FDRE                                         r  debounce/shift_swtch2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  debounce/shift_swtch2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.416    debounce/shift_swtch2_reg_n_0_[3]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.045    -0.371 r  debounce/swtch_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    debounce/swtch_db[2]_i_1_n_0
    SLICE_X49Y75         FDRE                                         r  debounce/swtch_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.821    -0.852    debounce/clk_50MHz
    SLICE_X49Y75         FDRE                                         r  debounce/swtch_db_reg[2]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.091    -0.507    debounce/swtch_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.650    -0.514    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/clk_50MHz
    SLICE_X79Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[2]/Q
                         net (fo=5, routed)           0.087    -0.285    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/sel0[1]
    SLICE_X78Y16         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__122/O
                         net (fo=1, routed)           0.000    -0.240    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__122_n_0
    SLICE_X78Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.924    -0.749    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/clk_50MHz
    SLICE_X78Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]/C
                         clock pessimism              0.249    -0.501    
    SLICE_X78Y16         FDRE (Hold_fdre_C_D)         0.121    -0.380    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/clk_50MHz
    SLICE_X13Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/Q[5]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[5]_i_1__88/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[5]
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.907    -0.766    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_50MHz
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]/C
                         clock pessimism              0.250    -0.517    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120    -0.397    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.659    -0.505    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_50MHz
    SLICE_X7Y22          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.277    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[15]_2[2]
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[10]_i_1__69/O
                         net (fo=1, routed)           0.000    -0.232    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[10]
    SLICE_X6Y22          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.933    -0.740    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_50MHz
    SLICE_X6Y22          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.249    -0.492    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.120    -0.372    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.662    -0.502    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/clk_50MHz
    SLICE_X7Y18          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.274    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[15]_3[2]
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[10]_i_1__70/O
                         net (fo=1, routed)           0.000    -0.229    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[10]
    SLICE_X6Y18          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.937    -0.736    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_50MHz
    SLICE_X6Y18          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.248    -0.489    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.120    -0.369    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_50MHz
    SLICE_X9Y16          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.300    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_3[0]
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[24]_i_1__53/O
                         net (fo=1, routed)           0.000    -0.255    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[24]
    SLICE_X8Y16          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.909    -0.764    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_50MHz
    SLICE_X8Y16          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism              0.250    -0.515    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.120    -0.395    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_50MHz
    SLICE_X11Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.299    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_5[1]
    SLICE_X10Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[25]_i_1__55/O
                         net (fo=1, routed)           0.000    -0.254    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[25]
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_50MHz
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]/C
                         clock pessimism              0.249    -0.514    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.120    -0.394    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y27     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y20     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y25     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y21     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y26     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y14     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y15     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y16     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_31_5MHz_clk_wiz_0

Setup :           89  Failing Endpoints,  Worst Slack       -2.647ns,  Total Violation     -211.904ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.352    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.828    cam_vga/test_gen/addr_reg[4]
  -------------------------------------------------------------------
                         required time                        538.828    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[5]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.352    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.828    cam_vga/test_gen/addr_reg[5]
  -------------------------------------------------------------------
                         required time                        538.828    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[6]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.352    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.828    cam_vga/test_gen/addr_reg[6]
  -------------------------------------------------------------------
                         required time                        538.828    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[7]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.352    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.828    cam_vga/test_gen/addr_reg[7]
  -------------------------------------------------------------------
                         required time                        538.828    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -2.645ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[12]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.351    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.827    cam_vga/test_gen/addr_reg[12]
  -------------------------------------------------------------------
                         required time                        538.827    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.645    

Slack (VIOLATED) :        -2.645ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[13]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.351    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.827    cam_vga/test_gen/addr_reg[13]
  -------------------------------------------------------------------
                         required time                        538.827    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.645    

Slack (VIOLATED) :        -2.645ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[14]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.351    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.827    cam_vga/test_gen/addr_reg[14]
  -------------------------------------------------------------------
                         required time                        538.827    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.645    

Slack (VIOLATED) :        -2.645ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.351    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.827    cam_vga/test_gen/addr_reg[15]
  -------------------------------------------------------------------
                         required time                        538.827    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.645    

Slack (VIOLATED) :        -2.627ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/dtg/pix_num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.364%)  route 1.707ns (74.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 539.168 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.765   540.485    cam_vga/dtg/E[0]
    SLICE_X67Y10         LUT6 (Prop_lut6_I0_O)        0.124   540.609 r  cam_vga/dtg/pix_num[0]_i_1/O
                         net (fo=19, routed)          0.942   541.551    cam_vga/dtg/pix_num[0]_i_1_n_0
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.676   539.168    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[4]/C
                         clock pessimism              0.395   539.564    
                         clock uncertainty           -0.210   539.353    
    SLICE_X65Y8          FDRE (Setup_fdre_C_R)       -0.429   538.924    cam_vga/dtg/pix_num_reg[4]
  -------------------------------------------------------------------
                         required time                        538.924    
                         arrival time                        -541.551    
  -------------------------------------------------------------------
                         slack                                 -2.627    

Slack (VIOLATED) :        -2.627ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/dtg/pix_num_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.364%)  route 1.707ns (74.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 539.168 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.765   540.485    cam_vga/dtg/E[0]
    SLICE_X67Y10         LUT6 (Prop_lut6_I0_O)        0.124   540.609 r  cam_vga/dtg/pix_num[0]_i_1/O
                         net (fo=19, routed)          0.942   541.551    cam_vga/dtg/pix_num[0]_i_1_n_0
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.676   539.168    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[5]/C
                         clock pessimism              0.395   539.564    
                         clock uncertainty           -0.210   539.353    
    SLICE_X65Y8          FDRE (Setup_fdre_C_R)       -0.429   538.924    cam_vga/dtg/pix_num_reg[5]
  -------------------------------------------------------------------
                         required time                        538.924    
                         arrival time                        -541.551    
  -------------------------------------------------------------------
                         slack                                 -2.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.210     0.003    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.036    cam_vga/test_gen/val_reg[0]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[1]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.210     0.003    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.036    cam_vga/test_gen/val_reg[1]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.210     0.003    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.036    cam_vga/test_gen/val_reg[2]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.210     0.003    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.036    cam_vga/test_gen/val_reg[3]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[1]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.002    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.016    cam_vga/test_gen/row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[2]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.002    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.016    cam_vga/test_gen/row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.002    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.016    cam_vga/test_gen/row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[4]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.002    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.016    cam_vga/test_gen/row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[6]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.002    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.016    cam_vga/test_gen/row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[7]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.002    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.016    cam_vga/test_gen/row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5MHz_clk_wiz_0_1
  To Clock:  clk_31_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.565ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.967ns  (logic 1.244ns (10.395%)  route 10.723ns (89.605%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          2.698     4.588    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    SLICE_X67Y12         LUT5 (Prop_lut5_I0_O)        0.328     4.916 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           3.052     7.967    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra_15_sn_1
    SLICE_X12Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.091 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=2, routed)           1.633     9.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra_13_sn_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.848 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_340/O
                         net (fo=1, routed)           1.383    11.230    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_192
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.795    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.795    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                 21.565    

Slack (MET) :             21.730ns  (required time - arrival time)
  Source:                 cam_vga/dtg/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 0.456ns (4.919%)  route 8.814ns (95.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 30.389 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y10         FDRE                                         r  cam_vga/dtg/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  cam_vga/dtg/pix_num_reg[15]/Q
                         net (fo=52, routed)          8.814     8.535    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y21         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.615    30.389    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    30.870    
                         clock uncertainty           -0.090    30.779    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    30.264    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.264    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 21.730    

Slack (MET) :             21.913ns  (required time - arrival time)
  Source:                 cam_vga/dtg/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 0.456ns (5.017%)  route 8.632ns (94.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 30.390 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y10         FDRE                                         r  cam_vga/dtg/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  cam_vga/dtg/pix_num_reg[15]/Q
                         net (fo=52, routed)          8.632     8.353    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.616    30.390    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    30.871    
                         clock uncertainty           -0.090    30.780    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    30.265    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.265    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                 21.913    

Slack (MET) :             22.051ns  (required time - arrival time)
  Source:                 cam_vga/dtg/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 0.456ns (5.122%)  route 8.446ns (94.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 30.335 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y10         FDRE                                         r  cam_vga/dtg/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  cam_vga/dtg/pix_num_reg[15]/Q
                         net (fo=52, routed)          8.446     8.166    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y11         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.561    30.335    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.487    30.822    
                         clock uncertainty           -0.090    30.732    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    30.217    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.217    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                 22.051    

Slack (MET) :             22.134ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.783ns  (logic 1.244ns (10.557%)  route 10.539ns (89.443%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 33.233 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          2.698     4.588    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    SLICE_X67Y12         LUT5 (Prop_lut5_I0_O)        0.328     4.916 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           3.194     8.109    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1
    SLICE_X12Y5          LUT3 (Prop_lut3_I1_O)        0.124     8.233 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.970     9.203    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[74]
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.327 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_352/O
                         net (fo=1, routed)           1.719    11.047    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_198
    RAMB18_X0Y10         RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          2.128    33.233    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.714    
                         clock uncertainty           -0.090    33.623    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    33.180    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         33.180    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                 22.134    

Slack (MET) :             22.165ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.023ns  (logic 0.996ns (8.284%)  route 11.027ns (91.716%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 33.504 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.097     8.986    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.328     9.314 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_132/O
                         net (fo=1, routed)           1.972    11.286    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_86
    RAMB36_X0Y12         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          2.399    33.504    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    33.984    
                         clock uncertainty           -0.090    33.894    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    33.451    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         33.451    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                 22.165    

Slack (MET) :             22.201ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.330ns  (logic 1.244ns (10.979%)  route 10.086ns (89.021%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          2.698     4.588    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    SLICE_X67Y12         LUT5 (Prop_lut5_I0_O)        0.328     4.916 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           3.052     7.967    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra_15_sn_1
    SLICE_X12Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.091 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=2, routed)           1.127     9.218    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.342 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_338/O
                         net (fo=1, routed)           1.252    10.594    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_191
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.795    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.795    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                 22.201    

Slack (MET) :             22.220ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.964ns  (logic 0.635ns (5.792%)  route 10.329ns (94.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.218 r  cam_vga/test_gen/addr_reg[4]/Q
                         net (fo=3, routed)           2.104     1.887    cam_vga/test_gen/addr_reg[4]
    SLICE_X70Y7          LUT3 (Prop_lut3_I0_O)        0.117     2.004 r  cam_vga/test_gen/bram_i_17/O
                         net (fo=39, routed)          8.225    10.228    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.790    32.448    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.448    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                 22.220    

Slack (MET) :             22.220ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.964ns  (logic 0.635ns (5.792%)  route 10.329ns (94.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.218 r  cam_vga/test_gen/addr_reg[4]/Q
                         net (fo=3, routed)           2.104     1.887    cam_vga/test_gen/addr_reg[4]
    SLICE_X70Y7          LUT3 (Prop_lut3_I0_O)        0.117     2.004 r  cam_vga/test_gen/bram_i_17/O
                         net (fo=39, routed)          8.225    10.228    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.790    32.448    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.448    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                 22.220    

Slack (MET) :             22.255ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0 rise@31.795ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 0.642ns (5.756%)  route 10.511ns (94.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.218 r  cam_vga/test_gen/addr_reg[5]/Q
                         net (fo=3, routed)           2.446     2.228    cam_vga/test_gen/addr_reg[5]
    SLICE_X70Y8          LUT3 (Prop_lut3_I0_O)        0.124     2.352 r  cam_vga/test_gen/bram_i_16/O
                         net (fo=39, routed)          8.065    10.417    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    32.672    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.672    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                 22.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.848%)  route 0.316ns (69.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y9          FDRE                                         r  cam_vga/dtg/pix_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[8]/Q
                         net (fo=40, routed)          0.316    -0.074    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
                         clock uncertainty            0.090    -0.362    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.179    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.639    -0.525    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X18Y9          FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.133    -0.251    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X18Y9          FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.915    -0.758    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X18Y9          FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.090    -0.434    
    SLICE_X18Y9          FDRE (Hold_fdre_C_D)         0.070    -0.364    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/test_gen/col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.831%)  route 0.130ns (41.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/test_gen/clk_31_5MHz
    SLICE_X71Y9          FDRE                                         r  cam_vga/test_gen/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/test_gen/col_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.260    cam_vga/test_gen/col_reg__0[1]
    SLICE_X69Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.215 r  cam_vga/test_gen/col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    cam_vga/test_gen/p_0_in[5]
    SLICE_X69Y8          FDRE                                         r  cam_vga/test_gen/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X69Y8          FDRE                                         r  cam_vga/test_gen/col_reg[5]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.090    -0.424    
    SLICE_X69Y8          FDRE (Hold_fdre_C_D)         0.091    -0.333    cam_vga/test_gen/col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.687%)  route 0.334ns (70.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          0.334    -0.056    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
                         clock uncertainty            0.090    -0.362    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.179    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.311%)  route 0.357ns (71.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y9          FDRE                                         r  cam_vga/dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.357    -0.033    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.970    -0.703    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.431    
                         clock uncertainty            0.090    -0.341    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.158    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.140%)  route 0.133ns (44.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.630    -0.534    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y13         FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=37, routed)          0.133    -0.236    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X68Y14         FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.905    -0.768    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y14         FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.090    -0.428    
    SLICE_X68Y14         FDRE (Hold_fdre_C_D)         0.066    -0.362    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/test_gen/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.632    -0.532    cam_vga/test_gen/clk_31_5MHz
    SLICE_X69Y11         FDRE                                         r  cam_vga/test_gen/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  cam_vga/test_gen/row_reg[0]/Q
                         net (fo=9, routed)           0.085    -0.319    cam_vga/test_gen/row_reg_n_0_[0]
    SLICE_X69Y11         LUT6 (Prop_lut6_I2_O)        0.099    -0.220 r  cam_vga/test_gen/row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    cam_vga/test_gen/p_0_in__0[5]
    SLICE_X69Y11         FDRE                                         r  cam_vga/test_gen/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X69Y11         FDRE                                         r  cam_vga/test_gen/row_reg[5]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.090    -0.441    
    SLICE_X69Y11         FDRE (Hold_fdre_C_D)         0.092    -0.349    cam_vga/test_gen/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.610%)  route 0.352ns (71.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y9          FDRE                                         r  cam_vga/dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.352    -0.038    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
                         clock uncertainty            0.090    -0.362    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.179    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.604%)  route 0.352ns (71.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[7]/Q
                         net (fo=40, routed)          0.352    -0.038    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
                         clock uncertainty            0.090    -0.362    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.179    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_31_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.528%)  route 0.353ns (71.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[5]/Q
                         net (fo=40, routed)          0.353    -0.036    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
                         clock uncertainty            0.090    -0.362    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.179    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_31_5MHz_clk_wiz_0

Setup :           89  Failing Endpoints,  Worst Slack       -2.647ns,  Total Violation     -211.904ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.352    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.828    cam_vga/test_gen/addr_reg[4]
  -------------------------------------------------------------------
                         required time                        538.828    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[5]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.352    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.828    cam_vga/test_gen/addr_reg[5]
  -------------------------------------------------------------------
                         required time                        538.828    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[6]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.352    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.828    cam_vga/test_gen/addr_reg[6]
  -------------------------------------------------------------------
                         required time                        538.828    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[7]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.352    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.828    cam_vga/test_gen/addr_reg[7]
  -------------------------------------------------------------------
                         required time                        538.828    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -2.645ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[12]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.351    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.827    cam_vga/test_gen/addr_reg[12]
  -------------------------------------------------------------------
                         required time                        538.827    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.645    

Slack (VIOLATED) :        -2.645ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[13]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.351    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.827    cam_vga/test_gen/addr_reg[13]
  -------------------------------------------------------------------
                         required time                        538.827    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.645    

Slack (VIOLATED) :        -2.645ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[14]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.351    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.827    cam_vga/test_gen/addr_reg[14]
  -------------------------------------------------------------------
                         required time                        538.827    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.645    

Slack (VIOLATED) :        -2.645ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.210   539.351    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.827    cam_vga/test_gen/addr_reg[15]
  -------------------------------------------------------------------
                         required time                        538.827    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.645    

Slack (VIOLATED) :        -2.627ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/dtg/pix_num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.364%)  route 1.707ns (74.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 539.168 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.765   540.485    cam_vga/dtg/E[0]
    SLICE_X67Y10         LUT6 (Prop_lut6_I0_O)        0.124   540.609 r  cam_vga/dtg/pix_num[0]_i_1/O
                         net (fo=19, routed)          0.942   541.551    cam_vga/dtg/pix_num[0]_i_1_n_0
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.676   539.168    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[4]/C
                         clock pessimism              0.395   539.564    
                         clock uncertainty           -0.210   539.353    
    SLICE_X65Y8          FDRE (Setup_fdre_C_R)       -0.429   538.924    cam_vga/dtg/pix_num_reg[4]
  -------------------------------------------------------------------
                         required time                        538.924    
                         arrival time                        -541.551    
  -------------------------------------------------------------------
                         slack                                 -2.627    

Slack (VIOLATED) :        -2.627ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/dtg/pix_num_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.364%)  route 1.707ns (74.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 539.168 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.765   540.485    cam_vga/dtg/E[0]
    SLICE_X67Y10         LUT6 (Prop_lut6_I0_O)        0.124   540.609 r  cam_vga/dtg/pix_num[0]_i_1/O
                         net (fo=19, routed)          0.942   541.551    cam_vga/dtg/pix_num[0]_i_1_n_0
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.676   539.168    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[5]/C
                         clock pessimism              0.395   539.564    
                         clock uncertainty           -0.210   539.353    
    SLICE_X65Y8          FDRE (Setup_fdre_C_R)       -0.429   538.924    cam_vga/dtg/pix_num_reg[5]
  -------------------------------------------------------------------
                         required time                        538.924    
                         arrival time                        -541.551    
  -------------------------------------------------------------------
                         slack                                 -2.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.210     0.003    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.036    cam_vga/test_gen/val_reg[0]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[1]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.210     0.003    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.036    cam_vga/test_gen/val_reg[1]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.210     0.003    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.036    cam_vga/test_gen/val_reg[2]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.210     0.003    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.036    cam_vga/test_gen/val_reg[3]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[1]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.002    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.016    cam_vga/test_gen/row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[2]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.002    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.016    cam_vga/test_gen/row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.002    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.016    cam_vga/test_gen/row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[4]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.002    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.016    cam_vga/test_gen/row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[6]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.002    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.016    cam_vga/test_gen/row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[7]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.210     0.002    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.016    cam_vga/test_gen/row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.254ns  (logic 4.396ns (22.832%)  route 14.858ns (77.168%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=3 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 f  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.313    13.149    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/biu_dreqsdone
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/q[0]_i_2__178/O
                         net (fo=30, routed)          0.691    13.964    mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q_reg[0]_29
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.088 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q[1]_i_6__15/O
                         net (fo=1, routed)           0.572    14.661    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_11
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.117    14.778 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[1]_i_4__26/O
                         net (fo=6, routed)           1.092    15.870    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q_reg[0]_1
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.348    16.218 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176/O
                         net (fo=5, routed)           1.047    17.265    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.124    17.389 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.132    18.521    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_0[0]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_50MHz
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.666    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                         -18.521    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.230ns  (logic 4.396ns (22.860%)  route 14.834ns (77.140%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=3 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 f  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.313    13.149    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/biu_dreqsdone
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/q[0]_i_2__178/O
                         net (fo=30, routed)          0.691    13.964    mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q_reg[0]_29
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.088 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q[1]_i_6__15/O
                         net (fo=1, routed)           0.572    14.661    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_11
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.117    14.778 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[1]_i_4__26/O
                         net (fo=6, routed)           1.092    15.870    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q_reg[0]_1
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.348    16.218 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176/O
                         net (fo=5, routed)           1.047    17.265    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.124    17.389 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.109    18.497    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_0[0]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_50MHz
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.666    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                         -18.497    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.059ns  (logic 4.535ns (23.795%)  route 14.524ns (76.205%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.814    17.498    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.622 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.704    18.326    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg_0[0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_50MHz
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -18.326    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.059ns  (logic 4.535ns (23.795%)  route 14.524ns (76.205%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.814    17.498    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.622 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.704    18.326    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg_0[0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_50MHz
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -18.326    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 4.520ns (23.853%)  route 14.429ns (76.147%))
  Logic Levels:           27  (LUT2=5 LUT3=2 LUT4=3 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 f  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.313    13.149    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/biu_dreqsdone
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/q[0]_i_2__178/O
                         net (fo=30, routed)          0.691    13.964    mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q_reg[0]_29
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.088 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q[1]_i_6__15/O
                         net (fo=1, routed)           0.572    14.661    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_11
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.117    14.778 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[1]_i_4__26/O
                         net (fo=6, routed)           0.441    15.219    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_2
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.348    15.567 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_19__5/O
                         net (fo=1, routed)           0.939    16.506    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/mem_reg_3
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.630 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/mem_reg_i_18__4/O
                         net (fo=1, routed)           0.436    17.066    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_tagwren[0]
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.124    17.190 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_17__1/O
                         net (fo=4, routed)           1.027    18.217    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg_3[0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_50MHz
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -18.217    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.036ns  (logic 4.535ns (23.824%)  route 14.501ns (76.176%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.610    17.294    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.418 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.885    18.303    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_50MHz
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.666    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                         -18.303    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.982ns  (logic 4.179ns (22.016%)  route 14.803ns (77.984%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.718    14.155    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__232_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.279 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[6]_i_6__4/O
                         net (fo=6, routed)           0.448    14.727    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_64
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.851 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__168/O
                         net (fo=13, routed)          0.997    15.848    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_13
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.124    15.972 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0/O
                         net (fo=1, routed)           0.952    16.925    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I0_O)        0.124    17.049 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_6__5/O
                         net (fo=8, routed)           1.201    18.249    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/ADDRARDADDR[3]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_50MHz
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.249    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.982ns  (logic 4.179ns (22.016%)  route 14.803ns (77.984%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.718    14.155    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__232_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.279 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[6]_i_6__4/O
                         net (fo=6, routed)           0.448    14.727    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_64
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.851 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__168/O
                         net (fo=13, routed)          0.997    15.848    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_13
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.124    15.972 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0/O
                         net (fo=1, routed)           0.952    16.925    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I0_O)        0.124    17.049 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_6__5/O
                         net (fo=8, routed)           1.201    18.249    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[3]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_50MHz
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.249    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.999ns  (logic 4.535ns (23.869%)  route 14.464ns (76.131%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.786    17.470    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.594 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.673    18.267    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_50MHz
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -18.267    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.847ns  (logic 4.407ns (23.383%)  route 14.440ns (76.616%))
  Logic Levels:           26  (LUT2=5 LUT3=2 LUT4=3 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.718    14.155    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__232_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.279 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[6]_i_6__4/O
                         net (fo=6, routed)           0.448    14.727    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_64
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.851 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__168/O
                         net (fo=13, routed)          0.997    15.848    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_13
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.150    15.998 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_4__6/O
                         net (fo=7, routed)           0.561    16.559    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_5
    SLICE_X48Y18         LUT5 (Prop_lut5_I1_O)        0.326    16.885 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__367/O
                         net (fo=5, routed)           1.229    18.114    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg_2[0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_50MHz
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.530    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -18.114    
  -------------------------------------------------------------------
                         slack                                  0.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.624    -0.540    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_50MHz
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[1]/Q
                         net (fo=7, routed)           0.068    -0.331    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/Q[1]
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.898    -0.775    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_50MHz
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.236    -0.540    
                         clock uncertainty            0.083    -0.457    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.075    -0.382    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.552    -0.612    debounce/clk_50MHz
    SLICE_X52Y76         FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.417    debounce/shift_pb1[3]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.045    -0.372 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.372    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X53Y76         FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.819    -0.854    debounce/clk_50MHz
    SLICE_X53Y76         FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.083    -0.516    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.091    -0.425    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.555    -0.609    debounce/clk_50MHz
    SLICE_X64Y74         FDRE                                         r  debounce/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  debounce/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.414    debounce/shift_swtch10_reg_n_0_[3]
    SLICE_X65Y74         LUT5 (Prop_lut5_I0_O)        0.045    -0.369 r  debounce/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    debounce/swtch_db[10]_i_1_n_0
    SLICE_X65Y74         FDRE                                         r  debounce/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.824    -0.849    debounce/clk_50MHz
    SLICE_X65Y74         FDRE                                         r  debounce/swtch_db_reg[10]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.083    -0.513    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.091    -0.422    debounce/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_swtch2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.553    -0.611    debounce/clk_50MHz
    SLICE_X48Y75         FDRE                                         r  debounce/shift_swtch2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  debounce/shift_swtch2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.416    debounce/shift_swtch2_reg_n_0_[3]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.045    -0.371 r  debounce/swtch_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    debounce/swtch_db[2]_i_1_n_0
    SLICE_X49Y75         FDRE                                         r  debounce/swtch_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.821    -0.852    debounce/clk_50MHz
    SLICE_X49Y75         FDRE                                         r  debounce/swtch_db_reg[2]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.083    -0.515    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.091    -0.424    debounce/swtch_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.650    -0.514    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/clk_50MHz
    SLICE_X79Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[2]/Q
                         net (fo=5, routed)           0.087    -0.285    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/sel0[1]
    SLICE_X78Y16         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__122/O
                         net (fo=1, routed)           0.000    -0.240    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__122_n_0
    SLICE_X78Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.924    -0.749    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/clk_50MHz
    SLICE_X78Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]/C
                         clock pessimism              0.249    -0.501    
                         clock uncertainty            0.083    -0.418    
    SLICE_X78Y16         FDRE (Hold_fdre_C_D)         0.121    -0.297    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/clk_50MHz
    SLICE_X13Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/Q[5]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[5]_i_1__88/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[5]
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.907    -0.766    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_50MHz
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.083    -0.434    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120    -0.314    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.659    -0.505    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_50MHz
    SLICE_X7Y22          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.277    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[15]_2[2]
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[10]_i_1__69/O
                         net (fo=1, routed)           0.000    -0.232    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[10]
    SLICE_X6Y22          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.933    -0.740    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_50MHz
    SLICE_X6Y22          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.249    -0.492    
                         clock uncertainty            0.083    -0.409    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.120    -0.289    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.662    -0.502    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/clk_50MHz
    SLICE_X7Y18          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.274    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[15]_3[2]
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[10]_i_1__70/O
                         net (fo=1, routed)           0.000    -0.229    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[10]
    SLICE_X6Y18          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.937    -0.736    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_50MHz
    SLICE_X6Y18          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.248    -0.489    
                         clock uncertainty            0.083    -0.406    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.120    -0.286    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_50MHz
    SLICE_X9Y16          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.300    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_3[0]
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[24]_i_1__53/O
                         net (fo=1, routed)           0.000    -0.255    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[24]
    SLICE_X8Y16          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.909    -0.764    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_50MHz
    SLICE_X8Y16          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.083    -0.432    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.120    -0.312    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_50MHz
    SLICE_X11Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.299    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_5[1]
    SLICE_X10Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[25]_i_1__55/O
                         net (fo=1, routed)           0.000    -0.254    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[25]
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_50MHz
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.083    -0.431    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.120    -0.311    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_31_5MHz_clk_wiz_0
  To Clock:  clk_31_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.565ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.967ns  (logic 1.244ns (10.395%)  route 10.723ns (89.605%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          2.698     4.588    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    SLICE_X67Y12         LUT5 (Prop_lut5_I0_O)        0.328     4.916 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           3.052     7.967    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra_15_sn_1
    SLICE_X12Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.091 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=2, routed)           1.633     9.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra_13_sn_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.848 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_340/O
                         net (fo=1, routed)           1.383    11.230    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_192
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.795    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.795    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                 21.565    

Slack (MET) :             21.730ns  (required time - arrival time)
  Source:                 cam_vga/dtg/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 0.456ns (4.919%)  route 8.814ns (95.081%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 30.389 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y10         FDRE                                         r  cam_vga/dtg/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  cam_vga/dtg/pix_num_reg[15]/Q
                         net (fo=52, routed)          8.814     8.535    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y21         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.615    30.389    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    30.870    
                         clock uncertainty           -0.090    30.779    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    30.264    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         30.264    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                 21.730    

Slack (MET) :             21.913ns  (required time - arrival time)
  Source:                 cam_vga/dtg/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 0.456ns (5.017%)  route 8.632ns (94.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 30.390 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y10         FDRE                                         r  cam_vga/dtg/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  cam_vga/dtg/pix_num_reg[15]/Q
                         net (fo=52, routed)          8.632     8.353    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.616    30.390    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    30.871    
                         clock uncertainty           -0.090    30.780    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    30.265    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.265    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                 21.913    

Slack (MET) :             22.051ns  (required time - arrival time)
  Source:                 cam_vga/dtg/pix_num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.902ns  (logic 0.456ns (5.122%)  route 8.446ns (94.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 30.335 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y10         FDRE                                         r  cam_vga/dtg/pix_num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  cam_vga/dtg/pix_num_reg[15]/Q
                         net (fo=52, routed)          8.446     8.166    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X0Y11         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.561    30.335    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y11         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.487    30.822    
                         clock uncertainty           -0.090    30.732    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    30.217    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         30.217    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                 22.051    

Slack (MET) :             22.134ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.783ns  (logic 1.244ns (10.557%)  route 10.539ns (89.443%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 33.233 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          2.698     4.588    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    SLICE_X67Y12         LUT5 (Prop_lut5_I0_O)        0.328     4.916 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           3.194     8.109    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1
    SLICE_X12Y5          LUT3 (Prop_lut3_I1_O)        0.124     8.233 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=1, routed)           0.970     9.203    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena_array[74]
    SLICE_X12Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.327 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_352/O
                         net (fo=1, routed)           1.719    11.047    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_198
    RAMB18_X0Y10         RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          2.128    33.233    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.714    
                         clock uncertainty           -0.090    33.623    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    33.180    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         33.180    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                 22.134    

Slack (MET) :             22.165ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.023ns  (logic 0.996ns (8.284%)  route 11.027ns (91.716%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        2.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 33.504 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          7.097     8.986    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    SLICE_X38Y62         LUT3 (Prop_lut3_I0_O)        0.328     9.314 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_132/O
                         net (fo=1, routed)           1.972    11.286    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_86
    RAMB36_X0Y12         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          2.399    33.504    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    33.984    
                         clock uncertainty           -0.090    33.894    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    33.451    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         33.451    
                         arrival time                         -11.286    
  -------------------------------------------------------------------
                         slack                                 22.165    

Slack (MET) :             22.201ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.330ns  (logic 1.244ns (10.979%)  route 10.086ns (89.021%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        2.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.803    -0.737    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.518    -0.219 r  cam_vga/test_gen/addr_reg[15]/Q
                         net (fo=3, routed)           1.958     1.739    cam_vga/test_gen/addr_reg[15]
    SLICE_X70Y11         LUT3 (Prop_lut3_I0_O)        0.150     1.889 r  cam_vga/test_gen/bram_i_6/O
                         net (fo=66, routed)          2.698     4.588    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[15]
    SLICE_X67Y12         LUT5 (Prop_lut5_I0_O)        0.328     4.916 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3/O
                         net (fo=2, routed)           3.052     7.967    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra_15_sn_1
    SLICE_X12Y5          LUT2 (Prop_lut2_I0_O)        0.124     8.091 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0/O
                         net (fo=2, routed)           1.127     9.218    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1
    SLICE_X13Y5          LUT2 (Prop_lut2_I1_O)        0.124     9.342 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_gate_338/O
                         net (fo=1, routed)           1.252    10.594    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_ENARDEN_cooolgate_en_sig_191
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    32.795    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.795    
                         arrival time                         -10.594    
  -------------------------------------------------------------------
                         slack                                 22.201    

Slack (MET) :             22.220ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.964ns  (logic 0.635ns (5.792%)  route 10.329ns (94.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.218 r  cam_vga/test_gen/addr_reg[4]/Q
                         net (fo=3, routed)           2.104     1.887    cam_vga/test_gen/addr_reg[4]
    SLICE_X70Y7          LUT3 (Prop_lut3_I0_O)        0.117     2.004 r  cam_vga/test_gen/bram_i_17/O
                         net (fo=39, routed)          8.225    10.228    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.790    32.448    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.448    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                 22.220    

Slack (MET) :             22.220ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.964ns  (logic 0.635ns (5.792%)  route 10.329ns (94.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.218 r  cam_vga/test_gen/addr_reg[4]/Q
                         net (fo=3, routed)           2.104     1.887    cam_vga/test_gen/addr_reg[4]
    SLICE_X70Y7          LUT3 (Prop_lut3_I0_O)        0.117     2.004 r  cam_vga/test_gen/bram_i_17/O
                         net (fo=39, routed)          8.225    10.228    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.790    32.448    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.448    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                 22.220    

Slack (MET) :             22.255ns  (required time - arrival time)
  Source:                 cam_vga/test_gen/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.795ns  (clk_31_5MHz_clk_wiz_0_1 rise@31.795ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 0.642ns (5.756%)  route 10.511ns (94.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.053ns = ( 32.848 - 31.795 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.804    -0.736    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y9          FDRE (Prop_fdre_C_Q)         0.518    -0.218 r  cam_vga/test_gen/addr_reg[5]/Q
                         net (fo=3, routed)           2.446     2.228    cam_vga/test_gen/addr_reg[5]
    SLICE_X70Y8          LUT3 (Prop_lut3_I0_O)        0.124     2.352 r  cam_vga/test_gen/bram_i_16/O
                         net (fo=39, routed)          8.065    10.417    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[5]
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                     31.795    31.795 r  
    E3                                                0.000    31.795 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    31.795    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    33.206 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.368    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    27.044 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    28.683    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.774 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         2.231    31.005    cam_vga/clk_31_5MHz
    SLICE_X71Y8          LUT3 (Prop_lut3_I0_O)        0.100    31.105 r  cam_vga/bram_i_1/O
                         net (fo=39, routed)          1.743    32.848    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    33.328    
                         clock uncertainty           -0.090    33.238    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    32.672    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         32.672    
                         arrival time                         -10.417    
  -------------------------------------------------------------------
                         slack                                 22.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.848%)  route 0.316ns (69.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y9          FDRE                                         r  cam_vga/dtg/pix_num_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[8]/Q
                         net (fo=40, routed)          0.316    -0.074    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
                         clock uncertainty            0.090    -0.362    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.179    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.493%)  route 0.133ns (48.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.639    -0.525    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X18Y9          FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.133    -0.251    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X18Y9          FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.915    -0.758    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X18Y9          FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.234    -0.525    
                         clock uncertainty            0.090    -0.434    
    SLICE_X18Y9          FDRE (Hold_fdre_C_D)         0.070    -0.364    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/col_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/test_gen/col_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.831%)  route 0.130ns (41.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/test_gen/clk_31_5MHz
    SLICE_X71Y9          FDRE                                         r  cam_vga/test_gen/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/test_gen/col_reg[1]/Q
                         net (fo=6, routed)           0.130    -0.260    cam_vga/test_gen/col_reg__0[1]
    SLICE_X69Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.215 r  cam_vga/test_gen/col[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    cam_vga/test_gen/p_0_in[5]
    SLICE_X69Y8          FDRE                                         r  cam_vga/test_gen/col_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X69Y8          FDRE                                         r  cam_vga/test_gen/col_reg[5]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.090    -0.424    
    SLICE_X69Y8          FDRE (Hold_fdre_C_D)         0.091    -0.333    cam_vga/test_gen/col_reg[5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.141ns (29.687%)  route 0.334ns (70.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[6]/Q
                         net (fo=40, routed)          0.334    -0.056    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
                         clock uncertainty            0.090    -0.362    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.179    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.311%)  route 0.357ns (71.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y9          FDRE                                         r  cam_vga/dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.357    -0.033    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.970    -0.703    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.431    
                         clock uncertainty            0.090    -0.341    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.158    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.140%)  route 0.133ns (44.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.630    -0.534    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y13         FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y13         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=37, routed)          0.133    -0.236    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X68Y14         FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.905    -0.768    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y14         FDRE                                         r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.250    -0.519    
                         clock uncertainty            0.090    -0.428    
    SLICE_X68Y14         FDRE (Hold_fdre_C_D)         0.066    -0.362    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cam_vga/test_gen/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/test_gen/row_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.779%)  route 0.085ns (27.221%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.632    -0.532    cam_vga/test_gen/clk_31_5MHz
    SLICE_X69Y11         FDRE                                         r  cam_vga/test_gen/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.404 r  cam_vga/test_gen/row_reg[0]/Q
                         net (fo=9, routed)           0.085    -0.319    cam_vga/test_gen/row_reg_n_0_[0]
    SLICE_X69Y11         LUT6 (Prop_lut6_I2_O)        0.099    -0.220 r  cam_vga/test_gen/row[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    cam_vga/test_gen/p_0_in__0[5]
    SLICE_X69Y11         FDRE                                         r  cam_vga/test_gen/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X69Y11         FDRE                                         r  cam_vga/test_gen/row_reg[5]/C
                         clock pessimism              0.234    -0.532    
                         clock uncertainty            0.090    -0.441    
    SLICE_X69Y11         FDRE (Hold_fdre_C_D)         0.092    -0.349    cam_vga/test_gen/row_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.610%)  route 0.352ns (71.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y9          FDRE                                         r  cam_vga/dtg/pix_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[9]/Q
                         net (fo=40, routed)          0.352    -0.038    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
                         clock uncertainty            0.090    -0.362    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.179    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.604%)  route 0.352ns (71.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[7]/Q
                         net (fo=40, routed)          0.352    -0.038    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
                         clock uncertainty            0.090    -0.362    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.179    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cam_vga/dtg/pix_num_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0  {rise@0.000ns fall@15.897ns period=31.795ns})
  Destination:            cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_31_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.528%)  route 0.353ns (71.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_31_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.633    -0.531    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  cam_vga/dtg/pix_num_reg[5]/Q
                         net (fo=40, routed)          0.353    -0.036    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.949    -0.724    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.272    -0.452    
                         clock uncertainty            0.090    -0.362    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.179    cam_vga/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.142    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_31_5MHz_clk_wiz_0_1

Setup :           89  Failing Endpoints,  Worst Slack       -2.644ns,  Total Violation     -211.640ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.355    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.831    cam_vga/test_gen/addr_reg[4]
  -------------------------------------------------------------------
                         required time                        538.831    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.644    

Slack (VIOLATED) :        -2.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[5]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.355    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.831    cam_vga/test_gen/addr_reg[5]
  -------------------------------------------------------------------
                         required time                        538.831    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.644    

Slack (VIOLATED) :        -2.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[6]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.355    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.831    cam_vga/test_gen/addr_reg[6]
  -------------------------------------------------------------------
                         required time                        538.831    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.644    

Slack (VIOLATED) :        -2.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[7]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.355    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.831    cam_vga/test_gen/addr_reg[7]
  -------------------------------------------------------------------
                         required time                        538.831    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.644    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[12]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.354    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.830    cam_vga/test_gen/addr_reg[12]
  -------------------------------------------------------------------
                         required time                        538.830    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[13]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.354    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.830    cam_vga/test_gen/addr_reg[13]
  -------------------------------------------------------------------
                         required time                        538.830    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[14]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.354    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.830    cam_vga/test_gen/addr_reg[14]
  -------------------------------------------------------------------
                         required time                        538.830    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.354    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.830    cam_vga/test_gen/addr_reg[15]
  -------------------------------------------------------------------
                         required time                        538.830    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.624ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/dtg/pix_num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.364%)  route 1.707ns (74.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 539.168 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.765   540.485    cam_vga/dtg/E[0]
    SLICE_X67Y10         LUT6 (Prop_lut6_I0_O)        0.124   540.609 r  cam_vga/dtg/pix_num[0]_i_1/O
                         net (fo=19, routed)          0.942   541.551    cam_vga/dtg/pix_num[0]_i_1_n_0
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.676   539.168    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[4]/C
                         clock pessimism              0.395   539.564    
                         clock uncertainty           -0.207   539.356    
    SLICE_X65Y8          FDRE (Setup_fdre_C_R)       -0.429   538.927    cam_vga/dtg/pix_num_reg[4]
  -------------------------------------------------------------------
                         required time                        538.927    
                         arrival time                        -541.551    
  -------------------------------------------------------------------
                         slack                                 -2.624    

Slack (VIOLATED) :        -2.624ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/dtg/pix_num_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0 rise@540.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.364%)  route 1.707ns (74.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 539.168 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.765   540.485    cam_vga/dtg/E[0]
    SLICE_X67Y10         LUT6 (Prop_lut6_I0_O)        0.124   540.609 r  cam_vga/dtg/pix_num[0]_i_1/O
                         net (fo=19, routed)          0.942   541.551    cam_vga/dtg/pix_num[0]_i_1_n_0
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.676   539.168    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[5]/C
                         clock pessimism              0.395   539.564    
                         clock uncertainty           -0.207   539.356    
    SLICE_X65Y8          FDRE (Setup_fdre_C_R)       -0.429   538.927    cam_vga/dtg/pix_num_reg[5]
  -------------------------------------------------------------------
                         required time                        538.927    
                         arrival time                        -541.551    
  -------------------------------------------------------------------
                         slack                                 -2.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.207    -0.000    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.039    cam_vga/test_gen/val_reg[0]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[1]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.207    -0.000    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.039    cam_vga/test_gen/val_reg[1]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.207    -0.000    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.039    cam_vga/test_gen/val_reg[2]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.207    -0.000    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.039    cam_vga/test_gen/val_reg[3]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[1]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.019    cam_vga/test_gen/row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[2]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.019    cam_vga/test_gen/row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.019    cam_vga/test_gen/row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[4]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.019    cam_vga/test_gen/row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[6]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.019    cam_vga/test_gen/row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[7]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.019    cam_vga/test_gen/row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_31_5MHz_clk_wiz_0_1

Setup :           89  Failing Endpoints,  Worst Slack       -2.644ns,  Total Violation     -211.640ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[4]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.355    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.831    cam_vga/test_gen/addr_reg[4]
  -------------------------------------------------------------------
                         required time                        538.831    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.644    

Slack (VIOLATED) :        -2.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[5]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.355    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.831    cam_vga/test_gen/addr_reg[5]
  -------------------------------------------------------------------
                         required time                        538.831    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.644    

Slack (VIOLATED) :        -2.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[6]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.355    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.831    cam_vga/test_gen/addr_reg[6]
  -------------------------------------------------------------------
                         required time                        538.831    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.644    

Slack (VIOLATED) :        -2.644ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.211ns  (logic 0.580ns (26.232%)  route 1.631ns (73.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 539.167 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.010   541.475    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.675   539.167    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y9          FDRE                                         r  cam_vga/test_gen/addr_reg[7]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.355    
    SLICE_X66Y9          FDRE (Setup_fdre_C_R)       -0.524   538.831    cam_vga/test_gen/addr_reg[7]
  -------------------------------------------------------------------
                         required time                        538.831    
                         arrival time                        -541.475    
  -------------------------------------------------------------------
                         slack                                 -2.644    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[12]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.354    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.830    cam_vga/test_gen/addr_reg[12]
  -------------------------------------------------------------------
                         required time                        538.830    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[13]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.354    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.830    cam_vga/test_gen/addr_reg[13]
  -------------------------------------------------------------------
                         required time                        538.830    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[14]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.354    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.830    cam_vga/test_gen/addr_reg[14]
  -------------------------------------------------------------------
                         required time                        538.830    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.642ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/addr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.208ns  (logic 0.580ns (26.271%)  route 1.628ns (73.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 539.166 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.621   540.341    cam_vga/test_gen/E[0]
    SLICE_X67Y9          LUT6 (Prop_lut6_I5_O)        0.124   540.465 r  cam_vga/test_gen/addr[0]_i_1/O
                         net (fo=19, routed)          1.007   541.472    cam_vga/test_gen/addr[0]_i_1_n_0
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.674   539.166    cam_vga/test_gen/clk_31_5MHz
    SLICE_X66Y11         FDRE                                         r  cam_vga/test_gen/addr_reg[15]/C
                         clock pessimism              0.395   539.562    
                         clock uncertainty           -0.207   539.354    
    SLICE_X66Y11         FDRE (Setup_fdre_C_R)       -0.524   538.830    cam_vga/test_gen/addr_reg[15]
  -------------------------------------------------------------------
                         required time                        538.830    
                         arrival time                        -541.472    
  -------------------------------------------------------------------
                         slack                                 -2.642    

Slack (VIOLATED) :        -2.624ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/dtg/pix_num_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.364%)  route 1.707ns (74.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 539.168 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.765   540.485    cam_vga/dtg/E[0]
    SLICE_X67Y10         LUT6 (Prop_lut6_I0_O)        0.124   540.609 r  cam_vga/dtg/pix_num[0]_i_1/O
                         net (fo=19, routed)          0.942   541.551    cam_vga/dtg/pix_num[0]_i_1_n_0
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.676   539.168    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[4]/C
                         clock pessimism              0.395   539.564    
                         clock uncertainty           -0.207   539.356    
    SLICE_X65Y8          FDRE (Setup_fdre_C_R)       -0.429   538.927    cam_vga/dtg/pix_num_reg[4]
  -------------------------------------------------------------------
                         required time                        538.927    
                         arrival time                        -541.551    
  -------------------------------------------------------------------
                         slack                                 -2.624    

Slack (VIOLATED) :        -2.624ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/dtg/pix_num_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.513ns  (clk_31_5MHz_clk_wiz_0_1 rise@540.513ns - clk_50MHz_clk_wiz_0_1 rise@540.000ns)
  Data Path Delay:        2.287ns  (logic 0.580ns (25.364%)  route 1.707ns (74.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 539.168 - 540.513 ) 
    Source Clock Delay      (SCD):    -0.736ns = ( 539.264 - 540.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                    540.000   540.000 r  
    E3                                                0.000   540.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   541.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   542.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   535.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   537.364    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   537.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804   539.264    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456   539.720 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.765   540.485    cam_vga/dtg/E[0]
    SLICE_X67Y10         LUT6 (Prop_lut6_I0_O)        0.124   540.609 r  cam_vga/dtg/pix_num[0]_i_1/O
                         net (fo=19, routed)          0.942   541.551    cam_vga/dtg/pix_num[0]_i_1_n_0
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                    540.513   540.513 r  
    E3                                                0.000   540.513 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   540.513    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   541.924 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   543.086    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324   535.762 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639   537.401    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   537.492 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         1.676   539.168    cam_vga/dtg/clk_31_5MHz
    SLICE_X65Y8          FDRE                                         r  cam_vga/dtg/pix_num_reg[5]/C
                         clock pessimism              0.395   539.564    
                         clock uncertainty           -0.207   539.356    
    SLICE_X65Y8          FDRE (Setup_fdre_C_R)       -0.429   538.927    cam_vga/dtg/pix_num_reg[5]
  -------------------------------------------------------------------
                         required time                        538.927    
                         arrival time                        -541.551    
  -------------------------------------------------------------------
                         slack                                 -2.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[0]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.207    -0.000    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.039    cam_vga/test_gen/val_reg[0]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[1]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.207    -0.000    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.039    cam_vga/test_gen/val_reg[1]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[2]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.207    -0.000    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.039    cam_vga/test_gen/val_reg[2]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/val_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.141ns (23.881%)  route 0.449ns (76.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.449     0.060    cam_vga/test_gen/E[0]
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.909    -0.764    cam_vga/test_gen/clk_31_5MHz
    SLICE_X64Y9          FDRE                                         r  cam_vga/test_gen/val_reg[3]/C
                         clock pessimism              0.557    -0.208    
                         clock uncertainty            0.207    -0.000    
    SLICE_X64Y9          FDRE (Hold_fdre_C_CE)       -0.039    -0.039    cam_vga/test_gen/val_reg[3]
  -------------------------------------------------------------------
                         required time                          0.039    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[1]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.019    cam_vga/test_gen/row_reg[1]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[2]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.019    cam_vga/test_gen/row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[3]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.019    cam_vga/test_gen/row_reg[3]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[4]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.019    cam_vga/test_gen/row_reg[4]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[6]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.019    cam_vga/test_gen/row_reg[6]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cam_vga/test_gen/row_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_31_5MHz_clk_wiz_0_1  {rise@0.000ns fall@15.897ns period=31.795ns})
  Path Group:             clk_31_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_31_5MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.186ns (28.060%)  route 0.477ns (71.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.160ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 f  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.246    -0.144    cam_vga/test_gen/E[0]
    SLICE_X70Y10         LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  cam_vga/test_gen/row[9]_i_1/O
                         net (fo=10, routed)          0.231     0.132    cam_vga/test_gen/row[9]_i_1_n_0
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_31_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_31_5MHz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout3_buf/O
                         net (fo=147, routed)         0.908    -0.765    cam_vga/test_gen/clk_31_5MHz
    SLICE_X68Y10         FDRE                                         r  cam_vga/test_gen/row_reg[7]/C
                         clock pessimism              0.557    -0.209    
                         clock uncertainty            0.207    -0.001    
    SLICE_X68Y10         FDRE (Hold_fdre_C_R)        -0.018    -0.019    cam_vga/test_gen/row_reg[7]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.254ns  (logic 4.396ns (22.832%)  route 14.858ns (77.168%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=3 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 f  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.313    13.149    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/biu_dreqsdone
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/q[0]_i_2__178/O
                         net (fo=30, routed)          0.691    13.964    mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q_reg[0]_29
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.088 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q[1]_i_6__15/O
                         net (fo=1, routed)           0.572    14.661    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_11
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.117    14.778 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[1]_i_4__26/O
                         net (fo=6, routed)           1.092    15.870    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q_reg[0]_1
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.348    16.218 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176/O
                         net (fo=5, routed)           1.047    17.265    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.124    17.389 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.132    18.521    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_0[0]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_50MHz
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.666    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                         -18.521    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.230ns  (logic 4.396ns (22.860%)  route 14.834ns (77.140%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=3 LUT6=14)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 f  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.313    13.149    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/biu_dreqsdone
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/q[0]_i_2__178/O
                         net (fo=30, routed)          0.691    13.964    mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q_reg[0]_29
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.088 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q[1]_i_6__15/O
                         net (fo=1, routed)           0.572    14.661    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_11
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.117    14.778 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[1]_i_4__26/O
                         net (fo=6, routed)           1.092    15.870    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q_reg[0]_1
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.348    16.218 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176/O
                         net (fo=5, routed)           1.047    17.265    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/q[0]_i_2__176_n_0
    SLICE_X20Y17         LUT6 (Prop_lut6_I0_O)        0.124    17.389 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__8/O
                         net (fo=2, routed)           1.109    18.497    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg_0[0]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_50MHz
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.666    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                         -18.497    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.059ns  (logic 4.535ns (23.795%)  route 14.524ns (76.205%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.814    17.498    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.622 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.704    18.326    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg_0[0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_50MHz
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -18.326    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.059ns  (logic 4.535ns (23.795%)  route 14.524ns (76.205%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.814    17.498    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.622 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_1__12/O
                         net (fo=2, routed)           0.704    18.326    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg_0[0]
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/clk_50MHz
    RAMB18_X0Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst6/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -18.326    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.949ns  (logic 4.520ns (23.853%)  route 14.429ns (76.147%))
  Logic Levels:           27  (LUT2=5 LUT3=2 LUT4=3 LUT5=3 LUT6=14)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 f  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 f  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.313    13.149    mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/biu_dreqsdone
    SLICE_X38Y18         LUT6 (Prop_lut6_I3_O)        0.124    13.273 f  mfp_sys/top/cpu/core/dcc/_dcop_access_m_reg/q[0]_i_2__178/O
                         net (fo=30, routed)          0.691    13.964    mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q_reg[0]_29
    SLICE_X36Y17         LUT6 (Prop_lut6_I0_O)        0.124    14.088 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_coptype_md_3_0_/q[1]_i_6__15/O
                         net (fo=1, routed)           0.572    14.661    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_11
    SLICE_X34Y17         LUT4 (Prop_lut4_I0_O)        0.117    14.778 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[1]_i_4__26/O
                         net (fo=6, routed)           0.441    15.219    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_2
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.348    15.567 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_19__5/O
                         net (fo=1, routed)           0.939    16.506    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/mem_reg_3
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124    16.630 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/mem_reg_i_18__4/O
                         net (fo=1, routed)           0.436    17.066    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/dcc_tagwren[0]
    SLICE_X54Y17         LUT2 (Prop_lut2_I1_O)        0.124    17.190 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/mem_reg_i_17__1/O
                         net (fo=4, routed)           1.027    18.217    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg_3[0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_50MHz
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -18.217    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.036ns  (logic 4.535ns (23.824%)  route 14.501ns (76.176%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.610    17.294    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X14Y14         LUT6 (Prop_lut6_I5_O)        0.124    17.418 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.885    18.303    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg_0[0]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_50MHz
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.666    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.666    
                         arrival time                         -18.303    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.982ns  (logic 4.179ns (22.016%)  route 14.803ns (77.984%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.718    14.155    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__232_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.279 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[6]_i_6__4/O
                         net (fo=6, routed)           0.448    14.727    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_64
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.851 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__168/O
                         net (fo=13, routed)          0.997    15.848    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_13
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.124    15.972 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0/O
                         net (fo=1, routed)           0.952    16.925    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I0_O)        0.124    17.049 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_6__5/O
                         net (fo=8, routed)           1.201    18.249    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/ADDRARDADDR[3]
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_50MHz
    RAMB18_X0Y2          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.249    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.982ns  (logic 4.179ns (22.016%)  route 14.803ns (77.984%))
  Logic Levels:           26  (LUT2=4 LUT3=2 LUT4=3 LUT5=5 LUT6=12)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 18.713 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.718    14.155    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__232_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.279 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[6]_i_6__4/O
                         net (fo=6, routed)           0.448    14.727    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_64
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.851 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__168/O
                         net (fo=13, routed)          0.997    15.848    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_13
    SLICE_X43Y15         LUT5 (Prop_lut5_I2_O)        0.124    15.972 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0/O
                         net (fo=1, routed)           0.952    16.925    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_30__0_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I0_O)        0.124    17.049 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_6__5/O
                         net (fo=8, routed)           1.201    18.249    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[3]
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.733    18.713    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_50MHz
    RAMB18_X0Y3          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.281    
                         clock uncertainty           -0.083    19.198    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    18.632    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.632    
                         arrival time                         -18.249    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.999ns  (logic 4.535ns (23.869%)  route 14.464ns (76.131%))
  Logic Levels:           27  (LUT2=4 LUT3=2 LUT4=2 LUT5=4 LUT6=15)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.478    13.915    mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q_reg[0]_6
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.039 f  mfp_sys/top/cpu/core/dcc/_dcc_trstb_reg/q[0]_i_5__43/O
                         net (fo=1, routed)           0.433    14.472    mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q_reg[0]_32
    SLICE_X29Y17         LUT6 (Prop_lut6_I3_O)        0.124    14.596 r  mfp_sys/top/cpu/core/dcc/_dcc_dmiss_m_ev_reg/q[0]_i_1__377/O
                         net (fo=34, routed)          0.937    15.534    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/dcc_advance_m
    SLICE_X25Y17         LUT5 (Prop_lut5_I3_O)        0.153    15.687 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__232/O
                         net (fo=2, routed)           0.670    16.357    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[2]_6
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.327    16.684 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/mem_reg_i_50/O
                         net (fo=8, routed)           0.786    17.470    mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/dcc_dwstb
    SLICE_X13Y20         LUT6 (Prop_lut6_I5_O)        0.124    17.594 r  mfp_sys/top/cpu/core/dcc/_dcop_wway_reg_3_0_/mem_reg_i_9__7/O
                         net (fo=2, routed)           0.673    18.267    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg_0[0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/clk_50MHz
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -18.267    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.847ns  (logic 4.407ns (23.383%)  route 14.440ns (76.616%))
  Logic Levels:           26  (LUT2=5 LUT3=2 LUT4=3 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.733ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.807    -0.733    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_50MHz
    SLICE_X30Y16         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.215 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=28, routed)          1.042     0.828    mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/cachewrite_m
    SLICE_X31Y18         LUT4 (Prop_lut4_I1_O)        0.152     0.980 f  mfp_sys/top/cpu/core/dcc/fb/_ld_tag_reg/q[3]_i_5__14/O
                         net (fo=6, routed)           0.716     1.696    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__188
    SLICE_X30Y18         LUT6 (Prop_lut6_I1_O)        0.332     2.028 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_4/O
                         net (fo=4, routed)           0.441     2.469    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/fill_data_ready
    SLICE_X30Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.593 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_2/O
                         net (fo=10, routed)          0.333     2.926    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[52]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.124     3.050 f  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[52]_i_1__2/O
                         net (fo=21, routed)          0.588     3.638    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_11
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.124     3.762 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_1__351/O
                         net (fo=19, routed)          0.486     4.248    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q_reg[0]_1
    SLICE_X31Y21         LUT2 (Prop_lut2_I0_O)        0.117     4.365 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104/O
                         net (fo=1, routed)           0.802     5.167    mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_3__104_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I0_O)        0.332     5.499 r  mfp_sys/top/cpu/core/dcc/fb/_ld_mtag_reg/q[0]_i_2__156/O
                         net (fo=8, routed)           0.690     6.189    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[0]_30
    SLICE_X31Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.313 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[39]_i_2__3/O
                         net (fo=7, routed)           0.345     6.657    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[39]
    SLICE_X28Y23         LUT2 (Prop_lut2_I1_O)        0.124     6.781 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__13/O
                         net (fo=3, routed)           0.338     7.119    mfp_sys/top/cpu/core/dcc/_dcc_ev/dcc_stall_m
    SLICE_X30Y24         LUT6 (Prop_lut6_I2_O)        0.124     7.243 r  mfp_sys/top/cpu/core/dcc/_dcc_ev/q[3]_i_3__5/O
                         net (fo=2, routed)           0.321     7.564    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_35
    SLICE_X32Y23         LUT2 (Prop_lut2_I1_O)        0.124     7.688 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[3]_i_2__14/O
                         net (fo=250, routed)         0.532     8.220    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_1
    SLICE_X31Y24         LUT3 (Prop_lut3_I1_O)        0.124     8.344 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__95/O
                         net (fo=43, routed)          0.368     8.713    mfp_sys/top/cpu/core/icc/_hold_imiss_n/mpc_icop_m
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124     8.837 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[3]_i_1__48/O
                         net (fo=2, routed)           0.298     9.134    mfp_sys/top/cpu/core/icc/_hold_imiss_n/q_reg[0]_5
    SLICE_X37Y24         LUT3 (Prop_lut3_I0_O)        0.124     9.258 r  mfp_sys/top/cpu/core/icc/_hold_imiss_n/q[0]_i_4__18/O
                         net (fo=5, routed)           0.277     9.536    mfp_sys/top/cpu/core/biu/_biu_eaaccess/icc_exmagicl
    SLICE_X37Y24         LUT5 (Prop_lut5_I2_O)        0.124     9.660 r  mfp_sys/top/cpu/core/biu/_biu_eaaccess/q[0]_i_2__142/O
                         net (fo=2, routed)           0.511    10.170    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_8
    SLICE_X40Y21         LUT6 (Prop_lut6_I4_O)        0.124    10.294 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__227/O
                         net (fo=4, routed)           0.332    10.626    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.750 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_4__50/O
                         net (fo=1, routed)           0.307    11.057    mfp_sys/top/cpu/core/biu/_flush_front/q_reg[0]_2
    SLICE_X42Y19         LUT6 (Prop_lut6_I3_O)        0.124    11.181 r  mfp_sys/top/cpu/core/biu/_flush_front/q[0]_i_3__94/O
                         net (fo=2, routed)           0.324    11.505    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_45
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124    11.629 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__136/O
                         net (fo=39, routed)          0.485    12.114    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_1
    SLICE_X42Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.238 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__134/O
                         net (fo=8, routed)           0.473    12.711    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_9
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.835 r  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_2__132/O
                         net (fo=4, routed)           0.478    13.313    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X34Y18         LUT6 (Prop_lut6_I2_O)        0.124    13.437 f  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_17__5/O
                         net (fo=2, routed)           0.718    14.155    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[0]_i_2__232_0
    SLICE_X29Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.279 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[6]_i_6__4/O
                         net (fo=6, routed)           0.448    14.727    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[0]_64
    SLICE_X31Y16         LUT4 (Prop_lut4_I0_O)        0.124    14.851 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__168/O
                         net (fo=13, routed)          0.997    15.848    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_13
    SLICE_X43Y15         LUT2 (Prop_lut2_I1_O)        0.150    15.998 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[6]_i_4__6/O
                         net (fo=7, routed)           0.561    16.559    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[0]_5
    SLICE_X48Y18         LUT5 (Prop_lut5_I1_O)        0.326    16.885 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q[0]_i_1__367/O
                         net (fo=5, routed)           1.229    18.114    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg_2[0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/clk_50MHz
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    18.530    mfp_sys/top/cpu/dcache/tagram/ram__tag_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -18.114    
  -------------------------------------------------------------------
                         slack                                  0.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.624    -0.540    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_50MHz
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[1]/Q
                         net (fo=7, routed)           0.068    -0.331    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/Q[1]
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.898    -0.775    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/clk_50MHz
    SLICE_X41Y28         FDRE                                         r  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]/C
                         clock pessimism              0.236    -0.540    
                         clock uncertainty            0.083    -0.457    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.075    -0.382    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.552    -0.612    debounce/clk_50MHz
    SLICE_X52Y76         FDRE                                         r  debounce/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  debounce/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.417    debounce/shift_pb1[3]
    SLICE_X53Y76         LUT5 (Prop_lut5_I0_O)        0.045    -0.372 r  debounce/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.372    debounce/pbtn_db[1]_i_1_n_0
    SLICE_X53Y76         FDRE                                         r  debounce/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.819    -0.854    debounce/clk_50MHz
    SLICE_X53Y76         FDRE                                         r  debounce/pbtn_db_reg[1]/C
                         clock pessimism              0.255    -0.599    
                         clock uncertainty            0.083    -0.516    
    SLICE_X53Y76         FDRE (Hold_fdre_C_D)         0.091    -0.425    debounce/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.555    -0.609    debounce/clk_50MHz
    SLICE_X64Y74         FDRE                                         r  debounce/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  debounce/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.414    debounce/shift_swtch10_reg_n_0_[3]
    SLICE_X65Y74         LUT5 (Prop_lut5_I0_O)        0.045    -0.369 r  debounce/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.369    debounce/swtch_db[10]_i_1_n_0
    SLICE_X65Y74         FDRE                                         r  debounce/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.824    -0.849    debounce/clk_50MHz
    SLICE_X65Y74         FDRE                                         r  debounce/swtch_db_reg[10]/C
                         clock pessimism              0.253    -0.596    
                         clock uncertainty            0.083    -0.513    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.091    -0.422    debounce/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_swtch2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/swtch_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.553    -0.611    debounce/clk_50MHz
    SLICE_X48Y75         FDRE                                         r  debounce/shift_swtch2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  debounce/shift_swtch2_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.416    debounce/shift_swtch2_reg_n_0_[3]
    SLICE_X49Y75         LUT5 (Prop_lut5_I0_O)        0.045    -0.371 r  debounce/swtch_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.371    debounce/swtch_db[2]_i_1_n_0
    SLICE_X49Y75         FDRE                                         r  debounce/swtch_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.821    -0.852    debounce/clk_50MHz
    SLICE_X49Y75         FDRE                                         r  debounce/swtch_db_reg[2]/C
                         clock pessimism              0.254    -0.598    
                         clock uncertainty            0.083    -0.515    
    SLICE_X49Y75         FDRE (Hold_fdre_C_D)         0.091    -0.424    debounce/swtch_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.650    -0.514    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/clk_50MHz
    SLICE_X79Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.373 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[2]/Q
                         net (fo=5, routed)           0.087    -0.285    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/sel0[1]
    SLICE_X78Y16         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__122/O
                         net (fo=1, routed)           0.000    -0.240    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q[3]_i_1__122_n_0
    SLICE_X78Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.924    -0.749    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/clk_50MHz
    SLICE_X78Y16         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]/C
                         clock pessimism              0.249    -0.501    
                         clock uncertainty            0.083    -0.418    
    SLICE_X78Y16         FDRE (Hold_fdre_C_D)         0.121    -0.297    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_pcsam/pcsam_async_snd/_sync_sample_st_3_0_/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.634    -0.530    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/clk_50MHz
    SLICE_X13Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back0_7_0_/cregister/cregister/q_reg[5]/Q
                         net (fo=1, routed)           0.087    -0.302    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/Q[5]
    SLICE_X12Y18         LUT6 (Prop_lut6_I2_O)        0.045    -0.257 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[5]_i_1__88/O
                         net (fo=1, routed)           0.000    -0.257    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/D[5]
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.907    -0.766    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/clk_50MHz
    SLICE_X12Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]/C
                         clock pessimism              0.250    -0.517    
                         clock uncertainty            0.083    -0.434    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.120    -0.314    mfp_sys/top/cpu/core/dcc/fb/_fb_data0_31_0_/cregister/cregister/q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.659    -0.505    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_50MHz
    SLICE_X7Y22          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.277    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[15]_2[2]
    SLICE_X6Y22          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[10]_i_1__69/O
                         net (fo=1, routed)           0.000    -0.232    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[10]
    SLICE_X6Y22          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.933    -0.740    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_50MHz
    SLICE_X6Y22          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.249    -0.492    
                         clock uncertainty            0.083    -0.409    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.120    -0.289    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.662    -0.502    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/clk_50MHz
    SLICE_X7Y18          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_15_8_/cregister/cregister/q_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.274    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[15]_3[2]
    SLICE_X6Y18          LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[10]_i_1__70/O
                         net (fo=1, routed)           0.000    -0.229    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[10]
    SLICE_X6Y18          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.937    -0.736    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_50MHz
    SLICE_X6Y18          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]/C
                         clock pessimism              0.248    -0.489    
                         clock uncertainty            0.083    -0.406    
    SLICE_X6Y18          FDRE (Hold_fdre_C_D)         0.120    -0.286    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.636    -0.528    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/clk_50MHz
    SLICE_X9Y16          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_31_24_/cregister/cregister/q_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.300    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_3[0]
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[24]_i_1__53/O
                         net (fo=1, routed)           0.000    -0.255    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[24]
    SLICE_X8Y16          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.909    -0.764    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_50MHz
    SLICE_X8Y16          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]/C
                         clock pessimism              0.250    -0.515    
                         clock uncertainty            0.083    -0.432    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.120    -0.312    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/clk_50MHz
    SLICE_X11Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_31_24_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.299    mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q_reg[31]_5[1]
    SLICE_X10Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.254 r  mfp_sys/top/cpu/core/dcc/fb/_sb_to_fb_stb_reg/q[25]_i_1__55/O
                         net (fo=1, routed)           0.000    -0.254    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[25]
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.911    -0.762    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_50MHz
    SLICE_X10Y14         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]/C
                         clock pessimism              0.249    -0.514    
                         clock uncertainty            0.083    -0.431    
    SLICE_X10Y14         FDRE (Hold_fdre_C_D)         0.120    -0.311    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.065ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 0.580ns (7.031%)  route 7.669ns (92.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         7.077     7.513    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X38Y64         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.513    18.493    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_50MHz
    SLICE_X38Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.083    18.897    
    SLICE_X38Y64         FDCE (Recov_fdce_C_CLR)     -0.319    18.578    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 11.065    

Slack (MET) :             11.065ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 0.580ns (7.031%)  route 7.669ns (92.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         7.077     7.513    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X38Y64         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.513    18.493    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_50MHz
    SLICE_X38Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.083    18.897    
    SLICE_X38Y64         FDCE (Recov_fdce_C_CLR)     -0.319    18.578    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 11.065    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 0.580ns (7.200%)  route 7.476ns (92.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.884     7.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/SR[0]
    SLICE_X43Y68         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.505    18.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/clk_50MHz
    SLICE_X43Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.083    18.889    
    SLICE_X43Y68         FDCE (Recov_fdce_C_CLR)     -0.405    18.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.484    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.211ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 0.580ns (7.159%)  route 7.522ns (92.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.930     7.366    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X38Y65         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_50MHz
    SLICE_X38Y65         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.083    18.896    
    SLICE_X38Y65         FDCE (Recov_fdce_C_CLR)     -0.319    18.577    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                 11.211    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.580ns (7.255%)  route 7.415ns (92.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.823     7.259    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y68         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X40Y68         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 11.228    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.580ns (7.255%)  route 7.415ns (92.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.823     7.259    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y68         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X40Y68         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 11.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X78Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X78Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X78Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.134ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X79Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X79Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X79Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.134ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X79Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X79Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X79Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.186ns (16.023%)  route 0.975ns (83.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.759     0.630    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X78Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  1.170    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.065ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 0.580ns (7.031%)  route 7.669ns (92.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         7.077     7.513    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X38Y64         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.513    18.493    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_50MHz
    SLICE_X38Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.083    18.897    
    SLICE_X38Y64         FDCE (Recov_fdce_C_CLR)     -0.319    18.578    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 11.065    

Slack (MET) :             11.065ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 0.580ns (7.031%)  route 7.669ns (92.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         7.077     7.513    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X38Y64         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.513    18.493    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_50MHz
    SLICE_X38Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.083    18.897    
    SLICE_X38Y64         FDCE (Recov_fdce_C_CLR)     -0.319    18.578    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 11.065    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 0.580ns (7.200%)  route 7.476ns (92.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.884     7.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/SR[0]
    SLICE_X43Y68         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.505    18.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/clk_50MHz
    SLICE_X43Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.083    18.889    
    SLICE_X43Y68         FDCE (Recov_fdce_C_CLR)     -0.405    18.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.484    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.211ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 0.580ns (7.159%)  route 7.522ns (92.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.930     7.366    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X38Y65         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_50MHz
    SLICE_X38Y65         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.083    18.896    
    SLICE_X38Y65         FDCE (Recov_fdce_C_CLR)     -0.319    18.577    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                 11.211    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.580ns (7.255%)  route 7.415ns (92.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.823     7.259    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y68         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X40Y68         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 11.228    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.580ns (7.255%)  route 7.415ns (92.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.823     7.259    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y68         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X40Y68         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 11.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X78Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X78Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X78Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X79Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X79Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X79Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X79Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X79Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X79Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.186ns (16.023%)  route 0.975ns (83.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.759     0.630    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X78Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  1.087    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50MHz_clk_wiz_0
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.065ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 0.580ns (7.031%)  route 7.669ns (92.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         7.077     7.513    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X38Y64         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.513    18.493    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_50MHz
    SLICE_X38Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.083    18.897    
    SLICE_X38Y64         FDCE (Recov_fdce_C_CLR)     -0.319    18.578    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 11.065    

Slack (MET) :             11.065ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 0.580ns (7.031%)  route 7.669ns (92.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         7.077     7.513    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X38Y64         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.513    18.493    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_50MHz
    SLICE_X38Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.083    18.897    
    SLICE_X38Y64         FDCE (Recov_fdce_C_CLR)     -0.319    18.578    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]
  -------------------------------------------------------------------
                         required time                         18.578    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 11.065    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.090ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.083    18.895    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.490    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.090    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 0.580ns (7.200%)  route 7.476ns (92.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.884     7.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/SR[0]
    SLICE_X43Y68         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.505    18.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/clk_50MHz
    SLICE_X43Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.083    18.889    
    SLICE_X43Y68         FDCE (Recov_fdce_C_CLR)     -0.405    18.484    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.484    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.211ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 0.580ns (7.159%)  route 7.522ns (92.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.930     7.366    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X38Y65         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_50MHz
    SLICE_X38Y65         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.083    18.896    
    SLICE_X38Y65         FDCE (Recov_fdce_C_CLR)     -0.319    18.577    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.577    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                 11.211    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.580ns (7.255%)  route 7.415ns (92.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.823     7.259    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y68         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X40Y68         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 11.228    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.580ns (7.255%)  route 7.415ns (92.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.823     7.259    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y68         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.083    18.892    
    SLICE_X40Y68         FDCE (Recov_fdce_C_CLR)     -0.405    18.487    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.487    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 11.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X78Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X78Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X78Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.036ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X79Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X79Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X79Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X79Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X79Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X79Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.482    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.087ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.186ns (16.023%)  route 0.975ns (83.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.759     0.630    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]/C
                         clock pessimism              0.272    -0.473    
                         clock uncertainty            0.083    -0.390    
    SLICE_X78Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.457    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  1.087    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50MHz_clk_wiz_0_1
  To Clock:  clk_50MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.067ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 0.580ns (7.031%)  route 7.669ns (92.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         7.077     7.513    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X38Y64         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.513    18.493    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_50MHz
    SLICE_X38Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.081    18.899    
    SLICE_X38Y64         FDCE (Recov_fdce_C_CLR)     -0.319    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 11.067    

Slack (MET) :             11.067ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 0.580ns (7.031%)  route 7.669ns (92.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 18.493 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         7.077     7.513    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X38Y64         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.513    18.493    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_50MHz
    SLICE_X38Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]/C
                         clock pessimism              0.487    18.980    
                         clock uncertainty           -0.081    18.899    
    SLICE_X38Y64         FDCE (Recov_fdce_C_CLR)     -0.319    18.580    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[7]
  -------------------------------------------------------------------
                         required time                         18.580    
                         arrival time                          -7.513    
  -------------------------------------------------------------------
                         slack                                 11.067    

Slack (MET) :             11.092ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.081    18.897    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.092    

Slack (MET) :             11.092ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.081    18.897    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.092    

Slack (MET) :             11.092ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.081    18.897    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.092    

Slack (MET) :             11.092ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 0.580ns (7.129%)  route 7.556ns (92.871%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.964     7.400    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y66         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.511    18.491    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y66         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]/C
                         clock pessimism              0.487    18.978    
                         clock uncertainty           -0.081    18.897    
    SLICE_X40Y66         FDCE (Recov_fdce_C_CLR)     -0.405    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.492    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                 11.092    

Slack (MET) :             11.166ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 0.580ns (7.200%)  route 7.476ns (92.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 18.485 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.884     7.320    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/SR[0]
    SLICE_X43Y68         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.505    18.485    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/clk_50MHz
    SLICE_X43Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]/C
                         clock pessimism              0.487    18.972    
                         clock uncertainty           -0.081    18.891    
    SLICE_X43Y68         FDCE (Recov_fdce_C_CLR)     -0.405    18.486    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/cr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.486    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                 11.166    

Slack (MET) :             11.213ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 0.580ns (7.159%)  route 7.522ns (92.841%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 18.492 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.930     7.366    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X38Y65         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.512    18.492    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_50MHz
    SLICE_X38Y65         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.487    18.979    
                         clock uncertainty           -0.081    18.898    
    SLICE_X38Y65         FDCE (Recov_fdce_C_CLR)     -0.319    18.579    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.579    
                         arrival time                          -7.366    
  -------------------------------------------------------------------
                         slack                                 11.213    

Slack (MET) :             11.230ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.580ns (7.255%)  route 7.415ns (92.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.823     7.259    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y68         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.081    18.894    
    SLICE_X40Y68         FDCE (Recov_fdce_C_CLR)     -0.405    18.489    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 11.230    

Slack (MET) :             11.230ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50MHz_clk_wiz_0_1 rise@20.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.995ns  (logic 0.580ns (7.255%)  route 7.415ns (92.745%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 18.488 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.804    -0.736    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.280 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.592     0.312    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.124     0.436 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         6.823     7.259    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/SR[0]
    SLICE_X40Y68         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        1.508    18.488    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/clk_50MHz
    SLICE_X40Y68         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]/C
                         clock pessimism              0.487    18.975    
                         clock uncertainty           -0.081    18.894    
    SLICE_X40Y68         FDCE (Recov_fdce_C_CLR)     -0.405    18.489    mfp_sys/mfp_ahb_withloader/mfp_ahb/i2c/i2c/byte_controller/bit_controller/filter_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         18.489    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 11.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X78Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X78Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.109ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X78Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.186ns (16.755%)  route 0.924ns (83.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.709     0.579    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X80Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X80Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X80Y10         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.134ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X79Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X79Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X79Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.134ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.909%)  route 0.914ns (83.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.698     0.569    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X79Y10         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X79Y10         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X79Y10         FDCE (Remov_fdce_C_CLR)     -0.092    -0.565    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]/CLR
                            (removal check against rising-edge clock clk_50MHz_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50MHz_clk_wiz_0_1 rise@0.000ns - clk_50MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.186ns (16.023%)  route 0.975ns (83.977%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.633    -0.531    debounce/clk_50MHz
    SLICE_X67Y9          FDRE                                         r  debounce/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  debounce/pbtn_db_reg[5]/Q
                         net (fo=16, routed)          0.216    -0.174    debounce/PBTN_DB[5]
    SLICE_X67Y10         LUT1 (Prop_lut1_I0_O)        0.045    -0.129 f  debounce/rx_sync1_i_1/O
                         net (fo=261, routed)         0.759     0.630    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X78Y11         FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_50MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8541, routed)        0.929    -0.744    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_50MHz
    SLICE_X78Y11         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]/C
                         clock pessimism              0.272    -0.473    
    SLICE_X78Y11         FDCE (Remov_fdce_C_CLR)     -0.067    -0.540    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/shifted_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  1.170    





