vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_microblaze_0_3/sim/design_1_microblaze_0_3.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_v10_4/sim/design_1_dlmb_v10_4.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_v10_4/sim/design_1_ilmb_v10_4.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_4/sim/design_1_dlmb_bram_if_cntlr_4.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_4/sim/design_1_ilmb_bram_if_cntlr_4.vhd" \
"../../../bd/design_1/ip/design_1_microblaze_0_axi_intc_4/sim/design_1_microblaze_0_axi_intc_4.vhd" \
"../../../bd/design_1/ip/design_1_mdm_1_4/sim/design_1_mdm_1_4.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_4/sim/design_1_rst_clk_wiz_1_100M_4.vhd" \
"../../../bd/design_1/ip/design_1_axi_uartlite_0_1/sim/design_1_axi_uartlite_0_1.vhd" \
"../../../bd/design_1/ip/design_1_rst_mig_7series_0_100M_2/sim/design_1_rst_mig_7series_0_100M_2.vhd" \
"../../../bd/design_1/ip/design_1_axi_dma_0_3/sim/design_1_axi_dma_0_3.vhd" \

nosort
