TITLE: Specman/System Verilog Engineers

SKILLS: IT Software - Embedded

Job Description Â Send me Jobs like this Job Description strong> : strong> The individual will be responsible for random verification at IP level in System Verilog or Specman. Would be required to prepare random verification plan and create the radom verification testbench for different IPs/ modules. Would need to develop generator, driver, monitor, checker, scoreboard and most importantly functional coverage. Would be responsible to meet 100% functional coverage and code coverage. Candidate Reqirements strong> : strong> Mandatory Skills- Expertise in either Specman or System Verilog Knowledge of OVM/ VMM/ ERM Experience in test planning, test bench development, stimulus generation, checking, and functional coverage. hdls - verilog and vhdl Preferable Skills- Bus protocol knowledge like AHB, OCP etc, serial protococls like uart, i2c etc p> p> Salary: Not Disclosed by Recruiter Industry: Recruitment / Staffing Functional Area: IT Software - Embedded , EDA , VLSI , ASIC , Chip Design Role Category:Programming & Design Role:Team Lead/Technical Lead Keyskills development ip verification system verilog vhdl ocp specman vmm ips erm Desired Candidate Profile Education- UG: B.Tech/B.E. PG:Post Graduation Not Required Doctorate:Any Doctorate - Any Specialization, Doctorate Not Required Please refer to the Job description above Company Profile: MaYo Technologies MaYo Technologies Download PPT Photo 1 Â View Contact Details