// Seed: 1600713005
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  wire id_5;
endmodule
module module_1 #(
    parameter id_6 = 32'd11
) (
    input wire id_0,
    input wire id_1,
    output tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wor _id_6,
    input wand id_7
);
  assign id_4 = 1;
  logic id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  logic [1 : id_6] id_10;
endmodule
