[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"output/"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~I2S|I2S>io_serialData",
    "sources":[
      "~I2S|I2S>io_rightChannel",
      "~I2S|I2S>io_leftChannel"
    ]
  }
]