

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6'
================================================================
* Date:           Mon Jul 14 02:16:40 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.805 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     3208|     3208|  32.080 us|  32.080 us|  3201|  3201|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_ap_6_loop_for_fc_6_loop_for_fa_6  |     3206|     3206|         8|          1|          1|  3200|       yes|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     369|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     117|    -|
|Register         |        -|     -|     548|     224|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     548|     710|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U366  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_6ns_5ns_6ns_10_4_1_U365   |mac_muladd_6ns_5ns_6ns_10_4_1   |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln173_1_fu_360_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln173_fu_229_p2       |         +|   0|  0|  19|          12|           1|
    |add_ln176_1_fu_323_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln176_fu_273_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln178_fu_305_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln179_2_fu_422_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln179_3_fu_441_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln179_5_fu_431_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln179_fu_376_p2       |         +|   0|  0|  13|           6|           6|
    |add_ln181_1_fu_514_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln181_2_fu_524_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln181_fu_501_p2       |         +|   0|  0|  24|          17|          17|
    |empty_199_fu_405_p2       |         +|   0|  0|  15|           8|           8|
    |and_ln173_fu_267_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln173_fu_223_p2      |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln176_1_fu_317_p2    |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln176_fu_241_p2      |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln178_1_fu_311_p2    |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln178_fu_261_p2      |      icmp|   0|  0|  10|           3|           3|
    |empty_fu_279_p2           |        or|   0|  0|   2|           1|           1|
    |empty_200_fu_470_p3       |    select|   0|  0|  16|           1|          16|
    |j_1_mid2_fu_285_p3        |    select|   0|  0|   3|           1|           1|
    |select_ln173_1_fu_366_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln173_2_fu_463_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln173_fu_247_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln176_1_fu_329_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln176_fu_293_p3    |    select|   0|  0|   5|           1|           5|
    |select_ln181_fu_529_p3    |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln173_fu_255_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 369|         172|         166|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten120_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten140_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load                  |   9|          2|    3|          6|
    |ap_sig_allocacmp_k_load                  |   9|          2|    5|         10|
    |ap_sig_allocacmp_s_load                  |   9|          2|   16|         32|
    |indvar_flatten120_fu_108                 |   9|          2|    8|         16|
    |indvar_flatten140_fu_116                 |   9|          2|   12|         24|
    |j_fu_100                                 |   9|          2|    3|          6|
    |k_fu_104                                 |   9|          2|    5|         10|
    |s_fu_96                                  |   9|          2|   16|         32|
    |y_fu_112                                 |   9|          2|    6|         12|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 117|         26|   96|        192|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln173_reg_633                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |conv_i_i16_i86_i373_cast_reg_618  |  17|   0|   17|          0|
    |icmp_ln176_1_reg_659              |   1|   0|    1|          0|
    |icmp_ln176_reg_627                |   1|   0|    1|          0|
    |icmp_ln178_1_reg_655              |   1|   0|    1|          0|
    |indvar_flatten120_fu_108          |   8|   0|    8|          0|
    |indvar_flatten140_fu_116          |  12|   0|   12|          0|
    |j_1_mid2_reg_638                  |   3|   0|    3|          0|
    |j_fu_100                          |   3|   0|    3|          0|
    |k_fu_104                          |   5|   0|    5|          0|
    |s_fu_96                           |  16|   0|   16|          0|
    |select_ln173_1_reg_663            |   6|   0|    6|          0|
    |select_ln176_reg_644              |   5|   0|    5|          0|
    |y_fu_112                          |   6|   0|    6|          0|
    |and_ln173_reg_633                 |  64|  32|    1|          0|
    |icmp_ln176_1_reg_659              |  64|  32|    1|          0|
    |icmp_ln176_reg_627                |  64|  32|    1|          0|
    |icmp_ln178_1_reg_655              |  64|  32|    1|          0|
    |j_1_mid2_reg_638                  |  64|  32|    3|          0|
    |select_ln173_1_reg_663            |  64|  32|    6|          0|
    |select_ln176_reg_644              |  64|  32|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 548| 224|  118|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6|  return value|
|p_cast121             |   in|   12|     ap_none|                                               p_cast121|        scalar|
|Weights_address0      |  out|   14|   ap_memory|                                                 Weights|         array|
|Weights_ce0           |  out|    1|   ap_memory|                                                 Weights|         array|
|Weights_q0            |   in|   16|   ap_memory|                                                 Weights|         array|
|OutPadConv6_address0  |  out|   10|   ap_memory|                                             OutPadConv6|         array|
|OutPadConv6_ce0       |  out|    1|   ap_memory|                                             OutPadConv6|         array|
|OutPadConv6_q0        |   in|   16|   ap_memory|                                             OutPadConv6|         array|
|conv_i_i16_i86_i373   |   in|   16|     ap_none|                                     conv_i_i16_i86_i373|        scalar|
|mul_ln173             |   in|   11|     ap_none|                                               mul_ln173|        scalar|
|OutConv6_address0     |  out|   11|   ap_memory|                                                OutConv6|         array|
|OutConv6_ce0          |  out|    1|   ap_memory|                                                OutConv6|         array|
|OutConv6_we0          |  out|    1|   ap_memory|                                                OutConv6|         array|
|OutConv6_d0           |  out|   16|   ap_memory|                                                OutConv6|         array|
|Weights_load_131      |   in|   16|     ap_none|                                        Weights_load_131|        scalar|
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.80>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:174->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 11 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten120 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 15 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten140 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Weights_load_131_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Weights_load_131"   --->   Operation 17 'read' 'Weights_load_131_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mul_ln173_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %mul_ln173"   --->   Operation 18 'read' 'mul_ln173_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv_i_i16_i86_i373_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i16_i86_i373"   --->   Operation 19 'read' 'conv_i_i16_i86_i373_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast121_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %p_cast121"   --->   Operation 20 'read' 'p_cast121_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_i_i16_i86_i373_cast = sext i16 %conv_i_i16_i86_i373_read"   --->   Operation 21 'sext' 'conv_i_i16_i86_i373_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_8, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten140"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln173 = store i6 0, i6 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 24 'store' 'store_ln173' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten120"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln176 = store i5 0, i5 %k" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 26 'store' 'store_ln176' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln178 = store i3 0, i3 %j" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 27 'store' 'store_ln178' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln174 = store i16 0, i16 %s" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:174->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 28 'store' 'store_ln174' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12.i393"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten120_load = load i8 %indvar_flatten120" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 30 'load' 'indvar_flatten120_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten140_load = load i12 %indvar_flatten140" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 31 'load' 'indvar_flatten140_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.80ns)   --->   "%icmp_ln173 = icmp_eq  i12 %indvar_flatten140_load, i12 3200" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 32 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.80ns)   --->   "%add_ln173 = add i12 %indvar_flatten140_load, i12 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 33 'add' 'add_ln173' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %for.end25.i402, void %for.inc45.i416.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 34 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 35 'load' 'j_load' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 36 'load' 'k_load' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.76ns)   --->   "%icmp_ln176 = icmp_eq  i8 %indvar_flatten120_load, i8 80" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 37 'icmp' 'icmp_ln176' <Predicate = (!icmp_ln173)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.41ns)   --->   "%select_ln173 = select i1 %icmp_ln176, i5 0, i5 %k_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 38 'select' 'select_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%xor_ln173 = xor i1 %icmp_ln176, i1 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 39 'xor' 'xor_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.67ns)   --->   "%icmp_ln178 = icmp_eq  i3 %j_load, i3 5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 40 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln173)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln173 = and i1 %icmp_ln178, i1 %xor_ln173" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 41 'and' 'and_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.78ns)   --->   "%add_ln176 = add i5 %select_ln173, i5 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 42 'add' 'add_ln176' <Predicate = (!icmp_ln173)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node j_1_mid2)   --->   "%empty = or i1 %and_ln173, i1 %icmp_ln176" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 43 'or' 'empty' <Predicate = (!icmp_ln173)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.28ns) (out node of the LUT)   --->   "%j_1_mid2 = select i1 %empty, i3 0, i3 %j_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 44 'select' 'j_1_mid2' <Predicate = (!icmp_ln173)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.41ns)   --->   "%select_ln176 = select i1 %and_ln173, i5 %add_ln176, i5 %select_ln173" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 45 'select' 'select_ln176' <Predicate = (!icmp_ln173)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i5 %select_ln176" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 46 'zext' 'zext_ln178' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 47 [3/3] (0.99ns) (grouped into DSP with root node add_ln179_1)   --->   "%mul_ln178 = mul i10 %zext_ln178, i10 44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 47 'mul' 'mul_ln178' <Predicate = (!icmp_ln173)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.67ns)   --->   "%add_ln178 = add i3 %j_1_mid2, i3 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 48 'add' 'add_ln178' <Predicate = (!icmp_ln173)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "%icmp_ln178_1 = icmp_eq  i3 %add_ln178, i3 5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 49 'icmp' 'icmp_ln178_1' <Predicate = (!icmp_ln173)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.78ns)   --->   "%icmp_ln176_1 = icmp_eq  i5 %select_ln176, i5 15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 50 'icmp' 'icmp_ln176_1' <Predicate = (!icmp_ln173)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln178_1, void %new.latch.for.body12.i393.split, void %last.iter.for.body12.i393.split" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 51 'br' 'br_ln178' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %icmp_ln176_1, void %new.latch.for.inc23.i396, void %last.iter.for.inc23.i396" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 52 'br' 'br_ln178' <Predicate = (!icmp_ln173 & icmp_ln178_1)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln178 = br void %new.latch.for.body12.i393.split" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 53 'br' 'br_ln178' <Predicate = (!icmp_ln173 & icmp_ln178_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.76ns)   --->   "%add_ln176_1 = add i8 %indvar_flatten120_load, i8 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 54 'add' 'add_ln176_1' <Predicate = (!icmp_ln173)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.39ns)   --->   "%select_ln176_1 = select i1 %icmp_ln176, i8 1, i8 %add_ln176_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 55 'select' 'select_ln176_1' <Predicate = (!icmp_ln173)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln173 = store i12 %add_ln173, i12 %indvar_flatten140" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 56 'store' 'store_ln173' <Predicate = (!icmp_ln173)> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln176 = store i8 %select_ln176_1, i8 %indvar_flatten120" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 57 'store' 'store_ln176' <Predicate = (!icmp_ln173)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln176 = store i5 %select_ln176, i5 %k" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 58 'store' 'store_ln176' <Predicate = (!icmp_ln173)> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln178 = store i3 %add_ln178, i3 %j" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 59 'store' 'store_ln178' <Predicate = (!icmp_ln173)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 60 [2/3] (0.99ns) (grouped into DSP with root node add_ln179_1)   --->   "%mul_ln178 = mul i10 %zext_ln178, i10 44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 60 'mul' 'mul_ln178' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%y_load = load i6 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 61 'load' 'y_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.78ns)   --->   "%add_ln173_1 = add i6 %y_load, i6 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 62 'add' 'add_ln173_1' <Predicate = (icmp_ln176)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.38ns)   --->   "%select_ln173_1 = select i1 %icmp_ln176, i6 %add_ln173_1, i6 %y_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 63 'select' 'select_ln173_1' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node add_ln179_1)   --->   "%mul_ln178 = mul i10 %zext_ln178, i10 44" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 64 'mul' 'mul_ln178' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln178_2 = zext i3 %j_1_mid2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 65 'zext' 'zext_ln178_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.78ns)   --->   "%add_ln179 = add i6 %select_ln173_1, i6 %zext_ln178_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 66 'add' 'add_ln179' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %add_ln179" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 67 'zext' 'zext_ln179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_1 = add i10 %zext_ln179, i10 %mul_ln178" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 68 'add' 'add_ln179_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln173 = store i6 %select_ln173_1, i6 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 69 'store' 'store_ln173' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 3.62>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i5 %select_ln176" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 70 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln176, i2 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl = zext i7 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 72 'zext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.77ns)   --->   "%empty_199 = add i8 %p_shl, i8 %zext_ln176" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 73 'add' 'empty_199' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_cast122 = zext i8 %empty_199" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:176->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 74 'zext' 'p_cast122' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln178_1 = zext i3 %j_1_mid2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 75 'zext' 'zext_ln178_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_1 = add i10 %zext_ln179, i10 %mul_ln178" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 76 'add' 'add_ln179_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln179_1 = zext i10 %add_ln179_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 77 'zext' 'zext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.80ns)   --->   "%add_ln179_2 = add i12 %p_cast121_read, i12 %p_cast122" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 78 'add' 'add_ln179_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln179_2 = zext i12 %add_ln179_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 79 'zext' 'zext_ln179_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.80ns)   --->   "%add_ln179_5 = add i12 %zext_ln178_1, i12 2556" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 80 'add' 'add_ln179_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln179_3 = zext i12 %add_ln179_5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 81 'zext' 'zext_ln179_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.80ns)   --->   "%add_ln179_3 = add i13 %zext_ln179_3, i13 %zext_ln179_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 82 'add' 'add_ln179_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln179_4 = zext i13 %add_ln179_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 83 'zext' 'zext_ln179_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i16 %Weights, i64 0, i64 %zext_ln179_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 84 'getelementptr' 'Weights_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 85 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%OutPadConv6_addr = getelementptr i16 %OutPadConv6, i64 0, i64 %zext_ln179_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 86 'getelementptr' 'OutPadConv6_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (1.23ns)   --->   "%OutPadConv6_load = load i10 %OutPadConv6_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 87 'load' 'OutPadConv6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 704> <RAM>

State 5 <SV = 4> <Delay = 2.23>
ST_5 : Operation 88 [1/2] ( I:1.23ns O:1.23ns )   --->   "%Weights_load = load i14 %Weights_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 88 'load' 'Weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln179 = sext i16 %Weights_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 89 'sext' 'sext_ln179' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv6_load = load i10 %OutPadConv6_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 90 'load' 'OutPadConv6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 704> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln179_1 = sext i16 %OutPadConv6_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 91 'sext' 'sext_ln179_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [3/3] (0.99ns) (grouped into DSP with root node add_ln179_4)   --->   "%mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 92 'mul' 'mul_ln179' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 93 [2/3] (0.99ns) (grouped into DSP with root node add_ln179_4)   --->   "%mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 93 'mul' 'mul_ln179' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%s_load = load i16 %s"   --->   Operation 94 'load' 's_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/3] (0.00ns) (grouped into DSP with root node add_ln179_4)   --->   "%mul_ln179 = mul i24 %sext_ln179_1, i24 %sext_ln179" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 95 'mul' 'mul_ln179' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node empty_200)   --->   "%select_ln173_2 = select i1 %icmp_ln176, i16 0, i16 %s_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 96 'select' 'select_ln173_2' <Predicate = (!and_ln173)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.35ns) (out node of the LUT)   --->   "%empty_200 = select i1 %and_ln173, i16 %s_load, i16 %select_ln173_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 97 'select' 'empty_200' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %empty_200, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 98 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_4 = add i24 %shl_ln6, i24 %mul_ln179" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 99 'add' 'add_ln179_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 118 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 118 'ret' 'ret_ln0' <Predicate = (icmp_ln173)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 3.09>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3200, i64 3200, i64 3200"   --->   Operation 101 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i6 %select_ln173_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:173->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 102 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:174->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 103 'specpipeline' 'specpipeline_ln174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln179_4 = add i24 %shl_ln6, i24 %mul_ln179" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 104 'add' 'add_ln179_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%s_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln179_4, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:179->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 105 'partselect' 's_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i16 %s_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 106 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.85ns)   --->   "%add_ln181 = add i17 %sext_ln181, i17 %conv_i_i16_i86_i373_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 107 'add' 'add_ln181' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln181, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 108 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln181_1 = add i11 %zext_ln173, i11 %mul_ln173_read" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 109 'add' 'add_ln181_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i11 %add_ln181_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 110 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%OutConv6_addr = getelementptr i16 %OutConv6, i64 0, i64 %zext_ln181" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 111 'getelementptr' 'OutConv6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.85ns)   --->   "%add_ln181_2 = add i16 %Weights_load_131_read, i16 %s_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 112 'add' 'add_ln181_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.35ns)   --->   "%select_ln181 = select i1 %tmp_8, i16 0, i16 %add_ln181_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 113 'select' 'select_ln181' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln181 = store i16 %select_ln181, i11 %OutConv6_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:181->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 114 'store' 'store_ln181' <Predicate = (icmp_ln178_1 & icmp_ln176_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln178 = br void %new.latch.for.inc23.i396" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 115 'br' 'br_ln178' <Predicate = (icmp_ln178_1 & icmp_ln176_1)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.42ns)   --->   "%store_ln174 = store i16 %s_2, i16 %s" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:174->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 116 'store' 'store_ln174' <Predicate = true> <Delay = 0.42>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln178 = br void %for.body12.i393" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:178->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:47]   --->   Operation 117 'br' 'br_ln178' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_cast121]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OutPadConv6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_i_i16_i86_i373]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln173]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ OutConv6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Weights_load_131]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s                        (alloca           ) [ 011111111]
j                        (alloca           ) [ 010000000]
k                        (alloca           ) [ 010000000]
indvar_flatten120        (alloca           ) [ 010000000]
y                        (alloca           ) [ 011100000]
indvar_flatten140        (alloca           ) [ 010000000]
Weights_load_131_read    (read             ) [ 011111111]
mul_ln173_read           (read             ) [ 011111111]
conv_i_i16_i86_i373_read (read             ) [ 000000000]
p_cast121_read           (read             ) [ 011110000]
conv_i_i16_i86_i373_cast (sext             ) [ 011111111]
specinterface_ln0        (specinterface    ) [ 000000000]
store_ln0                (store            ) [ 000000000]
store_ln173              (store            ) [ 000000000]
store_ln0                (store            ) [ 000000000]
store_ln176              (store            ) [ 000000000]
store_ln178              (store            ) [ 000000000]
store_ln174              (store            ) [ 000000000]
br_ln0                   (br               ) [ 000000000]
indvar_flatten120_load   (load             ) [ 000000000]
indvar_flatten140_load   (load             ) [ 000000000]
icmp_ln173               (icmp             ) [ 011111110]
add_ln173                (add              ) [ 000000000]
br_ln173                 (br               ) [ 000000000]
j_load                   (load             ) [ 000000000]
k_load                   (load             ) [ 000000000]
icmp_ln176               (icmp             ) [ 011111110]
select_ln173             (select           ) [ 000000000]
xor_ln173                (xor              ) [ 000000000]
icmp_ln178               (icmp             ) [ 000000000]
and_ln173                (and              ) [ 011111110]
add_ln176                (add              ) [ 000000000]
empty                    (or               ) [ 000000000]
j_1_mid2                 (select           ) [ 011110000]
select_ln176             (select           ) [ 011110000]
zext_ln178               (zext             ) [ 011100000]
add_ln178                (add              ) [ 000000000]
icmp_ln178_1             (icmp             ) [ 011111111]
icmp_ln176_1             (icmp             ) [ 011111111]
br_ln178                 (br               ) [ 000000000]
br_ln178                 (br               ) [ 000000000]
br_ln178                 (br               ) [ 000000000]
add_ln176_1              (add              ) [ 000000000]
select_ln176_1           (select           ) [ 000000000]
store_ln173              (store            ) [ 000000000]
store_ln176              (store            ) [ 000000000]
store_ln176              (store            ) [ 000000000]
store_ln178              (store            ) [ 000000000]
y_load                   (load             ) [ 000000000]
add_ln173_1              (add              ) [ 000000000]
select_ln173_1           (select           ) [ 010011111]
mul_ln178                (mul              ) [ 010010000]
zext_ln178_2             (zext             ) [ 000000000]
add_ln179                (add              ) [ 000000000]
zext_ln179               (zext             ) [ 010010000]
store_ln173              (store            ) [ 000000000]
zext_ln176               (zext             ) [ 000000000]
tmp                      (bitconcatenate   ) [ 000000000]
p_shl                    (zext             ) [ 000000000]
empty_199                (add              ) [ 000000000]
p_cast122                (zext             ) [ 000000000]
zext_ln178_1             (zext             ) [ 000000000]
add_ln179_1              (add              ) [ 000000000]
zext_ln179_1             (zext             ) [ 000000000]
add_ln179_2              (add              ) [ 000000000]
zext_ln179_2             (zext             ) [ 000000000]
add_ln179_5              (add              ) [ 000000000]
zext_ln179_3             (zext             ) [ 000000000]
add_ln179_3              (add              ) [ 000000000]
zext_ln179_4             (zext             ) [ 000000000]
Weights_addr             (getelementptr    ) [ 010001000]
OutPadConv6_addr         (getelementptr    ) [ 010001000]
Weights_load             (load             ) [ 000000000]
sext_ln179               (sext             ) [ 010000110]
OutPadConv6_load         (load             ) [ 000000000]
sext_ln179_1             (sext             ) [ 010000110]
s_load                   (load             ) [ 000000000]
mul_ln179                (mul              ) [ 010000001]
select_ln173_2           (select           ) [ 000000000]
empty_200                (select           ) [ 000000000]
shl_ln6                  (bitconcatenate   ) [ 010000001]
specloopname_ln0         (specloopname     ) [ 000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000]
zext_ln173               (zext             ) [ 000000000]
specpipeline_ln174       (specpipeline     ) [ 000000000]
add_ln179_4              (add              ) [ 000000000]
s_2                      (partselect       ) [ 000000000]
sext_ln181               (sext             ) [ 000000000]
add_ln181                (add              ) [ 000000000]
tmp_8                    (bitselect        ) [ 000000000]
add_ln181_1              (add              ) [ 000000000]
zext_ln181               (zext             ) [ 000000000]
OutConv6_addr            (getelementptr    ) [ 000000000]
add_ln181_2              (add              ) [ 000000000]
select_ln181             (select           ) [ 000000000]
store_ln181              (store            ) [ 000000000]
br_ln178                 (br               ) [ 000000000]
store_ln174              (store            ) [ 000000000]
br_ln178                 (br               ) [ 000000000]
ret_ln0                  (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_cast121">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_cast121"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OutPadConv6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_i_i16_i86_i373">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_i_i16_i86_i373"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln173">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln173"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OutConv6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutConv6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Weights_load_131">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Weights_load_131"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_for_ap_6_loop_for_fc_6_loop_for_fa_6_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="s_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="j_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="k_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten120_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten120/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="y_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten140_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten140/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="Weights_load_131_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Weights_load_131_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="mul_ln173_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="0"/>
<pin id="129" dir="1" index="2" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln173_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv_i_i16_i86_i373_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_i_i16_i86_i373_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_cast121_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="12" slack="0"/>
<pin id="140" dir="0" index="1" bw="12" slack="0"/>
<pin id="141" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_cast121_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="Weights_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="13" slack="0"/>
<pin id="148" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Weights_addr/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Weights_load/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="OutPadConv6_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="10" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv6_addr/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutPadConv6_load/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="OutConv6_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutConv6_addr/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln181_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="11" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/8 "/>
</bind>
</comp>

<comp id="183" class="1004" name="conv_i_i16_i86_i373_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i16_i86_i373_cast/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="12" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln173_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="6" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln176_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="5" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln178_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln174_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="indvar_flatten120_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten120_load/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="indvar_flatten140_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="0"/>
<pin id="222" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten140_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln173_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="0" index="1" bw="12" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln173_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="12" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="j_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="3" slack="0"/>
<pin id="237" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="k_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="icmp_ln176_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="select_ln173_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="5" slack="0"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln173/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="xor_ln173_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln173/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln178_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="3" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="and_ln173_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln173/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln176_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="empty_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="j_1_mid2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="0" index="2" bw="3" slack="0"/>
<pin id="289" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid2/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln176_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="5" slack="0"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln176/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln178_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln178_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln178_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="0" index="1" bw="3" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178_1/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln176_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176_1/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln176_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176_1/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="select_ln176_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="0" index="2" bw="8" slack="0"/>
<pin id="333" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln176_1/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln173_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="12" slack="0"/>
<pin id="339" dir="0" index="1" bw="12" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln176_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="8" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln176_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="5" slack="0"/>
<pin id="349" dir="0" index="1" bw="5" slack="0"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln178_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="3" slack="0"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="y_load_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="2"/>
<pin id="359" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln173_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_1/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="select_ln173_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="2"/>
<pin id="368" dir="0" index="1" bw="6" slack="0"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln173_1/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln178_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="2"/>
<pin id="375" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_2/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln179_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="6" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="zext_ln179_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln173_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="0" index="1" bw="6" slack="2"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln173/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln176_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="3"/>
<pin id="393" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="7" slack="0"/>
<pin id="396" dir="0" index="1" bw="5" slack="3"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_shl_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="empty_199_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="7" slack="0"/>
<pin id="407" dir="0" index="1" bw="5" slack="0"/>
<pin id="408" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_199/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_cast122_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast122/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln178_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="3"/>
<pin id="417" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178_1/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln179_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_1/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln179_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="3"/>
<pin id="424" dir="0" index="1" bw="8" slack="0"/>
<pin id="425" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_2/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln179_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="12" slack="0"/>
<pin id="429" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_2/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln179_5_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="3" slack="0"/>
<pin id="433" dir="0" index="1" bw="12" slack="0"/>
<pin id="434" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_5/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln179_3_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="12" slack="0"/>
<pin id="439" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_3/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln179_3_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="0"/>
<pin id="443" dir="0" index="1" bw="12" slack="0"/>
<pin id="444" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln179_3/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln179_4_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="13" slack="0"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179_4/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sext_ln179_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln179/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln179_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln179_1/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="s_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="6"/>
<pin id="462" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln173_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="6"/>
<pin id="465" dir="0" index="1" bw="16" slack="0"/>
<pin id="466" dir="0" index="2" bw="16" slack="0"/>
<pin id="467" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln173_2/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="empty_200_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="6"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="0" index="2" bw="16" slack="0"/>
<pin id="474" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_200/7 "/>
</bind>
</comp>

<comp id="477" class="1004" name="shl_ln6_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="24" slack="0"/>
<pin id="479" dir="0" index="1" bw="16" slack="0"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln173_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="5"/>
<pin id="487" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="s_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="0" index="1" bw="24" slack="0"/>
<pin id="491" dir="0" index="2" bw="5" slack="0"/>
<pin id="492" dir="0" index="3" bw="6" slack="0"/>
<pin id="493" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="s_2/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="sext_ln181_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="0"/>
<pin id="499" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln181/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln181_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="0" index="1" bw="16" slack="7"/>
<pin id="504" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_8_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="17" slack="0"/>
<pin id="509" dir="0" index="2" bw="6" slack="0"/>
<pin id="510" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/8 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln181_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="0"/>
<pin id="516" dir="0" index="1" bw="11" slack="7"/>
<pin id="517" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181_1/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln181_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="11" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln181/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln181_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="7"/>
<pin id="526" dir="0" index="1" bw="16" slack="0"/>
<pin id="527" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181_2/8 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln181_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="16" slack="0"/>
<pin id="532" dir="0" index="2" bw="16" slack="0"/>
<pin id="533" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln181/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln174_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="0" index="1" bw="16" slack="7"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln174/8 "/>
</bind>
</comp>

<comp id="543" class="1007" name="grp_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="0"/>
<pin id="545" dir="0" index="1" bw="5" slack="0"/>
<pin id="546" dir="0" index="2" bw="6" slack="0"/>
<pin id="547" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln178/1 add_ln179_1/3 "/>
</bind>
</comp>

<comp id="552" class="1007" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="0"/>
<pin id="554" dir="0" index="1" bw="16" slack="0"/>
<pin id="555" dir="0" index="2" bw="24" slack="0"/>
<pin id="556" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln179/5 add_ln179_4/7 "/>
</bind>
</comp>

<comp id="561" class="1005" name="s_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="0"/>
<pin id="563" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="568" class="1005" name="j_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="0"/>
<pin id="570" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="575" class="1005" name="k_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="582" class="1005" name="indvar_flatten120_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="8" slack="0"/>
<pin id="584" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten120 "/>
</bind>
</comp>

<comp id="589" class="1005" name="y_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="0"/>
<pin id="591" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="596" class="1005" name="indvar_flatten140_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="12" slack="0"/>
<pin id="598" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten140 "/>
</bind>
</comp>

<comp id="603" class="1005" name="Weights_load_131_read_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="16" slack="7"/>
<pin id="605" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="Weights_load_131_read "/>
</bind>
</comp>

<comp id="608" class="1005" name="mul_ln173_read_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="11" slack="7"/>
<pin id="610" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln173_read "/>
</bind>
</comp>

<comp id="613" class="1005" name="p_cast121_read_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="12" slack="3"/>
<pin id="615" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="p_cast121_read "/>
</bind>
</comp>

<comp id="618" class="1005" name="conv_i_i16_i86_i373_cast_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="17" slack="7"/>
<pin id="620" dir="1" index="1" bw="17" slack="7"/>
</pin_list>
<bind>
<opset="conv_i_i16_i86_i373_cast "/>
</bind>
</comp>

<comp id="623" class="1005" name="icmp_ln173_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="6"/>
<pin id="625" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln173 "/>
</bind>
</comp>

<comp id="627" class="1005" name="icmp_ln176_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="2"/>
<pin id="629" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln176 "/>
</bind>
</comp>

<comp id="633" class="1005" name="and_ln173_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="6"/>
<pin id="635" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="and_ln173 "/>
</bind>
</comp>

<comp id="638" class="1005" name="j_1_mid2_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="3" slack="2"/>
<pin id="640" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="j_1_mid2 "/>
</bind>
</comp>

<comp id="644" class="1005" name="select_ln176_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="5" slack="3"/>
<pin id="646" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln176 "/>
</bind>
</comp>

<comp id="650" class="1005" name="zext_ln178_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="10" slack="1"/>
<pin id="652" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln178 "/>
</bind>
</comp>

<comp id="655" class="1005" name="icmp_ln178_1_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="7"/>
<pin id="657" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln178_1 "/>
</bind>
</comp>

<comp id="659" class="1005" name="icmp_ln176_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="7"/>
<pin id="661" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln176_1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="select_ln173_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="5"/>
<pin id="665" dir="1" index="1" bw="6" slack="5"/>
</pin_list>
<bind>
<opset="select_ln173_1 "/>
</bind>
</comp>

<comp id="668" class="1005" name="zext_ln179_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="10" slack="1"/>
<pin id="670" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln179 "/>
</bind>
</comp>

<comp id="673" class="1005" name="Weights_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="14" slack="1"/>
<pin id="675" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="Weights_addr "/>
</bind>
</comp>

<comp id="678" class="1005" name="OutPadConv6_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="10" slack="1"/>
<pin id="680" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OutPadConv6_addr "/>
</bind>
</comp>

<comp id="683" class="1005" name="sext_ln179_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="24" slack="1"/>
<pin id="685" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln179 "/>
</bind>
</comp>

<comp id="688" class="1005" name="sext_ln179_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="24" slack="1"/>
<pin id="690" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln179_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="shl_ln6_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="24" slack="1"/>
<pin id="695" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="72" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="72" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="157" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="72" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="132" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="38" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="220" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="245"><net_src comp="217" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="48" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="252"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="238" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="259"><net_src comp="241" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="235" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="52" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="255" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="247" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="267" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="241" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="40" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="235" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="298"><net_src comp="267" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="273" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="247" pin="3"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="309"><net_src comp="285" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="52" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="293" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="60" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="217" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="62" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="241" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="62" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="323" pin="2"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="229" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="329" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="293" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="305" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="364"><net_src comp="357" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="64" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="372"><net_src comp="357" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="380"><net_src comp="366" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="366" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="399"><net_src comp="66" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="68" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="404"><net_src comp="394" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="391" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="421"><net_src comp="418" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="426"><net_src comp="411" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="422" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="415" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="70" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="440"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="437" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="427" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="455"><net_src comp="151" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="164" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="468"><net_src comp="42" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="469"><net_src comp="460" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="475"><net_src comp="460" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="476"><net_src comp="463" pin="3"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="74" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="470" pin="3"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="36" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="494"><net_src comp="86" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="88" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="496"><net_src comp="90" pin="0"/><net_sink comp="488" pin=3"/></net>

<net id="500"><net_src comp="488" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="92" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="501" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="94" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="485" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="528"><net_src comp="488" pin="4"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="506" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="42" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="524" pin="2"/><net_sink comp="529" pin=2"/></net>

<net id="537"><net_src comp="529" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="542"><net_src comp="488" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="301" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="56" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="382" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="551"><net_src comp="543" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="557"><net_src comp="456" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="452" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="559"><net_src comp="477" pin="3"/><net_sink comp="552" pin=2"/></net>

<net id="560"><net_src comp="552" pin="3"/><net_sink comp="488" pin=1"/></net>

<net id="564"><net_src comp="96" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="571"><net_src comp="100" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="578"><net_src comp="104" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="585"><net_src comp="108" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="592"><net_src comp="112" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="599"><net_src comp="116" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="606"><net_src comp="120" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="611"><net_src comp="126" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="616"><net_src comp="138" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="621"><net_src comp="183" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="626"><net_src comp="223" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="241" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="636"><net_src comp="267" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="641"><net_src comp="285" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="647"><net_src comp="293" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="653"><net_src comp="301" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="658"><net_src comp="311" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="317" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="366" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="671"><net_src comp="382" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="676"><net_src comp="144" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="681"><net_src comp="157" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="686"><net_src comp="452" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="691"><net_src comp="456" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="696"><net_src comp="477" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="552" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Weights | {}
	Port: OutConv6 | {8 }
 - Input state : 
	Port: CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 : p_cast121 | {1 }
	Port: CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 : Weights | {4 5 }
	Port: CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 : OutPadConv6 | {4 5 }
	Port: CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 : conv_i_i16_i86_i373 | {1 }
	Port: CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 : mul_ln173 | {1 }
	Port: CNN_Pipeline_loop_for_ap_6_loop_for_fc_6_loop_for_fa_6 : Weights_load_131 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln173 : 1
		store_ln0 : 1
		store_ln176 : 1
		store_ln178 : 1
		store_ln174 : 1
		indvar_flatten120_load : 1
		indvar_flatten140_load : 1
		icmp_ln173 : 2
		add_ln173 : 2
		br_ln173 : 3
		j_load : 1
		k_load : 1
		icmp_ln176 : 2
		select_ln173 : 3
		xor_ln173 : 3
		icmp_ln178 : 2
		and_ln173 : 3
		add_ln176 : 4
		empty : 3
		j_1_mid2 : 3
		select_ln176 : 3
		zext_ln178 : 4
		mul_ln178 : 5
		add_ln178 : 4
		icmp_ln178_1 : 5
		icmp_ln176_1 : 4
		br_ln178 : 6
		br_ln178 : 5
		add_ln176_1 : 2
		select_ln176_1 : 3
		store_ln173 : 3
		store_ln176 : 4
		store_ln176 : 4
		store_ln178 : 5
	State 2
	State 3
		add_ln173_1 : 1
		select_ln173_1 : 2
		add_ln179 : 3
		zext_ln179 : 4
		add_ln179_1 : 5
		store_ln173 : 3
	State 4
		p_shl : 1
		empty_199 : 2
		p_cast122 : 3
		zext_ln179_1 : 1
		add_ln179_2 : 4
		zext_ln179_2 : 5
		add_ln179_5 : 1
		zext_ln179_3 : 2
		add_ln179_3 : 6
		zext_ln179_4 : 7
		Weights_addr : 8
		Weights_load : 9
		OutPadConv6_addr : 2
		OutPadConv6_load : 3
	State 5
		sext_ln179 : 1
		sext_ln179_1 : 1
		mul_ln179 : 2
	State 6
	State 7
		select_ln173_2 : 1
		empty_200 : 2
		shl_ln6 : 3
		add_ln179_4 : 4
	State 8
		s_2 : 1
		sext_ln181 : 2
		add_ln181 : 3
		tmp_8 : 4
		add_ln181_1 : 1
		zext_ln181 : 2
		OutConv6_addr : 3
		add_ln181_2 : 2
		select_ln181 : 5
		store_ln181 : 6
		store_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|          |           add_ln173_fu_229           |    0    |    0    |    19   |
|          |           add_ln176_fu_273           |    0    |    0    |    12   |
|          |           add_ln178_fu_305           |    0    |    0    |    10   |
|          |          add_ln176_1_fu_323          |    0    |    0    |    15   |
|          |          add_ln173_1_fu_360          |    0    |    0    |    13   |
|          |           add_ln179_fu_376           |    0    |    0    |    13   |
|    add   |           empty_199_fu_405           |    0    |    0    |    14   |
|          |          add_ln179_2_fu_422          |    0    |    0    |    19   |
|          |          add_ln179_5_fu_431          |    0    |    0    |    19   |
|          |          add_ln179_3_fu_441          |    0    |    0    |    19   |
|          |           add_ln181_fu_501           |    0    |    0    |    23   |
|          |          add_ln181_1_fu_514          |    0    |    0    |    18   |
|          |          add_ln181_2_fu_524          |    0    |    0    |    23   |
|----------|--------------------------------------|---------|---------|---------|
|          |          select_ln173_fu_247         |    0    |    0    |    5    |
|          |            j_1_mid2_fu_285           |    0    |    0    |    3    |
|          |          select_ln176_fu_293         |    0    |    0    |    5    |
|  select  |         select_ln176_1_fu_329        |    0    |    0    |    8    |
|          |         select_ln173_1_fu_366        |    0    |    0    |    6    |
|          |         select_ln173_2_fu_463        |    0    |    0    |    16   |
|          |           empty_200_fu_470           |    0    |    0    |    16   |
|          |          select_ln181_fu_529         |    0    |    0    |    16   |
|----------|--------------------------------------|---------|---------|---------|
|          |           icmp_ln173_fu_223          |    0    |    0    |    19   |
|          |           icmp_ln176_fu_241          |    0    |    0    |    15   |
|   icmp   |           icmp_ln178_fu_261          |    0    |    0    |    10   |
|          |          icmp_ln178_1_fu_311         |    0    |    0    |    10   |
|          |          icmp_ln176_1_fu_317         |    0    |    0    |    12   |
|----------|--------------------------------------|---------|---------|---------|
|    xor   |           xor_ln173_fu_255           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|    and   |           and_ln173_fu_267           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|    or    |             empty_fu_279             |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|  muladd  |              grp_fu_543              |    1    |    0    |    0    |
|          |              grp_fu_552              |    1    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |   Weights_load_131_read_read_fu_120  |    0    |    0    |    0    |
|   read   |      mul_ln173_read_read_fu_126      |    0    |    0    |    0    |
|          | conv_i_i16_i86_i373_read_read_fu_132 |    0    |    0    |    0    |
|          |      p_cast121_read_read_fu_138      |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |    conv_i_i16_i86_i373_cast_fu_183   |    0    |    0    |    0    |
|   sext   |           sext_ln179_fu_452          |    0    |    0    |    0    |
|          |          sext_ln179_1_fu_456         |    0    |    0    |    0    |
|          |           sext_ln181_fu_497          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|          |           zext_ln178_fu_301          |    0    |    0    |    0    |
|          |          zext_ln178_2_fu_373         |    0    |    0    |    0    |
|          |           zext_ln179_fu_382          |    0    |    0    |    0    |
|          |           zext_ln176_fu_391          |    0    |    0    |    0    |
|          |             p_shl_fu_401             |    0    |    0    |    0    |
|          |           p_cast122_fu_411           |    0    |    0    |    0    |
|   zext   |          zext_ln178_1_fu_415         |    0    |    0    |    0    |
|          |          zext_ln179_1_fu_418         |    0    |    0    |    0    |
|          |          zext_ln179_2_fu_427         |    0    |    0    |    0    |
|          |          zext_ln179_3_fu_437         |    0    |    0    |    0    |
|          |          zext_ln179_4_fu_447         |    0    |    0    |    0    |
|          |           zext_ln173_fu_485          |    0    |    0    |    0    |
|          |           zext_ln181_fu_519          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|bitconcatenate|              tmp_fu_394              |    0    |    0    |    0    |
|          |            shl_ln6_fu_477            |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|partselect|              s_2_fu_488              |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
| bitselect|             tmp_8_fu_506             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    2    |    0    |   364   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|    OutPadConv6_addr_reg_678    |   10   |
|      Weights_addr_reg_673      |   14   |
|  Weights_load_131_read_reg_603 |   16   |
|        and_ln173_reg_633       |    1   |
|conv_i_i16_i86_i373_cast_reg_618|   17   |
|       icmp_ln173_reg_623       |    1   |
|      icmp_ln176_1_reg_659      |    1   |
|       icmp_ln176_reg_627       |    1   |
|      icmp_ln178_1_reg_655      |    1   |
|    indvar_flatten120_reg_582   |    8   |
|    indvar_flatten140_reg_596   |   12   |
|        j_1_mid2_reg_638        |    3   |
|            j_reg_568           |    3   |
|            k_reg_575           |    5   |
|     mul_ln173_read_reg_608     |   11   |
|     p_cast121_read_reg_613     |   12   |
|            s_reg_561           |   16   |
|     select_ln173_1_reg_663     |    6   |
|      select_ln176_reg_644      |    5   |
|      sext_ln179_1_reg_688      |   24   |
|       sext_ln179_reg_683       |   24   |
|         shl_ln6_reg_693        |   24   |
|            y_reg_589           |    6   |
|       zext_ln178_reg_650       |   10   |
|       zext_ln179_reg_668       |   10   |
+--------------------------------+--------+
|              Total             |   241  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_151 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
| grp_access_fu_164 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|     grp_fu_543    |  p0  |   3  |   6  |   18   ||    0    ||    14   |
|     grp_fu_552    |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|     grp_fu_552    |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   146  ||  2.233  ||    0    ||    55   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   364  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   55   |
|  Register |    -   |    -   |   241  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    2   |   241  |   419  |
+-----------+--------+--------+--------+--------+
