
// Generated by Cadence Genus(TM) Synthesis Solution 17.24-s038_1
// Generated on: Jul 24 2023 23:26:39 IST (Jul 24 2023 17:56:39 UTC)

// Verification Directory fv/ReLU 

module ReLU(x, y);
  input [31:0] x;
  output [31:0] y;
  wire [31:0] x;
  wire [31:0] y;
  wire n_29;
  assign y[31] = 1'b0;
  an02d0 g759(.A1 (n_29), .A2 (x[25]), .Z (y[25]));
  an02d0 g757(.A1 (n_29), .A2 (x[0]), .Z (y[0]));
  an02d0 g743(.A1 (n_29), .A2 (x[29]), .Z (y[29]));
  an02d0 g758(.A1 (n_29), .A2 (x[28]), .Z (y[28]));
  an02d0 g744(.A1 (n_29), .A2 (x[27]), .Z (y[27]));
  an02d0 g765(.A1 (n_29), .A2 (x[4]), .Z (y[4]));
  an02d0 g751(.A1 (n_29), .A2 (x[26]), .Z (y[26]));
  an02d0 g749(.A1 (n_29), .A2 (x[30]), .Z (y[30]));
  an02d0 g766(.A1 (n_29), .A2 (x[24]), .Z (y[24]));
  an02d0 g772(.A1 (n_29), .A2 (x[8]), .Z (y[8]));
  an02d0 g745(.A1 (n_29), .A2 (x[23]), .Z (y[23]));
  an02d0 g748(.A1 (n_29), .A2 (x[22]), .Z (y[22]));
  an02d0 g752(.A1 (n_29), .A2 (x[21]), .Z (y[21]));
  an02d0 g755(.A1 (n_29), .A2 (x[20]), .Z (y[20]));
  an02d0 g760(.A1 (n_29), .A2 (x[19]), .Z (y[19]));
  an02d0 g771(.A1 (n_29), .A2 (x[1]), .Z (y[1]));
  an02d0 g767(.A1 (n_29), .A2 (x[17]), .Z (y[17]));
  an02d0 g770(.A1 (n_29), .A2 (x[16]), .Z (y[16]));
  an02d0 g746(.A1 (n_29), .A2 (x[15]), .Z (y[15]));
  an02d0 g747(.A1 (n_29), .A2 (x[14]), .Z (y[14]));
  an02d0 g742(.A1 (n_29), .A2 (x[13]), .Z (y[13]));
  an02d0 g750(.A1 (n_29), .A2 (x[12]), .Z (y[12]));
  an02d0 g753(.A1 (n_29), .A2 (x[11]), .Z (y[11]));
  an02d0 g754(.A1 (n_29), .A2 (x[10]), .Z (y[10]));
  an02d0 g756(.A1 (n_29), .A2 (x[9]), .Z (y[9]));
  an02d0 g761(.A1 (n_29), .A2 (x[7]), .Z (y[7]));
  an02d0 g762(.A1 (n_29), .A2 (x[6]), .Z (y[6]));
  an02d0 g764(.A1 (n_29), .A2 (x[5]), .Z (y[5]));
  an02d0 g768(.A1 (n_29), .A2 (x[3]), .Z (y[3]));
  an02d0 g769(.A1 (n_29), .A2 (x[2]), .Z (y[2]));
  an02d0 g763(.A1 (n_29), .A2 (x[18]), .Z (y[18]));
  inv0d0 g773(.I (x[31]), .ZN (n_29));
endmodule

