Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 17 00:25:55 2022
| Host         : DESKTOP-2FOCHV5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 27109 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.793        0.000                      0                81050        0.049        0.000                      0                81050        3.000        0.000                       0                 27111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 9.091}      18.182          55.000          
  clkfbout_sys_clk    {0.000 20.000}     40.000          25.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 9.091}      18.182          55.000          
  clkfbout_sys_clk_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk          1.793        0.000                      0                56122        0.174        0.000                      0                56122        8.591        0.000                       0                 27107  
  clkfbout_sys_clk                                                                                                                                                     38.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1        1.797        0.000                      0                56122        0.174        0.000                      0                56122        8.591        0.000                       0                 27107  
  clkfbout_sys_clk_1                                                                                                                                                   38.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk          1.793        0.000                      0                56122        0.049        0.000                      0                56122  
clk_out1_sys_clk    clk_out1_sys_clk_1        1.793        0.000                      0                56122        0.049        0.000                      0                56122  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk         14.297        0.000                      0                24928        1.180        0.000                      0                24928  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk         14.297        0.000                      0                24928        1.056        0.000                      0                24928  
**async_default**   clk_out1_sys_clk    clk_out1_sys_clk_1       14.297        0.000                      0                24928        1.056        0.000                      0                24928  
**async_default**   clk_out1_sys_clk_1  clk_out1_sys_clk_1       14.300        0.000                      0                24928        1.180        0.000                      0                24928  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.885ns  (logic 4.370ns (27.511%)  route 11.515ns (72.489%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.583    15.691    sigma/gpio_bo_reg
    SLICE_X11Y162        FDRE                                         r  sigma/gpio_bo_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X11Y162        FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
                         clock pessimism              0.353    17.908    
                         clock uncertainty           -0.124    17.784    
    SLICE_X11Y162        FDRE (Setup_fdre_C_CE)      -0.300    17.484    sigma/gpio_bo_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         17.484    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.890ns  (logic 4.370ns (27.502%)  route 11.520ns (72.498%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.589    15.696    sigma/gpio_bo_reg
    SLICE_X9Y161         FDRE                                         r  sigma/gpio_bo_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y161         FDRE                                         r  sigma/gpio_bo_reg_reg[17]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.124    17.801    
    SLICE_X9Y161         FDRE (Setup_fdre_C_CE)      -0.300    17.501    sigma/gpio_bo_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                         -15.696    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.901ns  (logic 4.370ns (27.482%)  route 11.531ns (72.518%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.600    15.707    sigma/gpio_bo_reg
    SLICE_X10Y161        FDRE                                         r  sigma/gpio_bo_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X10Y161        FDRE                                         r  sigma/gpio_bo_reg_reg[18]/C
                         clock pessimism              0.353    17.908    
                         clock uncertainty           -0.124    17.784    
    SLICE_X10Y161        FDRE (Setup_fdre_C_CE)      -0.269    17.515    sigma/gpio_bo_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         17.515    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.883ns  (logic 4.370ns (27.514%)  route 11.513ns (72.486%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.581    15.689    sigma/gpio_bo_reg
    SLICE_X9Y163         FDRE                                         r  sigma/gpio_bo_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/clk_out1
    SLICE_X9Y163         FDRE                                         r  sigma/gpio_bo_reg_reg[21]/C
                         clock pessimism              0.370    17.924    
                         clock uncertainty           -0.124    17.800    
    SLICE_X9Y163         FDRE (Setup_fdre_C_CE)      -0.300    17.500    sigma/gpio_bo_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         17.500    
                         arrival time                         -15.689    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.895ns  (logic 4.370ns (27.492%)  route 11.525ns (72.508%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.594    15.702    sigma/gpio_bo_reg
    SLICE_X10Y163        FDRE                                         r  sigma/gpio_bo_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/clk_out1
    SLICE_X10Y163        FDRE                                         r  sigma/gpio_bo_reg_reg[19]/C
                         clock pessimism              0.353    17.907    
                         clock uncertainty           -0.124    17.783    
    SLICE_X10Y163        FDRE (Setup_fdre_C_CE)      -0.269    17.514    sigma/gpio_bo_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         17.514    
                         arrival time                         -15.702    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.869ns  (logic 4.370ns (27.537%)  route 11.499ns (72.463%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.568    15.676    sigma/gpio_bo_reg
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[16]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.124    17.801    
    SLICE_X9Y162         FDRE (Setup_fdre_C_CE)      -0.300    17.501    sigma/gpio_bo_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.869ns  (logic 4.370ns (27.537%)  route 11.499ns (72.463%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.568    15.676    sigma/gpio_bo_reg
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[23]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.124    17.801    
    SLICE_X9Y162         FDRE (Setup_fdre_C_CE)      -0.300    17.501    sigma/gpio_bo_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.869ns  (logic 4.370ns (27.537%)  route 11.499ns (72.463%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.568    15.676    sigma/gpio_bo_reg
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[25]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.124    17.801    
    SLICE_X9Y162         FDRE (Setup_fdre_C_CE)      -0.300    17.501    sigma/gpio_bo_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.892ns  (logic 4.370ns (27.498%)  route 11.522ns (72.502%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 17.553 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.591    15.699    sigma/gpio_bo_reg
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.275    17.553    sigma/clk_out1
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/C
                         clock pessimism              0.370    17.923    
                         clock uncertainty           -0.124    17.799    
    SLICE_X8Y164         FDRE (Setup_fdre_C_CE)      -0.269    17.530    sigma/gpio_bo_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         17.530    
                         arrival time                         -15.699    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.892ns  (logic 4.370ns (27.498%)  route 11.522ns (72.502%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 17.553 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.591    15.699    sigma/gpio_bo_reg
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.275    17.553    sigma/clk_out1
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/C
                         clock pessimism              0.370    17.923    
                         clock uncertainty           -0.124    17.799    
    SLICE_X8Y164         FDRE (Setup_fdre_C_CE)      -0.269    17.530    sigma/gpio_bo_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         17.530    
                         arrival time                         -15.699    
  -------------------------------------------------------------------
                         slack                                  1.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/csr_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.676    -0.488    sigma/clk_out1
    SLICE_X6Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_fdre_C_Q)         0.164    -0.324 r  sigma/gpio_bo_reg_reg[30]/Q
                         net (fo=1, routed)           0.097    -0.227    sigma/gpio_bo_reg_reg_n_0_[30]
    SLICE_X5Y162         FDRE                                         r  sigma/csr_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.952    -0.721    sigma/clk_out1
    SLICE_X5Y162         FDRE                                         r  sigma/csr_rdata_reg[30]/C
                         clock pessimism              0.248    -0.473    
    SLICE_X5Y162         FDRE (Hold_fdre_C_D)         0.072    -0.401    sigma/csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.561    -0.603    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X35Y137        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7][31]/Q
                         net (fo=1, routed)           0.079    -0.383    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7]_453[31]
    SLICE_X34Y137        LUT4 (Prop_lut4_I0_O)        0.045    -0.338 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[6][7][31]_i_2/O
                         net (fo=1, routed)           0.000    -0.338    sigma/sigma_tile/coproc_custom0_wrapper/MAC[6][7][31]_i_2_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.274 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.274    sigma/sigma_tile/coproc_custom0_wrapper/p_16_out[31]
    SLICE_X34Y137        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.831    -0.842    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X34Y137        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X34Y137        FDCE (Hold_fdce_C_D)         0.134    -0.456    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.407%)  route 0.132ns (41.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.667    -0.497    sigma/udm/udm_controller/clk_out1
    SLICE_X5Y173         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.132    -0.223    sigma/udm/udm_controller/tx_sendbyte_ff[6]
    SLICE_X6Y173         LUT6 (Prop_lut6_I4_O)        0.045    -0.178 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X6Y173         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.941    -0.732    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y173         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.248    -0.484    
    SLICE_X6Y173         FDRE (Hold_fdre_C_D)         0.121    -0.363    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.227ns (81.656%)  route 0.051ns (18.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.671    -0.493    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y169         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDRE (Prop_fdre_C_Q)         0.128    -0.365 r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/Q
                         net (fo=1, routed)           0.051    -0.314    sigma/udm/udm_controller/in45[4]
    SLICE_X7Y169         LUT4 (Prop_lut4_I0_O)        0.099    -0.215 r  sigma/udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    sigma/udm/udm_controller/RD_DATA_reg[4]
    SLICE_X7Y169         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.946    -0.727    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y169         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X7Y169         FDRE (Hold_fdre_C_D)         0.091    -0.402    sigma/udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tr_length_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/udm/udm_controller/tr_length_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.222%)  route 0.108ns (36.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.668    -0.496    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y173         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  sigma/udm/udm_controller/tr_length_reg[27]/Q
                         net (fo=4, routed)           0.108    -0.247    sigma/udm/udm_controller/tr_length_reg_n_0_[27]
    SLICE_X0Y172         LUT4 (Prop_lut4_I3_O)        0.045    -0.202 r  sigma/udm/udm_controller/tr_length[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    sigma/udm/udm_controller/tr_length[19]
    SLICE_X0Y172         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.944    -0.729    sigma/udm/udm_controller/clk_out1
    SLICE_X0Y172         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[19]/C
                         clock pessimism              0.248    -0.481    
    SLICE_X0Y172         FDRE (Hold_fdre_C_D)         0.091    -0.390    sigma/udm/udm_controller/tr_length_reg[19]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.565    -0.599    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y51         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][16]/Q
                         net (fo=1, routed)           0.086    -0.372    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24]_723[16]
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.045    -0.327 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][16]_i_3/O
                         net (fo=1, routed)           0.000    -0.327    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][16]_i_3_n_0
    SLICE_X54Y51         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.263 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg[16]
    SLICE_X54Y51         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.835    -0.838    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X54Y51         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X54Y51         FDCE (Hold_fdce_C_D)         0.134    -0.452    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.567    -0.597    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X61Y50         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][20]/Q
                         net (fo=1, routed)           0.086    -0.370    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24]_721[20]
    SLICE_X60Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][20]_i_3/O
                         net (fo=1, routed)           0.000    -0.325    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][20]_i_3_n_0
    SLICE_X60Y50         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.261 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg[20]
    SLICE_X60Y50         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.838    -0.835    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X60Y50         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X60Y50         FDCE (Hold_fdce_C_D)         0.134    -0.450    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.559    -0.605    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X57Y82         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][26]/Q
                         net (fo=1, routed)           0.086    -0.378    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56]_446[26]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.045    -0.333 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][7][26]_i_3/O
                         net (fo=1, routed)           0.000    -0.333    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][7][26]_i_3_n_0
    SLICE_X56Y82         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.269 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]_i_1_n_0
    SLICE_X56Y82         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.827    -0.846    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X56Y82         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X56Y82         FDCE (Hold_fdce_C_D)         0.134    -0.458    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.595    -0.569    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X75Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][18]/Q
                         net (fo=1, routed)           0.086    -0.342    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0]_154[18]
    SLICE_X74Y60         LUT6 (Prop_lut6_I1_O)        0.045    -0.297 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][18]_i_3/O
                         net (fo=1, routed)           0.000    -0.297    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][18]_i_3_n_0
    SLICE_X74Y60         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.233 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]_i_1_n_0
    SLICE_X74Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.868    -0.805    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X74Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X74Y60         FDCE (Hold_fdce_C_D)         0.134    -0.422    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.566    -0.598    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X71Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][19]/Q
                         net (fo=1, routed)           0.086    -0.371    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0]_155[19]
    SLICE_X70Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.326 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][19]_i_3/O
                         net (fo=1, routed)           0.000    -0.326    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][19]_i_3_n_0
    SLICE_X70Y60         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.262 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]_i_1_n_0
    SLICE_X70Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.838    -0.835    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X70Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X70Y60         FDCE (Hold_fdce_C_D)         0.134    -0.451    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 9.091 }
Period(ns):         18.182
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y31     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y31     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y32     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y32     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y35     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y35     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y33     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y33     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y29     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y29     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       18.182      195.178    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y173    sigma/debouncer/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y173    sigma/debouncer/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y174    sigma/debouncer/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y174    sigma/debouncer/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y174    sigma/debouncer/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y174    sigma/debouncer/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y175    sigma/debouncer/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y175    sigma/debouncer/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y175    sigma/debouncer/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y175    sigma/debouncer/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X6Y163     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X6Y163     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X3Y162     sigma/csr_rdata_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X7Y161     sigma/csr_rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X7Y161     sigma/csr_rdata_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X4Y163     sigma/csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X4Y163     sigma/csr_rdata_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X5Y163     sigma/csr_rdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X5Y163     sigma/csr_rdata_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X4Y163     sigma/csr_rdata_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.885ns  (logic 4.370ns (27.511%)  route 11.515ns (72.489%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.583    15.691    sigma/gpio_bo_reg
    SLICE_X11Y162        FDRE                                         r  sigma/gpio_bo_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X11Y162        FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
                         clock pessimism              0.353    17.908    
                         clock uncertainty           -0.121    17.787    
    SLICE_X11Y162        FDRE (Setup_fdre_C_CE)      -0.300    17.487    sigma/gpio_bo_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         17.487    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.890ns  (logic 4.370ns (27.502%)  route 11.520ns (72.498%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.589    15.696    sigma/gpio_bo_reg
    SLICE_X9Y161         FDRE                                         r  sigma/gpio_bo_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y161         FDRE                                         r  sigma/gpio_bo_reg_reg[17]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.121    17.804    
    SLICE_X9Y161         FDRE (Setup_fdre_C_CE)      -0.300    17.504    sigma/gpio_bo_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         17.504    
                         arrival time                         -15.696    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.901ns  (logic 4.370ns (27.482%)  route 11.531ns (72.518%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.600    15.707    sigma/gpio_bo_reg
    SLICE_X10Y161        FDRE                                         r  sigma/gpio_bo_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X10Y161        FDRE                                         r  sigma/gpio_bo_reg_reg[18]/C
                         clock pessimism              0.353    17.908    
                         clock uncertainty           -0.121    17.787    
    SLICE_X10Y161        FDRE (Setup_fdre_C_CE)      -0.269    17.518    sigma/gpio_bo_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         17.518    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.814ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.883ns  (logic 4.370ns (27.514%)  route 11.513ns (72.486%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.581    15.689    sigma/gpio_bo_reg
    SLICE_X9Y163         FDRE                                         r  sigma/gpio_bo_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/clk_out1
    SLICE_X9Y163         FDRE                                         r  sigma/gpio_bo_reg_reg[21]/C
                         clock pessimism              0.370    17.924    
                         clock uncertainty           -0.121    17.803    
    SLICE_X9Y163         FDRE (Setup_fdre_C_CE)      -0.300    17.503    sigma/gpio_bo_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         17.503    
                         arrival time                         -15.689    
  -------------------------------------------------------------------
                         slack                                  1.814    

Slack (MET) :             1.816ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.895ns  (logic 4.370ns (27.492%)  route 11.525ns (72.508%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.594    15.702    sigma/gpio_bo_reg
    SLICE_X10Y163        FDRE                                         r  sigma/gpio_bo_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/clk_out1
    SLICE_X10Y163        FDRE                                         r  sigma/gpio_bo_reg_reg[19]/C
                         clock pessimism              0.353    17.907    
                         clock uncertainty           -0.121    17.786    
    SLICE_X10Y163        FDRE (Setup_fdre_C_CE)      -0.269    17.517    sigma/gpio_bo_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         17.517    
                         arrival time                         -15.702    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.869ns  (logic 4.370ns (27.537%)  route 11.499ns (72.463%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.568    15.676    sigma/gpio_bo_reg
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[16]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.121    17.804    
    SLICE_X9Y162         FDRE (Setup_fdre_C_CE)      -0.300    17.504    sigma/gpio_bo_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         17.504    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.869ns  (logic 4.370ns (27.537%)  route 11.499ns (72.463%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.568    15.676    sigma/gpio_bo_reg
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[23]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.121    17.804    
    SLICE_X9Y162         FDRE (Setup_fdre_C_CE)      -0.300    17.504    sigma/gpio_bo_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         17.504    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.829ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.869ns  (logic 4.370ns (27.537%)  route 11.499ns (72.463%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.568    15.676    sigma/gpio_bo_reg
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[25]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.121    17.804    
    SLICE_X9Y162         FDRE (Setup_fdre_C_CE)      -0.300    17.504    sigma/gpio_bo_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         17.504    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.892ns  (logic 4.370ns (27.498%)  route 11.522ns (72.502%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 17.553 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.591    15.699    sigma/gpio_bo_reg
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.275    17.553    sigma/clk_out1
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/C
                         clock pessimism              0.370    17.923    
                         clock uncertainty           -0.121    17.802    
    SLICE_X8Y164         FDRE (Setup_fdre_C_CE)      -0.269    17.533    sigma/gpio_bo_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         17.533    
                         arrival time                         -15.699    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.892ns  (logic 4.370ns (27.498%)  route 11.522ns (72.502%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 17.553 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.591    15.699    sigma/gpio_bo_reg
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.275    17.553    sigma/clk_out1
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/C
                         clock pessimism              0.370    17.923    
                         clock uncertainty           -0.121    17.802    
    SLICE_X8Y164         FDRE (Setup_fdre_C_CE)      -0.269    17.533    sigma/gpio_bo_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         17.533    
                         arrival time                         -15.699    
  -------------------------------------------------------------------
                         slack                                  1.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/csr_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.676    -0.488    sigma/clk_out1
    SLICE_X6Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_fdre_C_Q)         0.164    -0.324 r  sigma/gpio_bo_reg_reg[30]/Q
                         net (fo=1, routed)           0.097    -0.227    sigma/gpio_bo_reg_reg_n_0_[30]
    SLICE_X5Y162         FDRE                                         r  sigma/csr_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.952    -0.721    sigma/clk_out1
    SLICE_X5Y162         FDRE                                         r  sigma/csr_rdata_reg[30]/C
                         clock pessimism              0.248    -0.473    
    SLICE_X5Y162         FDRE (Hold_fdre_C_D)         0.072    -0.401    sigma/csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.561    -0.603    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X35Y137        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7][31]/Q
                         net (fo=1, routed)           0.079    -0.383    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7]_453[31]
    SLICE_X34Y137        LUT4 (Prop_lut4_I0_O)        0.045    -0.338 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[6][7][31]_i_2/O
                         net (fo=1, routed)           0.000    -0.338    sigma/sigma_tile/coproc_custom0_wrapper/MAC[6][7][31]_i_2_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.274 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.274    sigma/sigma_tile/coproc_custom0_wrapper/p_16_out[31]
    SLICE_X34Y137        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.831    -0.842    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X34Y137        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]/C
                         clock pessimism              0.252    -0.590    
    SLICE_X34Y137        FDCE (Hold_fdce_C_D)         0.134    -0.456    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.407%)  route 0.132ns (41.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.667    -0.497    sigma/udm/udm_controller/clk_out1
    SLICE_X5Y173         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.132    -0.223    sigma/udm/udm_controller/tx_sendbyte_ff[6]
    SLICE_X6Y173         LUT6 (Prop_lut6_I4_O)        0.045    -0.178 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X6Y173         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.941    -0.732    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y173         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.248    -0.484    
    SLICE_X6Y173         FDRE (Hold_fdre_C_D)         0.121    -0.363    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.227ns (81.656%)  route 0.051ns (18.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.671    -0.493    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y169         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDRE (Prop_fdre_C_Q)         0.128    -0.365 r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/Q
                         net (fo=1, routed)           0.051    -0.314    sigma/udm/udm_controller/in45[4]
    SLICE_X7Y169         LUT4 (Prop_lut4_I0_O)        0.099    -0.215 r  sigma/udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    sigma/udm/udm_controller/RD_DATA_reg[4]
    SLICE_X7Y169         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.946    -0.727    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y169         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X7Y169         FDRE (Hold_fdre_C_D)         0.091    -0.402    sigma/udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tr_length_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/udm/udm_controller/tr_length_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.222%)  route 0.108ns (36.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.668    -0.496    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y173         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  sigma/udm/udm_controller/tr_length_reg[27]/Q
                         net (fo=4, routed)           0.108    -0.247    sigma/udm/udm_controller/tr_length_reg_n_0_[27]
    SLICE_X0Y172         LUT4 (Prop_lut4_I3_O)        0.045    -0.202 r  sigma/udm/udm_controller/tr_length[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    sigma/udm/udm_controller/tr_length[19]
    SLICE_X0Y172         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.944    -0.729    sigma/udm/udm_controller/clk_out1
    SLICE_X0Y172         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[19]/C
                         clock pessimism              0.248    -0.481    
    SLICE_X0Y172         FDRE (Hold_fdre_C_D)         0.091    -0.390    sigma/udm/udm_controller/tr_length_reg[19]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.565    -0.599    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y51         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][16]/Q
                         net (fo=1, routed)           0.086    -0.372    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24]_723[16]
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.045    -0.327 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][16]_i_3/O
                         net (fo=1, routed)           0.000    -0.327    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][16]_i_3_n_0
    SLICE_X54Y51         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.263 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg[16]
    SLICE_X54Y51         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.835    -0.838    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X54Y51         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]/C
                         clock pessimism              0.252    -0.586    
    SLICE_X54Y51         FDCE (Hold_fdce_C_D)         0.134    -0.452    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.567    -0.597    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X61Y50         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][20]/Q
                         net (fo=1, routed)           0.086    -0.370    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24]_721[20]
    SLICE_X60Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][20]_i_3/O
                         net (fo=1, routed)           0.000    -0.325    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][20]_i_3_n_0
    SLICE_X60Y50         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.261 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg[20]
    SLICE_X60Y50         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.838    -0.835    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X60Y50         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X60Y50         FDCE (Hold_fdce_C_D)         0.134    -0.450    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.559    -0.605    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X57Y82         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][26]/Q
                         net (fo=1, routed)           0.086    -0.378    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56]_446[26]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.045    -0.333 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][7][26]_i_3/O
                         net (fo=1, routed)           0.000    -0.333    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][7][26]_i_3_n_0
    SLICE_X56Y82         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.269 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]_i_1_n_0
    SLICE_X56Y82         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.827    -0.846    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X56Y82         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]/C
                         clock pessimism              0.254    -0.592    
    SLICE_X56Y82         FDCE (Hold_fdce_C_D)         0.134    -0.458    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.595    -0.569    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X75Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][18]/Q
                         net (fo=1, routed)           0.086    -0.342    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0]_154[18]
    SLICE_X74Y60         LUT6 (Prop_lut6_I1_O)        0.045    -0.297 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][18]_i_3/O
                         net (fo=1, routed)           0.000    -0.297    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][18]_i_3_n_0
    SLICE_X74Y60         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.233 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]_i_1_n_0
    SLICE_X74Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.868    -0.805    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X74Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X74Y60         FDCE (Hold_fdce_C_D)         0.134    -0.422    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.566    -0.598    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X71Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][19]/Q
                         net (fo=1, routed)           0.086    -0.371    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0]_155[19]
    SLICE_X70Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.326 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][19]_i_3/O
                         net (fo=1, routed)           0.000    -0.326    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][19]_i_3_n_0
    SLICE_X70Y60         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.262 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]_i_1_n_0
    SLICE_X70Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.838    -0.835    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X70Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]/C
                         clock pessimism              0.250    -0.585    
    SLICE_X70Y60         FDCE (Hold_fdce_C_D)         0.134    -0.451    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 9.091 }
Period(ns):         18.182
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y31     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y31     sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y32     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y32     sigma/sigma_tile/ram/ram_dual/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y35     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y35     sigma/sigma_tile/ram/ram_dual/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y33     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y33     sigma/sigma_tile/ram/ram_dual/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y29     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         18.182      15.948     RAMB36_X0Y29     sigma/sigma_tile/ram/ram_dual/ram_reg_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       18.182      195.178    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y173    sigma/debouncer/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y173    sigma/debouncer/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y174    sigma/debouncer/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y174    sigma/debouncer/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y174    sigma/debouncer/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y174    sigma/debouncer/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y175    sigma/debouncer/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y175    sigma/debouncer/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y175    sigma/debouncer/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X13Y175    sigma/debouncer/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X6Y163     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X6Y163     sigma/csr_rdata_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X3Y162     sigma/csr_rdata_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X7Y161     sigma/csr_rdata_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X7Y161     sigma/csr_rdata_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X4Y163     sigma/csr_rdata_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X4Y163     sigma/csr_rdata_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X5Y163     sigma/csr_rdata_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X5Y163     sigma/csr_rdata_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.091       8.591      SLICE_X4Y163     sigma/csr_rdata_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.885ns  (logic 4.370ns (27.511%)  route 11.515ns (72.489%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.583    15.691    sigma/gpio_bo_reg
    SLICE_X11Y162        FDRE                                         r  sigma/gpio_bo_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X11Y162        FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
                         clock pessimism              0.353    17.908    
                         clock uncertainty           -0.124    17.784    
    SLICE_X11Y162        FDRE (Setup_fdre_C_CE)      -0.300    17.484    sigma/gpio_bo_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         17.484    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.890ns  (logic 4.370ns (27.502%)  route 11.520ns (72.498%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.589    15.696    sigma/gpio_bo_reg
    SLICE_X9Y161         FDRE                                         r  sigma/gpio_bo_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y161         FDRE                                         r  sigma/gpio_bo_reg_reg[17]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.124    17.801    
    SLICE_X9Y161         FDRE (Setup_fdre_C_CE)      -0.300    17.501    sigma/gpio_bo_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                         -15.696    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.901ns  (logic 4.370ns (27.482%)  route 11.531ns (72.518%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.600    15.707    sigma/gpio_bo_reg
    SLICE_X10Y161        FDRE                                         r  sigma/gpio_bo_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X10Y161        FDRE                                         r  sigma/gpio_bo_reg_reg[18]/C
                         clock pessimism              0.353    17.908    
                         clock uncertainty           -0.124    17.784    
    SLICE_X10Y161        FDRE (Setup_fdre_C_CE)      -0.269    17.515    sigma/gpio_bo_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         17.515    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.883ns  (logic 4.370ns (27.514%)  route 11.513ns (72.486%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.581    15.689    sigma/gpio_bo_reg
    SLICE_X9Y163         FDRE                                         r  sigma/gpio_bo_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/clk_out1
    SLICE_X9Y163         FDRE                                         r  sigma/gpio_bo_reg_reg[21]/C
                         clock pessimism              0.370    17.924    
                         clock uncertainty           -0.124    17.800    
    SLICE_X9Y163         FDRE (Setup_fdre_C_CE)      -0.300    17.500    sigma/gpio_bo_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         17.500    
                         arrival time                         -15.689    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.895ns  (logic 4.370ns (27.492%)  route 11.525ns (72.508%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.594    15.702    sigma/gpio_bo_reg
    SLICE_X10Y163        FDRE                                         r  sigma/gpio_bo_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/clk_out1
    SLICE_X10Y163        FDRE                                         r  sigma/gpio_bo_reg_reg[19]/C
                         clock pessimism              0.353    17.907    
                         clock uncertainty           -0.124    17.783    
    SLICE_X10Y163        FDRE (Setup_fdre_C_CE)      -0.269    17.514    sigma/gpio_bo_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         17.514    
                         arrival time                         -15.702    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.869ns  (logic 4.370ns (27.537%)  route 11.499ns (72.463%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.568    15.676    sigma/gpio_bo_reg
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[16]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.124    17.801    
    SLICE_X9Y162         FDRE (Setup_fdre_C_CE)      -0.300    17.501    sigma/gpio_bo_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.869ns  (logic 4.370ns (27.537%)  route 11.499ns (72.463%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.568    15.676    sigma/gpio_bo_reg
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[23]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.124    17.801    
    SLICE_X9Y162         FDRE (Setup_fdre_C_CE)      -0.300    17.501    sigma/gpio_bo_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.869ns  (logic 4.370ns (27.537%)  route 11.499ns (72.463%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.568    15.676    sigma/gpio_bo_reg
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[25]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.124    17.801    
    SLICE_X9Y162         FDRE (Setup_fdre_C_CE)      -0.300    17.501    sigma/gpio_bo_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.892ns  (logic 4.370ns (27.498%)  route 11.522ns (72.502%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 17.553 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.591    15.699    sigma/gpio_bo_reg
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.275    17.553    sigma/clk_out1
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/C
                         clock pessimism              0.370    17.923    
                         clock uncertainty           -0.124    17.799    
    SLICE_X8Y164         FDRE (Setup_fdre_C_CE)      -0.269    17.530    sigma/gpio_bo_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         17.530    
                         arrival time                         -15.699    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        15.892ns  (logic 4.370ns (27.498%)  route 11.522ns (72.502%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 17.553 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.591    15.699    sigma/gpio_bo_reg
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.275    17.553    sigma/clk_out1
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/C
                         clock pessimism              0.370    17.923    
                         clock uncertainty           -0.124    17.799    
    SLICE_X8Y164         FDRE (Setup_fdre_C_CE)      -0.269    17.530    sigma/gpio_bo_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         17.530    
                         arrival time                         -15.699    
  -------------------------------------------------------------------
                         slack                                  1.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/csr_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.676    -0.488    sigma/clk_out1
    SLICE_X6Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_fdre_C_Q)         0.164    -0.324 r  sigma/gpio_bo_reg_reg[30]/Q
                         net (fo=1, routed)           0.097    -0.227    sigma/gpio_bo_reg_reg_n_0_[30]
    SLICE_X5Y162         FDRE                                         r  sigma/csr_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.952    -0.721    sigma/clk_out1
    SLICE_X5Y162         FDRE                                         r  sigma/csr_rdata_reg[30]/C
                         clock pessimism              0.248    -0.473    
                         clock uncertainty            0.124    -0.348    
    SLICE_X5Y162         FDRE (Hold_fdre_C_D)         0.072    -0.276    sigma/csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.561    -0.603    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X35Y137        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7][31]/Q
                         net (fo=1, routed)           0.079    -0.383    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7]_453[31]
    SLICE_X34Y137        LUT4 (Prop_lut4_I0_O)        0.045    -0.338 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[6][7][31]_i_2/O
                         net (fo=1, routed)           0.000    -0.338    sigma/sigma_tile/coproc_custom0_wrapper/MAC[6][7][31]_i_2_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.274 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.274    sigma/sigma_tile/coproc_custom0_wrapper/p_16_out[31]
    SLICE_X34Y137        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.831    -0.842    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X34Y137        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.124    -0.466    
    SLICE_X34Y137        FDCE (Hold_fdce_C_D)         0.134    -0.332    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.407%)  route 0.132ns (41.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.667    -0.497    sigma/udm/udm_controller/clk_out1
    SLICE_X5Y173         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.132    -0.223    sigma/udm/udm_controller/tx_sendbyte_ff[6]
    SLICE_X6Y173         LUT6 (Prop_lut6_I4_O)        0.045    -0.178 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X6Y173         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.941    -0.732    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y173         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.248    -0.484    
                         clock uncertainty            0.124    -0.359    
    SLICE_X6Y173         FDRE (Hold_fdre_C_D)         0.121    -0.238    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.227ns (81.656%)  route 0.051ns (18.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.671    -0.493    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y169         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDRE (Prop_fdre_C_Q)         0.128    -0.365 r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/Q
                         net (fo=1, routed)           0.051    -0.314    sigma/udm/udm_controller/in45[4]
    SLICE_X7Y169         LUT4 (Prop_lut4_I0_O)        0.099    -0.215 r  sigma/udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    sigma/udm/udm_controller/RD_DATA_reg[4]
    SLICE_X7Y169         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.946    -0.727    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y169         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.124    -0.368    
    SLICE_X7Y169         FDRE (Hold_fdre_C_D)         0.091    -0.277    sigma/udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tr_length_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/udm/udm_controller/tr_length_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.222%)  route 0.108ns (36.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.668    -0.496    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y173         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  sigma/udm/udm_controller/tr_length_reg[27]/Q
                         net (fo=4, routed)           0.108    -0.247    sigma/udm/udm_controller/tr_length_reg_n_0_[27]
    SLICE_X0Y172         LUT4 (Prop_lut4_I3_O)        0.045    -0.202 r  sigma/udm/udm_controller/tr_length[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    sigma/udm/udm_controller/tr_length[19]
    SLICE_X0Y172         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.944    -0.729    sigma/udm/udm_controller/clk_out1
    SLICE_X0Y172         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[19]/C
                         clock pessimism              0.248    -0.481    
                         clock uncertainty            0.124    -0.356    
    SLICE_X0Y172         FDRE (Hold_fdre_C_D)         0.091    -0.265    sigma/udm/udm_controller/tr_length_reg[19]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.565    -0.599    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y51         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][16]/Q
                         net (fo=1, routed)           0.086    -0.372    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24]_723[16]
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.045    -0.327 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][16]_i_3/O
                         net (fo=1, routed)           0.000    -0.327    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][16]_i_3_n_0
    SLICE_X54Y51         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.263 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg[16]
    SLICE_X54Y51         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.835    -0.838    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X54Y51         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.124    -0.462    
    SLICE_X54Y51         FDCE (Hold_fdce_C_D)         0.134    -0.328    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.567    -0.597    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X61Y50         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][20]/Q
                         net (fo=1, routed)           0.086    -0.370    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24]_721[20]
    SLICE_X60Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][20]_i_3/O
                         net (fo=1, routed)           0.000    -0.325    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][20]_i_3_n_0
    SLICE_X60Y50         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.261 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg[20]
    SLICE_X60Y50         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.838    -0.835    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X60Y50         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.124    -0.460    
    SLICE_X60Y50         FDCE (Hold_fdce_C_D)         0.134    -0.326    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.559    -0.605    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X57Y82         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][26]/Q
                         net (fo=1, routed)           0.086    -0.378    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56]_446[26]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.045    -0.333 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][7][26]_i_3/O
                         net (fo=1, routed)           0.000    -0.333    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][7][26]_i_3_n_0
    SLICE_X56Y82         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.269 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]_i_1_n_0
    SLICE_X56Y82         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.827    -0.846    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X56Y82         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.124    -0.468    
    SLICE_X56Y82         FDCE (Hold_fdce_C_D)         0.134    -0.334    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.595    -0.569    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X75Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][18]/Q
                         net (fo=1, routed)           0.086    -0.342    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0]_154[18]
    SLICE_X74Y60         LUT6 (Prop_lut6_I1_O)        0.045    -0.297 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][18]_i_3/O
                         net (fo=1, routed)           0.000    -0.297    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][18]_i_3_n_0
    SLICE_X74Y60         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.233 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]_i_1_n_0
    SLICE_X74Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.868    -0.805    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X74Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]/C
                         clock pessimism              0.249    -0.556    
                         clock uncertainty            0.124    -0.432    
    SLICE_X74Y60         FDCE (Hold_fdce_C_D)         0.134    -0.298    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.566    -0.598    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X71Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][19]/Q
                         net (fo=1, routed)           0.086    -0.371    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0]_155[19]
    SLICE_X70Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.326 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][19]_i_3/O
                         net (fo=1, routed)           0.000    -0.326    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][19]_i_3_n_0
    SLICE_X70Y60         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.262 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]_i_1_n_0
    SLICE_X70Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.838    -0.835    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X70Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.124    -0.461    
    SLICE_X70Y60         FDCE (Hold_fdce_C_D)         0.134    -0.327    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        1.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.885ns  (logic 4.370ns (27.511%)  route 11.515ns (72.489%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.583    15.691    sigma/gpio_bo_reg
    SLICE_X11Y162        FDRE                                         r  sigma/gpio_bo_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X11Y162        FDRE                                         r  sigma/gpio_bo_reg_reg[24]/C
                         clock pessimism              0.353    17.908    
                         clock uncertainty           -0.124    17.784    
    SLICE_X11Y162        FDRE (Setup_fdre_C_CE)      -0.300    17.484    sigma/gpio_bo_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         17.484    
                         arrival time                         -15.691    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.890ns  (logic 4.370ns (27.502%)  route 11.520ns (72.498%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.589    15.696    sigma/gpio_bo_reg
    SLICE_X9Y161         FDRE                                         r  sigma/gpio_bo_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y161         FDRE                                         r  sigma/gpio_bo_reg_reg[17]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.124    17.801    
    SLICE_X9Y161         FDRE (Setup_fdre_C_CE)      -0.300    17.501    sigma/gpio_bo_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                         -15.696    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.901ns  (logic 4.370ns (27.482%)  route 11.531ns (72.518%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.600    15.707    sigma/gpio_bo_reg
    SLICE_X10Y161        FDRE                                         r  sigma/gpio_bo_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X10Y161        FDRE                                         r  sigma/gpio_bo_reg_reg[18]/C
                         clock pessimism              0.353    17.908    
                         clock uncertainty           -0.124    17.784    
    SLICE_X10Y161        FDRE (Setup_fdre_C_CE)      -0.269    17.515    sigma/gpio_bo_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         17.515    
                         arrival time                         -15.707    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.883ns  (logic 4.370ns (27.514%)  route 11.513ns (72.486%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.581    15.689    sigma/gpio_bo_reg
    SLICE_X9Y163         FDRE                                         r  sigma/gpio_bo_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/clk_out1
    SLICE_X9Y163         FDRE                                         r  sigma/gpio_bo_reg_reg[21]/C
                         clock pessimism              0.370    17.924    
                         clock uncertainty           -0.124    17.800    
    SLICE_X9Y163         FDRE (Setup_fdre_C_CE)      -0.300    17.500    sigma/gpio_bo_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         17.500    
                         arrival time                         -15.689    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.895ns  (logic 4.370ns (27.492%)  route 11.525ns (72.508%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.594    15.702    sigma/gpio_bo_reg
    SLICE_X10Y163        FDRE                                         r  sigma/gpio_bo_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/clk_out1
    SLICE_X10Y163        FDRE                                         r  sigma/gpio_bo_reg_reg[19]/C
                         clock pessimism              0.353    17.907    
                         clock uncertainty           -0.124    17.783    
    SLICE_X10Y163        FDRE (Setup_fdre_C_CE)      -0.269    17.514    sigma/gpio_bo_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         17.514    
                         arrival time                         -15.702    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.869ns  (logic 4.370ns (27.537%)  route 11.499ns (72.463%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.568    15.676    sigma/gpio_bo_reg
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[16]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.124    17.801    
    SLICE_X9Y162         FDRE (Setup_fdre_C_CE)      -0.300    17.501    sigma/gpio_bo_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.869ns  (logic 4.370ns (27.537%)  route 11.499ns (72.463%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.568    15.676    sigma/gpio_bo_reg
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[23]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.124    17.801    
    SLICE_X9Y162         FDRE (Setup_fdre_C_CE)      -0.300    17.501    sigma/gpio_bo_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.869ns  (logic 4.370ns (27.537%)  route 11.499ns (72.463%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.627ns = ( 17.555 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.568    15.676    sigma/gpio_bo_reg
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.277    17.555    sigma/clk_out1
    SLICE_X9Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[25]/C
                         clock pessimism              0.370    17.925    
                         clock uncertainty           -0.124    17.801    
    SLICE_X9Y162         FDRE (Setup_fdre_C_CE)      -0.300    17.501    sigma/gpio_bo_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         17.501    
                         arrival time                         -15.676    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.892ns  (logic 4.370ns (27.498%)  route 11.522ns (72.502%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 17.553 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.591    15.699    sigma/gpio_bo_reg
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.275    17.553    sigma/clk_out1
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[20]/C
                         clock pessimism              0.370    17.923    
                         clock uncertainty           -0.124    17.799    
    SLICE_X8Y164         FDRE (Setup_fdre_C_CE)      -0.269    17.530    sigma/gpio_bo_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         17.530    
                         arrival time                         -15.699    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/gpio_bo_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        15.892ns  (logic 4.370ns (27.498%)  route 11.522ns (72.502%))
  Logic Levels:           18  (LUT2=2 LUT3=1 LUT4=5 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.629ns = ( 17.553 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.423    -0.194    sigma/sigma_tile/ram/ram_dual/clk_out1
    RAMB36_X0Y31         RAMB36E1                                     r  sigma/sigma_tile/ram/ram_dual/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y31         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.846     1.652 f  sigma/sigma_tile/ram/ram_dual/ram_reg_0/DOADO[3]
                         net (fo=11, routed)          1.215     2.867    sigma/sigma_tile/riscv/dat0_o[3]
    SLICE_X33Y157        LUT3 (Prop_lut3_I0_O)        0.113     2.980 r  sigma/sigma_tile/riscv/B[54][31]_i_26/O
                         net (fo=7, routed)           0.766     3.746    sigma/sigma_tile/riscv/B[54][31]_i_26_n_0
    SLICE_X34Y158        LUT6 (Prop_lut6_I0_O)        0.239     3.985 f  sigma/sigma_tile/riscv/B[54][31]_i_42/O
                         net (fo=21, routed)          0.800     4.785    sigma/sigma_tile/riscv/B[54][31]_i_42_n_0
    SLICE_X33Y164        LUT6 (Prop_lut6_I4_O)        0.097     4.882 f  sigma/sigma_tile/riscv/B[54][31]_i_22/O
                         net (fo=15, routed)          0.759     5.641    sigma/sigma_tile/riscv/B[54][31]_i_22_n_0
    SLICE_X30Y168        LUT6 (Prop_lut6_I3_O)        0.097     5.738 f  sigma/sigma_tile/riscv/B[54][25]_i_3/O
                         net (fo=3, routed)           0.593     6.331    sigma/sigma_tile/riscv/B[54][25]_i_3_n_0
    SLICE_X30Y169        LUT4 (Prop_lut4_I3_O)        0.097     6.428 r  sigma/sigma_tile/riscv/B[54][25]_i_1/O
                         net (fo=17, routed)          0.637     7.065    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_MRETADDR_reg[31]_0[25]
    SLICE_X34Y169        LUT4 (Prop_lut4_I2_O)        0.101     7.166 r  sigma/sigma_tile/riscv/ram_reg_0_i_112/O
                         net (fo=1, routed)           0.509     7.674    sigma/sigma_tile/riscv/ram_reg_0_i_112_n_0
    SLICE_X34Y169        LUT6 (Prop_lut6_I3_O)        0.239     7.913 r  sigma/sigma_tile/riscv/ram_reg_0_i_80/O
                         net (fo=3, routed)           0.654     8.567    sigma/sigma_tile/riscv/ram_reg_0_i_80_n_0
    SLICE_X41Y162        LUT2 (Prop_lut2_I1_O)        0.105     8.672 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10/O
                         net (fo=15, routed)          0.599     9.271    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_10_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.239     9.510 f  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6/O
                         net (fo=1, routed)           0.186     9.695    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_6_n_0
    SLICE_X36Y167        LUT6 (Prop_lut6_I5_O)        0.097     9.792 r  sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3/O
                         net (fo=5, routed)           0.774    10.566    sigma/sigma_tile/riscv/m1_s1_rd_inprogress_i_3_n_0
    SLICE_X24Y165        LUT2 (Prop_lut2_I1_O)        0.113    10.679 f  sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15/O
                         net (fo=4, routed)           0.690    11.369    sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_jump_vector_cmd[31]_i_15_n_0
    SLICE_X17Y162        LUT4 (Prop_lut4_I3_O)        0.255    11.624 r  sigma/sigma_tile/riscv/m1_s2_rd_inprogress_i_3/O
                         net (fo=2, routed)           0.216    11.841    sigma/udm/udm_controller/csr_rdata_reg[31]
    SLICE_X15Y162        LUT5 (Prop_lut5_I4_O)        0.239    12.080 r  sigma/udm/udm_controller/m1_s2_rd_inprogress_i_2/O
                         net (fo=68, routed)          0.512    12.592    sigma/udm/udm_controller/bus_req_o_reg_0
    SLICE_X21Y167        LUT5 (Prop_lut5_I2_O)        0.097    12.689 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_37/O
                         net (fo=1, routed)           0.467    13.156    sigma/udm/udm_controller/xif\\.addr[23]
    SLICE_X20Y167        LUT4 (Prop_lut4_I0_O)        0.097    13.253 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_27/O
                         net (fo=1, routed)           0.300    13.553    sigma/udm/udm_controller/gpio_bo_reg[31]_i_27_n_0
    SLICE_X20Y166        LUT5 (Prop_lut5_I4_O)        0.097    13.650 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_12/O
                         net (fo=1, routed)           0.635    14.284    sigma/udm/udm_controller/gpio_bo_reg[31]_i_12_n_0
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.097    14.381 f  sigma/udm/udm_controller/gpio_bo_reg[31]_i_6/O
                         net (fo=3, routed)           0.621    15.003    sigma/udm/udm_controller/gpio_bo_reg[31]_i_6_n_0
    SLICE_X5Y162         LUT4 (Prop_lut4_I3_O)        0.105    15.108 r  sigma/udm/udm_controller/gpio_bo_reg[31]_i_1/O
                         net (fo=48, routed)          0.591    15.699    sigma/gpio_bo_reg
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.275    17.553    sigma/clk_out1
    SLICE_X8Y164         FDRE                                         r  sigma/gpio_bo_reg_reg[22]/C
                         clock pessimism              0.370    17.923    
                         clock uncertainty           -0.124    17.799    
    SLICE_X8Y164         FDRE (Setup_fdre_C_CE)      -0.269    17.530    sigma/gpio_bo_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         17.530    
                         arrival time                         -15.699    
  -------------------------------------------------------------------
                         slack                                  1.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 sigma/gpio_bo_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/csr_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.676    -0.488    sigma/clk_out1
    SLICE_X6Y162         FDRE                                         r  sigma/gpio_bo_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y162         FDRE (Prop_fdre_C_Q)         0.164    -0.324 r  sigma/gpio_bo_reg_reg[30]/Q
                         net (fo=1, routed)           0.097    -0.227    sigma/gpio_bo_reg_reg_n_0_[30]
    SLICE_X5Y162         FDRE                                         r  sigma/csr_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.952    -0.721    sigma/clk_out1
    SLICE_X5Y162         FDRE                                         r  sigma/csr_rdata_reg[30]/C
                         clock pessimism              0.248    -0.473    
                         clock uncertainty            0.124    -0.348    
    SLICE_X5Y162         FDRE (Hold_fdre_C_D)         0.072    -0.276    sigma/csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7][31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.250ns (75.986%)  route 0.079ns (24.014%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.561    -0.603    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X35Y137        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y137        FDCE (Prop_fdce_C_Q)         0.141    -0.462 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7][31]/Q
                         net (fo=1, routed)           0.079    -0.383    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[5][7]_453[31]
    SLICE_X34Y137        LUT4 (Prop_lut4_I0_O)        0.045    -0.338 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[6][7][31]_i_2/O
                         net (fo=1, routed)           0.000    -0.338    sigma/sigma_tile/coproc_custom0_wrapper/MAC[6][7][31]_i_2_n_0
    SLICE_X34Y137        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.274 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.274    sigma/sigma_tile/coproc_custom0_wrapper/p_16_out[31]
    SLICE_X34Y137        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.831    -0.842    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X34Y137        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]/C
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.124    -0.466    
    SLICE_X34Y137        FDCE (Hold_fdce_C_D)         0.134    -0.332    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[6][7][31]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.407%)  route 0.132ns (41.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.667    -0.497    sigma/udm/udm_controller/clk_out1
    SLICE_X5Y173         FDRE                                         r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  sigma/udm/udm_controller/tx_sendbyte_ff_reg[6]/Q
                         net (fo=1, routed)           0.132    -0.223    sigma/udm/udm_controller/tx_sendbyte_ff[6]
    SLICE_X6Y173         LUT6 (Prop_lut6_I4_O)        0.045    -0.178 r  sigma/udm/udm_controller/tx_dout_bo[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    sigma/udm/udm_controller/p_1_in[6]
    SLICE_X6Y173         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.941    -0.732    sigma/udm/udm_controller/clk_out1
    SLICE_X6Y173         FDRE                                         r  sigma/udm/udm_controller/tx_dout_bo_reg[6]/C
                         clock pessimism              0.248    -0.484    
                         clock uncertainty            0.124    -0.359    
    SLICE_X6Y173         FDRE (Hold_fdre_C_D)         0.121    -0.238    sigma/udm/udm_controller/tx_dout_bo_reg[6]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.227ns (81.656%)  route 0.051ns (18.344%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.671    -0.493    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y169         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDRE (Prop_fdre_C_Q)         0.128    -0.365 r  sigma/udm/udm_controller/RD_DATA_reg_reg[12]/Q
                         net (fo=1, routed)           0.051    -0.314    sigma/udm/udm_controller/in45[4]
    SLICE_X7Y169         LUT4 (Prop_lut4_I0_O)        0.099    -0.215 r  sigma/udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    sigma/udm/udm_controller/RD_DATA_reg[4]
    SLICE_X7Y169         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.946    -0.727    sigma/udm/udm_controller/clk_out1
    SLICE_X7Y169         FDRE                                         r  sigma/udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.124    -0.368    
    SLICE_X7Y169         FDRE (Hold_fdre_C_D)         0.091    -0.277    sigma/udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sigma/udm/udm_controller/tr_length_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/udm/udm_controller/tr_length_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.222%)  route 0.108ns (36.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.668    -0.496    sigma/udm/udm_controller/clk_out1
    SLICE_X3Y173         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y173         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  sigma/udm/udm_controller/tr_length_reg[27]/Q
                         net (fo=4, routed)           0.108    -0.247    sigma/udm/udm_controller/tr_length_reg_n_0_[27]
    SLICE_X0Y172         LUT4 (Prop_lut4_I3_O)        0.045    -0.202 r  sigma/udm/udm_controller/tr_length[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    sigma/udm/udm_controller/tr_length[19]
    SLICE_X0Y172         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.944    -0.729    sigma/udm/udm_controller/clk_out1
    SLICE_X0Y172         FDRE                                         r  sigma/udm/udm_controller/tr_length_reg[19]/C
                         clock pessimism              0.248    -0.481    
                         clock uncertainty            0.124    -0.356    
    SLICE_X0Y172         FDRE (Hold_fdre_C_D)         0.091    -0.265    sigma/udm/udm_controller/tr_length_reg[19]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.565    -0.599    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y51         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24][16]/Q
                         net (fo=1, routed)           0.086    -0.372    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][24]_723[16]
    SLICE_X54Y51         LUT6 (Prop_lut6_I0_O)        0.045    -0.327 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][16]_i_3/O
                         net (fo=1, routed)           0.000    -0.327    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][16]_i_3_n_0
    SLICE_X54Y51         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.263 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg[16]
    SLICE_X54Y51         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.835    -0.838    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X54Y51         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]/C
                         clock pessimism              0.252    -0.586    
                         clock uncertainty            0.124    -0.462    
    SLICE_X54Y51         FDCE (Hold_fdce_C_D)         0.134    -0.328    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][16]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.567    -0.597    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X61Y50         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24][20]/Q
                         net (fo=1, routed)           0.086    -0.370    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[5][24]_721[20]
    SLICE_X60Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.325 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][20]_i_3/O
                         net (fo=1, routed)           0.000    -0.325    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][3][20]_i_3_n_0
    SLICE_X60Y50         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.261 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg[20]
    SLICE_X60Y50         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.838    -0.835    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X60Y50         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.124    -0.460    
    SLICE_X60Y50         FDCE (Hold_fdce_C_D)         0.134    -0.326    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][3][20]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.559    -0.605    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X57Y82         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.464 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56][26]/Q
                         net (fo=1, routed)           0.086    -0.378    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][56]_446[26]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.045    -0.333 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][7][26]_i_3/O
                         net (fo=1, routed)           0.000    -0.333    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][7][26]_i_3_n_0
    SLICE_X56Y82         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.269 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]_i_1_n_0
    SLICE_X56Y82         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.827    -0.846    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X56Y82         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]/C
                         clock pessimism              0.254    -0.592    
                         clock uncertainty            0.124    -0.468    
    SLICE_X56Y82         FDCE (Hold_fdce_C_D)         0.134    -0.334    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][7][26]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.595    -0.569    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X75Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0][18]/Q
                         net (fo=1, routed)           0.086    -0.342    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[6][0]_154[18]
    SLICE_X74Y60         LUT6 (Prop_lut6_I1_O)        0.045    -0.297 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][18]_i_3/O
                         net (fo=1, routed)           0.000    -0.297    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][18]_i_3_n_0
    SLICE_X74Y60         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.233 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]_i_1_n_0
    SLICE_X74Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.868    -0.805    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X74Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]/C
                         clock pessimism              0.249    -0.556    
                         clock uncertainty            0.124    -0.432    
    SLICE_X74Y60         FDCE (Hold_fdce_C_D)         0.134    -0.298    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][18]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.250ns (74.403%)  route 0.086ns (25.597%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.566    -0.598    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X71Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0][19]/Q
                         net (fo=1, routed)           0.086    -0.371    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[7][0]_155[19]
    SLICE_X70Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.326 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][19]_i_3/O
                         net (fo=1, routed)           0.000    -0.326    sigma/sigma_tile/coproc_custom0_wrapper/MAC[0][0][19]_i_3_n_0
    SLICE_X70Y60         MUXF7 (Prop_muxf7_I1_O)      0.064    -0.262 r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]_i_1_n_0
    SLICE_X70Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.838    -0.835    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X70Y60         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]/C
                         clock pessimism              0.250    -0.585    
                         clock uncertainty            0.124    -0.461    
    SLICE_X70Y60         FDCE (Hold_fdce_C_D)         0.134    -0.327    sigma/sigma_tile/coproc_custom0_wrapper/MAC_reg[0][0][19]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.425ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.469ns (14.431%)  route 2.781ns (85.569%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 17.404 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.611     2.849    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X55Y78         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.126    17.404    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y78         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]/C
                         clock pessimism              0.287    17.691    
                         clock uncertainty           -0.124    17.566    
    SLICE_X55Y78         FDCE (Recov_fdce_C_CLR)     -0.293    17.273    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]
  -------------------------------------------------------------------
                         required time                         17.273    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 14.425    

Slack (MET) :             14.425ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.469ns (14.431%)  route 2.781ns (85.569%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 17.404 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.611     2.849    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X55Y78         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.126    17.404    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y78         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]/C
                         clock pessimism              0.287    17.691    
                         clock uncertainty           -0.124    17.566    
    SLICE_X55Y78         FDCE (Recov_fdce_C_CLR)     -0.293    17.273    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]
  -------------------------------------------------------------------
                         required time                         17.273    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 14.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]/C
                         clock pessimism              0.509    -0.233    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.300    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]/C
                         clock pessimism              0.509    -0.233    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.300    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]/C
                         clock pessimism              0.509    -0.233    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.300    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.190ns (12.750%)  route 1.300ns (87.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.710     0.878    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y39         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.929    -0.744    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y39         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]/C
                         clock pessimism              0.509    -0.235    
    SLICE_X78Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.302    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]/C
                         clock pessimism              0.509    -0.233    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.300    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.190ns (12.750%)  route 1.300ns (87.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.710     0.878    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y39         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.929    -0.744    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y39         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]/C
                         clock pessimism              0.509    -0.235    
    SLICE_X78Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.302    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.190ns (12.750%)  route 1.300ns (87.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.710     0.878    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y39         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.929    -0.744    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y39         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]/C
                         clock pessimism              0.509    -0.235    
    SLICE_X78Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.302    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.190ns (12.724%)  route 1.303ns (87.276%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.713     0.881    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y47         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.932    -0.741    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y47         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]/C
                         clock pessimism              0.509    -0.232    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.299    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.190ns (12.724%)  route 1.303ns (87.276%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.713     0.881    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y47         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.932    -0.741    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y47         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]/C
                         clock pessimism              0.509    -0.232    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.299    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.190ns (12.724%)  route 1.303ns (87.276%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.713     0.881    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y47         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.932    -0.741    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y47         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]/C
                         clock pessimism              0.509    -0.232    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.299    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.180    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.425ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.469ns (14.431%)  route 2.781ns (85.569%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 17.404 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.611     2.849    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X55Y78         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.126    17.404    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y78         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]/C
                         clock pessimism              0.287    17.691    
                         clock uncertainty           -0.124    17.566    
    SLICE_X55Y78         FDCE (Recov_fdce_C_CLR)     -0.293    17.273    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]
  -------------------------------------------------------------------
                         required time                         17.273    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 14.425    

Slack (MET) :             14.425ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.469ns (14.431%)  route 2.781ns (85.569%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 17.404 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.611     2.849    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X55Y78         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.126    17.404    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y78         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]/C
                         clock pessimism              0.287    17.691    
                         clock uncertainty           -0.124    17.566    
    SLICE_X55Y78         FDCE (Recov_fdce_C_CLR)     -0.293    17.273    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]
  -------------------------------------------------------------------
                         required time                         17.273    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 14.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]/C
                         clock pessimism              0.509    -0.233    
                         clock uncertainty            0.124    -0.109    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.176    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]/C
                         clock pessimism              0.509    -0.233    
                         clock uncertainty            0.124    -0.109    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.176    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]/C
                         clock pessimism              0.509    -0.233    
                         clock uncertainty            0.124    -0.109    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.176    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.190ns (12.750%)  route 1.300ns (87.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.710     0.878    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y39         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.929    -0.744    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y39         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]/C
                         clock pessimism              0.509    -0.235    
                         clock uncertainty            0.124    -0.111    
    SLICE_X78Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.178    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]/C
                         clock pessimism              0.509    -0.233    
                         clock uncertainty            0.124    -0.109    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.176    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.190ns (12.750%)  route 1.300ns (87.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.710     0.878    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y39         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.929    -0.744    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y39         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]/C
                         clock pessimism              0.509    -0.235    
                         clock uncertainty            0.124    -0.111    
    SLICE_X78Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.178    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.190ns (12.750%)  route 1.300ns (87.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.710     0.878    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y39         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.929    -0.744    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y39         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]/C
                         clock pessimism              0.509    -0.235    
                         clock uncertainty            0.124    -0.111    
    SLICE_X78Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.178    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.190ns (12.724%)  route 1.303ns (87.276%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.713     0.881    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y47         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.932    -0.741    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y47         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]/C
                         clock pessimism              0.509    -0.232    
                         clock uncertainty            0.124    -0.108    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.175    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.190ns (12.724%)  route 1.303ns (87.276%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.713     0.881    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y47         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.932    -0.741    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y47         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]/C
                         clock pessimism              0.509    -0.232    
                         clock uncertainty            0.124    -0.108    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.175    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.190ns (12.724%)  route 1.303ns (87.276%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.713     0.881    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y47         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.932    -0.741    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y47         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]/C
                         clock pessimism              0.509    -0.232    
                         clock uncertainty            0.124    -0.108    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.175    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack       14.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.297ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.297    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.124    17.722    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.429    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]
  -------------------------------------------------------------------
                         required time                         17.429    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.425ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.469ns (14.431%)  route 2.781ns (85.569%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 17.404 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.611     2.849    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X55Y78         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.126    17.404    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y78         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]/C
                         clock pessimism              0.287    17.691    
                         clock uncertainty           -0.124    17.566    
    SLICE_X55Y78         FDCE (Recov_fdce_C_CLR)     -0.293    17.273    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]
  -------------------------------------------------------------------
                         required time                         17.273    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 14.425    

Slack (MET) :             14.425ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.469ns (14.431%)  route 2.781ns (85.569%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 17.404 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.611     2.849    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X55Y78         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.126    17.404    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y78         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]/C
                         clock pessimism              0.287    17.691    
                         clock uncertainty           -0.124    17.566    
    SLICE_X55Y78         FDCE (Recov_fdce_C_CLR)     -0.293    17.273    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]
  -------------------------------------------------------------------
                         required time                         17.273    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 14.425    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]/C
                         clock pessimism              0.509    -0.233    
                         clock uncertainty            0.124    -0.109    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.176    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]/C
                         clock pessimism              0.509    -0.233    
                         clock uncertainty            0.124    -0.109    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.176    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]/C
                         clock pessimism              0.509    -0.233    
                         clock uncertainty            0.124    -0.109    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.176    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.190ns (12.750%)  route 1.300ns (87.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.710     0.878    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y39         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.929    -0.744    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y39         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]/C
                         clock pessimism              0.509    -0.235    
                         clock uncertainty            0.124    -0.111    
    SLICE_X78Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.178    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]/C
                         clock pessimism              0.509    -0.233    
                         clock uncertainty            0.124    -0.109    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.176    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.190ns (12.750%)  route 1.300ns (87.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.710     0.878    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y39         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.929    -0.744    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y39         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]/C
                         clock pessimism              0.509    -0.235    
                         clock uncertainty            0.124    -0.111    
    SLICE_X78Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.178    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.190ns (12.750%)  route 1.300ns (87.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.710     0.878    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y39         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.929    -0.744    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y39         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]/C
                         clock pessimism              0.509    -0.235    
                         clock uncertainty            0.124    -0.111    
    SLICE_X78Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.178    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.190ns (12.724%)  route 1.303ns (87.276%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.713     0.881    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y47         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.932    -0.741    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y47         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]/C
                         clock pessimism              0.509    -0.232    
                         clock uncertainty            0.124    -0.108    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.175    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.190ns (12.724%)  route 1.303ns (87.276%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.713     0.881    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y47         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.932    -0.741    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y47         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]/C
                         clock pessimism              0.509    -0.232    
                         clock uncertainty            0.124    -0.108    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.175    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.190ns (12.724%)  route 1.303ns (87.276%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.713     0.881    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y47         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.932    -0.741    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y47         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]/C
                         clock pessimism              0.509    -0.232    
                         clock uncertainty            0.124    -0.108    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.175    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.056    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :            0  Failing Endpoints,  Worst Slack       14.300ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.121    17.726    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.433    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][22]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.121    17.726    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.433    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][23]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.121    17.726    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.433    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][28]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.300ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.469ns (13.273%)  route 3.064ns (86.727%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.894     3.132    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X18Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X18Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.121    17.726    
    SLICE_X18Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.433    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[1][7][31]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -3.132    
  -------------------------------------------------------------------
                         slack                                 14.300    

Slack (MET) :             14.304ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.121    17.726    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.433    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][14]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.304    

Slack (MET) :             14.304ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.121    17.726    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.433    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][28]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.304    

Slack (MET) :             14.304ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.121    17.726    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.433    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][29]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.304    

Slack (MET) :             14.304ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.469ns (13.286%)  route 3.061ns (86.714%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.628ns = ( 17.554 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.891     3.129    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X19Y162        FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.276    17.554    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X19Y162        FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]/C
                         clock pessimism              0.292    17.846    
                         clock uncertainty           -0.121    17.726    
    SLICE_X19Y162        FDCE (Recov_fdce_C_CLR)     -0.293    17.433    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[4][7][31]
  -------------------------------------------------------------------
                         required time                         17.433    
                         arrival time                          -3.129    
  -------------------------------------------------------------------
                         slack                                 14.304    

Slack (MET) :             14.428ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.469ns (14.431%)  route 2.781ns (85.569%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 17.404 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.611     2.849    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X55Y78         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.126    17.404    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y78         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]/C
                         clock pessimism              0.287    17.691    
                         clock uncertainty           -0.121    17.570    
    SLICE_X55Y78         FDCE (Recov_fdce_C_CLR)     -0.293    17.277    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][16]
  -------------------------------------------------------------------
                         required time                         17.277    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 14.428    

Slack (MET) :             14.428ns  (required time - arrival time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.182ns  (clk_out1_sys_clk_1 rise@18.182ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.469ns (14.431%)  route 2.781ns (85.569%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.778ns = ( 17.404 - 18.182 ) 
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.216    -0.401    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.393    -0.008 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           1.170     1.162    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     1.238 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       1.611     2.849    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X55Y78         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     18.182    18.182 r  
    E3                                                0.000    18.182 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    18.182    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    19.445 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    20.361    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    14.971 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    16.206    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    16.278 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       1.126    17.404    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X55Y78         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]/C
                         clock pessimism              0.287    17.691    
                         clock uncertainty           -0.121    17.570    
    SLICE_X55Y78         FDCE (Recov_fdce_C_CLR)     -0.293    17.277    sigma/sigma_tile/coproc_custom0_wrapper/mul_reg_reg[0][57][17]
  -------------------------------------------------------------------
                         required time                         17.277    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 14.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]/C
                         clock pessimism              0.509    -0.233    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.300    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]/C
                         clock pessimism              0.509    -0.233    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.300    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][12]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]/C
                         clock pessimism              0.509    -0.233    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.300    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][13]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.190ns (12.750%)  route 1.300ns (87.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.710     0.878    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y39         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.929    -0.744    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y39         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]/C
                         clock pessimism              0.509    -0.235    
    SLICE_X78Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.302    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][1]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.190ns (12.733%)  route 1.302ns (87.267%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.712     0.880    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y46         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.931    -0.742    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y46         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]/C
                         clock pessimism              0.509    -0.233    
    SLICE_X78Y46         FDCE (Remov_fdce_C_CLR)     -0.067    -0.300    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][2]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.190ns (12.750%)  route 1.300ns (87.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.710     0.878    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y39         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.929    -0.744    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y39         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]/C
                         clock pessimism              0.509    -0.235    
    SLICE_X78Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.302    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][6]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.190ns (12.750%)  route 1.300ns (87.250%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.710     0.878    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y39         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.929    -0.744    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y39         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]/C
                         clock pessimism              0.509    -0.235    
    SLICE_X78Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.302    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[0][8]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.190ns (12.724%)  route 1.303ns (87.276%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.713     0.881    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y47         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.932    -0.741    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y47         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]/C
                         clock pessimism              0.509    -0.232    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.299    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][25]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.190ns (12.724%)  route 1.303ns (87.276%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.713     0.881    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y47         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.932    -0.741    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y47         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]/C
                         clock pessimism              0.509    -0.232    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.299    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][26]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.180    

Slack (MET) :             1.180ns  (arrival time - required time)
  Source:                 sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Destination:            sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]/CLR
                            (removal check against rising-edge clock clk_out1_sys_clk_1  {rise@0.000ns fall@9.091ns period=18.182ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.190ns (12.724%)  route 1.303ns (87.276%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.380ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.552    -0.612    sigma/sigma_tile/sfr/clk_out1
    SLICE_X38Y121        FDRE                                         r  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164    -0.448 f  sigma/sigma_tile/sfr/core_reset_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.590     0.142    sigma/sigma_tile/sfr/Q_replN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.168 f  sigma/sigma_tile/sfr/core_reset_o_reg_0_BUFG_inst/O
                         net (fo=26201, routed)       0.713     0.881    sigma/sigma_tile/coproc_custom0_wrapper/cntr_reg[0]_0
    SLICE_X78Y47         FDCE                                         f  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=27109, routed)       0.932    -0.741    sigma/sigma_tile/coproc_custom0_wrapper/clk_out1
    SLICE_X78Y47         FDCE                                         r  sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]/C
                         clock pessimism              0.509    -0.232    
    SLICE_X78Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.299    sigma/sigma_tile/coproc_custom0_wrapper/B_reg[4][27]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  1.180    





