<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock I/O and DCM buffers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="clock-io-and-dcm-buffers"><a class="header" href="#clock-io-and-dcm-buffers">Clock I/O and DCM buffers</a></h1>
<h2 id="tile-hclk_io_lvds"><a class="header" href="#tile-hclk_io_lvds">Tile HCLK_IO_LVDS</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-hclk_io_int"><a class="header" href="#switchbox-hclk_io_int">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_IO[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[7][12]">MAIN[7][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_IO[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[7][13]">MAIN[7][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_IO[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[7][14]">MAIN[7][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_IO[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[7][15]">MAIN[7][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_IO[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[8][12]">MAIN[8][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_IO[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[8][13]">MAIN[8][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_IO[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[8][14]">MAIN[8][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_IO[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[8][15]">MAIN[8][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]"><td>CELL[2].RCLK_IO[0]</td><td>CELL[2].RCLK_ROW[0]</td><td><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[21][15]">MAIN[21][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]"><td>CELL[2].RCLK_IO[1]</td><td>CELL[2].RCLK_ROW[1]</td><td><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[24][15]">MAIN[24][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[0]-CELL[2].IOCLK_S[0]"><td>CELL[2].IOCLK_S_IO[0]</td><td>CELL[2].IOCLK_S[0]</td><td><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[17][14]">MAIN[17][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[1]-CELL[2].IOCLK_S[1]"><td>CELL[2].IOCLK_S_IO[1]</td><td>CELL[2].IOCLK_S[1]</td><td><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[17][13]">MAIN[17][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[0]-CELL[2].IOCLK_N[0]"><td>CELL[2].IOCLK_N_IO[0]</td><td>CELL[2].IOCLK_N[0]</td><td><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[17][15]">MAIN[17][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[1]-CELL[2].IOCLK_N[1]"><td>CELL[2].IOCLK_N_IO[1]</td><td>CELL[2].IOCLK_N[1]</td><td><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[17][12]">MAIN[17][12]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS switchbox HCLK_IO_INT muxes RCLK_ROW[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-3"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[25][14]">MAIN[25][14]</a></td><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-2"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[25][12]">MAIN[25][12]</a></td><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-1"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[25][13]">MAIN[25][13]</a></td><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-0"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[25][15]">MAIN[25][15]</a></td><td>CELL[2].RCLK_ROW[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[2].VRCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[2].VRCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS switchbox HCLK_IO_INT muxes RCLK_ROW[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-3"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[23][14]">MAIN[23][14]</a></td><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-2"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[23][12]">MAIN[23][12]</a></td><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-1"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[23][13]">MAIN[23][13]</a></td><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-0"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[23][15]">MAIN[23][15]</a></td><td>CELL[2].RCLK_ROW[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[2].VRCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[2].VRCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[24][14]">MAIN[24][14]</a></td><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[24][13]">MAIN[24][13]</a></td><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[24][12]">MAIN[24][12]</a></td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[2].HCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[2].HCLK_IO[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS switchbox HCLK_IO_INT muxes IMUX_BUFR[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-1"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[19][15]">MAIN[19][15]</a></td><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-0"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[19][14]">MAIN[19][14]</a></td><td>CELL[2].IMUX_BUFR[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>CELL[1].IMUX_BYP[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL[2].IMUX_BYP[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS switchbox HCLK_IO_INT muxes IMUX_BUFR[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-1"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[19][12]">MAIN[19][12]</a></td><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-0"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[19][13]">MAIN[19][13]</a></td><td>CELL[2].IMUX_BUFR[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>CELL[1].IMUX_BYP[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL[2].IMUX_BYP[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS wire support CELL[2].IOCLK[0], CELL[2].IOCLK[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-0"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[15][13]">MAIN[15][13]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-1"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[15][14]">MAIN[15][14]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-2"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[15][15]">MAIN[15][15]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_LVDS-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-3"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[20][13]">MAIN[20][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufr"><a class="header" href="#bels-bufr">Bels BUFR</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS bel BUFR pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFR[0]</th><th>BUFR[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].IMUX_BUFR[0]</td><td>CELL[2].IMUX_BUFR[1]</td></tr>

<tr><td>CE</td><td>in</td><td>CELL[2].IMUX_BYP[0]</td><td>CELL[1].IMUX_BYP[0]</td></tr>

<tr><td>CLR</td><td>in</td><td>CELL[2].IMUX_BYP[2]</td><td>CELL[1].IMUX_BYP[2]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].VRCLK[0]</td><td>CELL[2].VRCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS bel BUFR attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFR[0]</th><th>BUFR[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex4-HCLK_IO_LVDS-BUFR[0]-ENABLE"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[21][14]">MAIN[21][14]</a></td><td id="virtex4-HCLK_IO_LVDS-BUFR[1]-ENABLE"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[21][13]">MAIN[21][13]</a></td></tr>

<tr><td>DIVIDE</td><td><a href="#virtex4-HCLK_IO_LVDS-BUFR[0]-DIVIDE">[enum: BUFR_DIVIDE]</a></td><td><a href="#virtex4-HCLK_IO_LVDS-BUFR[1]-DIVIDE">[enum: BUFR_DIVIDE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS enum BUFR_DIVIDE</caption>
<thead>
<tr id="virtex4-HCLK_IO_LVDS-BUFR[0]-DIVIDE"><th>BUFR[0].DIVIDE</th><td id="virtex4-HCLK_IO_LVDS-BUFR[0]-DIVIDE[3]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[14][14]">MAIN[14][14]</a></td><td id="virtex4-HCLK_IO_LVDS-BUFR[0]-DIVIDE[2]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[14][13]">MAIN[14][13]</a></td><td id="virtex4-HCLK_IO_LVDS-BUFR[0]-DIVIDE[1]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[14][12]">MAIN[14][12]</a></td><td id="virtex4-HCLK_IO_LVDS-BUFR[0]-DIVIDE[0]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[14][15]">MAIN[14][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_LVDS-BUFR[1]-DIVIDE"><th>BUFR[1].DIVIDE</th><td id="virtex4-HCLK_IO_LVDS-BUFR[1]-DIVIDE[3]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[22][14]">MAIN[22][14]</a></td><td id="virtex4-HCLK_IO_LVDS-BUFR[1]-DIVIDE[2]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[22][13]">MAIN[22][13]</a></td><td id="virtex4-HCLK_IO_LVDS-BUFR[1]-DIVIDE[1]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[22][12]">MAIN[22][12]</a></td><td id="virtex4-HCLK_IO_LVDS-BUFR[1]-DIVIDE[0]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[22][15]">MAIN[22][15]</a></td></tr>

</thead>

<tbody>
<tr><td>BYPASS</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_3</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_7</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio"><a class="header" href="#bels-bufio">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].OUT_CLKPAD</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].IOCLK[0]</td><td>CELL[2].IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex4-HCLK_IO_LVDS-BUFIO[0]-ENABLE"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[16][14]">MAIN[16][14]</a></td><td id="virtex4-HCLK_IO_LVDS-BUFIO[1]-ENABLE"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[16][15]">MAIN[16][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl"><a class="header" href="#bels-idelayctrl">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[1].IMUX_BYP[7]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[4], CELL[1].OUT_HALF1_BEL[4]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[0], CELL[1].OUT_HALF1_BEL[0]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[1], CELL[1].OUT_HALF1_BEL[1]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[3], CELL[1].OUT_HALF1_BEL[3]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[2], CELL[1].OUT_HALF1_BEL[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex4-HCLK_IO_LVDS-IDELAYCTRL-DLL_ENABLE"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[11][12]">MAIN[11][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-lvds_v4"><a class="header" href="#bels-lvds_v4">Bels LVDS_V4</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS bel LVDS_V4 pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>LVDS</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS bel LVDS_V4 attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>LVDS</th></tr>

</thead>

<tbody>
<tr><td>LVDSBIAS bit 0</td><td id="virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[0]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[5][12]">MAIN[5][12]</a></td></tr>

<tr><td>LVDSBIAS bit 1</td><td id="virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[1]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[5][14]">MAIN[5][14]</a></td></tr>

<tr><td>LVDSBIAS bit 2</td><td id="virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[2]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[3][15]">MAIN[3][15]</a></td></tr>

<tr><td>LVDSBIAS bit 3</td><td id="virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[3]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[2][13]">MAIN[2][13]</a></td></tr>

<tr><td>LVDSBIAS bit 4</td><td id="virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[4]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[3][14]">MAIN[3][14]</a></td></tr>

<tr><td>LVDSBIAS bit 5</td><td id="virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[5]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[3][13]">MAIN[3][13]</a></td></tr>

<tr><td>LVDSBIAS bit 6</td><td id="virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[6]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[5][15]">MAIN[5][15]</a></td></tr>

<tr><td>LVDSBIAS bit 7</td><td id="virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[7]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[2][14]">MAIN[2][14]</a></td></tr>

<tr><td>LVDSBIAS bit 8</td><td id="virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[8]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[11][13]">MAIN[11][13]</a></td></tr>

<tr><td>LVDSBIAS bit 9</td><td id="virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[9]"><a href="#virtex4-HCLK_IO_LVDS-bit-MAIN[3][12]">MAIN[3][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[1].IMUX_BYP[0]</td><td>BUFR[1].CE</td></tr>

<tr><td>CELL[1].IMUX_BYP[2]</td><td>BUFR[1].CLR</td></tr>

<tr><td>CELL[1].IMUX_BYP[7]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[0]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[1]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[2]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[3]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[4]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[0]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[1]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[2]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[3]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[4]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[1].OUT_CLKPAD</td><td>BUFIO[1].I</td></tr>

<tr><td>CELL[2].IMUX_BYP[0]</td><td>BUFR[0].CE</td></tr>

<tr><td>CELL[2].IMUX_BYP[2]</td><td>BUFR[0].CLR</td></tr>

<tr><td>CELL[2].OUT_CLKPAD</td><td>BUFIO[0].I</td></tr>

<tr><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[2].IMUX_BUFR[0]</td><td>BUFR[0].I</td></tr>

<tr><td>CELL[2].IMUX_BUFR[1]</td><td>BUFR[1].I</td></tr>

<tr><td>CELL[2].IOCLK[0]</td><td>BUFIO[0].O</td></tr>

<tr><td>CELL[2].IOCLK[1]</td><td>BUFIO[1].O</td></tr>

<tr><td>CELL[2].VRCLK[0]</td><td>BUFR[0].O</td></tr>

<tr><td>CELL[2].VRCLK[1]</td><td>BUFR[1].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_LVDS rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[2]">LVDS:  LVDSBIAS bit 2</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[5][15]" title="MAIN[5][15]">
<a href="#virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[6]">LVDS:  LVDSBIAS bit 6</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[7][15]" title="MAIN[7][15]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[8][15]" title="MAIN[8][15]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[14][15]" title="MAIN[14][15]">
<a href="#virtex4-HCLK_IO_LVDS-BUFR[0]-DIVIDE[0]">BUFR[0]:  DIVIDE bit 0</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-2">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 2</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[16][15]" title="MAIN[16][15]">
<a href="#virtex4-HCLK_IO_LVDS-BUFIO[1]-ENABLE">BUFIO[1]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[17][15]" title="MAIN[17][15]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[0]-CELL[2].IOCLK_N[0]">HCLK_IO_INT: buffer CELL[2].IOCLK_N_IO[0] ← CELL[2].IOCLK_N[0]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[19][15]" title="MAIN[19][15]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-1">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[21][15]" title="MAIN[21][15]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[0] ← CELL[2].RCLK_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[22][15]" title="MAIN[22][15]">
<a href="#virtex4-HCLK_IO_LVDS-BUFR[1]-DIVIDE[0]">BUFR[1]:  DIVIDE bit 0</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[23][15]" title="MAIN[23][15]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-0">HCLK_IO_INT: mux CELL[2].RCLK_ROW[1] bit 0</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[24][15]" title="MAIN[24][15]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[1] ← CELL[2].RCLK_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[25][15]" title="MAIN[25][15]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-0">HCLK_IO_INT: mux CELL[2].RCLK_ROW[0] bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[2][14]" title="MAIN[2][14]">
<a href="#virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[7]">LVDS:  LVDSBIAS bit 7</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[4]">LVDS:  LVDSBIAS bit 4</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[5][14]" title="MAIN[5][14]">
<a href="#virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[1]">LVDS:  LVDSBIAS bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[7][14]" title="MAIN[7][14]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[8][14]" title="MAIN[8][14]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#virtex4-HCLK_IO_LVDS-BUFR[0]-DIVIDE[3]">BUFR[0]:  DIVIDE bit 3</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-1">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 1</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[16][14]" title="MAIN[16][14]">
<a href="#virtex4-HCLK_IO_LVDS-BUFIO[0]-ENABLE">BUFIO[0]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[17][14]" title="MAIN[17][14]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[0]-CELL[2].IOCLK_S[0]">HCLK_IO_INT: buffer CELL[2].IOCLK_S_IO[0] ← CELL[2].IOCLK_S[0]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[19][14]" title="MAIN[19][14]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-0">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[21][14]" title="MAIN[21][14]">
<a href="#virtex4-HCLK_IO_LVDS-BUFR[0]-ENABLE">BUFR[0]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[22][14]" title="MAIN[22][14]">
<a href="#virtex4-HCLK_IO_LVDS-BUFR[1]-DIVIDE[3]">BUFR[1]:  DIVIDE bit 3</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[23][14]" title="MAIN[23][14]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-3">HCLK_IO_INT: mux CELL[2].RCLK_ROW[1] bit 3</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[24][14]" title="MAIN[24][14]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[25][14]" title="MAIN[25][14]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-3">HCLK_IO_INT: mux CELL[2].RCLK_ROW[0] bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[2][13]" title="MAIN[2][13]">
<a href="#virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[3]">LVDS:  LVDSBIAS bit 3</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[5]">LVDS:  LVDSBIAS bit 5</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[7][13]" title="MAIN[7][13]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[8][13]" title="MAIN[8][13]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[11][13]" title="MAIN[11][13]">
<a href="#virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[8]">LVDS:  LVDSBIAS bit 8</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[14][13]" title="MAIN[14][13]">
<a href="#virtex4-HCLK_IO_LVDS-BUFR[0]-DIVIDE[2]">BUFR[0]:  DIVIDE bit 2</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-0">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[17][13]" title="MAIN[17][13]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[1]-CELL[2].IOCLK_S[1]">HCLK_IO_INT: buffer CELL[2].IOCLK_S_IO[1] ← CELL[2].IOCLK_S[1]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[19][13]" title="MAIN[19][13]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-0">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 0</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[20][13]" title="MAIN[20][13]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-3">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 3</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[21][13]" title="MAIN[21][13]">
<a href="#virtex4-HCLK_IO_LVDS-BUFR[1]-ENABLE">BUFR[1]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[22][13]" title="MAIN[22][13]">
<a href="#virtex4-HCLK_IO_LVDS-BUFR[1]-DIVIDE[2]">BUFR[1]:  DIVIDE bit 2</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[23][13]" title="MAIN[23][13]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-1">HCLK_IO_INT: mux CELL[2].RCLK_ROW[1] bit 1</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[24][13]" title="MAIN[24][13]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[25][13]" title="MAIN[25][13]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-1">HCLK_IO_INT: mux CELL[2].RCLK_ROW[0] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[9]">LVDS:  LVDSBIAS bit 9</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#virtex4-HCLK_IO_LVDS-LVDS-LVDSBIAS[0]">LVDS:  LVDSBIAS bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#virtex4-HCLK_IO_LVDS-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#virtex4-HCLK_IO_LVDS-BUFR[0]-DIVIDE[1]">BUFR[0]:  DIVIDE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[1]-CELL[2].IOCLK_N[1]">HCLK_IO_INT: buffer CELL[2].IOCLK_N_IO[1] ← CELL[2].IOCLK_N[1]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-1">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#virtex4-HCLK_IO_LVDS-BUFR[1]-DIVIDE[1]">BUFR[1]:  DIVIDE bit 1</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-2">HCLK_IO_INT: mux CELL[2].RCLK_ROW[1] bit 2</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td id="virtex4-HCLK_IO_LVDS-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#virtex4-HCLK_IO_LVDS-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-2">HCLK_IO_INT: mux CELL[2].RCLK_ROW[0] bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_io_dci"><a class="header" href="#tile-hclk_io_dci">Tile HCLK_IO_DCI</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-hclk_io_int-1"><a class="header" href="#switchbox-hclk_io_int-1">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_IO[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[7][12]">MAIN[7][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_IO[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[7][13]">MAIN[7][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_IO[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[7][14]">MAIN[7][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_IO[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[7][15]">MAIN[7][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_IO[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[8][12]">MAIN[8][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_IO[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[8][13]">MAIN[8][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_IO[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[8][14]">MAIN[8][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_IO[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[8][15]">MAIN[8][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]"><td>CELL[2].RCLK_IO[0]</td><td>CELL[2].RCLK_ROW[0]</td><td><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[21][15]">MAIN[21][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]"><td>CELL[2].RCLK_IO[1]</td><td>CELL[2].RCLK_ROW[1]</td><td><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[24][15]">MAIN[24][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[0]-CELL[2].IOCLK_S[0]"><td>CELL[2].IOCLK_S_IO[0]</td><td>CELL[2].IOCLK_S[0]</td><td><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[17][14]">MAIN[17][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[1]-CELL[2].IOCLK_S[1]"><td>CELL[2].IOCLK_S_IO[1]</td><td>CELL[2].IOCLK_S[1]</td><td><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[17][13]">MAIN[17][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[0]-CELL[2].IOCLK_N[0]"><td>CELL[2].IOCLK_N_IO[0]</td><td>CELL[2].IOCLK_N[0]</td><td><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[17][15]">MAIN[17][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[1]-CELL[2].IOCLK_N[1]"><td>CELL[2].IOCLK_N_IO[1]</td><td>CELL[2].IOCLK_N[1]</td><td><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[17][12]">MAIN[17][12]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI switchbox HCLK_IO_INT muxes RCLK_ROW[0]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-3"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[25][14]">MAIN[25][14]</a></td><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-2"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[25][12]">MAIN[25][12]</a></td><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-1"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[25][13]">MAIN[25][13]</a></td><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-0"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[25][15]">MAIN[25][15]</a></td><td>CELL[2].RCLK_ROW[0]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[2].VRCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[2].VRCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI switchbox HCLK_IO_INT muxes RCLK_ROW[1]</caption>
<thead>
<tr><th colspan="4">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-3"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[23][14]">MAIN[23][14]</a></td><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-2"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[23][12]">MAIN[23][12]</a></td><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-1"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[23][13]">MAIN[23][13]</a></td><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-0"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[23][15]">MAIN[23][15]</a></td><td>CELL[2].RCLK_ROW[1]</td></tr>

<tr><th colspan="4"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>1</td><td>CELL[2].VRCLK[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_N[1]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>1</td><td>CELL[2].VRCLK[1]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[0]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>1</td><td>CELL[2].VRCLK_S[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[24][14]">MAIN[24][14]</a></td><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[24][13]">MAIN[24][13]</a></td><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[24][12]">MAIN[24][12]</a></td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[2].HCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[2].HCLK_IO[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI switchbox HCLK_IO_INT muxes IMUX_BUFR[0]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-1"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[19][15]">MAIN[19][15]</a></td><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-0"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[19][14]">MAIN[19][14]</a></td><td>CELL[2].IMUX_BUFR[0]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>CELL[1].IMUX_BYP[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL[2].IMUX_BYP[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI switchbox HCLK_IO_INT muxes IMUX_BUFR[1]</caption>
<thead>
<tr><th colspan="2">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-1"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[19][12]">MAIN[19][12]</a></td><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-0"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[19][13]">MAIN[19][13]</a></td><td>CELL[2].IMUX_BUFR[1]</td></tr>

<tr><th colspan="2"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>CELL[1].IMUX_BYP[4]</td></tr>

<tr><td>1</td><td>0</td><td>CELL[2].IMUX_BYP[4]</td></tr>

<tr><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI wire support CELL[2].IOCLK[0], CELL[2].IOCLK[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-0"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[15][13]">MAIN[15][13]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-1"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[15][14]">MAIN[15][14]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-2"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[15][15]">MAIN[15][15]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_DCI-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-3"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[20][13]">MAIN[20][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufr-1"><a class="header" href="#bels-bufr-1">Bels BUFR</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI bel BUFR pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFR[0]</th><th>BUFR[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].IMUX_BUFR[0]</td><td>CELL[2].IMUX_BUFR[1]</td></tr>

<tr><td>CE</td><td>in</td><td>CELL[2].IMUX_BYP[0]</td><td>CELL[1].IMUX_BYP[0]</td></tr>

<tr><td>CLR</td><td>in</td><td>CELL[2].IMUX_BYP[2]</td><td>CELL[1].IMUX_BYP[2]</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].VRCLK[0]</td><td>CELL[2].VRCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI bel BUFR attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFR[0]</th><th>BUFR[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex4-HCLK_IO_DCI-BUFR[0]-ENABLE"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[21][14]">MAIN[21][14]</a></td><td id="virtex4-HCLK_IO_DCI-BUFR[1]-ENABLE"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[21][13]">MAIN[21][13]</a></td></tr>

<tr><td>DIVIDE</td><td><a href="#virtex4-HCLK_IO_DCI-BUFR[0]-DIVIDE">[enum: BUFR_DIVIDE]</a></td><td><a href="#virtex4-HCLK_IO_DCI-BUFR[1]-DIVIDE">[enum: BUFR_DIVIDE]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI enum BUFR_DIVIDE</caption>
<thead>
<tr id="virtex4-HCLK_IO_DCI-BUFR[0]-DIVIDE"><th>BUFR[0].DIVIDE</th><td id="virtex4-HCLK_IO_DCI-BUFR[0]-DIVIDE[3]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[14][14]">MAIN[14][14]</a></td><td id="virtex4-HCLK_IO_DCI-BUFR[0]-DIVIDE[2]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[14][13]">MAIN[14][13]</a></td><td id="virtex4-HCLK_IO_DCI-BUFR[0]-DIVIDE[1]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[14][12]">MAIN[14][12]</a></td><td id="virtex4-HCLK_IO_DCI-BUFR[0]-DIVIDE[0]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[14][15]">MAIN[14][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCI-BUFR[1]-DIVIDE"><th>BUFR[1].DIVIDE</th><td id="virtex4-HCLK_IO_DCI-BUFR[1]-DIVIDE[3]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[22][14]">MAIN[22][14]</a></td><td id="virtex4-HCLK_IO_DCI-BUFR[1]-DIVIDE[2]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[22][13]">MAIN[22][13]</a></td><td id="virtex4-HCLK_IO_DCI-BUFR[1]-DIVIDE[1]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[22][12]">MAIN[22][12]</a></td><td id="virtex4-HCLK_IO_DCI-BUFR[1]-DIVIDE[0]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[22][15]">MAIN[22][15]</a></td></tr>

</thead>

<tbody>
<tr><td>BYPASS</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>

<tr><td>_1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_2</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_3</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_4</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>

<tr><td>_5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>

<tr><td>_6</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>

<tr><td>_7</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>

<tr><td>_8</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio-1"><a class="header" href="#bels-bufio-1">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].OUT_CLKPAD</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].IOCLK[0]</td><td>CELL[2].IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex4-HCLK_IO_DCI-BUFIO[0]-ENABLE"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[16][14]">MAIN[16][14]</a></td><td id="virtex4-HCLK_IO_DCI-BUFIO[1]-ENABLE"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[16][15]">MAIN[16][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl-1"><a class="header" href="#bels-idelayctrl-1">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[1].IMUX_BYP[7]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[4], CELL[1].OUT_HALF1_BEL[4]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[0], CELL[1].OUT_HALF1_BEL[0]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[1], CELL[1].OUT_HALF1_BEL[1]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[3], CELL[1].OUT_HALF1_BEL[3]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[2], CELL[1].OUT_HALF1_BEL[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex4-HCLK_IO_DCI-IDELAYCTRL-DLL_ENABLE"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[11][12]">MAIN[11][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dci"><a class="header" href="#bels-dci">Bels DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI bel DCI pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>TSTCLK</td><td>in</td><td>CELL[0].IMUX_BYP[0]</td></tr>

<tr><td>TSTRST</td><td>in</td><td>CELL[0].IMUX_BYP[2]</td></tr>

<tr><td>TSTHLP</td><td>in</td><td>CELL[0].IMUX_BYP[7]</td></tr>

<tr><td>TSTHLN</td><td>in</td><td>CELL[0].IMUX_BYP[4]</td></tr>

<tr><td>DCISCLK</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[6], CELL[0].OUT_HALF1_BEL[6]</td></tr>

<tr><td>DCIADDRESS[0]</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[5], CELL[1].OUT_HALF1_BEL[5]</td></tr>

<tr><td>DCIADDRESS[1]</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[6], CELL[1].OUT_HALF1_BEL[6]</td></tr>

<tr><td>DCIADDRESS[2]</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[7], CELL[1].OUT_HALF1_BEL[7]</td></tr>

<tr><td>DCIDATA</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[7], CELL[0].OUT_HALF1_BEL[7]</td></tr>

<tr><td>DCIIOUPDATE</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[5], CELL[0].OUT_HALF1_BEL[5]</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[4], CELL[0].OUT_HALF1_BEL[4]</td></tr>

<tr><td>DCIDONE</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[3], CELL[0].OUT_HALF1_BEL[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI bel DCI attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex4-HCLK_IO_DCI-DCI-ENABLE"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[0][14]">MAIN[0][14]</a></td></tr>

<tr><td>QUIET</td><td id="virtex4-HCLK_IO_DCI-DCI-QUIET"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[5][12]">MAIN[5][12]</a></td></tr>

<tr><td>V4_LVDIV2 bit 0</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_LVDIV2[0]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[27][13]">MAIN[27][13]</a></td></tr>

<tr><td>V4_LVDIV2 bit 1</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_LVDIV2[1]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[27][14]">MAIN[27][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 0</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_VCC[0]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[4][12]">MAIN[4][12]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 1</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_VCC[1]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[4][13]">MAIN[4][13]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 2</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_VCC[2]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[4][14]">MAIN[4][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 3</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_VCC[3]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[4][15]">MAIN[4][15]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 4</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_VCC[4]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[2][12]">MAIN[2][12]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 0</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_SPLIT[0]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[10][13]">MAIN[10][13]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 1</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_SPLIT[1]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[10][14]">MAIN[10][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 2</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_SPLIT[2]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[11][14]">MAIN[11][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 3</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_SPLIT[3]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[10][15]">MAIN[10][15]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 4</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_SPLIT[4]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[11][15]">MAIN[11][15]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 0</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_NMASK_TERM_SPLIT[0]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[12][12]">MAIN[12][12]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 1</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_NMASK_TERM_SPLIT[1]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[12][13]">MAIN[12][13]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 2</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_NMASK_TERM_SPLIT[2]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[12][14]">MAIN[12][14]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 3</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_NMASK_TERM_SPLIT[3]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[12][15]">MAIN[12][15]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 4</td><td id="virtex4-HCLK_IO_DCI-DCI-V4_NMASK_TERM_SPLIT[4]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[10][12]">MAIN[10][12]</a></td></tr>

<tr><td>NREF bit 0</td><td id="virtex4-HCLK_IO_DCI-DCI-NREF[0]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[27][15]">MAIN[27][15]</a></td></tr>

<tr><td>NREF bit 1</td><td id="virtex4-HCLK_IO_DCI-DCI-NREF[1]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[27][12]">MAIN[27][12]</a></td></tr>

<tr><td>PREF bit 0</td><td id="virtex4-HCLK_IO_DCI-DCI-PREF[0]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[1][15]">MAIN[1][15]</a></td></tr>

<tr><td>PREF bit 1</td><td id="virtex4-HCLK_IO_DCI-DCI-PREF[1]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[1][14]">MAIN[1][14]</a></td></tr>

<tr><td>PREF bit 2</td><td id="virtex4-HCLK_IO_DCI-DCI-PREF[2]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[1][13]">MAIN[1][13]</a></td></tr>

<tr><td>PREF bit 3</td><td id="virtex4-HCLK_IO_DCI-DCI-PREF[3]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[1][12]">MAIN[1][12]</a></td></tr>

<tr><td>TEST_ENABLE bit 0</td><td id="virtex4-HCLK_IO_DCI-DCI-TEST_ENABLE[0]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[0][15]">MAIN[0][15]</a></td></tr>

<tr><td>TEST_ENABLE bit 1</td><td id="virtex4-HCLK_IO_DCI-DCI-TEST_ENABLE[1]"><a href="#virtex4-HCLK_IO_DCI-bit-MAIN[5][13]">MAIN[5][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_BYP[0]</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL[0].IMUX_BYP[2]</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL[0].IMUX_BYP[4]</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL[0].IMUX_BYP[7]</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[3]</td><td>DCI.DCIDONE</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[4]</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[5]</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[6]</td><td>DCI.DCISCLK</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[7]</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[3]</td><td>DCI.DCIDONE</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[4]</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[5]</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[6]</td><td>DCI.DCISCLK</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[7]</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL[1].IMUX_BYP[0]</td><td>BUFR[1].CE</td></tr>

<tr><td>CELL[1].IMUX_BYP[2]</td><td>BUFR[1].CLR</td></tr>

<tr><td>CELL[1].IMUX_BYP[7]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[0]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[1]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[2]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[3]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[4]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[5]</td><td>DCI.DCIADDRESS[0]</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[6]</td><td>DCI.DCIADDRESS[1]</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[7]</td><td>DCI.DCIADDRESS[2]</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[0]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[1]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[2]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[3]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[4]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[5]</td><td>DCI.DCIADDRESS[0]</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[6]</td><td>DCI.DCIADDRESS[1]</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[7]</td><td>DCI.DCIADDRESS[2]</td></tr>

<tr><td>CELL[1].OUT_CLKPAD</td><td>BUFIO[1].I</td></tr>

<tr><td>CELL[2].IMUX_BYP[0]</td><td>BUFR[0].CE</td></tr>

<tr><td>CELL[2].IMUX_BYP[2]</td><td>BUFR[0].CLR</td></tr>

<tr><td>CELL[2].OUT_CLKPAD</td><td>BUFIO[0].I</td></tr>

<tr><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[2].IMUX_BUFR[0]</td><td>BUFR[0].I</td></tr>

<tr><td>CELL[2].IMUX_BUFR[1]</td><td>BUFR[1].I</td></tr>

<tr><td>CELL[2].IOCLK[0]</td><td>BUFIO[0].O</td></tr>

<tr><td>CELL[2].IOCLK[1]</td><td>BUFIO[1].O</td></tr>

<tr><td>CELL[2].VRCLK[0]</td><td>BUFR[0].O</td></tr>

<tr><td>CELL[2].VRCLK[1]</td><td>BUFR[1].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCI rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#virtex4-HCLK_IO_DCI-DCI-TEST_ENABLE[0]">DCI:  TEST_ENABLE bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[1][15]" title="MAIN[1][15]">
<a href="#virtex4-HCLK_IO_DCI-DCI-PREF[0]">DCI:  PREF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[4][15]" title="MAIN[4][15]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_VCC[3]">DCI:  V4_PMASK_TERM_VCC bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[7][15]" title="MAIN[7][15]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[8][15]" title="MAIN[8][15]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_SPLIT[3]">DCI:  V4_PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_SPLIT[4]">DCI:  V4_PMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[12][15]" title="MAIN[12][15]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_NMASK_TERM_SPLIT[3]">DCI:  V4_NMASK_TERM_SPLIT bit 3</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[14][15]" title="MAIN[14][15]">
<a href="#virtex4-HCLK_IO_DCI-BUFR[0]-DIVIDE[0]">BUFR[0]:  DIVIDE bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-2">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 2</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[16][15]" title="MAIN[16][15]">
<a href="#virtex4-HCLK_IO_DCI-BUFIO[1]-ENABLE">BUFIO[1]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[17][15]" title="MAIN[17][15]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[0]-CELL[2].IOCLK_N[0]">HCLK_IO_INT: buffer CELL[2].IOCLK_N_IO[0] ← CELL[2].IOCLK_N[0]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[19][15]" title="MAIN[19][15]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-1">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[21][15]" title="MAIN[21][15]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[0] ← CELL[2].RCLK_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[22][15]" title="MAIN[22][15]">
<a href="#virtex4-HCLK_IO_DCI-BUFR[1]-DIVIDE[0]">BUFR[1]:  DIVIDE bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[23][15]" title="MAIN[23][15]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-0">HCLK_IO_INT: mux CELL[2].RCLK_ROW[1] bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[24][15]" title="MAIN[24][15]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[1] ← CELL[2].RCLK_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[25][15]" title="MAIN[25][15]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-0">HCLK_IO_INT: mux CELL[2].RCLK_ROW[0] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[27][15]" title="MAIN[27][15]">
<a href="#virtex4-HCLK_IO_DCI-DCI-NREF[0]">DCI:  NREF bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#virtex4-HCLK_IO_DCI-DCI-ENABLE">DCI:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[1][14]" title="MAIN[1][14]">
<a href="#virtex4-HCLK_IO_DCI-DCI-PREF[1]">DCI:  PREF bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[4][14]" title="MAIN[4][14]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_VCC[2]">DCI:  V4_PMASK_TERM_VCC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[7][14]" title="MAIN[7][14]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[8][14]" title="MAIN[8][14]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[10][14]" title="MAIN[10][14]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_SPLIT[1]">DCI:  V4_PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[11][14]" title="MAIN[11][14]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_SPLIT[2]">DCI:  V4_PMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_NMASK_TERM_SPLIT[2]">DCI:  V4_NMASK_TERM_SPLIT bit 2</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#virtex4-HCLK_IO_DCI-BUFR[0]-DIVIDE[3]">BUFR[0]:  DIVIDE bit 3</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-1">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[16][14]" title="MAIN[16][14]">
<a href="#virtex4-HCLK_IO_DCI-BUFIO[0]-ENABLE">BUFIO[0]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[17][14]" title="MAIN[17][14]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[0]-CELL[2].IOCLK_S[0]">HCLK_IO_INT: buffer CELL[2].IOCLK_S_IO[0] ← CELL[2].IOCLK_S[0]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[19][14]" title="MAIN[19][14]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[0]-0">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[0] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[21][14]" title="MAIN[21][14]">
<a href="#virtex4-HCLK_IO_DCI-BUFR[0]-ENABLE">BUFR[0]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[22][14]" title="MAIN[22][14]">
<a href="#virtex4-HCLK_IO_DCI-BUFR[1]-DIVIDE[3]">BUFR[1]:  DIVIDE bit 3</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[23][14]" title="MAIN[23][14]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-3">HCLK_IO_INT: mux CELL[2].RCLK_ROW[1] bit 3</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[24][14]" title="MAIN[24][14]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[25][14]" title="MAIN[25][14]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-3">HCLK_IO_INT: mux CELL[2].RCLK_ROW[0] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[27][14]" title="MAIN[27][14]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_LVDIV2[1]">DCI:  V4_LVDIV2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[1][13]" title="MAIN[1][13]">
<a href="#virtex4-HCLK_IO_DCI-DCI-PREF[2]">DCI:  PREF bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[4][13]" title="MAIN[4][13]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_VCC[1]">DCI:  V4_PMASK_TERM_VCC bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[5][13]" title="MAIN[5][13]">
<a href="#virtex4-HCLK_IO_DCI-DCI-TEST_ENABLE[1]">DCI:  TEST_ENABLE bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[7][13]" title="MAIN[7][13]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[8][13]" title="MAIN[8][13]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_SPLIT[0]">DCI:  V4_PMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_NMASK_TERM_SPLIT[1]">DCI:  V4_NMASK_TERM_SPLIT bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[14][13]" title="MAIN[14][13]">
<a href="#virtex4-HCLK_IO_DCI-BUFR[0]-DIVIDE[2]">BUFR[0]:  DIVIDE bit 2</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-0">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[17][13]" title="MAIN[17][13]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[1]-CELL[2].IOCLK_S[1]">HCLK_IO_INT: buffer CELL[2].IOCLK_S_IO[1] ← CELL[2].IOCLK_S[1]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[19][13]" title="MAIN[19][13]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-0">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[20][13]" title="MAIN[20][13]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-3">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 3</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[21][13]" title="MAIN[21][13]">
<a href="#virtex4-HCLK_IO_DCI-BUFR[1]-ENABLE">BUFR[1]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[22][13]" title="MAIN[22][13]">
<a href="#virtex4-HCLK_IO_DCI-BUFR[1]-DIVIDE[2]">BUFR[1]:  DIVIDE bit 2</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[23][13]" title="MAIN[23][13]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-1">HCLK_IO_INT: mux CELL[2].RCLK_ROW[1] bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[24][13]" title="MAIN[24][13]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[25][13]" title="MAIN[25][13]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-1">HCLK_IO_INT: mux CELL[2].RCLK_ROW[0] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_LVDIV2[0]">DCI:  V4_LVDIV2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#virtex4-HCLK_IO_DCI-DCI-PREF[3]">DCI:  PREF bit 3</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_VCC[4]">DCI:  V4_PMASK_TERM_VCC bit 4</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_PMASK_TERM_VCC[0]">DCI:  V4_PMASK_TERM_VCC bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#virtex4-HCLK_IO_DCI-DCI-QUIET">DCI:  QUIET</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_NMASK_TERM_SPLIT[4]">DCI:  V4_NMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#virtex4-HCLK_IO_DCI-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#virtex4-HCLK_IO_DCI-DCI-V4_NMASK_TERM_SPLIT[0]">DCI:  V4_NMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#virtex4-HCLK_IO_DCI-BUFR[0]-DIVIDE[1]">BUFR[0]:  DIVIDE bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[1]-CELL[2].IOCLK_N[1]">HCLK_IO_INT: buffer CELL[2].IOCLK_N_IO[1] ← CELL[2].IOCLK_N[1]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].IMUX_BUFR[1]-1">HCLK_IO_INT: mux CELL[2].IMUX_BUFR[1] bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#virtex4-HCLK_IO_DCI-BUFR[1]-DIVIDE[1]">BUFR[1]:  DIVIDE bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[1]-2">HCLK_IO_INT: mux CELL[2].RCLK_ROW[1] bit 2</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#virtex4-HCLK_IO_DCI-HCLK_IO_INT-mux-CELL[2].RCLK_ROW[0]-2">HCLK_IO_INT: mux CELL[2].RCLK_ROW[0] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCI-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#virtex4-HCLK_IO_DCI-DCI-NREF[1]">DCI:  NREF bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_io_center"><a class="header" href="#tile-hclk_io_center">Tile HCLK_IO_CENTER</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-hclk_io_int-2"><a class="header" href="#switchbox-hclk_io_int-2">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CENTER switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_IO[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[7][12]">MAIN[7][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_IO[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[7][13]">MAIN[7][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_IO[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[7][14]">MAIN[7][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_IO[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[7][15]">MAIN[7][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_IO[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[8][12]">MAIN[8][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_IO[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[8][13]">MAIN[8][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_IO[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[8][14]">MAIN[8][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_IO[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[8][15]">MAIN[8][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]"><td>CELL[2].RCLK_IO[0]</td><td>CELL[2].RCLK_ROW[0]</td><td><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[21][15]">MAIN[21][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]"><td>CELL[2].RCLK_IO[1]</td><td>CELL[2].RCLK_ROW[1]</td><td><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[24][15]">MAIN[24][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[0]-CELL[2].IOCLK_S[0]"><td>CELL[2].IOCLK_S_IO[0]</td><td>CELL[2].IOCLK_S[0]</td><td><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[17][14]">MAIN[17][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[1]-CELL[2].IOCLK_S[1]"><td>CELL[2].IOCLK_S_IO[1]</td><td>CELL[2].IOCLK_S[1]</td><td><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[17][13]">MAIN[17][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[0]-CELL[2].IOCLK_N[0]"><td>CELL[2].IOCLK_N_IO[0]</td><td>CELL[2].IOCLK_N[0]</td><td><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[17][15]">MAIN[17][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[1]-CELL[2].IOCLK_N[1]"><td>CELL[2].IOCLK_N_IO[1]</td><td>CELL[2].IOCLK_N[1]</td><td><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[17][12]">MAIN[17][12]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CENTER switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[24][14]">MAIN[24][14]</a></td><td id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[24][13]">MAIN[24][13]</a></td><td id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[24][12]">MAIN[24][12]</a></td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[2].HCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[2].HCLK_IO[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CENTER wire support CELL[2].IOCLK[0], CELL[2].IOCLK[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-0"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[15][13]">MAIN[15][13]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-1"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[15][14]">MAIN[15][14]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-2"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[15][15]">MAIN[15][15]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-3"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[20][13]">MAIN[20][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio-2"><a class="header" href="#bels-bufio-2">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CENTER bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].OUT_CLKPAD</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].IOCLK[0]</td><td>CELL[2].IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CENTER bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex4-HCLK_IO_CENTER-BUFIO[0]-ENABLE"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[16][14]">MAIN[16][14]</a></td><td id="virtex4-HCLK_IO_CENTER-BUFIO[1]-ENABLE"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[16][15]">MAIN[16][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl-2"><a class="header" href="#bels-idelayctrl-2">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CENTER bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[1].IMUX_BYP[7]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[4], CELL[1].OUT_HALF1_BEL[4]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[0], CELL[1].OUT_HALF1_BEL[0]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[1], CELL[1].OUT_HALF1_BEL[1]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[3], CELL[1].OUT_HALF1_BEL[3]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[2], CELL[1].OUT_HALF1_BEL[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CENTER bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex4-HCLK_IO_CENTER-IDELAYCTRL-DLL_ENABLE"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[11][12]">MAIN[11][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dci-1"><a class="header" href="#bels-dci-1">Bels DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CENTER bel DCI pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>TSTCLK</td><td>in</td><td>CELL[0].IMUX_BYP[0]</td></tr>

<tr><td>TSTRST</td><td>in</td><td>CELL[0].IMUX_BYP[2]</td></tr>

<tr><td>TSTHLP</td><td>in</td><td>CELL[0].IMUX_BYP[7]</td></tr>

<tr><td>TSTHLN</td><td>in</td><td>CELL[0].IMUX_BYP[4]</td></tr>

<tr><td>DCISCLK</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[6], CELL[0].OUT_HALF1_BEL[6]</td></tr>

<tr><td>DCIADDRESS[0]</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[5], CELL[1].OUT_HALF1_BEL[5]</td></tr>

<tr><td>DCIADDRESS[1]</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[6], CELL[1].OUT_HALF1_BEL[6]</td></tr>

<tr><td>DCIADDRESS[2]</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[7], CELL[1].OUT_HALF1_BEL[7]</td></tr>

<tr><td>DCIDATA</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[7], CELL[0].OUT_HALF1_BEL[7]</td></tr>

<tr><td>DCIIOUPDATE</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[5], CELL[0].OUT_HALF1_BEL[5]</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[4], CELL[0].OUT_HALF1_BEL[4]</td></tr>

<tr><td>DCIDONE</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[3], CELL[0].OUT_HALF1_BEL[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CENTER bel DCI attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex4-HCLK_IO_CENTER-DCI-ENABLE"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[0][14]">MAIN[0][14]</a></td></tr>

<tr><td>QUIET</td><td id="virtex4-HCLK_IO_CENTER-DCI-QUIET"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[5][12]">MAIN[5][12]</a></td></tr>

<tr><td>V4_LVDIV2 bit 0</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_LVDIV2[0]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[27][13]">MAIN[27][13]</a></td></tr>

<tr><td>V4_LVDIV2 bit 1</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_LVDIV2[1]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[27][14]">MAIN[27][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 0</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_VCC[0]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[4][12]">MAIN[4][12]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 1</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_VCC[1]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[4][13]">MAIN[4][13]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 2</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_VCC[2]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[4][14]">MAIN[4][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 3</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_VCC[3]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[4][15]">MAIN[4][15]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 4</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_VCC[4]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[2][12]">MAIN[2][12]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 0</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_SPLIT[0]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[10][13]">MAIN[10][13]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 1</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_SPLIT[1]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[10][14]">MAIN[10][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 2</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_SPLIT[2]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[11][14]">MAIN[11][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 3</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_SPLIT[3]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[10][15]">MAIN[10][15]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 4</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_SPLIT[4]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[11][15]">MAIN[11][15]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 0</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_NMASK_TERM_SPLIT[0]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[12][12]">MAIN[12][12]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 1</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_NMASK_TERM_SPLIT[1]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[12][13]">MAIN[12][13]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 2</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_NMASK_TERM_SPLIT[2]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[12][14]">MAIN[12][14]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 3</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_NMASK_TERM_SPLIT[3]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[12][15]">MAIN[12][15]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 4</td><td id="virtex4-HCLK_IO_CENTER-DCI-V4_NMASK_TERM_SPLIT[4]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[10][12]">MAIN[10][12]</a></td></tr>

<tr><td>NREF bit 0</td><td id="virtex4-HCLK_IO_CENTER-DCI-NREF[0]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[27][15]">MAIN[27][15]</a></td></tr>

<tr><td>NREF bit 1</td><td id="virtex4-HCLK_IO_CENTER-DCI-NREF[1]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[27][12]">MAIN[27][12]</a></td></tr>

<tr><td>PREF bit 0</td><td id="virtex4-HCLK_IO_CENTER-DCI-PREF[0]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[1][15]">MAIN[1][15]</a></td></tr>

<tr><td>PREF bit 1</td><td id="virtex4-HCLK_IO_CENTER-DCI-PREF[1]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[1][14]">MAIN[1][14]</a></td></tr>

<tr><td>PREF bit 2</td><td id="virtex4-HCLK_IO_CENTER-DCI-PREF[2]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[1][13]">MAIN[1][13]</a></td></tr>

<tr><td>PREF bit 3</td><td id="virtex4-HCLK_IO_CENTER-DCI-PREF[3]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[1][12]">MAIN[1][12]</a></td></tr>

<tr><td>TEST_ENABLE bit 0</td><td id="virtex4-HCLK_IO_CENTER-DCI-TEST_ENABLE[0]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[0][15]">MAIN[0][15]</a></td></tr>

<tr><td>TEST_ENABLE bit 1</td><td id="virtex4-HCLK_IO_CENTER-DCI-TEST_ENABLE[1]"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[5][13]">MAIN[5][13]</a></td></tr>

<tr><td>CASCADE_FROM_ABOVE</td><td id="virtex4-HCLK_IO_CENTER-DCI-CASCADE_FROM_ABOVE"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[0][13]">MAIN[0][13]</a></td></tr>

<tr><td>CASCADE_FROM_BELOW</td><td id="virtex4-HCLK_IO_CENTER-DCI-CASCADE_FROM_BELOW"><a href="#virtex4-HCLK_IO_CENTER-bit-MAIN[0][12]">MAIN[0][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CENTER bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_BYP[0]</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL[0].IMUX_BYP[2]</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL[0].IMUX_BYP[4]</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL[0].IMUX_BYP[7]</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[3]</td><td>DCI.DCIDONE</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[4]</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[5]</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[6]</td><td>DCI.DCISCLK</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[7]</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[3]</td><td>DCI.DCIDONE</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[4]</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[5]</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[6]</td><td>DCI.DCISCLK</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[7]</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL[1].IMUX_BYP[7]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[0]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[1]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[2]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[3]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[4]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[5]</td><td>DCI.DCIADDRESS[0]</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[6]</td><td>DCI.DCIADDRESS[1]</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[7]</td><td>DCI.DCIADDRESS[2]</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[0]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[1]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[2]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[3]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[4]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[5]</td><td>DCI.DCIADDRESS[0]</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[6]</td><td>DCI.DCIADDRESS[1]</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[7]</td><td>DCI.DCIADDRESS[2]</td></tr>

<tr><td>CELL[1].OUT_CLKPAD</td><td>BUFIO[1].I</td></tr>

<tr><td>CELL[2].OUT_CLKPAD</td><td>BUFIO[0].I</td></tr>

<tr><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[2].IOCLK[0]</td><td>BUFIO[0].O</td></tr>

<tr><td>CELL[2].IOCLK[1]</td><td>BUFIO[1].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CENTER rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-TEST_ENABLE[0]">DCI:  TEST_ENABLE bit 0</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[1][15]" title="MAIN[1][15]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-PREF[0]">DCI:  PREF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[4][15]" title="MAIN[4][15]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_VCC[3]">DCI:  V4_PMASK_TERM_VCC bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[7][15]" title="MAIN[7][15]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[8][15]" title="MAIN[8][15]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_SPLIT[3]">DCI:  V4_PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_SPLIT[4]">DCI:  V4_PMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[12][15]" title="MAIN[12][15]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_NMASK_TERM_SPLIT[3]">DCI:  V4_NMASK_TERM_SPLIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-2">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 2</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[16][15]" title="MAIN[16][15]">
<a href="#virtex4-HCLK_IO_CENTER-BUFIO[1]-ENABLE">BUFIO[1]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[17][15]" title="MAIN[17][15]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[0]-CELL[2].IOCLK_N[0]">HCLK_IO_INT: buffer CELL[2].IOCLK_N_IO[0] ← CELL[2].IOCLK_N[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[21][15]" title="MAIN[21][15]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[0] ← CELL[2].RCLK_ROW[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[24][15]" title="MAIN[24][15]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[1] ← CELL[2].RCLK_ROW[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[27][15]" title="MAIN[27][15]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-NREF[0]">DCI:  NREF bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-ENABLE">DCI:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[1][14]" title="MAIN[1][14]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-PREF[1]">DCI:  PREF bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[4][14]" title="MAIN[4][14]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_VCC[2]">DCI:  V4_PMASK_TERM_VCC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[7][14]" title="MAIN[7][14]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[8][14]" title="MAIN[8][14]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[10][14]" title="MAIN[10][14]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_SPLIT[1]">DCI:  V4_PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[11][14]" title="MAIN[11][14]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_SPLIT[2]">DCI:  V4_PMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_NMASK_TERM_SPLIT[2]">DCI:  V4_NMASK_TERM_SPLIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-1">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 1</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[16][14]" title="MAIN[16][14]">
<a href="#virtex4-HCLK_IO_CENTER-BUFIO[0]-ENABLE">BUFIO[0]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[17][14]" title="MAIN[17][14]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[0]-CELL[2].IOCLK_S[0]">HCLK_IO_INT: buffer CELL[2].IOCLK_S_IO[0] ← CELL[2].IOCLK_S[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[24][14]" title="MAIN[24][14]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[27][14]" title="MAIN[27][14]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_LVDIV2[1]">DCI:  V4_LVDIV2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-CASCADE_FROM_ABOVE">DCI:  CASCADE_FROM_ABOVE</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[1][13]" title="MAIN[1][13]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-PREF[2]">DCI:  PREF bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[4][13]" title="MAIN[4][13]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_VCC[1]">DCI:  V4_PMASK_TERM_VCC bit 1</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[5][13]" title="MAIN[5][13]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-TEST_ENABLE[1]">DCI:  TEST_ENABLE bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[7][13]" title="MAIN[7][13]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[8][13]" title="MAIN[8][13]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_SPLIT[0]">DCI:  V4_PMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_NMASK_TERM_SPLIT[1]">DCI:  V4_NMASK_TERM_SPLIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-0">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[17][13]" title="MAIN[17][13]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[1]-CELL[2].IOCLK_S[1]">HCLK_IO_INT: buffer CELL[2].IOCLK_S_IO[1] ← CELL[2].IOCLK_S[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[20][13]" title="MAIN[20][13]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-3">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[24][13]" title="MAIN[24][13]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_LVDIV2[0]">DCI:  V4_LVDIV2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-CASCADE_FROM_BELOW">DCI:  CASCADE_FROM_BELOW</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-PREF[3]">DCI:  PREF bit 3</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_VCC[4]">DCI:  V4_PMASK_TERM_VCC bit 4</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_PMASK_TERM_VCC[0]">DCI:  V4_PMASK_TERM_VCC bit 0</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-QUIET">DCI:  QUIET</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_NMASK_TERM_SPLIT[4]">DCI:  V4_NMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#virtex4-HCLK_IO_CENTER-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-V4_NMASK_TERM_SPLIT[0]">DCI:  V4_NMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[1]-CELL[2].IOCLK_N[1]">HCLK_IO_INT: buffer CELL[2].IOCLK_N_IO[1] ← CELL[2].IOCLK_N[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#virtex4-HCLK_IO_CENTER-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CENTER-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#virtex4-HCLK_IO_CENTER-DCI-NREF[1]">DCI:  NREF bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_io_cfg_n"><a class="header" href="#tile-hclk_io_cfg_n">Tile HCLK_IO_CFG_N</a></h2>
<p>Cells: 4</p>
<h3 id="switchbox-hclk_io_int-3"><a class="header" href="#switchbox-hclk_io_int-3">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CFG_N switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_IO[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[7][12]">MAIN[7][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_IO[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[7][13]">MAIN[7][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_IO[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[7][14]">MAIN[7][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_IO[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[7][15]">MAIN[7][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_IO[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[8][12]">MAIN[8][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_IO[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[8][13]">MAIN[8][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_IO[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[8][14]">MAIN[8][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_IO[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[8][15]">MAIN[8][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]"><td>CELL[2].RCLK_IO[0]</td><td>CELL[2].RCLK_ROW[0]</td><td><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[21][15]">MAIN[21][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]"><td>CELL[2].RCLK_IO[1]</td><td>CELL[2].RCLK_ROW[1]</td><td><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[24][15]">MAIN[24][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[0]-CELL[2].IOCLK_S[0]"><td>CELL[2].IOCLK_S_IO[0]</td><td>CELL[2].IOCLK_S[0]</td><td><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[17][14]">MAIN[17][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[1]-CELL[2].IOCLK_S[1]"><td>CELL[2].IOCLK_S_IO[1]</td><td>CELL[2].IOCLK_S[1]</td><td><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[17][13]">MAIN[17][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[0]-CELL[2].IOCLK_N[0]"><td>CELL[2].IOCLK_N_IO[0]</td><td>CELL[2].IOCLK_N[0]</td><td><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[17][15]">MAIN[17][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[1]-CELL[2].IOCLK_N[1]"><td>CELL[2].IOCLK_N_IO[1]</td><td>CELL[2].IOCLK_N[1]</td><td><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[17][12]">MAIN[17][12]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CFG_N switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[24][14]">MAIN[24][14]</a></td><td id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[24][13]">MAIN[24][13]</a></td><td id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[24][12]">MAIN[24][12]</a></td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[2].HCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[2].HCLK_IO[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CFG_N wire support CELL[2].IOCLK[0], CELL[2].IOCLK[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-0"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[15][13]">MAIN[15][13]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-1"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[15][14]">MAIN[15][14]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-2"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[15][15]">MAIN[15][15]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-3"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[20][13]">MAIN[20][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio-3"><a class="header" href="#bels-bufio-3">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CFG_N bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].OUT_CLKPAD</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].IOCLK[0]</td><td>CELL[2].IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CFG_N bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex4-HCLK_IO_CFG_N-BUFIO[0]-ENABLE"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[16][14]">MAIN[16][14]</a></td><td id="virtex4-HCLK_IO_CFG_N-BUFIO[1]-ENABLE"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[16][15]">MAIN[16][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl-3"><a class="header" href="#bels-idelayctrl-3">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CFG_N bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[2].IMUX_BYP[7]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[4], CELL[2].OUT_HALF1_BEL[4]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[0], CELL[2].OUT_HALF1_BEL[0]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[1], CELL[2].OUT_HALF1_BEL[1]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[3], CELL[2].OUT_HALF1_BEL[3]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[2], CELL[2].OUT_HALF1_BEL[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CFG_N bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex4-HCLK_IO_CFG_N-IDELAYCTRL-DLL_ENABLE"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[11][12]">MAIN[11][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dci-2"><a class="header" href="#bels-dci-2">Bels DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CFG_N bel DCI pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>TSTCLK</td><td>in</td><td>CELL[3].IMUX_BYP[0]</td></tr>

<tr><td>TSTRST</td><td>in</td><td>CELL[3].IMUX_BYP[2]</td></tr>

<tr><td>TSTHLP</td><td>in</td><td>CELL[3].IMUX_BYP[4]</td></tr>

<tr><td>TSTHLN</td><td>in</td><td>CELL[3].IMUX_BYP[7]</td></tr>

<tr><td>DCISCLK</td><td>out</td><td>CELL[3].OUT_HALF0_BEL[6], CELL[3].OUT_HALF1_BEL[6]</td></tr>

<tr><td>DCIADDRESS[0]</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[5], CELL[2].OUT_HALF1_BEL[5]</td></tr>

<tr><td>DCIADDRESS[1]</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[6], CELL[2].OUT_HALF1_BEL[6]</td></tr>

<tr><td>DCIADDRESS[2]</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[7], CELL[2].OUT_HALF1_BEL[7]</td></tr>

<tr><td>DCIDATA</td><td>out</td><td>CELL[3].OUT_HALF0_BEL[7], CELL[3].OUT_HALF1_BEL[7]</td></tr>

<tr><td>DCIIOUPDATE</td><td>out</td><td>CELL[3].OUT_HALF0_BEL[5], CELL[3].OUT_HALF1_BEL[5]</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>out</td><td>CELL[3].OUT_HALF0_BEL[4], CELL[3].OUT_HALF1_BEL[4]</td></tr>

<tr><td>DCIDONE</td><td>out</td><td>CELL[3].OUT_HALF0_BEL[3], CELL[3].OUT_HALF1_BEL[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CFG_N bel DCI attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex4-HCLK_IO_CFG_N-DCI-ENABLE"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[0][14]">MAIN[0][14]</a></td></tr>

<tr><td>QUIET</td><td id="virtex4-HCLK_IO_CFG_N-DCI-QUIET"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[5][12]">MAIN[5][12]</a></td></tr>

<tr><td>V4_LVDIV2 bit 0</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_LVDIV2[0]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[27][13]">MAIN[27][13]</a></td></tr>

<tr><td>V4_LVDIV2 bit 1</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_LVDIV2[1]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[27][14]">MAIN[27][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 0</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_VCC[0]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[4][12]">MAIN[4][12]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 1</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_VCC[1]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[4][13]">MAIN[4][13]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 2</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_VCC[2]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[4][14]">MAIN[4][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 3</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_VCC[3]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[4][15]">MAIN[4][15]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 4</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_VCC[4]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[2][12]">MAIN[2][12]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 0</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_SPLIT[0]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[10][13]">MAIN[10][13]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 1</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_SPLIT[1]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[10][14]">MAIN[10][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 2</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_SPLIT[2]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[11][14]">MAIN[11][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 3</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_SPLIT[3]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[10][15]">MAIN[10][15]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 4</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_SPLIT[4]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[11][15]">MAIN[11][15]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 0</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_NMASK_TERM_SPLIT[0]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[12][12]">MAIN[12][12]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 1</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_NMASK_TERM_SPLIT[1]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[12][13]">MAIN[12][13]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 2</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_NMASK_TERM_SPLIT[2]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[12][14]">MAIN[12][14]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 3</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_NMASK_TERM_SPLIT[3]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[12][15]">MAIN[12][15]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 4</td><td id="virtex4-HCLK_IO_CFG_N-DCI-V4_NMASK_TERM_SPLIT[4]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[10][12]">MAIN[10][12]</a></td></tr>

<tr><td>NREF bit 0</td><td id="virtex4-HCLK_IO_CFG_N-DCI-NREF[0]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[27][15]">MAIN[27][15]</a></td></tr>

<tr><td>NREF bit 1</td><td id="virtex4-HCLK_IO_CFG_N-DCI-NREF[1]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[27][12]">MAIN[27][12]</a></td></tr>

<tr><td>PREF bit 0</td><td id="virtex4-HCLK_IO_CFG_N-DCI-PREF[0]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[1][15]">MAIN[1][15]</a></td></tr>

<tr><td>PREF bit 1</td><td id="virtex4-HCLK_IO_CFG_N-DCI-PREF[1]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[1][14]">MAIN[1][14]</a></td></tr>

<tr><td>PREF bit 2</td><td id="virtex4-HCLK_IO_CFG_N-DCI-PREF[2]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[1][13]">MAIN[1][13]</a></td></tr>

<tr><td>PREF bit 3</td><td id="virtex4-HCLK_IO_CFG_N-DCI-PREF[3]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[1][12]">MAIN[1][12]</a></td></tr>

<tr><td>TEST_ENABLE bit 0</td><td id="virtex4-HCLK_IO_CFG_N-DCI-TEST_ENABLE[0]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[0][15]">MAIN[0][15]</a></td></tr>

<tr><td>TEST_ENABLE bit 1</td><td id="virtex4-HCLK_IO_CFG_N-DCI-TEST_ENABLE[1]"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[5][13]">MAIN[5][13]</a></td></tr>

<tr><td>CASCADE_FROM_ABOVE</td><td id="virtex4-HCLK_IO_CFG_N-DCI-CASCADE_FROM_ABOVE"><a href="#virtex4-HCLK_IO_CFG_N-bit-MAIN[0][13]">MAIN[0][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CFG_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[1].OUT_CLKPAD</td><td>BUFIO[1].I</td></tr>

<tr><td>CELL[2].IMUX_BYP[7]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[0]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[1]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[2]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[3]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[4]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[5]</td><td>DCI.DCIADDRESS[0]</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[6]</td><td>DCI.DCIADDRESS[1]</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[7]</td><td>DCI.DCIADDRESS[2]</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[0]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[1]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[2]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[3]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[4]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[5]</td><td>DCI.DCIADDRESS[0]</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[6]</td><td>DCI.DCIADDRESS[1]</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[7]</td><td>DCI.DCIADDRESS[2]</td></tr>

<tr><td>CELL[2].OUT_CLKPAD</td><td>BUFIO[0].I</td></tr>

<tr><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[2].IOCLK[0]</td><td>BUFIO[0].O</td></tr>

<tr><td>CELL[2].IOCLK[1]</td><td>BUFIO[1].O</td></tr>

<tr><td>CELL[3].IMUX_BYP[0]</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL[3].IMUX_BYP[2]</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL[3].IMUX_BYP[4]</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL[3].IMUX_BYP[7]</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL[3].OUT_HALF0_BEL[3]</td><td>DCI.DCIDONE</td></tr>

<tr><td>CELL[3].OUT_HALF0_BEL[4]</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[3].OUT_HALF0_BEL[5]</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[3].OUT_HALF0_BEL[6]</td><td>DCI.DCISCLK</td></tr>

<tr><td>CELL[3].OUT_HALF0_BEL[7]</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL[3].OUT_HALF1_BEL[3]</td><td>DCI.DCIDONE</td></tr>

<tr><td>CELL[3].OUT_HALF1_BEL[4]</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[3].OUT_HALF1_BEL[5]</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[3].OUT_HALF1_BEL[6]</td><td>DCI.DCISCLK</td></tr>

<tr><td>CELL[3].OUT_HALF1_BEL[7]</td><td>DCI.DCIDATA</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_CFG_N rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-TEST_ENABLE[0]">DCI:  TEST_ENABLE bit 0</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[1][15]" title="MAIN[1][15]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-PREF[0]">DCI:  PREF bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[4][15]" title="MAIN[4][15]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_VCC[3]">DCI:  V4_PMASK_TERM_VCC bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[7][15]" title="MAIN[7][15]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[8][15]" title="MAIN[8][15]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_SPLIT[3]">DCI:  V4_PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_SPLIT[4]">DCI:  V4_PMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[12][15]" title="MAIN[12][15]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_NMASK_TERM_SPLIT[3]">DCI:  V4_NMASK_TERM_SPLIT bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-2">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 2</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[16][15]" title="MAIN[16][15]">
<a href="#virtex4-HCLK_IO_CFG_N-BUFIO[1]-ENABLE">BUFIO[1]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[17][15]" title="MAIN[17][15]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[0]-CELL[2].IOCLK_N[0]">HCLK_IO_INT: buffer CELL[2].IOCLK_N_IO[0] ← CELL[2].IOCLK_N[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[21][15]" title="MAIN[21][15]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[0] ← CELL[2].RCLK_ROW[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[24][15]" title="MAIN[24][15]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[1] ← CELL[2].RCLK_ROW[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[27][15]" title="MAIN[27][15]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-NREF[0]">DCI:  NREF bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-ENABLE">DCI:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[1][14]" title="MAIN[1][14]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-PREF[1]">DCI:  PREF bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[4][14]" title="MAIN[4][14]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_VCC[2]">DCI:  V4_PMASK_TERM_VCC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[7][14]" title="MAIN[7][14]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[8][14]" title="MAIN[8][14]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[10][14]" title="MAIN[10][14]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_SPLIT[1]">DCI:  V4_PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[11][14]" title="MAIN[11][14]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_SPLIT[2]">DCI:  V4_PMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_NMASK_TERM_SPLIT[2]">DCI:  V4_NMASK_TERM_SPLIT bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-1">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 1</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[16][14]" title="MAIN[16][14]">
<a href="#virtex4-HCLK_IO_CFG_N-BUFIO[0]-ENABLE">BUFIO[0]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[17][14]" title="MAIN[17][14]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[0]-CELL[2].IOCLK_S[0]">HCLK_IO_INT: buffer CELL[2].IOCLK_S_IO[0] ← CELL[2].IOCLK_S[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[24][14]" title="MAIN[24][14]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[27][14]" title="MAIN[27][14]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_LVDIV2[1]">DCI:  V4_LVDIV2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[0][13]" title="MAIN[0][13]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-CASCADE_FROM_ABOVE">DCI:  CASCADE_FROM_ABOVE</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[1][13]" title="MAIN[1][13]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-PREF[2]">DCI:  PREF bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[4][13]" title="MAIN[4][13]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_VCC[1]">DCI:  V4_PMASK_TERM_VCC bit 1</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[5][13]" title="MAIN[5][13]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-TEST_ENABLE[1]">DCI:  TEST_ENABLE bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[7][13]" title="MAIN[7][13]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[8][13]" title="MAIN[8][13]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_SPLIT[0]">DCI:  V4_PMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_NMASK_TERM_SPLIT[1]">DCI:  V4_NMASK_TERM_SPLIT bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-0">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[17][13]" title="MAIN[17][13]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[1]-CELL[2].IOCLK_S[1]">HCLK_IO_INT: buffer CELL[2].IOCLK_S_IO[1] ← CELL[2].IOCLK_S[1]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[20][13]" title="MAIN[20][13]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-3">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[24][13]" title="MAIN[24][13]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_LVDIV2[0]">DCI:  V4_LVDIV2 bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-PREF[3]">DCI:  PREF bit 3</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_VCC[4]">DCI:  V4_PMASK_TERM_VCC bit 4</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_PMASK_TERM_VCC[0]">DCI:  V4_PMASK_TERM_VCC bit 0</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-QUIET">DCI:  QUIET</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_NMASK_TERM_SPLIT[4]">DCI:  V4_NMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#virtex4-HCLK_IO_CFG_N-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-V4_NMASK_TERM_SPLIT[0]">DCI:  V4_NMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[1]-CELL[2].IOCLK_N[1]">HCLK_IO_INT: buffer CELL[2].IOCLK_N_IO[1] ← CELL[2].IOCLK_N[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#virtex4-HCLK_IO_CFG_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_CFG_N-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#virtex4-HCLK_IO_CFG_N-DCI-NREF[1]">DCI:  NREF bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_io_dcm_s"><a class="header" href="#tile-hclk_io_dcm_s">Tile HCLK_IO_DCM_S</a></h2>
<p>Cells: 5</p>
<h3 id="switchbox-hclk_io_int-4"><a class="header" href="#switchbox-hclk_io_int-4">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_S switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_IO[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[7][12]">MAIN[7][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_IO[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[7][13]">MAIN[7][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_IO[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[7][14]">MAIN[7][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_IO[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[7][15]">MAIN[7][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_IO[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[8][12]">MAIN[8][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_IO[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[8][13]">MAIN[8][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_IO[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[8][14]">MAIN[8][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_IO[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[8][15]">MAIN[8][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]"><td>CELL[2].RCLK_IO[0]</td><td>CELL[2].RCLK_ROW[0]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[21][15]">MAIN[21][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]"><td>CELL[2].RCLK_IO[1]</td><td>CELL[2].RCLK_ROW[1]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[24][15]">MAIN[24][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[0]-CELL[2].IOCLK_S[0]"><td>CELL[2].IOCLK_S_IO[0]</td><td>CELL[2].IOCLK_S[0]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[17][14]">MAIN[17][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[1]-CELL[2].IOCLK_S[1]"><td>CELL[2].IOCLK_S_IO[1]</td><td>CELL[2].IOCLK_S[1]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[17][13]">MAIN[17][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[0]-CELL[2].IOCLK_N[0]"><td>CELL[2].IOCLK_N_IO[0]</td><td>CELL[2].IOCLK_N[0]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[17][15]">MAIN[17][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[1]-CELL[2].IOCLK_N[1]"><td>CELL[2].IOCLK_N_IO[1]</td><td>CELL[2].IOCLK_N[1]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[17][12]">MAIN[17][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_DCM[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[21][12]">MAIN[21][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_DCM[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[25][13]">MAIN[25][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_DCM[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[22][15]">MAIN[22][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_DCM[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[14][15]">MAIN[14][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_DCM[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[19][14]">MAIN[19][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_DCM[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[23][13]">MAIN[23][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_DCM[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[22][14]">MAIN[22][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_DCM[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[26][12]">MAIN[26][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[0]-CELL[2].GIOB[0]"><td>CELL[2].GIOB_DCM[0]</td><td>CELL[2].GIOB[0]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[3][13]">MAIN[3][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[1]-CELL[2].GIOB[1]"><td>CELL[2].GIOB_DCM[1]</td><td>CELL[2].GIOB[1]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[21][14]">MAIN[21][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[2]-CELL[2].GIOB[2]"><td>CELL[2].GIOB_DCM[2]</td><td>CELL[2].GIOB[2]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[22][13]">MAIN[22][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[3]-CELL[2].GIOB[3]"><td>CELL[2].GIOB_DCM[3]</td><td>CELL[2].GIOB[3]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[19][13]">MAIN[19][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[4]-CELL[2].GIOB[4]"><td>CELL[2].GIOB_DCM[4]</td><td>CELL[2].GIOB[4]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[28][13]">MAIN[28][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[5]-CELL[2].GIOB[5]"><td>CELL[2].GIOB_DCM[5]</td><td>CELL[2].GIOB[5]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[28][12]">MAIN[28][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[6]-CELL[2].GIOB[6]"><td>CELL[2].GIOB_DCM[6]</td><td>CELL[2].GIOB[6]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[25][12]">MAIN[25][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[7]-CELL[2].GIOB[7]"><td>CELL[2].GIOB_DCM[7]</td><td>CELL[2].GIOB[7]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[23][14]">MAIN[23][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[8]-CELL[2].GIOB[8]"><td>CELL[2].GIOB_DCM[8]</td><td>CELL[2].GIOB[8]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[23][12]">MAIN[23][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[9]-CELL[2].GIOB[9]"><td>CELL[2].GIOB_DCM[9]</td><td>CELL[2].GIOB[9]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[22][12]">MAIN[22][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[10]-CELL[2].GIOB[10]"><td>CELL[2].GIOB_DCM[10]</td><td>CELL[2].GIOB[10]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[26][13]">MAIN[26][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[11]-CELL[2].GIOB[11]"><td>CELL[2].GIOB_DCM[11]</td><td>CELL[2].GIOB[11]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[25][14]">MAIN[25][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[12]-CELL[2].GIOB[12]"><td>CELL[2].GIOB_DCM[12]</td><td>CELL[2].GIOB[12]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[25][15]">MAIN[25][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[13]-CELL[2].GIOB[13]"><td>CELL[2].GIOB_DCM[13]</td><td>CELL[2].GIOB[13]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[19][12]">MAIN[19][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[14]-CELL[2].GIOB[14]"><td>CELL[2].GIOB_DCM[14]</td><td>CELL[2].GIOB[14]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[3][14]">MAIN[3][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[15]-CELL[2].GIOB[15]"><td>CELL[2].GIOB_DCM[15]</td><td>CELL[2].GIOB[15]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[3][15]">MAIN[3][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[0]-CELL[2].MGT_ROW[0]"><td>CELL[2].MGT_DCM[0]</td><td>CELL[2].MGT_ROW[0]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[14][13]">MAIN[14][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[1]-CELL[2].MGT_ROW[1]"><td>CELL[2].MGT_DCM[1]</td><td>CELL[2].MGT_ROW[1]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[26][14]">MAIN[26][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[2]-CELL_E.MGT_ROW[0]"><td>CELL[2].MGT_DCM[2]</td><td>CELL_E.MGT_ROW[0]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[26][15]">MAIN[26][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[3]-CELL_E.MGT_ROW[1]"><td>CELL[2].MGT_DCM[3]</td><td>CELL_E.MGT_ROW[1]</td><td><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[23][15]">MAIN[23][15]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_S switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[24][14]">MAIN[24][14]</a></td><td id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[24][13]">MAIN[24][13]</a></td><td id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[24][12]">MAIN[24][12]</a></td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[2].HCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[2].HCLK_IO[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_S wire support CELL[2].IOCLK[0], CELL[2].IOCLK[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-0"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[15][13]">MAIN[15][13]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-1"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[15][14]">MAIN[15][14]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-2"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[15][15]">MAIN[15][15]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-3"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[20][13]">MAIN[20][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_S wire support CELL[2].HCLK_DCM[0], CELL[2].HCLK_DCM[1], CELL[2].HCLK_DCM[2], CELL[2].HCLK_DCM[3], CELL[2].HCLK_DCM[4], CELL[2].HCLK_DCM[5], CELL[2].HCLK_DCM[6], CELL[2].HCLK_DCM[7], CELL[2].GIOB_DCM[0], CELL[2].GIOB_DCM[1], CELL[2].GIOB_DCM[2], CELL[2].GIOB_DCM[3], CELL[2].GIOB_DCM[4], CELL[2].GIOB_DCM[5], CELL[2].GIOB_DCM[6], CELL[2].GIOB_DCM[7], CELL[2].GIOB_DCM[8], CELL[2].GIOB_DCM[9], CELL[2].GIOB_DCM[10], CELL[2].GIOB_DCM[11], CELL[2].GIOB_DCM[12], CELL[2].GIOB_DCM[13], CELL[2].GIOB_DCM[14], CELL[2].GIOB_DCM[15], CELL[2].MGT_DCM[0], CELL[2].MGT_DCM[1], CELL[2].MGT_DCM[2], CELL[2].MGT_DCM[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_DCM[7]-CELL[2].GIOB_DCM[0]-CELL[2].GIOB_DCM[1]-CELL[2].GIOB_DCM[2]-CELL[2].GIOB_DCM[3]-CELL[2].GIOB_DCM[4]-CELL[2].GIOB_DCM[5]-CELL[2].GIOB_DCM[6]-CELL[2].GIOB_DCM[7]-CELL[2].GIOB_DCM[8]-CELL[2].GIOB_DCM[9]-CELL[2].GIOB_DCM[10]-CELL[2].GIOB_DCM[11]-CELL[2].GIOB_DCM[12]-CELL[2].GIOB_DCM[13]-CELL[2].GIOB_DCM[14]-CELL[2].GIOB_DCM[15]-CELL[2].MGT_DCM[0]-CELL[2].MGT_DCM[1]-CELL[2].MGT_DCM[2]-CELL[2].MGT_DCM[3]-0"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[14][14]">MAIN[14][14]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_DCM[7]-CELL[2].GIOB_DCM[0]-CELL[2].GIOB_DCM[1]-CELL[2].GIOB_DCM[2]-CELL[2].GIOB_DCM[3]-CELL[2].GIOB_DCM[4]-CELL[2].GIOB_DCM[5]-CELL[2].GIOB_DCM[6]-CELL[2].GIOB_DCM[7]-CELL[2].GIOB_DCM[8]-CELL[2].GIOB_DCM[9]-CELL[2].GIOB_DCM[10]-CELL[2].GIOB_DCM[11]-CELL[2].GIOB_DCM[12]-CELL[2].GIOB_DCM[13]-CELL[2].GIOB_DCM[14]-CELL[2].GIOB_DCM[15]-CELL[2].MGT_DCM[0]-CELL[2].MGT_DCM[1]-CELL[2].MGT_DCM[2]-CELL[2].MGT_DCM[3]-1"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[19][15]">MAIN[19][15]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_DCM[7]-CELL[2].GIOB_DCM[0]-CELL[2].GIOB_DCM[1]-CELL[2].GIOB_DCM[2]-CELL[2].GIOB_DCM[3]-CELL[2].GIOB_DCM[4]-CELL[2].GIOB_DCM[5]-CELL[2].GIOB_DCM[6]-CELL[2].GIOB_DCM[7]-CELL[2].GIOB_DCM[8]-CELL[2].GIOB_DCM[9]-CELL[2].GIOB_DCM[10]-CELL[2].GIOB_DCM[11]-CELL[2].GIOB_DCM[12]-CELL[2].GIOB_DCM[13]-CELL[2].GIOB_DCM[14]-CELL[2].GIOB_DCM[15]-CELL[2].MGT_DCM[0]-CELL[2].MGT_DCM[1]-CELL[2].MGT_DCM[2]-CELL[2].MGT_DCM[3]-2"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[21][13]">MAIN[21][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_S wire support CELL[2].MGT_DCM[0], CELL[2].MGT_DCM[1], CELL[2].MGT_DCM[2], CELL[2].MGT_DCM[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].MGT_DCM[0]-CELL[2].MGT_DCM[1]-CELL[2].MGT_DCM[2]-CELL[2].MGT_DCM[3]-0"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[16][12]">MAIN[16][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio-4"><a class="header" href="#bels-bufio-4">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_S bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].OUT_CLKPAD</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].IOCLK[0]</td><td>CELL[2].IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_S bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex4-HCLK_IO_DCM_S-BUFIO[0]-ENABLE"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[16][14]">MAIN[16][14]</a></td><td id="virtex4-HCLK_IO_DCM_S-BUFIO[1]-ENABLE"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[16][15]">MAIN[16][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl-4"><a class="header" href="#bels-idelayctrl-4">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_S bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[1].IMUX_BYP[7]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[4], CELL[1].OUT_HALF1_BEL[4]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[0], CELL[1].OUT_HALF1_BEL[0]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[1], CELL[1].OUT_HALF1_BEL[1]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[3], CELL[1].OUT_HALF1_BEL[3]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[2], CELL[1].OUT_HALF1_BEL[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_S bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex4-HCLK_IO_DCM_S-IDELAYCTRL-DLL_ENABLE"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[11][12]">MAIN[11][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dci-3"><a class="header" href="#bels-dci-3">Bels DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_S bel DCI pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>TSTCLK</td><td>in</td><td>CELL[0].IMUX_BYP[0]</td></tr>

<tr><td>TSTRST</td><td>in</td><td>CELL[0].IMUX_BYP[2]</td></tr>

<tr><td>TSTHLP</td><td>in</td><td>CELL[0].IMUX_BYP[7]</td></tr>

<tr><td>TSTHLN</td><td>in</td><td>CELL[0].IMUX_BYP[4]</td></tr>

<tr><td>DCISCLK</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[6], CELL[0].OUT_HALF1_BEL[6]</td></tr>

<tr><td>DCIADDRESS[0]</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[5], CELL[1].OUT_HALF1_BEL[5]</td></tr>

<tr><td>DCIADDRESS[1]</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[6], CELL[1].OUT_HALF1_BEL[6]</td></tr>

<tr><td>DCIADDRESS[2]</td><td>out</td><td>CELL[1].OUT_HALF0_BEL[7], CELL[1].OUT_HALF1_BEL[7]</td></tr>

<tr><td>DCIDATA</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[7], CELL[0].OUT_HALF1_BEL[7]</td></tr>

<tr><td>DCIIOUPDATE</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[5], CELL[0].OUT_HALF1_BEL[5]</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[4], CELL[0].OUT_HALF1_BEL[4]</td></tr>

<tr><td>DCIDONE</td><td>out</td><td>CELL[0].OUT_HALF0_BEL[3], CELL[0].OUT_HALF1_BEL[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_S bel DCI attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex4-HCLK_IO_DCM_S-DCI-ENABLE"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[0][14]">MAIN[0][14]</a></td></tr>

<tr><td>QUIET</td><td id="virtex4-HCLK_IO_DCM_S-DCI-QUIET"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[5][12]">MAIN[5][12]</a></td></tr>

<tr><td>V4_LVDIV2 bit 0</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_LVDIV2[0]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[27][13]">MAIN[27][13]</a></td></tr>

<tr><td>V4_LVDIV2 bit 1</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_LVDIV2[1]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[27][14]">MAIN[27][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 0</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_VCC[0]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[4][12]">MAIN[4][12]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 1</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_VCC[1]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[4][13]">MAIN[4][13]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 2</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_VCC[2]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[4][14]">MAIN[4][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 3</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_VCC[3]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[4][15]">MAIN[4][15]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 4</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_VCC[4]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[2][12]">MAIN[2][12]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 0</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_SPLIT[0]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[10][13]">MAIN[10][13]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 1</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_SPLIT[1]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[10][14]">MAIN[10][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 2</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_SPLIT[2]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[11][14]">MAIN[11][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 3</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_SPLIT[3]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[10][15]">MAIN[10][15]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 4</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_SPLIT[4]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[11][15]">MAIN[11][15]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 0</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_NMASK_TERM_SPLIT[0]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[12][12]">MAIN[12][12]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 1</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_NMASK_TERM_SPLIT[1]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[12][13]">MAIN[12][13]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 2</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_NMASK_TERM_SPLIT[2]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[12][14]">MAIN[12][14]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 3</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_NMASK_TERM_SPLIT[3]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[12][15]">MAIN[12][15]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 4</td><td id="virtex4-HCLK_IO_DCM_S-DCI-V4_NMASK_TERM_SPLIT[4]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[10][12]">MAIN[10][12]</a></td></tr>

<tr><td>NREF bit 0</td><td id="virtex4-HCLK_IO_DCM_S-DCI-NREF[0]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[27][15]">MAIN[27][15]</a></td></tr>

<tr><td>NREF bit 1</td><td id="virtex4-HCLK_IO_DCM_S-DCI-NREF[1]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[27][12]">MAIN[27][12]</a></td></tr>

<tr><td>PREF bit 0</td><td id="virtex4-HCLK_IO_DCM_S-DCI-PREF[0]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[1][15]">MAIN[1][15]</a></td></tr>

<tr><td>PREF bit 1</td><td id="virtex4-HCLK_IO_DCM_S-DCI-PREF[1]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[1][14]">MAIN[1][14]</a></td></tr>

<tr><td>PREF bit 2</td><td id="virtex4-HCLK_IO_DCM_S-DCI-PREF[2]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[1][13]">MAIN[1][13]</a></td></tr>

<tr><td>PREF bit 3</td><td id="virtex4-HCLK_IO_DCM_S-DCI-PREF[3]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[1][12]">MAIN[1][12]</a></td></tr>

<tr><td>TEST_ENABLE bit 0</td><td id="virtex4-HCLK_IO_DCM_S-DCI-TEST_ENABLE[0]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[0][15]">MAIN[0][15]</a></td></tr>

<tr><td>TEST_ENABLE bit 1</td><td id="virtex4-HCLK_IO_DCM_S-DCI-TEST_ENABLE[1]"><a href="#virtex4-HCLK_IO_DCM_S-bit-MAIN[5][13]">MAIN[5][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_S bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[0].IMUX_BYP[0]</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL[0].IMUX_BYP[2]</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL[0].IMUX_BYP[4]</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL[0].IMUX_BYP[7]</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[3]</td><td>DCI.DCIDONE</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[4]</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[5]</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[6]</td><td>DCI.DCISCLK</td></tr>

<tr><td>CELL[0].OUT_HALF0_BEL[7]</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[3]</td><td>DCI.DCIDONE</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[4]</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[5]</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[6]</td><td>DCI.DCISCLK</td></tr>

<tr><td>CELL[0].OUT_HALF1_BEL[7]</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL[1].IMUX_BYP[7]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[0]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[1]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[2]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[3]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[4]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[5]</td><td>DCI.DCIADDRESS[0]</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[6]</td><td>DCI.DCIADDRESS[1]</td></tr>

<tr><td>CELL[1].OUT_HALF0_BEL[7]</td><td>DCI.DCIADDRESS[2]</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[0]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[1]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[2]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[3]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[4]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[5]</td><td>DCI.DCIADDRESS[0]</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[6]</td><td>DCI.DCIADDRESS[1]</td></tr>

<tr><td>CELL[1].OUT_HALF1_BEL[7]</td><td>DCI.DCIADDRESS[2]</td></tr>

<tr><td>CELL[1].OUT_CLKPAD</td><td>BUFIO[1].I</td></tr>

<tr><td>CELL[2].OUT_CLKPAD</td><td>BUFIO[0].I</td></tr>

<tr><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[2].IOCLK[0]</td><td>BUFIO[0].O</td></tr>

<tr><td>CELL[2].IOCLK[1]</td><td>BUFIO[1].O</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_S rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-TEST_ENABLE[0]">DCI:  TEST_ENABLE bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[1][15]" title="MAIN[1][15]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-PREF[0]">DCI:  PREF bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[15]-CELL[2].GIOB[15]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[15] ← CELL[2].GIOB[15]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[4][15]" title="MAIN[4][15]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_VCC[3]">DCI:  V4_PMASK_TERM_VCC bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[7][15]" title="MAIN[7][15]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[8][15]" title="MAIN[8][15]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_SPLIT[3]">DCI:  V4_PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_SPLIT[4]">DCI:  V4_PMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[12][15]" title="MAIN[12][15]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_NMASK_TERM_SPLIT[3]">DCI:  V4_NMASK_TERM_SPLIT bit 3</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[14][15]" title="MAIN[14][15]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-2">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 2</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[16][15]" title="MAIN[16][15]">
<a href="#virtex4-HCLK_IO_DCM_S-BUFIO[1]-ENABLE">BUFIO[1]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[17][15]" title="MAIN[17][15]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[0]-CELL[2].IOCLK_N[0]">HCLK_IO_INT: buffer CELL[2].IOCLK_N_IO[0] ← CELL[2].IOCLK_N[0]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[19][15]" title="MAIN[19][15]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_DCM[7]-CELL[2].GIOB_DCM[0]-CELL[2].GIOB_DCM[1]-CELL[2].GIOB_DCM[2]-CELL[2].GIOB_DCM[3]-CELL[2].GIOB_DCM[4]-CELL[2].GIOB_DCM[5]-CELL[2].GIOB_DCM[6]-CELL[2].GIOB_DCM[7]-CELL[2].GIOB_DCM[8]-CELL[2].GIOB_DCM[9]-CELL[2].GIOB_DCM[10]-CELL[2].GIOB_DCM[11]-CELL[2].GIOB_DCM[12]-CELL[2].GIOB_DCM[13]-CELL[2].GIOB_DCM[14]-CELL[2].GIOB_DCM[15]-CELL[2].MGT_DCM[0]-CELL[2].MGT_DCM[1]-CELL[2].MGT_DCM[2]-CELL[2].MGT_DCM[3]-1">HCLK_IO_INT: wire support (CELL[2].HCLK_DCM[0], CELL[2].HCLK_DCM[1], CELL[2].HCLK_DCM[2], CELL[2].HCLK_DCM[3], CELL[2].HCLK_DCM[4], CELL[2].HCLK_DCM[5], CELL[2].HCLK_DCM[6], CELL[2].HCLK_DCM[7], CELL[2].GIOB_DCM[0], CELL[2].GIOB_DCM[1], CELL[2].GIOB_DCM[2], CELL[2].GIOB_DCM[3], CELL[2].GIOB_DCM[4], CELL[2].GIOB_DCM[5], CELL[2].GIOB_DCM[6], CELL[2].GIOB_DCM[7], CELL[2].GIOB_DCM[8], CELL[2].GIOB_DCM[9], CELL[2].GIOB_DCM[10], CELL[2].GIOB_DCM[11], CELL[2].GIOB_DCM[12], CELL[2].GIOB_DCM[13], CELL[2].GIOB_DCM[14], CELL[2].GIOB_DCM[15], CELL[2].MGT_DCM[0], CELL[2].MGT_DCM[1], CELL[2].MGT_DCM[2], CELL[2].MGT_DCM[3]) bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[21][15]" title="MAIN[21][15]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[0] ← CELL[2].RCLK_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[22][15]" title="MAIN[22][15]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[23][15]" title="MAIN[23][15]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[3]-CELL_E.MGT_ROW[1]">HCLK_IO_INT: buffer CELL[2].MGT_DCM[3] ← CELL_E.MGT_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[24][15]" title="MAIN[24][15]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[1] ← CELL[2].RCLK_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[25][15]" title="MAIN[25][15]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[12]-CELL[2].GIOB[12]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[12] ← CELL[2].GIOB[12]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[26][15]" title="MAIN[26][15]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[2]-CELL_E.MGT_ROW[0]">HCLK_IO_INT: buffer CELL[2].MGT_DCM[2] ← CELL_E.MGT_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[27][15]" title="MAIN[27][15]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-NREF[0]">DCI:  NREF bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-ENABLE">DCI:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[1][14]" title="MAIN[1][14]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-PREF[1]">DCI:  PREF bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[14]-CELL[2].GIOB[14]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[14] ← CELL[2].GIOB[14]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[4][14]" title="MAIN[4][14]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_VCC[2]">DCI:  V4_PMASK_TERM_VCC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[7][14]" title="MAIN[7][14]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[8][14]" title="MAIN[8][14]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[10][14]" title="MAIN[10][14]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_SPLIT[1]">DCI:  V4_PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[11][14]" title="MAIN[11][14]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_SPLIT[2]">DCI:  V4_PMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_NMASK_TERM_SPLIT[2]">DCI:  V4_NMASK_TERM_SPLIT bit 2</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_DCM[7]-CELL[2].GIOB_DCM[0]-CELL[2].GIOB_DCM[1]-CELL[2].GIOB_DCM[2]-CELL[2].GIOB_DCM[3]-CELL[2].GIOB_DCM[4]-CELL[2].GIOB_DCM[5]-CELL[2].GIOB_DCM[6]-CELL[2].GIOB_DCM[7]-CELL[2].GIOB_DCM[8]-CELL[2].GIOB_DCM[9]-CELL[2].GIOB_DCM[10]-CELL[2].GIOB_DCM[11]-CELL[2].GIOB_DCM[12]-CELL[2].GIOB_DCM[13]-CELL[2].GIOB_DCM[14]-CELL[2].GIOB_DCM[15]-CELL[2].MGT_DCM[0]-CELL[2].MGT_DCM[1]-CELL[2].MGT_DCM[2]-CELL[2].MGT_DCM[3]-0">HCLK_IO_INT: wire support (CELL[2].HCLK_DCM[0], CELL[2].HCLK_DCM[1], CELL[2].HCLK_DCM[2], CELL[2].HCLK_DCM[3], CELL[2].HCLK_DCM[4], CELL[2].HCLK_DCM[5], CELL[2].HCLK_DCM[6], CELL[2].HCLK_DCM[7], CELL[2].GIOB_DCM[0], CELL[2].GIOB_DCM[1], CELL[2].GIOB_DCM[2], CELL[2].GIOB_DCM[3], CELL[2].GIOB_DCM[4], CELL[2].GIOB_DCM[5], CELL[2].GIOB_DCM[6], CELL[2].GIOB_DCM[7], CELL[2].GIOB_DCM[8], CELL[2].GIOB_DCM[9], CELL[2].GIOB_DCM[10], CELL[2].GIOB_DCM[11], CELL[2].GIOB_DCM[12], CELL[2].GIOB_DCM[13], CELL[2].GIOB_DCM[14], CELL[2].GIOB_DCM[15], CELL[2].MGT_DCM[0], CELL[2].MGT_DCM[1], CELL[2].MGT_DCM[2], CELL[2].MGT_DCM[3]) bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-1">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[16][14]" title="MAIN[16][14]">
<a href="#virtex4-HCLK_IO_DCM_S-BUFIO[0]-ENABLE">BUFIO[0]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[17][14]" title="MAIN[17][14]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[0]-CELL[2].IOCLK_S[0]">HCLK_IO_INT: buffer CELL[2].IOCLK_S_IO[0] ← CELL[2].IOCLK_S[0]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[19][14]" title="MAIN[19][14]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[21][14]" title="MAIN[21][14]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[1]-CELL[2].GIOB[1]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[1] ← CELL[2].GIOB[1]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[22][14]" title="MAIN[22][14]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[23][14]" title="MAIN[23][14]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[7]-CELL[2].GIOB[7]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[7] ← CELL[2].GIOB[7]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[24][14]" title="MAIN[24][14]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[25][14]" title="MAIN[25][14]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[11]-CELL[2].GIOB[11]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[11] ← CELL[2].GIOB[11]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[26][14]" title="MAIN[26][14]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[1]-CELL[2].MGT_ROW[1]">HCLK_IO_INT: buffer CELL[2].MGT_DCM[1] ← CELL[2].MGT_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[27][14]" title="MAIN[27][14]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_LVDIV2[1]">DCI:  V4_LVDIV2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[1][13]" title="MAIN[1][13]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-PREF[2]">DCI:  PREF bit 2</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[0]-CELL[2].GIOB[0]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[0] ← CELL[2].GIOB[0]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[4][13]" title="MAIN[4][13]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_VCC[1]">DCI:  V4_PMASK_TERM_VCC bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[5][13]" title="MAIN[5][13]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-TEST_ENABLE[1]">DCI:  TEST_ENABLE bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[7][13]" title="MAIN[7][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[8][13]" title="MAIN[8][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_SPLIT[0]">DCI:  V4_PMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_NMASK_TERM_SPLIT[1]">DCI:  V4_NMASK_TERM_SPLIT bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[14][13]" title="MAIN[14][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[0]-CELL[2].MGT_ROW[0]">HCLK_IO_INT: buffer CELL[2].MGT_DCM[0] ← CELL[2].MGT_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-0">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[17][13]" title="MAIN[17][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[1]-CELL[2].IOCLK_S[1]">HCLK_IO_INT: buffer CELL[2].IOCLK_S_IO[1] ← CELL[2].IOCLK_S[1]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[19][13]" title="MAIN[19][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[3]-CELL[2].GIOB[3]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[3] ← CELL[2].GIOB[3]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[20][13]" title="MAIN[20][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-3">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 3</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[21][13]" title="MAIN[21][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_DCM[7]-CELL[2].GIOB_DCM[0]-CELL[2].GIOB_DCM[1]-CELL[2].GIOB_DCM[2]-CELL[2].GIOB_DCM[3]-CELL[2].GIOB_DCM[4]-CELL[2].GIOB_DCM[5]-CELL[2].GIOB_DCM[6]-CELL[2].GIOB_DCM[7]-CELL[2].GIOB_DCM[8]-CELL[2].GIOB_DCM[9]-CELL[2].GIOB_DCM[10]-CELL[2].GIOB_DCM[11]-CELL[2].GIOB_DCM[12]-CELL[2].GIOB_DCM[13]-CELL[2].GIOB_DCM[14]-CELL[2].GIOB_DCM[15]-CELL[2].MGT_DCM[0]-CELL[2].MGT_DCM[1]-CELL[2].MGT_DCM[2]-CELL[2].MGT_DCM[3]-2">HCLK_IO_INT: wire support (CELL[2].HCLK_DCM[0], CELL[2].HCLK_DCM[1], CELL[2].HCLK_DCM[2], CELL[2].HCLK_DCM[3], CELL[2].HCLK_DCM[4], CELL[2].HCLK_DCM[5], CELL[2].HCLK_DCM[6], CELL[2].HCLK_DCM[7], CELL[2].GIOB_DCM[0], CELL[2].GIOB_DCM[1], CELL[2].GIOB_DCM[2], CELL[2].GIOB_DCM[3], CELL[2].GIOB_DCM[4], CELL[2].GIOB_DCM[5], CELL[2].GIOB_DCM[6], CELL[2].GIOB_DCM[7], CELL[2].GIOB_DCM[8], CELL[2].GIOB_DCM[9], CELL[2].GIOB_DCM[10], CELL[2].GIOB_DCM[11], CELL[2].GIOB_DCM[12], CELL[2].GIOB_DCM[13], CELL[2].GIOB_DCM[14], CELL[2].GIOB_DCM[15], CELL[2].MGT_DCM[0], CELL[2].MGT_DCM[1], CELL[2].MGT_DCM[2], CELL[2].MGT_DCM[3]) bit 2</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[22][13]" title="MAIN[22][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[2]-CELL[2].GIOB[2]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[2] ← CELL[2].GIOB[2]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[23][13]" title="MAIN[23][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[24][13]" title="MAIN[24][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[25][13]" title="MAIN[25][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[26][13]" title="MAIN[26][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[10]-CELL[2].GIOB[10]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[10] ← CELL[2].GIOB[10]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_LVDIV2[0]">DCI:  V4_LVDIV2 bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[28][13]" title="MAIN[28][13]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[4]-CELL[2].GIOB[4]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[4] ← CELL[2].GIOB[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-PREF[3]">DCI:  PREF bit 3</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_VCC[4]">DCI:  V4_PMASK_TERM_VCC bit 4</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_PMASK_TERM_VCC[0]">DCI:  V4_PMASK_TERM_VCC bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-QUIET">DCI:  QUIET</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_NMASK_TERM_SPLIT[4]">DCI:  V4_NMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#virtex4-HCLK_IO_DCM_S-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-V4_NMASK_TERM_SPLIT[0]">DCI:  V4_NMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-support-CELL[2].MGT_DCM[0]-CELL[2].MGT_DCM[1]-CELL[2].MGT_DCM[2]-CELL[2].MGT_DCM[3]-0">HCLK_IO_INT: wire support (CELL[2].MGT_DCM[0], CELL[2].MGT_DCM[1], CELL[2].MGT_DCM[2], CELL[2].MGT_DCM[3]) bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[1]-CELL[2].IOCLK_N[1]">HCLK_IO_INT: buffer CELL[2].IOCLK_N_IO[1] ← CELL[2].IOCLK_N[1]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[13]-CELL[2].GIOB[13]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[13] ← CELL[2].GIOB[13]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[9]-CELL[2].GIOB[9]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[9] ← CELL[2].GIOB[9]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[8]-CELL[2].GIOB[8]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[8] ← CELL[2].GIOB[8]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[6]-CELL[2].GIOB[6]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[6] ← CELL[2].GIOB[6]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#virtex4-HCLK_IO_DCM_S-DCI-NREF[1]">DCI:  NREF bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCM_S-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#virtex4-HCLK_IO_DCM_S-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[5]-CELL[2].GIOB[5]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[5] ← CELL[2].GIOB[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_io_dcm_n"><a class="header" href="#tile-hclk_io_dcm_n">Tile HCLK_IO_DCM_N</a></h2>
<p>Cells: 5</p>
<h3 id="switchbox-hclk_io_int-5"><a class="header" href="#switchbox-hclk_io_int-5">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_N switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[0]-CELL[2].HCLK_ROW[0]"><td>CELL[1].HCLK_DCM[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[21][12]">MAIN[21][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[1]-CELL[2].HCLK_ROW[1]"><td>CELL[1].HCLK_DCM[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[25][13]">MAIN[25][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[2]-CELL[2].HCLK_ROW[2]"><td>CELL[1].HCLK_DCM[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[22][15]">MAIN[22][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[3]-CELL[2].HCLK_ROW[3]"><td>CELL[1].HCLK_DCM[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[14][15]">MAIN[14][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[4]-CELL[2].HCLK_ROW[4]"><td>CELL[1].HCLK_DCM[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[19][14]">MAIN[19][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[5]-CELL[2].HCLK_ROW[5]"><td>CELL[1].HCLK_DCM[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[23][13]">MAIN[23][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[6]-CELL[2].HCLK_ROW[6]"><td>CELL[1].HCLK_DCM[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[22][14]">MAIN[22][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[7]-CELL[2].HCLK_ROW[7]"><td>CELL[1].HCLK_DCM[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[26][12]">MAIN[26][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[0]-CELL[2].GIOB[0]"><td>CELL[1].GIOB_DCM[0]</td><td>CELL[2].GIOB[0]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[3][13]">MAIN[3][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[1]-CELL[2].GIOB[1]"><td>CELL[1].GIOB_DCM[1]</td><td>CELL[2].GIOB[1]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[21][14]">MAIN[21][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[2]-CELL[2].GIOB[2]"><td>CELL[1].GIOB_DCM[2]</td><td>CELL[2].GIOB[2]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[22][13]">MAIN[22][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[3]-CELL[2].GIOB[3]"><td>CELL[1].GIOB_DCM[3]</td><td>CELL[2].GIOB[3]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[19][13]">MAIN[19][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[4]-CELL[2].GIOB[4]"><td>CELL[1].GIOB_DCM[4]</td><td>CELL[2].GIOB[4]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[28][13]">MAIN[28][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[5]-CELL[2].GIOB[5]"><td>CELL[1].GIOB_DCM[5]</td><td>CELL[2].GIOB[5]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[28][12]">MAIN[28][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[6]-CELL[2].GIOB[6]"><td>CELL[1].GIOB_DCM[6]</td><td>CELL[2].GIOB[6]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[25][12]">MAIN[25][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[7]-CELL[2].GIOB[7]"><td>CELL[1].GIOB_DCM[7]</td><td>CELL[2].GIOB[7]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[23][14]">MAIN[23][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[8]-CELL[2].GIOB[8]"><td>CELL[1].GIOB_DCM[8]</td><td>CELL[2].GIOB[8]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[23][12]">MAIN[23][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[9]-CELL[2].GIOB[9]"><td>CELL[1].GIOB_DCM[9]</td><td>CELL[2].GIOB[9]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[22][12]">MAIN[22][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[10]-CELL[2].GIOB[10]"><td>CELL[1].GIOB_DCM[10]</td><td>CELL[2].GIOB[10]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[26][13]">MAIN[26][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[11]-CELL[2].GIOB[11]"><td>CELL[1].GIOB_DCM[11]</td><td>CELL[2].GIOB[11]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[25][14]">MAIN[25][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[12]-CELL[2].GIOB[12]"><td>CELL[1].GIOB_DCM[12]</td><td>CELL[2].GIOB[12]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[25][15]">MAIN[25][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[13]-CELL[2].GIOB[13]"><td>CELL[1].GIOB_DCM[13]</td><td>CELL[2].GIOB[13]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[19][12]">MAIN[19][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[14]-CELL[2].GIOB[14]"><td>CELL[1].GIOB_DCM[14]</td><td>CELL[2].GIOB[14]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[3][14]">MAIN[3][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[15]-CELL[2].GIOB[15]"><td>CELL[1].GIOB_DCM[15]</td><td>CELL[2].GIOB[15]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[3][15]">MAIN[3][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[0]-CELL[2].MGT_ROW[0]"><td>CELL[1].MGT_DCM[0]</td><td>CELL[2].MGT_ROW[0]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[14][13]">MAIN[14][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[1]-CELL[2].MGT_ROW[1]"><td>CELL[1].MGT_DCM[1]</td><td>CELL[2].MGT_ROW[1]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[26][14]">MAIN[26][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[2]-CELL_E.MGT_ROW[0]"><td>CELL[1].MGT_DCM[2]</td><td>CELL_E.MGT_ROW[0]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[26][15]">MAIN[26][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[3]-CELL_E.MGT_ROW[1]"><td>CELL[1].MGT_DCM[3]</td><td>CELL_E.MGT_ROW[1]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[23][15]">MAIN[23][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_IO[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[7][12]">MAIN[7][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_IO[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[7][13]">MAIN[7][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_IO[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[7][14]">MAIN[7][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_IO[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[7][15]">MAIN[7][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_IO[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[8][12]">MAIN[8][12]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_IO[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[8][13]">MAIN[8][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_IO[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[8][14]">MAIN[8][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_IO[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[8][15]">MAIN[8][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]"><td>CELL[2].RCLK_IO[0]</td><td>CELL[2].RCLK_ROW[0]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[21][15]">MAIN[21][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]"><td>CELL[2].RCLK_IO[1]</td><td>CELL[2].RCLK_ROW[1]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[24][15]">MAIN[24][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[0]-CELL[2].IOCLK_S[0]"><td>CELL[2].IOCLK_S_IO[0]</td><td>CELL[2].IOCLK_S[0]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[17][14]">MAIN[17][14]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[1]-CELL[2].IOCLK_S[1]"><td>CELL[2].IOCLK_S_IO[1]</td><td>CELL[2].IOCLK_S[1]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[17][13]">MAIN[17][13]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[0]-CELL[2].IOCLK_N[0]"><td>CELL[2].IOCLK_N_IO[0]</td><td>CELL[2].IOCLK_N[0]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[17][15]">MAIN[17][15]</a></td></tr>

<tr id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[1]-CELL[2].IOCLK_N[1]"><td>CELL[2].IOCLK_N_IO[1]</td><td>CELL[2].IOCLK_N[1]</td><td><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[17][12]">MAIN[17][12]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_N switchbox HCLK_IO_INT muxes IMUX_IDELAYCTRL_REFCLK</caption>
<thead>
<tr><th colspan="3">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[24][14]">MAIN[24][14]</a></td><td id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[24][13]">MAIN[24][13]</a></td><td id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[24][12]">MAIN[24][12]</a></td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><th colspan="3"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[0]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[2]</td></tr>

<tr><td>0</td><td>1</td><td>1</td><td>CELL[2].HCLK_IO[3]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>CELL[2].HCLK_IO[4]</td></tr>

<tr><td>1</td><td>0</td><td>1</td><td>CELL[2].HCLK_IO[5]</td></tr>

<tr><td>1</td><td>1</td><td>0</td><td>CELL[2].HCLK_IO[6]</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>CELL[2].HCLK_IO[7]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_N wire support CELL[1].HCLK_DCM[0], CELL[1].HCLK_DCM[1], CELL[1].HCLK_DCM[2], CELL[1].HCLK_DCM[3], CELL[1].HCLK_DCM[4], CELL[1].HCLK_DCM[5], CELL[1].HCLK_DCM[6], CELL[1].HCLK_DCM[7], CELL[1].GIOB_DCM[0], CELL[1].GIOB_DCM[1], CELL[1].GIOB_DCM[2], CELL[1].GIOB_DCM[3], CELL[1].GIOB_DCM[4], CELL[1].GIOB_DCM[5], CELL[1].GIOB_DCM[6], CELL[1].GIOB_DCM[7], CELL[1].GIOB_DCM[8], CELL[1].GIOB_DCM[9], CELL[1].GIOB_DCM[10], CELL[1].GIOB_DCM[11], CELL[1].GIOB_DCM[12], CELL[1].GIOB_DCM[13], CELL[1].GIOB_DCM[14], CELL[1].GIOB_DCM[15], CELL[1].MGT_DCM[0], CELL[1].MGT_DCM[1], CELL[1].MGT_DCM[2], CELL[1].MGT_DCM[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[1].HCLK_DCM[0]-CELL[1].HCLK_DCM[1]-CELL[1].HCLK_DCM[2]-CELL[1].HCLK_DCM[3]-CELL[1].HCLK_DCM[4]-CELL[1].HCLK_DCM[5]-CELL[1].HCLK_DCM[6]-CELL[1].HCLK_DCM[7]-CELL[1].GIOB_DCM[0]-CELL[1].GIOB_DCM[1]-CELL[1].GIOB_DCM[2]-CELL[1].GIOB_DCM[3]-CELL[1].GIOB_DCM[4]-CELL[1].GIOB_DCM[5]-CELL[1].GIOB_DCM[6]-CELL[1].GIOB_DCM[7]-CELL[1].GIOB_DCM[8]-CELL[1].GIOB_DCM[9]-CELL[1].GIOB_DCM[10]-CELL[1].GIOB_DCM[11]-CELL[1].GIOB_DCM[12]-CELL[1].GIOB_DCM[13]-CELL[1].GIOB_DCM[14]-CELL[1].GIOB_DCM[15]-CELL[1].MGT_DCM[0]-CELL[1].MGT_DCM[1]-CELL[1].MGT_DCM[2]-CELL[1].MGT_DCM[3]-0"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[14][14]">MAIN[14][14]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[1].HCLK_DCM[0]-CELL[1].HCLK_DCM[1]-CELL[1].HCLK_DCM[2]-CELL[1].HCLK_DCM[3]-CELL[1].HCLK_DCM[4]-CELL[1].HCLK_DCM[5]-CELL[1].HCLK_DCM[6]-CELL[1].HCLK_DCM[7]-CELL[1].GIOB_DCM[0]-CELL[1].GIOB_DCM[1]-CELL[1].GIOB_DCM[2]-CELL[1].GIOB_DCM[3]-CELL[1].GIOB_DCM[4]-CELL[1].GIOB_DCM[5]-CELL[1].GIOB_DCM[6]-CELL[1].GIOB_DCM[7]-CELL[1].GIOB_DCM[8]-CELL[1].GIOB_DCM[9]-CELL[1].GIOB_DCM[10]-CELL[1].GIOB_DCM[11]-CELL[1].GIOB_DCM[12]-CELL[1].GIOB_DCM[13]-CELL[1].GIOB_DCM[14]-CELL[1].GIOB_DCM[15]-CELL[1].MGT_DCM[0]-CELL[1].MGT_DCM[1]-CELL[1].MGT_DCM[2]-CELL[1].MGT_DCM[3]-1"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[19][15]">MAIN[19][15]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[1].HCLK_DCM[0]-CELL[1].HCLK_DCM[1]-CELL[1].HCLK_DCM[2]-CELL[1].HCLK_DCM[3]-CELL[1].HCLK_DCM[4]-CELL[1].HCLK_DCM[5]-CELL[1].HCLK_DCM[6]-CELL[1].HCLK_DCM[7]-CELL[1].GIOB_DCM[0]-CELL[1].GIOB_DCM[1]-CELL[1].GIOB_DCM[2]-CELL[1].GIOB_DCM[3]-CELL[1].GIOB_DCM[4]-CELL[1].GIOB_DCM[5]-CELL[1].GIOB_DCM[6]-CELL[1].GIOB_DCM[7]-CELL[1].GIOB_DCM[8]-CELL[1].GIOB_DCM[9]-CELL[1].GIOB_DCM[10]-CELL[1].GIOB_DCM[11]-CELL[1].GIOB_DCM[12]-CELL[1].GIOB_DCM[13]-CELL[1].GIOB_DCM[14]-CELL[1].GIOB_DCM[15]-CELL[1].MGT_DCM[0]-CELL[1].MGT_DCM[1]-CELL[1].MGT_DCM[2]-CELL[1].MGT_DCM[3]-2"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[21][13]">MAIN[21][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_N wire support CELL[1].MGT_DCM[0], CELL[1].MGT_DCM[1], CELL[1].MGT_DCM[2], CELL[1].MGT_DCM[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[1].MGT_DCM[0]-CELL[1].MGT_DCM[1]-CELL[1].MGT_DCM[2]-CELL[1].MGT_DCM[3]-0"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[16][12]">MAIN[16][12]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_N wire support CELL[2].IOCLK[0], CELL[2].IOCLK[1]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-0"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[15][13]">MAIN[15][13]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-1"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[15][14]">MAIN[15][14]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-2"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[15][15]">MAIN[15][15]</a></td></tr>

<tr><td id="virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-3"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[20][13]">MAIN[20][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-bufio-5"><a class="header" href="#bels-bufio-5">Bels BUFIO</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_N bel BUFIO pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>I</td><td>in</td><td>CELL[2].OUT_CLKPAD</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>O</td><td>out</td><td>CELL[2].IOCLK[0]</td><td>CELL[2].IOCLK[1]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_N bel BUFIO attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>BUFIO[0]</th><th>BUFIO[1]</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex4-HCLK_IO_DCM_N-BUFIO[0]-ENABLE"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[16][14]">MAIN[16][14]</a></td><td id="virtex4-HCLK_IO_DCM_N-BUFIO[1]-ENABLE"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[16][15]">MAIN[16][15]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-idelayctrl-5"><a class="header" href="#bels-idelayctrl-5">Bels IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_N bel IDELAYCTRL pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>REFCLK</td><td>in</td><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td></tr>

<tr><td>RST</td><td>in</td><td>CELL[2].IMUX_BYP[7]</td></tr>

<tr><td>RDY</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[4], CELL[2].OUT_HALF1_BEL[4]</td></tr>

<tr><td>DNPULSEOUT</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[0], CELL[2].OUT_HALF1_BEL[0]</td></tr>

<tr><td>UPPULSEOUT</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[1], CELL[2].OUT_HALF1_BEL[1]</td></tr>

<tr><td>OUTN1</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[3], CELL[2].OUT_HALF1_BEL[3]</td></tr>

<tr><td>OUTN65</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[2], CELL[2].OUT_HALF1_BEL[2]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_N bel IDELAYCTRL attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>IDELAYCTRL</th></tr>

</thead>

<tbody>
<tr><td>DLL_ENABLE</td><td id="virtex4-HCLK_IO_DCM_N-IDELAYCTRL-DLL_ENABLE"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[11][12]">MAIN[11][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bels-dci-4"><a class="header" href="#bels-dci-4">Bels DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_N bel DCI pins</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>TSTCLK</td><td>in</td><td>CELL[3].IMUX_BYP[0]</td></tr>

<tr><td>TSTRST</td><td>in</td><td>CELL[3].IMUX_BYP[2]</td></tr>

<tr><td>TSTHLP</td><td>in</td><td>CELL[3].IMUX_BYP[4]</td></tr>

<tr><td>TSTHLN</td><td>in</td><td>CELL[3].IMUX_BYP[7]</td></tr>

<tr><td>DCISCLK</td><td>out</td><td>CELL[3].OUT_HALF0_BEL[6], CELL[3].OUT_HALF1_BEL[6]</td></tr>

<tr><td>DCIADDRESS[0]</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[5], CELL[2].OUT_HALF1_BEL[5]</td></tr>

<tr><td>DCIADDRESS[1]</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[6], CELL[2].OUT_HALF1_BEL[6]</td></tr>

<tr><td>DCIADDRESS[2]</td><td>out</td><td>CELL[2].OUT_HALF0_BEL[7], CELL[2].OUT_HALF1_BEL[7]</td></tr>

<tr><td>DCIDATA</td><td>out</td><td>CELL[3].OUT_HALF0_BEL[7], CELL[3].OUT_HALF1_BEL[7]</td></tr>

<tr><td>DCIIOUPDATE</td><td>out</td><td>CELL[3].OUT_HALF0_BEL[5], CELL[3].OUT_HALF1_BEL[5]</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>out</td><td>CELL[3].OUT_HALF0_BEL[4], CELL[3].OUT_HALF1_BEL[4]</td></tr>

<tr><td>DCIDONE</td><td>out</td><td>CELL[3].OUT_HALF0_BEL[3], CELL[3].OUT_HALF1_BEL[3]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_N bel DCI attribute bits</caption>
<thead>
<tr><th>Attribute</th><th>DCI</th></tr>

</thead>

<tbody>
<tr><td>ENABLE</td><td id="virtex4-HCLK_IO_DCM_N-DCI-ENABLE"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[0][14]">MAIN[0][14]</a></td></tr>

<tr><td>QUIET</td><td id="virtex4-HCLK_IO_DCM_N-DCI-QUIET"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[5][12]">MAIN[5][12]</a></td></tr>

<tr><td>V4_LVDIV2 bit 0</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_LVDIV2[0]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[27][13]">MAIN[27][13]</a></td></tr>

<tr><td>V4_LVDIV2 bit 1</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_LVDIV2[1]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[27][14]">MAIN[27][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 0</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_VCC[0]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[4][12]">MAIN[4][12]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 1</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_VCC[1]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[4][13]">MAIN[4][13]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 2</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_VCC[2]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[4][14]">MAIN[4][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 3</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_VCC[3]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[4][15]">MAIN[4][15]</a></td></tr>

<tr><td>V4_PMASK_TERM_VCC bit 4</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_VCC[4]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[2][12]">MAIN[2][12]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 0</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_SPLIT[0]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[10][13]">MAIN[10][13]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 1</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_SPLIT[1]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[10][14]">MAIN[10][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 2</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_SPLIT[2]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[11][14]">MAIN[11][14]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 3</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_SPLIT[3]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[10][15]">MAIN[10][15]</a></td></tr>

<tr><td>V4_PMASK_TERM_SPLIT bit 4</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_SPLIT[4]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[11][15]">MAIN[11][15]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 0</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_NMASK_TERM_SPLIT[0]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[12][12]">MAIN[12][12]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 1</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_NMASK_TERM_SPLIT[1]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[12][13]">MAIN[12][13]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 2</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_NMASK_TERM_SPLIT[2]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[12][14]">MAIN[12][14]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 3</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_NMASK_TERM_SPLIT[3]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[12][15]">MAIN[12][15]</a></td></tr>

<tr><td>V4_NMASK_TERM_SPLIT bit 4</td><td id="virtex4-HCLK_IO_DCM_N-DCI-V4_NMASK_TERM_SPLIT[4]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[10][12]">MAIN[10][12]</a></td></tr>

<tr><td>NREF bit 0</td><td id="virtex4-HCLK_IO_DCM_N-DCI-NREF[0]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[27][15]">MAIN[27][15]</a></td></tr>

<tr><td>NREF bit 1</td><td id="virtex4-HCLK_IO_DCM_N-DCI-NREF[1]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[27][12]">MAIN[27][12]</a></td></tr>

<tr><td>PREF bit 0</td><td id="virtex4-HCLK_IO_DCM_N-DCI-PREF[0]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[1][15]">MAIN[1][15]</a></td></tr>

<tr><td>PREF bit 1</td><td id="virtex4-HCLK_IO_DCM_N-DCI-PREF[1]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[1][14]">MAIN[1][14]</a></td></tr>

<tr><td>PREF bit 2</td><td id="virtex4-HCLK_IO_DCM_N-DCI-PREF[2]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[1][13]">MAIN[1][13]</a></td></tr>

<tr><td>PREF bit 3</td><td id="virtex4-HCLK_IO_DCM_N-DCI-PREF[3]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[1][12]">MAIN[1][12]</a></td></tr>

<tr><td>TEST_ENABLE bit 0</td><td id="virtex4-HCLK_IO_DCM_N-DCI-TEST_ENABLE[0]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[0][15]">MAIN[0][15]</a></td></tr>

<tr><td>TEST_ENABLE bit 1</td><td id="virtex4-HCLK_IO_DCM_N-DCI-TEST_ENABLE[1]"><a href="#virtex4-HCLK_IO_DCM_N-bit-MAIN[5][13]">MAIN[5][13]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_N bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL[1].OUT_CLKPAD</td><td>BUFIO[1].I</td></tr>

<tr><td>CELL[2].IMUX_BYP[7]</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[0]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[1]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[2]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[3]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[4]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[5]</td><td>DCI.DCIADDRESS[0]</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[6]</td><td>DCI.DCIADDRESS[1]</td></tr>

<tr><td>CELL[2].OUT_HALF0_BEL[7]</td><td>DCI.DCIADDRESS[2]</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[0]</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[1]</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[2]</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[3]</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[4]</td><td>IDELAYCTRL.RDY</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[5]</td><td>DCI.DCIADDRESS[0]</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[6]</td><td>DCI.DCIADDRESS[1]</td></tr>

<tr><td>CELL[2].OUT_HALF1_BEL[7]</td><td>DCI.DCIADDRESS[2]</td></tr>

<tr><td>CELL[2].OUT_CLKPAD</td><td>BUFIO[0].I</td></tr>

<tr><td>CELL[2].IMUX_IDELAYCTRL_REFCLK</td><td>IDELAYCTRL.REFCLK</td></tr>

<tr><td>CELL[2].IOCLK[0]</td><td>BUFIO[0].O</td></tr>

<tr><td>CELL[2].IOCLK[1]</td><td>BUFIO[1].O</td></tr>

<tr><td>CELL[3].IMUX_BYP[0]</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL[3].IMUX_BYP[2]</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL[3].IMUX_BYP[4]</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL[3].IMUX_BYP[7]</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL[3].OUT_HALF0_BEL[3]</td><td>DCI.DCIDONE</td></tr>

<tr><td>CELL[3].OUT_HALF0_BEL[4]</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[3].OUT_HALF0_BEL[5]</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[3].OUT_HALF0_BEL[6]</td><td>DCI.DCISCLK</td></tr>

<tr><td>CELL[3].OUT_HALF0_BEL[7]</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL[3].OUT_HALF1_BEL[3]</td><td>DCI.DCIDONE</td></tr>

<tr><td>CELL[3].OUT_HALF1_BEL[4]</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL[3].OUT_HALF1_BEL[5]</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL[3].OUT_HALF1_BEL[6]</td><td>DCI.DCISCLK</td></tr>

<tr><td>CELL[3].OUT_HALF1_BEL[7]</td><td>DCI.DCIDATA</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-5"><a class="header" href="#bitstream-5">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_IO_DCM_N rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[0][15]" title="MAIN[0][15]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-TEST_ENABLE[0]">DCI:  TEST_ENABLE bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[1][15]" title="MAIN[1][15]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-PREF[0]">DCI:  PREF bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[15]-CELL[2].GIOB[15]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[15] ← CELL[2].GIOB[15]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[4][15]" title="MAIN[4][15]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_VCC[3]">DCI:  V4_PMASK_TERM_VCC bit 3</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[7][15]" title="MAIN[7][15]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[8][15]" title="MAIN[8][15]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_SPLIT[3]">DCI:  V4_PMASK_TERM_SPLIT bit 3</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_SPLIT[4]">DCI:  V4_PMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[12][15]" title="MAIN[12][15]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_NMASK_TERM_SPLIT[3]">DCI:  V4_NMASK_TERM_SPLIT bit 3</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[14][15]" title="MAIN[14][15]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[15][15]" title="MAIN[15][15]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-2">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 2</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[16][15]" title="MAIN[16][15]">
<a href="#virtex4-HCLK_IO_DCM_N-BUFIO[1]-ENABLE">BUFIO[1]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[17][15]" title="MAIN[17][15]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[0]-CELL[2].IOCLK_N[0]">HCLK_IO_INT: buffer CELL[2].IOCLK_N_IO[0] ← CELL[2].IOCLK_N[0]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[19][15]" title="MAIN[19][15]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[1].HCLK_DCM[0]-CELL[1].HCLK_DCM[1]-CELL[1].HCLK_DCM[2]-CELL[1].HCLK_DCM[3]-CELL[1].HCLK_DCM[4]-CELL[1].HCLK_DCM[5]-CELL[1].HCLK_DCM[6]-CELL[1].HCLK_DCM[7]-CELL[1].GIOB_DCM[0]-CELL[1].GIOB_DCM[1]-CELL[1].GIOB_DCM[2]-CELL[1].GIOB_DCM[3]-CELL[1].GIOB_DCM[4]-CELL[1].GIOB_DCM[5]-CELL[1].GIOB_DCM[6]-CELL[1].GIOB_DCM[7]-CELL[1].GIOB_DCM[8]-CELL[1].GIOB_DCM[9]-CELL[1].GIOB_DCM[10]-CELL[1].GIOB_DCM[11]-CELL[1].GIOB_DCM[12]-CELL[1].GIOB_DCM[13]-CELL[1].GIOB_DCM[14]-CELL[1].GIOB_DCM[15]-CELL[1].MGT_DCM[0]-CELL[1].MGT_DCM[1]-CELL[1].MGT_DCM[2]-CELL[1].MGT_DCM[3]-1">HCLK_IO_INT: wire support (CELL[1].HCLK_DCM[0], CELL[1].HCLK_DCM[1], CELL[1].HCLK_DCM[2], CELL[1].HCLK_DCM[3], CELL[1].HCLK_DCM[4], CELL[1].HCLK_DCM[5], CELL[1].HCLK_DCM[6], CELL[1].HCLK_DCM[7], CELL[1].GIOB_DCM[0], CELL[1].GIOB_DCM[1], CELL[1].GIOB_DCM[2], CELL[1].GIOB_DCM[3], CELL[1].GIOB_DCM[4], CELL[1].GIOB_DCM[5], CELL[1].GIOB_DCM[6], CELL[1].GIOB_DCM[7], CELL[1].GIOB_DCM[8], CELL[1].GIOB_DCM[9], CELL[1].GIOB_DCM[10], CELL[1].GIOB_DCM[11], CELL[1].GIOB_DCM[12], CELL[1].GIOB_DCM[13], CELL[1].GIOB_DCM[14], CELL[1].GIOB_DCM[15], CELL[1].MGT_DCM[0], CELL[1].MGT_DCM[1], CELL[1].MGT_DCM[2], CELL[1].MGT_DCM[3]) bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[21][15]" title="MAIN[21][15]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[0]-CELL[2].RCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[0] ← CELL[2].RCLK_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[22][15]" title="MAIN[22][15]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[23][15]" title="MAIN[23][15]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[3]-CELL_E.MGT_ROW[1]">HCLK_IO_INT: buffer CELL[1].MGT_DCM[3] ← CELL_E.MGT_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[24][15]" title="MAIN[24][15]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].RCLK_IO[1]-CELL[2].RCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].RCLK_IO[1] ← CELL[2].RCLK_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[25][15]" title="MAIN[25][15]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[12]-CELL[2].GIOB[12]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[12] ← CELL[2].GIOB[12]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[26][15]" title="MAIN[26][15]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[2]-CELL_E.MGT_ROW[0]">HCLK_IO_INT: buffer CELL[1].MGT_DCM[2] ← CELL_E.MGT_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[27][15]" title="MAIN[27][15]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-NREF[0]">DCI:  NREF bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[0][14]" title="MAIN[0][14]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-ENABLE">DCI:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[1][14]" title="MAIN[1][14]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-PREF[1]">DCI:  PREF bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[14]-CELL[2].GIOB[14]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[14] ← CELL[2].GIOB[14]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[4][14]" title="MAIN[4][14]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_VCC[2]">DCI:  V4_PMASK_TERM_VCC bit 2</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[7][14]" title="MAIN[7][14]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[8][14]" title="MAIN[8][14]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[10][14]" title="MAIN[10][14]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_SPLIT[1]">DCI:  V4_PMASK_TERM_SPLIT bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[11][14]" title="MAIN[11][14]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_SPLIT[2]">DCI:  V4_PMASK_TERM_SPLIT bit 2</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_NMASK_TERM_SPLIT[2]">DCI:  V4_NMASK_TERM_SPLIT bit 2</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[1].HCLK_DCM[0]-CELL[1].HCLK_DCM[1]-CELL[1].HCLK_DCM[2]-CELL[1].HCLK_DCM[3]-CELL[1].HCLK_DCM[4]-CELL[1].HCLK_DCM[5]-CELL[1].HCLK_DCM[6]-CELL[1].HCLK_DCM[7]-CELL[1].GIOB_DCM[0]-CELL[1].GIOB_DCM[1]-CELL[1].GIOB_DCM[2]-CELL[1].GIOB_DCM[3]-CELL[1].GIOB_DCM[4]-CELL[1].GIOB_DCM[5]-CELL[1].GIOB_DCM[6]-CELL[1].GIOB_DCM[7]-CELL[1].GIOB_DCM[8]-CELL[1].GIOB_DCM[9]-CELL[1].GIOB_DCM[10]-CELL[1].GIOB_DCM[11]-CELL[1].GIOB_DCM[12]-CELL[1].GIOB_DCM[13]-CELL[1].GIOB_DCM[14]-CELL[1].GIOB_DCM[15]-CELL[1].MGT_DCM[0]-CELL[1].MGT_DCM[1]-CELL[1].MGT_DCM[2]-CELL[1].MGT_DCM[3]-0">HCLK_IO_INT: wire support (CELL[1].HCLK_DCM[0], CELL[1].HCLK_DCM[1], CELL[1].HCLK_DCM[2], CELL[1].HCLK_DCM[3], CELL[1].HCLK_DCM[4], CELL[1].HCLK_DCM[5], CELL[1].HCLK_DCM[6], CELL[1].HCLK_DCM[7], CELL[1].GIOB_DCM[0], CELL[1].GIOB_DCM[1], CELL[1].GIOB_DCM[2], CELL[1].GIOB_DCM[3], CELL[1].GIOB_DCM[4], CELL[1].GIOB_DCM[5], CELL[1].GIOB_DCM[6], CELL[1].GIOB_DCM[7], CELL[1].GIOB_DCM[8], CELL[1].GIOB_DCM[9], CELL[1].GIOB_DCM[10], CELL[1].GIOB_DCM[11], CELL[1].GIOB_DCM[12], CELL[1].GIOB_DCM[13], CELL[1].GIOB_DCM[14], CELL[1].GIOB_DCM[15], CELL[1].MGT_DCM[0], CELL[1].MGT_DCM[1], CELL[1].MGT_DCM[2], CELL[1].MGT_DCM[3]) bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[15][14]" title="MAIN[15][14]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-1">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[16][14]" title="MAIN[16][14]">
<a href="#virtex4-HCLK_IO_DCM_N-BUFIO[0]-ENABLE">BUFIO[0]:  ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[17][14]" title="MAIN[17][14]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[0]-CELL[2].IOCLK_S[0]">HCLK_IO_INT: buffer CELL[2].IOCLK_S_IO[0] ← CELL[2].IOCLK_S[0]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[19][14]" title="MAIN[19][14]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[21][14]" title="MAIN[21][14]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[1]-CELL[2].GIOB[1]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[1] ← CELL[2].GIOB[1]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[22][14]" title="MAIN[22][14]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[23][14]" title="MAIN[23][14]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[7]-CELL[2].GIOB[7]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[7] ← CELL[2].GIOB[7]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[24][14]" title="MAIN[24][14]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-2">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 2</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[25][14]" title="MAIN[25][14]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[11]-CELL[2].GIOB[11]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[11] ← CELL[2].GIOB[11]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[26][14]" title="MAIN[26][14]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[1]-CELL[2].MGT_ROW[1]">HCLK_IO_INT: buffer CELL[1].MGT_DCM[1] ← CELL[2].MGT_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[27][14]" title="MAIN[27][14]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_LVDIV2[1]">DCI:  V4_LVDIV2 bit 1</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[1][13]" title="MAIN[1][13]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-PREF[2]">DCI:  PREF bit 2</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[0]-CELL[2].GIOB[0]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[0] ← CELL[2].GIOB[0]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[4][13]" title="MAIN[4][13]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_VCC[1]">DCI:  V4_PMASK_TERM_VCC bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[5][13]" title="MAIN[5][13]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-TEST_ENABLE[1]">DCI:  TEST_ENABLE bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[7][13]" title="MAIN[7][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[8][13]" title="MAIN[8][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_SPLIT[0]">DCI:  V4_PMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_NMASK_TERM_SPLIT[1]">DCI:  V4_NMASK_TERM_SPLIT bit 1</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[14][13]" title="MAIN[14][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[0]-CELL[2].MGT_ROW[0]">HCLK_IO_INT: buffer CELL[1].MGT_DCM[0] ← CELL[2].MGT_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[15][13]" title="MAIN[15][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-0">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 0</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[17][13]" title="MAIN[17][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_S_IO[1]-CELL[2].IOCLK_S[1]">HCLK_IO_INT: buffer CELL[2].IOCLK_S_IO[1] ← CELL[2].IOCLK_S[1]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[19][13]" title="MAIN[19][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[3]-CELL[2].GIOB[3]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[3] ← CELL[2].GIOB[3]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[20][13]" title="MAIN[20][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[2].IOCLK[0]-CELL[2].IOCLK[1]-3">HCLK_IO_INT: wire support (CELL[2].IOCLK[0], CELL[2].IOCLK[1]) bit 3</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[21][13]" title="MAIN[21][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[1].HCLK_DCM[0]-CELL[1].HCLK_DCM[1]-CELL[1].HCLK_DCM[2]-CELL[1].HCLK_DCM[3]-CELL[1].HCLK_DCM[4]-CELL[1].HCLK_DCM[5]-CELL[1].HCLK_DCM[6]-CELL[1].HCLK_DCM[7]-CELL[1].GIOB_DCM[0]-CELL[1].GIOB_DCM[1]-CELL[1].GIOB_DCM[2]-CELL[1].GIOB_DCM[3]-CELL[1].GIOB_DCM[4]-CELL[1].GIOB_DCM[5]-CELL[1].GIOB_DCM[6]-CELL[1].GIOB_DCM[7]-CELL[1].GIOB_DCM[8]-CELL[1].GIOB_DCM[9]-CELL[1].GIOB_DCM[10]-CELL[1].GIOB_DCM[11]-CELL[1].GIOB_DCM[12]-CELL[1].GIOB_DCM[13]-CELL[1].GIOB_DCM[14]-CELL[1].GIOB_DCM[15]-CELL[1].MGT_DCM[0]-CELL[1].MGT_DCM[1]-CELL[1].MGT_DCM[2]-CELL[1].MGT_DCM[3]-2">HCLK_IO_INT: wire support (CELL[1].HCLK_DCM[0], CELL[1].HCLK_DCM[1], CELL[1].HCLK_DCM[2], CELL[1].HCLK_DCM[3], CELL[1].HCLK_DCM[4], CELL[1].HCLK_DCM[5], CELL[1].HCLK_DCM[6], CELL[1].HCLK_DCM[7], CELL[1].GIOB_DCM[0], CELL[1].GIOB_DCM[1], CELL[1].GIOB_DCM[2], CELL[1].GIOB_DCM[3], CELL[1].GIOB_DCM[4], CELL[1].GIOB_DCM[5], CELL[1].GIOB_DCM[6], CELL[1].GIOB_DCM[7], CELL[1].GIOB_DCM[8], CELL[1].GIOB_DCM[9], CELL[1].GIOB_DCM[10], CELL[1].GIOB_DCM[11], CELL[1].GIOB_DCM[12], CELL[1].GIOB_DCM[13], CELL[1].GIOB_DCM[14], CELL[1].GIOB_DCM[15], CELL[1].MGT_DCM[0], CELL[1].MGT_DCM[1], CELL[1].MGT_DCM[2], CELL[1].MGT_DCM[3]) bit 2</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[22][13]" title="MAIN[22][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[2]-CELL[2].GIOB[2]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[2] ← CELL[2].GIOB[2]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[23][13]" title="MAIN[23][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[24][13]" title="MAIN[24][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-1">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[25][13]" title="MAIN[25][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[26][13]" title="MAIN[26][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[10]-CELL[2].GIOB[10]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[10] ← CELL[2].GIOB[10]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_LVDIV2[0]">DCI:  V4_LVDIV2 bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[28][13]" title="MAIN[28][13]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[4]-CELL[2].GIOB[4]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[4] ← CELL[2].GIOB[4]</a>
</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[1][12]" title="MAIN[1][12]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-PREF[3]">DCI:  PREF bit 3</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[2][12]" title="MAIN[2][12]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_VCC[4]">DCI:  V4_PMASK_TERM_VCC bit 4</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[4][12]" title="MAIN[4][12]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_PMASK_TERM_VCC[0]">DCI:  V4_PMASK_TERM_VCC bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-QUIET">DCI:  QUIET</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[7][12]" title="MAIN[7][12]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[8][12]" title="MAIN[8][12]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].HCLK_IO[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_IO[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_NMASK_TERM_SPLIT[4]">DCI:  V4_NMASK_TERM_SPLIT bit 4</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#virtex4-HCLK_IO_DCM_N-IDELAYCTRL-DLL_ENABLE">IDELAYCTRL:  DLL_ENABLE</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-V4_NMASK_TERM_SPLIT[0]">DCI:  V4_NMASK_TERM_SPLIT bit 0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-support-CELL[1].MGT_DCM[0]-CELL[1].MGT_DCM[1]-CELL[1].MGT_DCM[2]-CELL[1].MGT_DCM[3]-0">HCLK_IO_INT: wire support (CELL[1].MGT_DCM[0], CELL[1].MGT_DCM[1], CELL[1].MGT_DCM[2], CELL[1].MGT_DCM[3]) bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[2].IOCLK_N_IO[1]-CELL[2].IOCLK_N[1]">HCLK_IO_INT: buffer CELL[2].IOCLK_N_IO[1] ← CELL[2].IOCLK_N[1]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[13]-CELL[2].GIOB[13]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[13] ← CELL[2].GIOB[13]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[9]-CELL[2].GIOB[9]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[9] ← CELL[2].GIOB[9]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[23][12]" title="MAIN[23][12]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[8]-CELL[2].GIOB[8]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[8] ← CELL[2].GIOB[8]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-mux-CELL[2].IMUX_IDELAYCTRL_REFCLK-0">HCLK_IO_INT: mux CELL[2].IMUX_IDELAYCTRL_REFCLK bit 0</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[6]-CELL[2].GIOB[6]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[6] ← CELL[2].GIOB[6]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[27][12]" title="MAIN[27][12]">
<a href="#virtex4-HCLK_IO_DCM_N-DCI-NREF[1]">DCI:  NREF bit 1</a>
</td>
<td id="virtex4-HCLK_IO_DCM_N-bit-MAIN[28][12]" title="MAIN[28][12]">
<a href="#virtex4-HCLK_IO_DCM_N-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[5]-CELL[2].GIOB[5]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[5] ← CELL[2].GIOB[5]</a>
</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_dcm"><a class="header" href="#tile-hclk_dcm">Tile HCLK_DCM</a></h2>
<p>Cells: 5</p>
<h3 id="switchbox-hclk_io_int-6"><a class="header" href="#switchbox-hclk_io_int-6">Switchbox HCLK_IO_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_DCM switchbox HCLK_IO_INT programmable buffers</caption>
<thead>
<tr><th>Destination</th><th>Source</th><th>Bit</th></tr>

</thead>

<tbody>
<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[0]-CELL[2].HCLK_ROW[0]"><td>CELL[1].HCLK_DCM[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[20][12]">MAIN[20][12]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[1]-CELL[2].HCLK_ROW[1]"><td>CELL[1].HCLK_DCM[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[24][15]">MAIN[24][15]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[2]-CELL[2].HCLK_ROW[2]"><td>CELL[1].HCLK_DCM[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[23][13]">MAIN[23][13]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[3]-CELL[2].HCLK_ROW[3]"><td>CELL[1].HCLK_DCM[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[21][15]">MAIN[21][15]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[4]-CELL[2].HCLK_ROW[4]"><td>CELL[1].HCLK_DCM[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[20][13]">MAIN[20][13]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[5]-CELL[2].HCLK_ROW[5]"><td>CELL[1].HCLK_DCM[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[24][14]">MAIN[24][14]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[6]-CELL[2].HCLK_ROW[6]"><td>CELL[1].HCLK_DCM[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[23][14]">MAIN[23][14]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[7]-CELL[2].HCLK_ROW[7]"><td>CELL[1].HCLK_DCM[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[22][15]">MAIN[22][15]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[0]-CELL[2].GIOB[0]"><td>CELL[1].GIOB_DCM[0]</td><td>CELL[2].GIOB[0]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[20][14]">MAIN[20][14]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[1]-CELL[2].GIOB[1]"><td>CELL[1].GIOB_DCM[1]</td><td>CELL[2].GIOB[1]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[24][12]">MAIN[24][12]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[2]-CELL[2].GIOB[2]"><td>CELL[1].GIOB_DCM[2]</td><td>CELL[2].GIOB[2]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[23][15]">MAIN[23][15]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[3]-CELL[2].GIOB[3]"><td>CELL[1].GIOB_DCM[3]</td><td>CELL[2].GIOB[3]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[22][13]">MAIN[22][13]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[4]-CELL[2].GIOB[4]"><td>CELL[1].GIOB_DCM[4]</td><td>CELL[2].GIOB[4]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[20][15]">MAIN[20][15]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[5]-CELL[2].GIOB[5]"><td>CELL[1].GIOB_DCM[5]</td><td>CELL[2].GIOB[5]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[24][13]">MAIN[24][13]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[6]-CELL[2].GIOB[6]"><td>CELL[1].GIOB_DCM[6]</td><td>CELL[2].GIOB[6]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[22][12]">MAIN[22][12]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[7]-CELL[2].GIOB[7]"><td>CELL[1].GIOB_DCM[7]</td><td>CELL[2].GIOB[7]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[22][14]">MAIN[22][14]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[8]-CELL[2].GIOB[8]"><td>CELL[1].GIOB_DCM[8]</td><td>CELL[2].GIOB[8]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[12][14]">MAIN[12][14]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[9]-CELL[2].GIOB[9]"><td>CELL[1].GIOB_DCM[9]</td><td>CELL[2].GIOB[9]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[12][12]">MAIN[12][12]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[10]-CELL[2].GIOB[10]"><td>CELL[1].GIOB_DCM[10]</td><td>CELL[2].GIOB[10]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[3][13]">MAIN[3][13]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[11]-CELL[2].GIOB[11]"><td>CELL[1].GIOB_DCM[11]</td><td>CELL[2].GIOB[11]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[3][15]">MAIN[3][15]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[12]-CELL[2].GIOB[12]"><td>CELL[1].GIOB_DCM[12]</td><td>CELL[2].GIOB[12]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[10][13]">MAIN[10][13]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[13]-CELL[2].GIOB[13]"><td>CELL[1].GIOB_DCM[13]</td><td>CELL[2].GIOB[13]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[10][12]">MAIN[10][12]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[14]-CELL[2].GIOB[14]"><td>CELL[1].GIOB_DCM[14]</td><td>CELL[2].GIOB[14]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[11][13]">MAIN[11][13]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[15]-CELL[2].GIOB[15]"><td>CELL[1].GIOB_DCM[15]</td><td>CELL[2].GIOB[15]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[11][12]">MAIN[11][12]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[0]-CELL[2].MGT_ROW[0]"><td>CELL[1].MGT_DCM[0]</td><td>CELL[2].MGT_ROW[0]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[12][15]">MAIN[12][15]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[1]-CELL[2].MGT_ROW[1]"><td>CELL[1].MGT_DCM[1]</td><td>CELL[2].MGT_ROW[1]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[12][13]">MAIN[12][13]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[2]-CELL_E.MGT_ROW[0]"><td>CELL[1].MGT_DCM[2]</td><td>CELL_E.MGT_ROW[0]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[3][12]">MAIN[3][12]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[3]-CELL_E.MGT_ROW[1]"><td>CELL[1].MGT_DCM[3]</td><td>CELL_E.MGT_ROW[1]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[3][14]">MAIN[3][14]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_ROW[0]"><td>CELL[2].HCLK_DCM[0]</td><td>CELL[2].HCLK_ROW[0]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[17][14]">MAIN[17][14]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_ROW[1]"><td>CELL[2].HCLK_DCM[1]</td><td>CELL[2].HCLK_ROW[1]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[25][12]">MAIN[25][12]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_ROW[2]"><td>CELL[2].HCLK_DCM[2]</td><td>CELL[2].HCLK_ROW[2]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[14][15]">MAIN[14][15]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_ROW[3]"><td>CELL[2].HCLK_DCM[3]</td><td>CELL[2].HCLK_ROW[3]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[26][14]">MAIN[26][14]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_ROW[4]"><td>CELL[2].HCLK_DCM[4]</td><td>CELL[2].HCLK_ROW[4]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[17][13]">MAIN[17][13]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_ROW[5]"><td>CELL[2].HCLK_DCM[5]</td><td>CELL[2].HCLK_ROW[5]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[25][13]">MAIN[25][13]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_ROW[6]"><td>CELL[2].HCLK_DCM[6]</td><td>CELL[2].HCLK_ROW[6]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[14][14]">MAIN[14][14]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[7]-CELL[2].HCLK_ROW[7]"><td>CELL[2].HCLK_DCM[7]</td><td>CELL[2].HCLK_ROW[7]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[26][13]">MAIN[26][13]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[0]-CELL[2].GIOB[0]"><td>CELL[2].GIOB_DCM[0]</td><td>CELL[2].GIOB[0]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[17][15]">MAIN[17][15]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[1]-CELL[2].GIOB[1]"><td>CELL[2].GIOB_DCM[1]</td><td>CELL[2].GIOB[1]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[25][14]">MAIN[25][14]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[2]-CELL[2].GIOB[2]"><td>CELL[2].GIOB_DCM[2]</td><td>CELL[2].GIOB[2]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[14][13]">MAIN[14][13]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[3]-CELL[2].GIOB[3]"><td>CELL[2].GIOB_DCM[3]</td><td>CELL[2].GIOB[3]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[26][12]">MAIN[26][12]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[4]-CELL[2].GIOB[4]"><td>CELL[2].GIOB_DCM[4]</td><td>CELL[2].GIOB[4]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[17][12]">MAIN[17][12]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[5]-CELL[2].GIOB[5]"><td>CELL[2].GIOB_DCM[5]</td><td>CELL[2].GIOB[5]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[25][15]">MAIN[25][15]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[6]-CELL[2].GIOB[6]"><td>CELL[2].GIOB_DCM[6]</td><td>CELL[2].GIOB[6]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[14][12]">MAIN[14][12]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[7]-CELL[2].GIOB[7]"><td>CELL[2].GIOB_DCM[7]</td><td>CELL[2].GIOB[7]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[26][15]">MAIN[26][15]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[8]-CELL[2].GIOB[8]"><td>CELL[2].GIOB_DCM[8]</td><td>CELL[2].GIOB[8]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[5][12]">MAIN[5][12]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[9]-CELL[2].GIOB[9]"><td>CELL[2].GIOB_DCM[9]</td><td>CELL[2].GIOB[9]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[5][14]">MAIN[5][14]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[10]-CELL[2].GIOB[10]"><td>CELL[2].GIOB_DCM[10]</td><td>CELL[2].GIOB[10]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[16][12]">MAIN[16][12]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[11]-CELL[2].GIOB[11]"><td>CELL[2].GIOB_DCM[11]</td><td>CELL[2].GIOB[11]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[16][14]">MAIN[16][14]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[12]-CELL[2].GIOB[12]"><td>CELL[2].GIOB_DCM[12]</td><td>CELL[2].GIOB[12]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[10][14]">MAIN[10][14]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[13]-CELL[2].GIOB[13]"><td>CELL[2].GIOB_DCM[13]</td><td>CELL[2].GIOB[13]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[5][13]">MAIN[5][13]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[14]-CELL[2].GIOB[14]"><td>CELL[2].GIOB_DCM[14]</td><td>CELL[2].GIOB[14]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[11][14]">MAIN[11][14]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[15]-CELL[2].GIOB[15]"><td>CELL[2].GIOB_DCM[15]</td><td>CELL[2].GIOB[15]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[16][13]">MAIN[16][13]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[0]-CELL[2].MGT_ROW[0]"><td>CELL[2].MGT_DCM[0]</td><td>CELL[2].MGT_ROW[0]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[10][15]">MAIN[10][15]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[1]-CELL[2].MGT_ROW[1]"><td>CELL[2].MGT_DCM[1]</td><td>CELL[2].MGT_ROW[1]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[5][15]">MAIN[5][15]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[2]-CELL_E.MGT_ROW[0]"><td>CELL[2].MGT_DCM[2]</td><td>CELL_E.MGT_ROW[0]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[11][15]">MAIN[11][15]</a></td></tr>

<tr id="virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[3]-CELL_E.MGT_ROW[1]"><td>CELL[2].MGT_DCM[3]</td><td>CELL_E.MGT_ROW[1]</td><td><a href="#virtex4-HCLK_DCM-bit-MAIN[16][15]">MAIN[16][15]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_DCM wire support CELL[1].HCLK_DCM[0], CELL[1].HCLK_DCM[1], CELL[1].HCLK_DCM[2], CELL[1].HCLK_DCM[3], CELL[1].HCLK_DCM[4], CELL[1].HCLK_DCM[5], CELL[1].HCLK_DCM[6], CELL[1].HCLK_DCM[7], CELL[1].GIOB_DCM[0], CELL[1].GIOB_DCM[1], CELL[1].GIOB_DCM[2], CELL[1].GIOB_DCM[3], CELL[1].GIOB_DCM[4], CELL[1].GIOB_DCM[5], CELL[1].GIOB_DCM[6], CELL[1].GIOB_DCM[7], CELL[1].GIOB_DCM[8], CELL[1].GIOB_DCM[9], CELL[1].GIOB_DCM[10], CELL[1].GIOB_DCM[11], CELL[1].GIOB_DCM[12], CELL[1].GIOB_DCM[13], CELL[1].GIOB_DCM[14], CELL[1].GIOB_DCM[15], CELL[1].MGT_DCM[0], CELL[1].MGT_DCM[1], CELL[1].MGT_DCM[2], CELL[1].MGT_DCM[3], CELL[2].HCLK_DCM[0], CELL[2].HCLK_DCM[1], CELL[2].HCLK_DCM[2], CELL[2].HCLK_DCM[3], CELL[2].HCLK_DCM[4], CELL[2].HCLK_DCM[5], CELL[2].HCLK_DCM[6], CELL[2].HCLK_DCM[7], CELL[2].GIOB_DCM[0], CELL[2].GIOB_DCM[1], CELL[2].GIOB_DCM[2], CELL[2].GIOB_DCM[3], CELL[2].GIOB_DCM[4], CELL[2].GIOB_DCM[5], CELL[2].GIOB_DCM[6], CELL[2].GIOB_DCM[7], CELL[2].GIOB_DCM[8], CELL[2].GIOB_DCM[9], CELL[2].GIOB_DCM[10], CELL[2].GIOB_DCM[11], CELL[2].GIOB_DCM[12], CELL[2].GIOB_DCM[13], CELL[2].GIOB_DCM[14], CELL[2].GIOB_DCM[15], CELL[2].MGT_DCM[0], CELL[2].MGT_DCM[1], CELL[2].MGT_DCM[2], CELL[2].MGT_DCM[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_DCM-HCLK_IO_INT-support-CELL[1].HCLK_DCM[0]-CELL[1].HCLK_DCM[1]-CELL[1].HCLK_DCM[2]-CELL[1].HCLK_DCM[3]-CELL[1].HCLK_DCM[4]-CELL[1].HCLK_DCM[5]-CELL[1].HCLK_DCM[6]-CELL[1].HCLK_DCM[7]-CELL[1].GIOB_DCM[0]-CELL[1].GIOB_DCM[1]-CELL[1].GIOB_DCM[2]-CELL[1].GIOB_DCM[3]-CELL[1].GIOB_DCM[4]-CELL[1].GIOB_DCM[5]-CELL[1].GIOB_DCM[6]-CELL[1].GIOB_DCM[7]-CELL[1].GIOB_DCM[8]-CELL[1].GIOB_DCM[9]-CELL[1].GIOB_DCM[10]-CELL[1].GIOB_DCM[11]-CELL[1].GIOB_DCM[12]-CELL[1].GIOB_DCM[13]-CELL[1].GIOB_DCM[14]-CELL[1].GIOB_DCM[15]-CELL[1].MGT_DCM[0]-CELL[1].MGT_DCM[1]-CELL[1].MGT_DCM[2]-CELL[1].MGT_DCM[3]-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_DCM[7]-CELL[2].GIOB_DCM[0]-CELL[2].GIOB_DCM[1]-CELL[2].GIOB_DCM[2]-CELL[2].GIOB_DCM[3]-CELL[2].GIOB_DCM[4]-CELL[2].GIOB_DCM[5]-CELL[2].GIOB_DCM[6]-CELL[2].GIOB_DCM[7]-CELL[2].GIOB_DCM[8]-CELL[2].GIOB_DCM[9]-CELL[2].GIOB_DCM[10]-CELL[2].GIOB_DCM[11]-CELL[2].GIOB_DCM[12]-CELL[2].GIOB_DCM[13]-CELL[2].GIOB_DCM[14]-CELL[2].GIOB_DCM[15]-CELL[2].MGT_DCM[0]-CELL[2].MGT_DCM[1]-CELL[2].MGT_DCM[2]-CELL[2].MGT_DCM[3]-0"><a href="#virtex4-HCLK_DCM-bit-MAIN[27][15]">MAIN[27][15]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_DCM wire support CELL[1].HCLK_DCM[0], CELL[1].HCLK_DCM[1], CELL[1].HCLK_DCM[2], CELL[1].HCLK_DCM[3], CELL[1].HCLK_DCM[4], CELL[1].HCLK_DCM[5], CELL[1].HCLK_DCM[6], CELL[1].HCLK_DCM[7], CELL[1].GIOB_DCM[0], CELL[1].GIOB_DCM[1], CELL[1].GIOB_DCM[2], CELL[1].GIOB_DCM[3], CELL[1].GIOB_DCM[4], CELL[1].GIOB_DCM[5], CELL[1].GIOB_DCM[6], CELL[1].GIOB_DCM[7], CELL[1].GIOB_DCM[8], CELL[1].GIOB_DCM[9], CELL[1].GIOB_DCM[10], CELL[1].GIOB_DCM[11], CELL[1].GIOB_DCM[12], CELL[1].GIOB_DCM[13], CELL[1].GIOB_DCM[14], CELL[1].GIOB_DCM[15], CELL[2].HCLK_DCM[0], CELL[2].HCLK_DCM[1], CELL[2].HCLK_DCM[2], CELL[2].HCLK_DCM[3], CELL[2].HCLK_DCM[4], CELL[2].HCLK_DCM[5], CELL[2].HCLK_DCM[6], CELL[2].HCLK_DCM[7], CELL[2].GIOB_DCM[0], CELL[2].GIOB_DCM[1], CELL[2].GIOB_DCM[2], CELL[2].GIOB_DCM[3], CELL[2].GIOB_DCM[4], CELL[2].GIOB_DCM[5], CELL[2].GIOB_DCM[6], CELL[2].GIOB_DCM[7], CELL[2].GIOB_DCM[8], CELL[2].GIOB_DCM[9], CELL[2].GIOB_DCM[10], CELL[2].GIOB_DCM[11], CELL[2].GIOB_DCM[12], CELL[2].GIOB_DCM[13], CELL[2].GIOB_DCM[14], CELL[2].GIOB_DCM[15]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_DCM-HCLK_IO_INT-support-CELL[1].HCLK_DCM[0]-CELL[1].HCLK_DCM[1]-CELL[1].HCLK_DCM[2]-CELL[1].HCLK_DCM[3]-CELL[1].HCLK_DCM[4]-CELL[1].HCLK_DCM[5]-CELL[1].HCLK_DCM[6]-CELL[1].HCLK_DCM[7]-CELL[1].GIOB_DCM[0]-CELL[1].GIOB_DCM[1]-CELL[1].GIOB_DCM[2]-CELL[1].GIOB_DCM[3]-CELL[1].GIOB_DCM[4]-CELL[1].GIOB_DCM[5]-CELL[1].GIOB_DCM[6]-CELL[1].GIOB_DCM[7]-CELL[1].GIOB_DCM[8]-CELL[1].GIOB_DCM[9]-CELL[1].GIOB_DCM[10]-CELL[1].GIOB_DCM[11]-CELL[1].GIOB_DCM[12]-CELL[1].GIOB_DCM[13]-CELL[1].GIOB_DCM[14]-CELL[1].GIOB_DCM[15]-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_DCM[7]-CELL[2].GIOB_DCM[0]-CELL[2].GIOB_DCM[1]-CELL[2].GIOB_DCM[2]-CELL[2].GIOB_DCM[3]-CELL[2].GIOB_DCM[4]-CELL[2].GIOB_DCM[5]-CELL[2].GIOB_DCM[6]-CELL[2].GIOB_DCM[7]-CELL[2].GIOB_DCM[8]-CELL[2].GIOB_DCM[9]-CELL[2].GIOB_DCM[10]-CELL[2].GIOB_DCM[11]-CELL[2].GIOB_DCM[12]-CELL[2].GIOB_DCM[13]-CELL[2].GIOB_DCM[14]-CELL[2].GIOB_DCM[15]-0"><a href="#virtex4-HCLK_DCM-bit-MAIN[19][12]">MAIN[19][12]</a></td></tr>

<tr><td id="virtex4-HCLK_DCM-HCLK_IO_INT-support-CELL[1].HCLK_DCM[0]-CELL[1].HCLK_DCM[1]-CELL[1].HCLK_DCM[2]-CELL[1].HCLK_DCM[3]-CELL[1].HCLK_DCM[4]-CELL[1].HCLK_DCM[5]-CELL[1].HCLK_DCM[6]-CELL[1].HCLK_DCM[7]-CELL[1].GIOB_DCM[0]-CELL[1].GIOB_DCM[1]-CELL[1].GIOB_DCM[2]-CELL[1].GIOB_DCM[3]-CELL[1].GIOB_DCM[4]-CELL[1].GIOB_DCM[5]-CELL[1].GIOB_DCM[6]-CELL[1].GIOB_DCM[7]-CELL[1].GIOB_DCM[8]-CELL[1].GIOB_DCM[9]-CELL[1].GIOB_DCM[10]-CELL[1].GIOB_DCM[11]-CELL[1].GIOB_DCM[12]-CELL[1].GIOB_DCM[13]-CELL[1].GIOB_DCM[14]-CELL[1].GIOB_DCM[15]-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_DCM[7]-CELL[2].GIOB_DCM[0]-CELL[2].GIOB_DCM[1]-CELL[2].GIOB_DCM[2]-CELL[2].GIOB_DCM[3]-CELL[2].GIOB_DCM[4]-CELL[2].GIOB_DCM[5]-CELL[2].GIOB_DCM[6]-CELL[2].GIOB_DCM[7]-CELL[2].GIOB_DCM[8]-CELL[2].GIOB_DCM[9]-CELL[2].GIOB_DCM[10]-CELL[2].GIOB_DCM[11]-CELL[2].GIOB_DCM[12]-CELL[2].GIOB_DCM[13]-CELL[2].GIOB_DCM[14]-CELL[2].GIOB_DCM[15]-1"><a href="#virtex4-HCLK_DCM-bit-MAIN[21][12]">MAIN[21][12]</a></td></tr>

<tr><td id="virtex4-HCLK_DCM-HCLK_IO_INT-support-CELL[1].HCLK_DCM[0]-CELL[1].HCLK_DCM[1]-CELL[1].HCLK_DCM[2]-CELL[1].HCLK_DCM[3]-CELL[1].HCLK_DCM[4]-CELL[1].HCLK_DCM[5]-CELL[1].HCLK_DCM[6]-CELL[1].HCLK_DCM[7]-CELL[1].GIOB_DCM[0]-CELL[1].GIOB_DCM[1]-CELL[1].GIOB_DCM[2]-CELL[1].GIOB_DCM[3]-CELL[1].GIOB_DCM[4]-CELL[1].GIOB_DCM[5]-CELL[1].GIOB_DCM[6]-CELL[1].GIOB_DCM[7]-CELL[1].GIOB_DCM[8]-CELL[1].GIOB_DCM[9]-CELL[1].GIOB_DCM[10]-CELL[1].GIOB_DCM[11]-CELL[1].GIOB_DCM[12]-CELL[1].GIOB_DCM[13]-CELL[1].GIOB_DCM[14]-CELL[1].GIOB_DCM[15]-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_DCM[7]-CELL[2].GIOB_DCM[0]-CELL[2].GIOB_DCM[1]-CELL[2].GIOB_DCM[2]-CELL[2].GIOB_DCM[3]-CELL[2].GIOB_DCM[4]-CELL[2].GIOB_DCM[5]-CELL[2].GIOB_DCM[6]-CELL[2].GIOB_DCM[7]-CELL[2].GIOB_DCM[8]-CELL[2].GIOB_DCM[9]-CELL[2].GIOB_DCM[10]-CELL[2].GIOB_DCM[11]-CELL[2].GIOB_DCM[12]-CELL[2].GIOB_DCM[13]-CELL[2].GIOB_DCM[14]-CELL[2].GIOB_DCM[15]-2"><a href="#virtex4-HCLK_DCM-bit-MAIN[27][13]">MAIN[27][13]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_DCM wire support CELL[1].MGT_DCM[0], CELL[1].MGT_DCM[1], CELL[1].MGT_DCM[2], CELL[1].MGT_DCM[3], CELL[2].MGT_DCM[0], CELL[2].MGT_DCM[1], CELL[2].MGT_DCM[2], CELL[2].MGT_DCM[3]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-HCLK_DCM-HCLK_IO_INT-support-CELL[1].MGT_DCM[0]-CELL[1].MGT_DCM[1]-CELL[1].MGT_DCM[2]-CELL[1].MGT_DCM[3]-CELL[2].MGT_DCM[0]-CELL[2].MGT_DCM[1]-CELL[2].MGT_DCM[2]-CELL[2].MGT_DCM[3]-0"><a href="#virtex4-HCLK_DCM-bit-MAIN[27][14]">MAIN[27][14]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-6"><a class="header" href="#bitstream-6">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 HCLK_DCM rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="30">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
</tr>

</thead>

<tbody>
<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[3][15]" title="MAIN[3][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[11]-CELL[2].GIOB[11]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[11] ← CELL[2].GIOB[11]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[5][15]" title="MAIN[5][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[1]-CELL[2].MGT_ROW[1]">HCLK_IO_INT: buffer CELL[2].MGT_DCM[1] ← CELL[2].MGT_ROW[1]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[10][15]" title="MAIN[10][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[0]-CELL[2].MGT_ROW[0]">HCLK_IO_INT: buffer CELL[2].MGT_DCM[0] ← CELL[2].MGT_ROW[0]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[11][15]" title="MAIN[11][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[2]-CELL_E.MGT_ROW[0]">HCLK_IO_INT: buffer CELL[2].MGT_DCM[2] ← CELL_E.MGT_ROW[0]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[12][15]" title="MAIN[12][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[0]-CELL[2].MGT_ROW[0]">HCLK_IO_INT: buffer CELL[1].MGT_DCM[0] ← CELL[2].MGT_ROW[0]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[14][15]" title="MAIN[14][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[16][15]" title="MAIN[16][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].MGT_DCM[3]-CELL_E.MGT_ROW[1]">HCLK_IO_INT: buffer CELL[2].MGT_DCM[3] ← CELL_E.MGT_ROW[1]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[17][15]" title="MAIN[17][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[0]-CELL[2].GIOB[0]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[0] ← CELL[2].GIOB[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[20][15]" title="MAIN[20][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[4]-CELL[2].GIOB[4]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[4] ← CELL[2].GIOB[4]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[21][15]" title="MAIN[21][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[22][15]" title="MAIN[22][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[23][15]" title="MAIN[23][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[2]-CELL[2].GIOB[2]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[2] ← CELL[2].GIOB[2]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[24][15]" title="MAIN[24][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[25][15]" title="MAIN[25][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[5]-CELL[2].GIOB[5]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[5] ← CELL[2].GIOB[5]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[26][15]" title="MAIN[26][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[7]-CELL[2].GIOB[7]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[7] ← CELL[2].GIOB[7]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[27][15]" title="MAIN[27][15]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-support-CELL[1].HCLK_DCM[0]-CELL[1].HCLK_DCM[1]-CELL[1].HCLK_DCM[2]-CELL[1].HCLK_DCM[3]-CELL[1].HCLK_DCM[4]-CELL[1].HCLK_DCM[5]-CELL[1].HCLK_DCM[6]-CELL[1].HCLK_DCM[7]-CELL[1].GIOB_DCM[0]-CELL[1].GIOB_DCM[1]-CELL[1].GIOB_DCM[2]-CELL[1].GIOB_DCM[3]-CELL[1].GIOB_DCM[4]-CELL[1].GIOB_DCM[5]-CELL[1].GIOB_DCM[6]-CELL[1].GIOB_DCM[7]-CELL[1].GIOB_DCM[8]-CELL[1].GIOB_DCM[9]-CELL[1].GIOB_DCM[10]-CELL[1].GIOB_DCM[11]-CELL[1].GIOB_DCM[12]-CELL[1].GIOB_DCM[13]-CELL[1].GIOB_DCM[14]-CELL[1].GIOB_DCM[15]-CELL[1].MGT_DCM[0]-CELL[1].MGT_DCM[1]-CELL[1].MGT_DCM[2]-CELL[1].MGT_DCM[3]-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_DCM[7]-CELL[2].GIOB_DCM[0]-CELL[2].GIOB_DCM[1]-CELL[2].GIOB_DCM[2]-CELL[2].GIOB_DCM[3]-CELL[2].GIOB_DCM[4]-CELL[2].GIOB_DCM[5]-CELL[2].GIOB_DCM[6]-CELL[2].GIOB_DCM[7]-CELL[2].GIOB_DCM[8]-CELL[2].GIOB_DCM[9]-CELL[2].GIOB_DCM[10]-CELL[2].GIOB_DCM[11]-CELL[2].GIOB_DCM[12]-CELL[2].GIOB_DCM[13]-CELL[2].GIOB_DCM[14]-CELL[2].GIOB_DCM[15]-CELL[2].MGT_DCM[0]-CELL[2].MGT_DCM[1]-CELL[2].MGT_DCM[2]-CELL[2].MGT_DCM[3]-0">HCLK_IO_INT: wire support (CELL[1].HCLK_DCM[0], CELL[1].HCLK_DCM[1], CELL[1].HCLK_DCM[2], CELL[1].HCLK_DCM[3], CELL[1].HCLK_DCM[4], CELL[1].HCLK_DCM[5], CELL[1].HCLK_DCM[6], CELL[1].HCLK_DCM[7], CELL[1].GIOB_DCM[0], CELL[1].GIOB_DCM[1], CELL[1].GIOB_DCM[2], CELL[1].GIOB_DCM[3], CELL[1].GIOB_DCM[4], CELL[1].GIOB_DCM[5], CELL[1].GIOB_DCM[6], CELL[1].GIOB_DCM[7], CELL[1].GIOB_DCM[8], CELL[1].GIOB_DCM[9], CELL[1].GIOB_DCM[10], CELL[1].GIOB_DCM[11], CELL[1].GIOB_DCM[12], CELL[1].GIOB_DCM[13], CELL[1].GIOB_DCM[14], CELL[1].GIOB_DCM[15], CELL[1].MGT_DCM[0], CELL[1].MGT_DCM[1], CELL[1].MGT_DCM[2], CELL[1].MGT_DCM[3], CELL[2].HCLK_DCM[0], CELL[2].HCLK_DCM[1], CELL[2].HCLK_DCM[2], CELL[2].HCLK_DCM[3], CELL[2].HCLK_DCM[4], CELL[2].HCLK_DCM[5], CELL[2].HCLK_DCM[6], CELL[2].HCLK_DCM[7], CELL[2].GIOB_DCM[0], CELL[2].GIOB_DCM[1], CELL[2].GIOB_DCM[2], CELL[2].GIOB_DCM[3], CELL[2].GIOB_DCM[4], CELL[2].GIOB_DCM[5], CELL[2].GIOB_DCM[6], CELL[2].GIOB_DCM[7], CELL[2].GIOB_DCM[8], CELL[2].GIOB_DCM[9], CELL[2].GIOB_DCM[10], CELL[2].GIOB_DCM[11], CELL[2].GIOB_DCM[12], CELL[2].GIOB_DCM[13], CELL[2].GIOB_DCM[14], CELL[2].GIOB_DCM[15], CELL[2].MGT_DCM[0], CELL[2].MGT_DCM[1], CELL[2].MGT_DCM[2], CELL[2].MGT_DCM[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[3][14]" title="MAIN[3][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[3]-CELL_E.MGT_ROW[1]">HCLK_IO_INT: buffer CELL[1].MGT_DCM[3] ← CELL_E.MGT_ROW[1]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[5][14]" title="MAIN[5][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[9]-CELL[2].GIOB[9]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[9] ← CELL[2].GIOB[9]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[10][14]" title="MAIN[10][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[12]-CELL[2].GIOB[12]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[12] ← CELL[2].GIOB[12]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[11][14]" title="MAIN[11][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[14]-CELL[2].GIOB[14]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[14] ← CELL[2].GIOB[14]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[12][14]" title="MAIN[12][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[8]-CELL[2].GIOB[8]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[8] ← CELL[2].GIOB[8]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[14][14]" title="MAIN[14][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[16][14]" title="MAIN[16][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[11]-CELL[2].GIOB[11]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[11] ← CELL[2].GIOB[11]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[17][14]" title="MAIN[17][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[20][14]" title="MAIN[20][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[0]-CELL[2].GIOB[0]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[0] ← CELL[2].GIOB[0]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[22][14]" title="MAIN[22][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[7]-CELL[2].GIOB[7]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[7] ← CELL[2].GIOB[7]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[23][14]" title="MAIN[23][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[6]-CELL[2].HCLK_ROW[6]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[6] ← CELL[2].HCLK_ROW[6]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[24][14]" title="MAIN[24][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[25][14]" title="MAIN[25][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[1]-CELL[2].GIOB[1]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[1] ← CELL[2].GIOB[1]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[26][14]" title="MAIN[26][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_ROW[3]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[3] ← CELL[2].HCLK_ROW[3]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[27][14]" title="MAIN[27][14]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-support-CELL[1].MGT_DCM[0]-CELL[1].MGT_DCM[1]-CELL[1].MGT_DCM[2]-CELL[1].MGT_DCM[3]-CELL[2].MGT_DCM[0]-CELL[2].MGT_DCM[1]-CELL[2].MGT_DCM[2]-CELL[2].MGT_DCM[3]-0">HCLK_IO_INT: wire support (CELL[1].MGT_DCM[0], CELL[1].MGT_DCM[1], CELL[1].MGT_DCM[2], CELL[1].MGT_DCM[3], CELL[2].MGT_DCM[0], CELL[2].MGT_DCM[1], CELL[2].MGT_DCM[2], CELL[2].MGT_DCM[3]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[3][13]" title="MAIN[3][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[10]-CELL[2].GIOB[10]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[10] ← CELL[2].GIOB[10]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[5][13]" title="MAIN[5][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[13]-CELL[2].GIOB[13]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[13] ← CELL[2].GIOB[13]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[10][13]" title="MAIN[10][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[12]-CELL[2].GIOB[12]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[12] ← CELL[2].GIOB[12]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[11][13]" title="MAIN[11][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[14]-CELL[2].GIOB[14]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[14] ← CELL[2].GIOB[14]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[12][13]" title="MAIN[12][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[1]-CELL[2].MGT_ROW[1]">HCLK_IO_INT: buffer CELL[1].MGT_DCM[1] ← CELL[2].MGT_ROW[1]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[14][13]" title="MAIN[14][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[2]-CELL[2].GIOB[2]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[2] ← CELL[2].GIOB[2]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[16][13]" title="MAIN[16][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[15]-CELL[2].GIOB[15]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[15] ← CELL[2].GIOB[15]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[17][13]" title="MAIN[17][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[20][13]" title="MAIN[20][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[4]-CELL[2].HCLK_ROW[4]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[4] ← CELL[2].HCLK_ROW[4]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[22][13]" title="MAIN[22][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[3]-CELL[2].GIOB[3]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[3] ← CELL[2].GIOB[3]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[23][13]" title="MAIN[23][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[2]-CELL[2].HCLK_ROW[2]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[2] ← CELL[2].HCLK_ROW[2]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[24][13]" title="MAIN[24][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[5]-CELL[2].GIOB[5]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[5] ← CELL[2].GIOB[5]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[25][13]" title="MAIN[25][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_ROW[5]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[5] ← CELL[2].HCLK_ROW[5]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[26][13]" title="MAIN[26][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[7]-CELL[2].HCLK_ROW[7]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[7] ← CELL[2].HCLK_ROW[7]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[27][13]" title="MAIN[27][13]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-support-CELL[1].HCLK_DCM[0]-CELL[1].HCLK_DCM[1]-CELL[1].HCLK_DCM[2]-CELL[1].HCLK_DCM[3]-CELL[1].HCLK_DCM[4]-CELL[1].HCLK_DCM[5]-CELL[1].HCLK_DCM[6]-CELL[1].HCLK_DCM[7]-CELL[1].GIOB_DCM[0]-CELL[1].GIOB_DCM[1]-CELL[1].GIOB_DCM[2]-CELL[1].GIOB_DCM[3]-CELL[1].GIOB_DCM[4]-CELL[1].GIOB_DCM[5]-CELL[1].GIOB_DCM[6]-CELL[1].GIOB_DCM[7]-CELL[1].GIOB_DCM[8]-CELL[1].GIOB_DCM[9]-CELL[1].GIOB_DCM[10]-CELL[1].GIOB_DCM[11]-CELL[1].GIOB_DCM[12]-CELL[1].GIOB_DCM[13]-CELL[1].GIOB_DCM[14]-CELL[1].GIOB_DCM[15]-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_DCM[7]-CELL[2].GIOB_DCM[0]-CELL[2].GIOB_DCM[1]-CELL[2].GIOB_DCM[2]-CELL[2].GIOB_DCM[3]-CELL[2].GIOB_DCM[4]-CELL[2].GIOB_DCM[5]-CELL[2].GIOB_DCM[6]-CELL[2].GIOB_DCM[7]-CELL[2].GIOB_DCM[8]-CELL[2].GIOB_DCM[9]-CELL[2].GIOB_DCM[10]-CELL[2].GIOB_DCM[11]-CELL[2].GIOB_DCM[12]-CELL[2].GIOB_DCM[13]-CELL[2].GIOB_DCM[14]-CELL[2].GIOB_DCM[15]-2">HCLK_IO_INT: wire support (CELL[1].HCLK_DCM[0], CELL[1].HCLK_DCM[1], CELL[1].HCLK_DCM[2], CELL[1].HCLK_DCM[3], CELL[1].HCLK_DCM[4], CELL[1].HCLK_DCM[5], CELL[1].HCLK_DCM[6], CELL[1].HCLK_DCM[7], CELL[1].GIOB_DCM[0], CELL[1].GIOB_DCM[1], CELL[1].GIOB_DCM[2], CELL[1].GIOB_DCM[3], CELL[1].GIOB_DCM[4], CELL[1].GIOB_DCM[5], CELL[1].GIOB_DCM[6], CELL[1].GIOB_DCM[7], CELL[1].GIOB_DCM[8], CELL[1].GIOB_DCM[9], CELL[1].GIOB_DCM[10], CELL[1].GIOB_DCM[11], CELL[1].GIOB_DCM[12], CELL[1].GIOB_DCM[13], CELL[1].GIOB_DCM[14], CELL[1].GIOB_DCM[15], CELL[2].HCLK_DCM[0], CELL[2].HCLK_DCM[1], CELL[2].HCLK_DCM[2], CELL[2].HCLK_DCM[3], CELL[2].HCLK_DCM[4], CELL[2].HCLK_DCM[5], CELL[2].HCLK_DCM[6], CELL[2].HCLK_DCM[7], CELL[2].GIOB_DCM[0], CELL[2].GIOB_DCM[1], CELL[2].GIOB_DCM[2], CELL[2].GIOB_DCM[3], CELL[2].GIOB_DCM[4], CELL[2].GIOB_DCM[5], CELL[2].GIOB_DCM[6], CELL[2].GIOB_DCM[7], CELL[2].GIOB_DCM[8], CELL[2].GIOB_DCM[9], CELL[2].GIOB_DCM[10], CELL[2].GIOB_DCM[11], CELL[2].GIOB_DCM[12], CELL[2].GIOB_DCM[13], CELL[2].GIOB_DCM[14], CELL[2].GIOB_DCM[15]) bit 2</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[3][12]" title="MAIN[3][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].MGT_DCM[2]-CELL_E.MGT_ROW[0]">HCLK_IO_INT: buffer CELL[1].MGT_DCM[2] ← CELL_E.MGT_ROW[0]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[5][12]" title="MAIN[5][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[8]-CELL[2].GIOB[8]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[8] ← CELL[2].GIOB[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[10][12]" title="MAIN[10][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[13]-CELL[2].GIOB[13]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[13] ← CELL[2].GIOB[13]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[11][12]" title="MAIN[11][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[15]-CELL[2].GIOB[15]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[15] ← CELL[2].GIOB[15]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[12][12]" title="MAIN[12][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[9]-CELL[2].GIOB[9]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[9] ← CELL[2].GIOB[9]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[14][12]" title="MAIN[14][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[6]-CELL[2].GIOB[6]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[6] ← CELL[2].GIOB[6]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[16][12]" title="MAIN[16][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[10]-CELL[2].GIOB[10]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[10] ← CELL[2].GIOB[10]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[17][12]" title="MAIN[17][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[4]-CELL[2].GIOB[4]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[4] ← CELL[2].GIOB[4]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[19][12]" title="MAIN[19][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-support-CELL[1].HCLK_DCM[0]-CELL[1].HCLK_DCM[1]-CELL[1].HCLK_DCM[2]-CELL[1].HCLK_DCM[3]-CELL[1].HCLK_DCM[4]-CELL[1].HCLK_DCM[5]-CELL[1].HCLK_DCM[6]-CELL[1].HCLK_DCM[7]-CELL[1].GIOB_DCM[0]-CELL[1].GIOB_DCM[1]-CELL[1].GIOB_DCM[2]-CELL[1].GIOB_DCM[3]-CELL[1].GIOB_DCM[4]-CELL[1].GIOB_DCM[5]-CELL[1].GIOB_DCM[6]-CELL[1].GIOB_DCM[7]-CELL[1].GIOB_DCM[8]-CELL[1].GIOB_DCM[9]-CELL[1].GIOB_DCM[10]-CELL[1].GIOB_DCM[11]-CELL[1].GIOB_DCM[12]-CELL[1].GIOB_DCM[13]-CELL[1].GIOB_DCM[14]-CELL[1].GIOB_DCM[15]-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_DCM[7]-CELL[2].GIOB_DCM[0]-CELL[2].GIOB_DCM[1]-CELL[2].GIOB_DCM[2]-CELL[2].GIOB_DCM[3]-CELL[2].GIOB_DCM[4]-CELL[2].GIOB_DCM[5]-CELL[2].GIOB_DCM[6]-CELL[2].GIOB_DCM[7]-CELL[2].GIOB_DCM[8]-CELL[2].GIOB_DCM[9]-CELL[2].GIOB_DCM[10]-CELL[2].GIOB_DCM[11]-CELL[2].GIOB_DCM[12]-CELL[2].GIOB_DCM[13]-CELL[2].GIOB_DCM[14]-CELL[2].GIOB_DCM[15]-0">HCLK_IO_INT: wire support (CELL[1].HCLK_DCM[0], CELL[1].HCLK_DCM[1], CELL[1].HCLK_DCM[2], CELL[1].HCLK_DCM[3], CELL[1].HCLK_DCM[4], CELL[1].HCLK_DCM[5], CELL[1].HCLK_DCM[6], CELL[1].HCLK_DCM[7], CELL[1].GIOB_DCM[0], CELL[1].GIOB_DCM[1], CELL[1].GIOB_DCM[2], CELL[1].GIOB_DCM[3], CELL[1].GIOB_DCM[4], CELL[1].GIOB_DCM[5], CELL[1].GIOB_DCM[6], CELL[1].GIOB_DCM[7], CELL[1].GIOB_DCM[8], CELL[1].GIOB_DCM[9], CELL[1].GIOB_DCM[10], CELL[1].GIOB_DCM[11], CELL[1].GIOB_DCM[12], CELL[1].GIOB_DCM[13], CELL[1].GIOB_DCM[14], CELL[1].GIOB_DCM[15], CELL[2].HCLK_DCM[0], CELL[2].HCLK_DCM[1], CELL[2].HCLK_DCM[2], CELL[2].HCLK_DCM[3], CELL[2].HCLK_DCM[4], CELL[2].HCLK_DCM[5], CELL[2].HCLK_DCM[6], CELL[2].HCLK_DCM[7], CELL[2].GIOB_DCM[0], CELL[2].GIOB_DCM[1], CELL[2].GIOB_DCM[2], CELL[2].GIOB_DCM[3], CELL[2].GIOB_DCM[4], CELL[2].GIOB_DCM[5], CELL[2].GIOB_DCM[6], CELL[2].GIOB_DCM[7], CELL[2].GIOB_DCM[8], CELL[2].GIOB_DCM[9], CELL[2].GIOB_DCM[10], CELL[2].GIOB_DCM[11], CELL[2].GIOB_DCM[12], CELL[2].GIOB_DCM[13], CELL[2].GIOB_DCM[14], CELL[2].GIOB_DCM[15]) bit 0</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[20][12]" title="MAIN[20][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].HCLK_DCM[0]-CELL[2].HCLK_ROW[0]">HCLK_IO_INT: buffer CELL[1].HCLK_DCM[0] ← CELL[2].HCLK_ROW[0]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[21][12]" title="MAIN[21][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-support-CELL[1].HCLK_DCM[0]-CELL[1].HCLK_DCM[1]-CELL[1].HCLK_DCM[2]-CELL[1].HCLK_DCM[3]-CELL[1].HCLK_DCM[4]-CELL[1].HCLK_DCM[5]-CELL[1].HCLK_DCM[6]-CELL[1].HCLK_DCM[7]-CELL[1].GIOB_DCM[0]-CELL[1].GIOB_DCM[1]-CELL[1].GIOB_DCM[2]-CELL[1].GIOB_DCM[3]-CELL[1].GIOB_DCM[4]-CELL[1].GIOB_DCM[5]-CELL[1].GIOB_DCM[6]-CELL[1].GIOB_DCM[7]-CELL[1].GIOB_DCM[8]-CELL[1].GIOB_DCM[9]-CELL[1].GIOB_DCM[10]-CELL[1].GIOB_DCM[11]-CELL[1].GIOB_DCM[12]-CELL[1].GIOB_DCM[13]-CELL[1].GIOB_DCM[14]-CELL[1].GIOB_DCM[15]-CELL[2].HCLK_DCM[0]-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_DCM[2]-CELL[2].HCLK_DCM[3]-CELL[2].HCLK_DCM[4]-CELL[2].HCLK_DCM[5]-CELL[2].HCLK_DCM[6]-CELL[2].HCLK_DCM[7]-CELL[2].GIOB_DCM[0]-CELL[2].GIOB_DCM[1]-CELL[2].GIOB_DCM[2]-CELL[2].GIOB_DCM[3]-CELL[2].GIOB_DCM[4]-CELL[2].GIOB_DCM[5]-CELL[2].GIOB_DCM[6]-CELL[2].GIOB_DCM[7]-CELL[2].GIOB_DCM[8]-CELL[2].GIOB_DCM[9]-CELL[2].GIOB_DCM[10]-CELL[2].GIOB_DCM[11]-CELL[2].GIOB_DCM[12]-CELL[2].GIOB_DCM[13]-CELL[2].GIOB_DCM[14]-CELL[2].GIOB_DCM[15]-1">HCLK_IO_INT: wire support (CELL[1].HCLK_DCM[0], CELL[1].HCLK_DCM[1], CELL[1].HCLK_DCM[2], CELL[1].HCLK_DCM[3], CELL[1].HCLK_DCM[4], CELL[1].HCLK_DCM[5], CELL[1].HCLK_DCM[6], CELL[1].HCLK_DCM[7], CELL[1].GIOB_DCM[0], CELL[1].GIOB_DCM[1], CELL[1].GIOB_DCM[2], CELL[1].GIOB_DCM[3], CELL[1].GIOB_DCM[4], CELL[1].GIOB_DCM[5], CELL[1].GIOB_DCM[6], CELL[1].GIOB_DCM[7], CELL[1].GIOB_DCM[8], CELL[1].GIOB_DCM[9], CELL[1].GIOB_DCM[10], CELL[1].GIOB_DCM[11], CELL[1].GIOB_DCM[12], CELL[1].GIOB_DCM[13], CELL[1].GIOB_DCM[14], CELL[1].GIOB_DCM[15], CELL[2].HCLK_DCM[0], CELL[2].HCLK_DCM[1], CELL[2].HCLK_DCM[2], CELL[2].HCLK_DCM[3], CELL[2].HCLK_DCM[4], CELL[2].HCLK_DCM[5], CELL[2].HCLK_DCM[6], CELL[2].HCLK_DCM[7], CELL[2].GIOB_DCM[0], CELL[2].GIOB_DCM[1], CELL[2].GIOB_DCM[2], CELL[2].GIOB_DCM[3], CELL[2].GIOB_DCM[4], CELL[2].GIOB_DCM[5], CELL[2].GIOB_DCM[6], CELL[2].GIOB_DCM[7], CELL[2].GIOB_DCM[8], CELL[2].GIOB_DCM[9], CELL[2].GIOB_DCM[10], CELL[2].GIOB_DCM[11], CELL[2].GIOB_DCM[12], CELL[2].GIOB_DCM[13], CELL[2].GIOB_DCM[14], CELL[2].GIOB_DCM[15]) bit 1</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[22][12]" title="MAIN[22][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[6]-CELL[2].GIOB[6]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[6] ← CELL[2].GIOB[6]</a>
</td>
<td>-</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[24][12]" title="MAIN[24][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[1].GIOB_DCM[1]-CELL[2].GIOB[1]">HCLK_IO_INT: buffer CELL[1].GIOB_DCM[1] ← CELL[2].GIOB[1]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[25][12]" title="MAIN[25][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].HCLK_DCM[1]-CELL[2].HCLK_ROW[1]">HCLK_IO_INT: buffer CELL[2].HCLK_DCM[1] ← CELL[2].HCLK_ROW[1]</a>
</td>
<td id="virtex4-HCLK_DCM-bit-MAIN[26][12]" title="MAIN[26][12]">
<a href="#virtex4-HCLK_DCM-HCLK_IO_INT-progbuf-CELL[2].GIOB_DCM[3]-CELL[2].GIOB[3]">HCLK_IO_INT: buffer CELL[2].GIOB_DCM[3] ← CELL[2].GIOB[3]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex4/clock/hclk.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../virtex4/clock/hclk-mgt.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex4/clock/hclk.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../virtex4/clock/hclk-mgt.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
