/* deep16_disassembler.js - FIXED VERSION */
class Deep16Disassembler {
    constructor() {
        this.registerNames = ['R0','R1','R2','R3','R4','R5','R6','R7','R8','R9','R10','R11','FP','SP','LR','PC'];
        this.aluOps = ['ADD', 'SUB', 'AND', 'OR', 'XOR', 'MUL', 'DIV', 'SHIFT'];
        this.shiftOps = ['SL', 'SLC', 'SR', 'SRC', 'SRA', 'SAC', 'ROR', 'ROC'];
        this.jumpConditions = ['JMP', 'JZ', 'JNZ', 'JC', 'JNC', 'JN', 'JNN', 'JO'];
        this.systemOps = ['NOP', 'HLT', 'SWI', 'RETI', '', '', '', ''];
    }

    disassemble(instruction) {
        // Check for HALT first (0xFFFF)
        if (instruction === 0xFFFF) {
            return 'HLT';
        }
        
        // Check for LDI (opcode bit 15 = 0)
        if ((instruction & 0x8000) === 0) {
            return this.disassembleLDI(instruction);
        }
        
        // Check for LD/ST (opcode bits 15-14 = 10)
        if (((instruction >>> 14) & 0x3) === 0b10) {
            return this.disassembleMemory(instruction);
        }
        
        // Check for ALU2 (opcode bits 15-13 = 110)
        if (((instruction >>> 13) & 0x7) === 0b110) {
            return this.disassembleALU(instruction);
        }
        
        // Check for extended instructions (opcode bits 15-13 = 111)
        if (((instruction >>> 13) & 0x7) === 0b111) {
            return this.disassembleControlFlow(instruction);
        }
        
        return `??? (0x${instruction.toString(16).padStart(4, '0').toUpperCase()})`;
    }

    disassembleLDI(instruction) {
        const immediate = instruction & 0x7FFF;
        return `LDI #0x${immediate.toString(16).padStart(4, '0').toUpperCase()}`;
    }

    disassembleMemory(instruction) {
        // LD/ST format: [10][d1][Rd4][Rb4][offset5]
        // Bits: 15-14: opcode=10, 13: d, 12-9: Rd, 8-5: Rb, 4-0: offset
        
        const d = (instruction >>> 13) & 0x1;      // Bit 13
        const rd = (instruction >>> 9) & 0xF;      // Bits 12-9  
        const rb = (instruction >>> 5) & 0xF;      // Bits 8-5
        const offset = instruction & 0x1F;         // Bits 4-0
        
        if (d === 0) {
            return `LD ${this.registerNames[rd]}, [${this.registerNames[rb]}+0x${offset.toString(16).toUpperCase()}]`;
        } else {
            return `ST ${this.registerNames[rd]}, [${this.registerNames[rb]}+0x${offset.toString(16).toUpperCase()}]`;
        }
    }

    disassembleALU(instruction) {
        const aluOp = (instruction >>> 10) & 0x7;
        
        if (aluOp === 0b111) {
            return this.disassembleShift(instruction);
        }
        
        // CORRECTED ALU bit extraction:
        // ALU format: [110][op3][Rd4][w1][i1][Rs/imm4]
        // Bits: 15-13: opcode=110, 12-10: aluOp, 9-6: Rd, 5: w, 4: i, 3-0: Rs/imm
        
        const rd = (instruction >>> 6) & 0xF;      // Bits 9-6  ← FIXED!
        const w = (instruction >>> 5) & 0x1;       // Bit 5     ← FIXED!
        const i = (instruction >>> 4) & 0x1;       // Bit 4     ← FIXED!
        const operand = instruction & 0xF;         // Bits 3-0
        
        let opStr = this.aluOps[aluOp];
        let operandStr = i === 0 ? this.registerNames[operand] : `#0x${operand.toString(16).toUpperCase()}`;
        
        // Only use flag-only operations when w=0 AND for specific ALU ops
        if (w === 0) {
            switch (aluOp) {
                case 0b000: opStr = 'ANW'; break;  // ADD No Write
                case 0b001: opStr = 'CMP'; break;  // SUB No Write (Compare)
                case 0b010: opStr = 'TBS'; break;  // AND No Write (Test Bit Set)
                case 0b100: opStr = 'TBC'; break;  // XOR No Write (Test Bit Clear)
                default: break; // Keep original opcode for others
            }
        }
        
        return `${opStr} ${this.registerNames[rd]}, ${operandStr}`;
    }

    // ... rest of methods same as before ...


    disassembleShift(instruction) {
        const rd = (instruction >>> 8) & 0xF;
        const shiftType = (instruction >>> 4) & 0x7;
        const count = instruction & 0xF;
        
        return `${this.shiftOps[shiftType]} ${this.registerNames[rd]}, #0x${count.toString(16).toUpperCase()}`;
    }

    disassembleControlFlow(instruction) {
        // Check for MOV first (opcode bits 15-10 = 111110)
        if ((instruction >>> 10) === 0b111110) {
            return this.disassembleMOV(instruction);
        }
        
        // Check for LSI (opcode bits 15-9 = 1111110)
        if ((instruction >>> 9) === 0b1111110) {
            return this.disassembleLSI(instruction);
        }
        
        // Check for Jump (opcode bits 15-12 = 1110)
        if ((instruction >>> 12) === 0b1110) {
            return this.disassembleJump(instruction);
        }
        
        // Check for System (opcode bits 15-3 = 1111111111110)
        if ((instruction >>> 3) === 0b1111111111110) {
            return this.disassembleSystem(instruction);
        }
        
        return `??? (0x${instruction.toString(16).padStart(4, '0').toUpperCase()})`;
    }

    disassembleMOV(instruction) {
        // MOV encoding: [111110][Rd4][Rs4][imm2]
        // Bits: 15-10: opcode=111110, 9-6: Rd, 5-2: Rs, 1-0: imm
        
        const rd = (instruction >>> 6) & 0xF;      // Bits 9-6
        const rs = (instruction >>> 2) & 0xF;      // Bits 5-2
        const imm = instruction & 0x3;             // Bits 1-0
        
        if (imm === 0) {
            return `MOV ${this.registerNames[rd]}, ${this.registerNames[rs]}`;
        } else {
            return `MOV ${this.registerNames[rd]}, ${this.registerNames[rs]}, #0x${imm.toString(16).toUpperCase()}`;
        }
    }

    disassembleLSI(instruction) {
        // LSI encoding: [1111110][Rd4][imm5]
        // Bits: 15-9: opcode=1111110, 8-5: Rd, 4-0: imm5
        
        const rd = (instruction >>> 5) & 0xF;      // Bits 8-5
        let imm = instruction & 0x1F;              // Bits 4-0
        
        // Sign extend 5-bit value
        if (imm & 0x10) imm |= 0xFFE0;
        
        const immStr = imm >= 0 ? 
            `#0x${imm.toString(16).toUpperCase()}` : 
            `#-0x${(-imm).toString(16).toUpperCase()}`;
            
        return `LSI ${this.registerNames[rd]}, ${immStr}`;
    }

    disassembleJump(instruction) {
        const condition = (instruction >>> 9) & 0x7;
        let offset = instruction & 0x1FF;
        
        // Sign extend 9-bit value
        if (offset & 0x100) offset |= 0xFE00;
        
        const conditionName = this.jumpConditions[condition];
        const offsetStr = offset >= 0 ? 
            `+0x${offset.toString(16).toUpperCase()}` : 
            `-0x${(-offset).toString(16).toUpperCase()}`;
        
        // Calculate absolute target address for comment
        // Note: This assumes we know the current address - we'd need to pass it in
        // For now, just show the relative offset
        return `${conditionName} ${offsetStr}`;
    }

    // Enhanced version that takes current address for absolute target calculation
    disassembleJumpWithAddress(instruction, currentAddress) {
        const condition = (instruction >>> 9) & 0x7;
        let offset = instruction & 0x1FF;
        
        // Sign extend 9-bit value
        if (offset & 0x100) offset |= 0xFE00;
        
        const conditionName = this.jumpConditions[condition];
        const offsetStr = offset >= 0 ? 
            `+0x${offset.toString(16).toUpperCase()}` : 
            `-0x${(-offset).toString(16).toUpperCase()}`;
        
        // Calculate absolute target address
        const targetAddress = (currentAddress + 1 + offset) & 0xFFFF;
        
        return `${conditionName} ${offsetStr}   ; 0x${targetAddress.toString(16).padStart(4, '0').toUpperCase()}`;
    }

    disassembleSystem(instruction) {
        const sysOp = instruction & 0x7;
        return this.systemOps[sysOp] || 'SYS';
    }
}
/* deep16_disassembler.js */
