{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627558168227 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627558168241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 29 13:29:27 2021 " "Processing started: Thu Jul 29 13:29:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627558168241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558168241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off e_my_automated_laundry_system -c e_my_automated_laundry_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off e_my_automated_laundry_system -c e_my_automated_laundry_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558168241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627558169760 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627558169760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_payment_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_payment_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_payment_fsm-a_payment_fsm " "Found design unit 1: e_payment_fsm-a_payment_fsm" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627558191774 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_payment_fsm " "Found entity 1: e_payment_fsm" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627558191774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558191774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_my_automated_laundry_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_my_automated_laundry_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_my_automated_laundry_system-a_my_automated_laundry_system " "Found design unit 1: e_my_automated_laundry_system-a_my_automated_laundry_system" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627558191789 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_my_automated_laundry_system " "Found entity 1: e_my_automated_laundry_system" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627558191789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558191789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_memory-a_memory " "Found design unit 1: e_memory-a_memory" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627558191814 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_memory " "Found entity 1: e_memory" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627558191814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558191814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_laundry_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_laundry_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_laundry_fsm-a_laundry_fsm " "Found design unit 1: e_laundry_fsm-a_laundry_fsm" {  } { { "e_laundry_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_laundry_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627558191829 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_laundry_fsm " "Found entity 1: e_laundry_fsm" {  } { { "e_laundry_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_laundry_fsm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627558191829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558191829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_7seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_7seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_7seg_display-a_7seg_display " "Found design unit 1: e_7seg_display-a_7seg_display" {  } { { "e_7seg_display.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_7seg_display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627558191854 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_7seg_display " "Found entity 1: e_7seg_display" {  } { { "e_7seg_display.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_7seg_display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627558191854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558191854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "e_7seg_bcd_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file e_7seg_bcd_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 e_7seg_bcd_decoder-a_7seg_bcd_decoder " "Found design unit 1: e_7seg_bcd_decoder-a_7seg_bcd_decoder" {  } { { "e_7seg_bcd_decoder.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_7seg_bcd_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627558191865 ""} { "Info" "ISGN_ENTITY_NAME" "1 e_7seg_bcd_decoder " "Found entity 1: e_7seg_bcd_decoder" {  } { { "e_7seg_bcd_decoder.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_7seg_bcd_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627558191865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558191865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "e_my_automated_laundry_system " "Elaborating entity \"e_my_automated_laundry_system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627558191970 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl_washing_machine_address_available e_my_automated_laundry_system.vhd(149) " "VHDL Process Statement warning at e_my_automated_laundry_system.vhd(149): signal \"sl_washing_machine_address_available\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627558191975 "|e_my_automated_laundry_system"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sl_word_choice e_my_automated_laundry_system.vhd(139) " "VHDL Process Statement warning at e_my_automated_laundry_system.vhd(139): inferring latch(es) for signal or variable \"sl_word_choice\", which holds its previous value in one or more paths through the process" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 139 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627558191975 "|e_my_automated_laundry_system"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sl_memory_enable e_my_automated_laundry_system.vhd(139) " "VHDL Process Statement warning at e_my_automated_laundry_system.vhd(139): inferring latch(es) for signal or variable \"sl_memory_enable\", which holds its previous value in one or more paths through the process" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 139 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627558191975 "|e_my_automated_laundry_system"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red_led e_my_automated_laundry_system.vhd(139) " "VHDL Process Statement warning at e_my_automated_laundry_system.vhd(139): inferring latch(es) for signal or variable \"red_led\", which holds its previous value in one or more paths through the process" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 139 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627558191976 "|e_my_automated_laundry_system"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green_led e_my_automated_laundry_system.vhd(139) " "VHDL Process Statement warning at e_my_automated_laundry_system.vhd(139): inferring latch(es) for signal or variable \"green_led\", which holds its previous value in one or more paths through the process" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 139 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627558191976 "|e_my_automated_laundry_system"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green_led e_my_automated_laundry_system.vhd(139) " "Inferred latch for \"green_led\" at e_my_automated_laundry_system.vhd(139)" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558191978 "|e_my_automated_laundry_system"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red_led e_my_automated_laundry_system.vhd(139) " "Inferred latch for \"red_led\" at e_my_automated_laundry_system.vhd(139)" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558191978 "|e_my_automated_laundry_system"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_memory_enable e_my_automated_laundry_system.vhd(139) " "Inferred latch for \"sl_memory_enable\" at e_my_automated_laundry_system.vhd(139)" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558191979 "|e_my_automated_laundry_system"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_word_choice\[0\] e_my_automated_laundry_system.vhd(139) " "Inferred latch for \"sl_word_choice\[0\]\" at e_my_automated_laundry_system.vhd(139)" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558191979 "|e_my_automated_laundry_system"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_word_choice\[1\] e_my_automated_laundry_system.vhd(139) " "Inferred latch for \"sl_word_choice\[1\]\" at e_my_automated_laundry_system.vhd(139)" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558191979 "|e_my_automated_laundry_system"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_word_choice\[2\] e_my_automated_laundry_system.vhd(139) " "Inferred latch for \"sl_word_choice\[2\]\" at e_my_automated_laundry_system.vhd(139)" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 139 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558191979 "|e_my_automated_laundry_system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_memory e_memory:i_e_memory " "Elaborating entity \"e_memory\" for hierarchy \"e_memory:i_e_memory\"" {  } { { "e_my_automated_laundry_system.vhd" "i_e_memory" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627558192002 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram e_memory.vhd(25) " "VHDL Process Statement warning at e_memory.vhd(25): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627558192004 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "washing_machine_address e_memory.vhd(25) " "VHDL Process Statement warning at e_memory.vhd(25): signal \"washing_machine_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627558192004 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "washing_machine_address e_memory.vhd(28) " "VHDL Process Statement warning at e_memory.vhd(28): signal \"washing_machine_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627558192006 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ram e_memory.vhd(21) " "VHDL Process Statement warning at e_memory.vhd(21): inferring latch(es) for signal or variable \"ram\", which holds its previous value in one or more paths through the process" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627558192007 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "washing_machine_address_available e_memory.vhd(21) " "VHDL Process Statement warning at e_memory.vhd(21): inferring latch(es) for signal or variable \"washing_machine_address_available\", which holds its previous value in one or more paths through the process" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627558192007 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "washing_machine_address_available e_memory.vhd(21) " "Inferred latch for \"washing_machine_address_available\" at e_memory.vhd(21)" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192008 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[8\] e_memory.vhd(21) " "Inferred latch for \"ram\[8\]\" at e_memory.vhd(21)" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192008 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[7\] e_memory.vhd(21) " "Inferred latch for \"ram\[7\]\" at e_memory.vhd(21)" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192008 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[6\] e_memory.vhd(21) " "Inferred latch for \"ram\[6\]\" at e_memory.vhd(21)" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192008 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[5\] e_memory.vhd(21) " "Inferred latch for \"ram\[5\]\" at e_memory.vhd(21)" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192009 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[4\] e_memory.vhd(21) " "Inferred latch for \"ram\[4\]\" at e_memory.vhd(21)" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192009 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[3\] e_memory.vhd(21) " "Inferred latch for \"ram\[3\]\" at e_memory.vhd(21)" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192009 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[2\] e_memory.vhd(21) " "Inferred latch for \"ram\[2\]\" at e_memory.vhd(21)" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192009 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[1\] e_memory.vhd(21) " "Inferred latch for \"ram\[1\]\" at e_memory.vhd(21)" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192009 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ram\[0\] e_memory.vhd(21) " "Inferred latch for \"ram\[0\]\" at e_memory.vhd(21)" {  } { { "e_memory.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_memory.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192010 "|e_my_automated_laundry_system|e_memory:i_e_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_laundry_fsm e_laundry_fsm:i_e_laundry_fsm " "Elaborating entity \"e_laundry_fsm\" for hierarchy \"e_laundry_fsm:i_e_laundry_fsm\"" {  } { { "e_my_automated_laundry_system.vhd" "i_e_laundry_fsm" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627558192025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_payment_fsm e_payment_fsm:i_e_payment_fsm " "Elaborating entity \"e_payment_fsm\" for hierarchy \"e_payment_fsm:i_e_payment_fsm\"" {  } { { "e_my_automated_laundry_system.vhd" "i_e_payment_fsm" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627558192050 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl_coin_state e_payment_fsm.vhd(29) " "VHDL Process Statement warning at e_payment_fsm.vhd(29): signal \"sl_coin_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1627558192051 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sl_coin_state e_payment_fsm.vhd(28) " "VHDL Process Statement warning at e_payment_fsm.vhd(28): inferring latch(es) for signal or variable \"sl_coin_state\", which holds its previous value in one or more paths through the process" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627558192056 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "paid e_payment_fsm.vhd(28) " "VHDL Process Statement warning at e_payment_fsm.vhd(28): inferring latch(es) for signal or variable \"paid\", which holds its previous value in one or more paths through the process" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1627558192057 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "paid e_payment_fsm.vhd(28) " "Inferred latch for \"paid\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192060 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.two_euro_ninety_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.two_euro_ninety_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192060 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.two_euro_eighty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.two_euro_eighty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192060 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.two_euro_seventy_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.two_euro_seventy_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192060 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.two_euro_sixty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.two_euro_sixty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192060 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.two_euro_fifty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.two_euro_fifty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192061 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.two_euro_fourty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.two_euro_fourty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192061 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.two_euro_thirty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.two_euro_thirty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192061 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.two_euro_twenty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.two_euro_twenty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192061 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.two_euro_ten_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.two_euro_ten_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192062 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.two_euro e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.two_euro\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192062 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.one_euro_ninety_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.one_euro_ninety_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192062 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.one_euro_eighty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.one_euro_eighty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192062 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.one_euro_seventy_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.one_euro_seventy_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192062 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.one_euro_sixty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.one_euro_sixty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192063 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.one_euro_fifty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.one_euro_fifty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192063 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.one_euro_fourty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.one_euro_fourty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192063 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.one_euro_thirty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.one_euro_thirty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192063 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.one_euro_twenty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.one_euro_twenty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192064 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.one_euro_ten_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.one_euro_ten_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192064 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.one_euro e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.one_euro\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192064 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.ninety_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.ninety_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192064 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.eighty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.eighty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192065 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.seventy_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.seventy_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192065 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.sixty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.sixty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192065 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.fifty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.fifty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192065 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.fourty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.fourty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192065 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.thirty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.thirty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192066 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.twenty_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.twenty_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192066 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.ten_cents e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.ten_cents\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192066 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sl_coin_state.zero_cent e_payment_fsm.vhd(28) " "Inferred latch for \"sl_coin_state.zero_cent\" at e_payment_fsm.vhd(28)" {  } { { "e_payment_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_payment_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558192066 "|e_my_automated_laundry_system|e_payment_fsm:i_e_payment_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_7seg_display e_7seg_display:i_e_7seg_display " "Elaborating entity \"e_7seg_display\" for hierarchy \"e_7seg_display:i_e_7seg_display\"" {  } { { "e_my_automated_laundry_system.vhd" "i_e_7seg_display" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627558192089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "e_7seg_bcd_decoder e_7seg_bcd_decoder:i_e_7seg_bcd_decoder " "Elaborating entity \"e_7seg_bcd_decoder\" for hierarchy \"e_7seg_bcd_decoder:i_e_7seg_bcd_decoder\"" {  } { { "e_my_automated_laundry_system.vhd" "i_e_7seg_bcd_decoder" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627558192142 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "e_7seg_display:i_e_7seg_display\|Mux27_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"e_7seg_display:i_e_7seg_display\|Mux27_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627558193414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627558193414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627558193414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627558193414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627558193414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627558193414 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE e_my_automated_laundry_system.e_my_automated_laundry_system0.rtl.mif " "Parameter INIT_FILE set to e_my_automated_laundry_system.e_my_automated_laundry_system0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627558193414 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1627558193414 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1627558193414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "e_7seg_display:i_e_7seg_display\|altsyncram:Mux27_rtl_0 " "Elaborated megafunction instantiation \"e_7seg_display:i_e_7seg_display\|altsyncram:Mux27_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627558193769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "e_7seg_display:i_e_7seg_display\|altsyncram:Mux27_rtl_0 " "Instantiated megafunction \"e_7seg_display:i_e_7seg_display\|altsyncram:Mux27_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627558193770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627558193770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627558193770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627558193770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627558193770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627558193770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE e_my_automated_laundry_system.e_my_automated_laundry_system0.rtl.mif " "Parameter \"INIT_FILE\" = \"e_my_automated_laundry_system.e_my_automated_laundry_system0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627558193770 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627558193770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffa1 " "Found entity 1: altsyncram_ffa1" {  } { { "db/altsyncram_ffa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/db/altsyncram_ffa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627558193919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558193919 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sl_word_choice\[2\] " "Latch sl_word_choice\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e_laundry_fsm:i_e_laundry_fsm\|WideOr11 " "Ports D and ENA on the latch are fed by the same signal e_laundry_fsm:i_e_laundry_fsm\|WideOr11" {  } { { "e_laundry_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_laundry_fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627558194425 ""}  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627558194425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sl_word_choice\[0\] " "Latch sl_word_choice\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e_laundry_fsm:i_e_laundry_fsm\|WideOr11 " "Ports D and ENA on the latch are fed by the same signal e_laundry_fsm:i_e_laundry_fsm\|WideOr11" {  } { { "e_laundry_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_laundry_fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627558194425 ""}  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627558194425 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sl_word_choice\[1\] " "Latch sl_word_choice\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA e_laundry_fsm:i_e_laundry_fsm\|WideOr11 " "Ports D and ENA on the latch are fed by the same signal e_laundry_fsm:i_e_laundry_fsm\|WideOr11" {  } { { "e_laundry_fsm.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_laundry_fsm.vhd" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1627558194425 ""}  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 139 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1627558194425 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "green_led GND " "Pin \"green_led\" is stuck at GND" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627558194638 "|e_my_automated_laundry_system|green_led"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_1\[5\] VCC " "Pin \"hex_1\[5\]\" is stuck at VCC" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627558194638 "|e_my_automated_laundry_system|hex_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "coin_out\[3\] GND " "Pin \"coin_out\[3\]\" is stuck at GND" {  } { { "e_my_automated_laundry_system.vhd" "" { Text "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/e_my_automated_laundry_system.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627558194638 "|e_my_automated_laundry_system|coin_out[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627558194638 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627558194828 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627558195432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627558195751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627558195751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "312 " "Implemented 312 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627558195888 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627558195888 ""} { "Info" "ICUT_CUT_TM_LCELLS" "234 " "Implemented 234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627558195888 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1627558195888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627558195888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627558195931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 29 13:29:55 2021 " "Processing ended: Thu Jul 29 13:29:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627558195931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627558195931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627558195931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627558195931 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1627558199278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627558199293 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 29 13:29:57 2021 " "Processing started: Thu Jul 29 13:29:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627558199293 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1627558199293 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off e_my_automated_laundry_system -c e_my_automated_laundry_system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off e_my_automated_laundry_system -c e_my_automated_laundry_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1627558199293 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1627558202177 ""}
{ "Info" "0" "" "Project  = e_my_automated_laundry_system" {  } {  } 0 0 "Project  = e_my_automated_laundry_system" 0 0 "Fitter" 0 0 1627558202181 ""}
{ "Info" "0" "" "Revision = e_my_automated_laundry_system" {  } {  } 0 0 "Revision = e_my_automated_laundry_system" 0 0 "Fitter" 0 0 1627558202183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1627558202545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1627558202546 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "e_my_automated_laundry_system 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"e_my_automated_laundry_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1627558202580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627558202705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1627558202706 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1627558203792 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1627558204012 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1627558205362 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1627558205386 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "No exact pin location assignment(s) for 67 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1627558205976 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1627558231927 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 60 global CLKCTRL_G10 " "CLOCK_50~inputCLKENA0 with 60 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1627558232729 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1627558232729 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627558232732 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1627558232797 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627558232798 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1627558232802 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1627558232803 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1627558232805 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1627558232805 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1627558235262 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "e_my_automated_laundry_system.sdc " "Synopsys Design Constraints File file not found: 'e_my_automated_laundry_system.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1627558235263 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1627558235266 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " "Clock target e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 of clock e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1627558235271 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1627558235275 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1627558235276 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1627558235282 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1627558235336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1627558235338 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1627558235338 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:30 " "Fitter preparation operations ending: elapsed time is 00:00:30" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627558235752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1627558247150 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1627558247787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627558252847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1627558255618 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1627558261173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627558261173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1627558264415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1627558276125 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1627558276125 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1627558312679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1627558325011 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1627558325011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:52 " "Fitter routing operations ending: elapsed time is 00:00:52" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627558325022 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.64 " "Total time spent on timing analysis during the Fitter is 1.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1627558332420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627558332506 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627558333796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1627558333796 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1627558334878 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1627558342672 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/output_files/e_my_automated_laundry_system.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/output_files/e_my_automated_laundry_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1627558343423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6640 " "Peak virtual memory: 6640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627558344502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 29 13:32:24 2021 " "Processing ended: Thu Jul 29 13:32:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627558344502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:27 " "Elapsed time: 00:02:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627558344502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:23 " "Total CPU time (on all processors): 00:03:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627558344502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1627558344502 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1627558346951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627558346964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 29 13:32:26 2021 " "Processing started: Thu Jul 29 13:32:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627558346964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1627558346964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off e_my_automated_laundry_system -c e_my_automated_laundry_system " "Command: quartus_asm --read_settings_files=off --write_settings_files=off e_my_automated_laundry_system -c e_my_automated_laundry_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1627558346964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1627558349010 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1627558365545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627558366381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 29 13:32:46 2021 " "Processing ended: Thu Jul 29 13:32:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627558366381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627558366381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627558366381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1627558366381 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1627558367129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1627558368918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627558368932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 29 13:32:47 2021 " "Processing started: Thu Jul 29 13:32:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627558368932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1627558368932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta e_my_automated_laundry_system -c e_my_automated_laundry_system " "Command: quartus_sta e_my_automated_laundry_system -c e_my_automated_laundry_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1627558368932 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1627558369376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1627558371423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1627558371423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558371513 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558371513 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1627558372648 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "e_my_automated_laundry_system.sdc " "Synopsys Design Constraints File file not found: 'e_my_automated_laundry_system.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1627558372712 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558372712 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1627558372716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " "create_clock -period 1.000 -name e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1627558372716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1627558372716 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state " "create_clock -period 1.000 -name e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1627558372716 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627558372716 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " "Clock target e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 of clock e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1627558372719 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1627558372721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627558372723 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1627558372727 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1627558372749 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1627558372803 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627558372803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.328 " "Worst-case setup slack is -7.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.328             -23.551 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state  " "   -7.328             -23.551 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.953            -186.158 CLOCK_50  " "   -4.953            -186.158 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.877             -57.511 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690  " "   -2.877             -57.511 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558372823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.116 " "Worst-case hold slack is -1.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.116              -4.461 CLOCK_50  " "   -1.116              -4.461 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690  " "    0.751               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.217               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state  " "    1.217               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558372832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.668 " "Worst-case recovery slack is -2.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.668             -26.335 CLOCK_50  " "   -2.668             -26.335 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558372842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.906 " "Worst-case removal slack is 0.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 CLOCK_50  " "    0.906               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558372853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -56.656 CLOCK_50  " "   -2.174             -56.656 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 reset  " "    0.163               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state  " "    0.341               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690  " "    0.378               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558372870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558372870 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1627558372918 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1627558372992 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1627558375761 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " "Clock target e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 of clock e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1627558375912 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627558375914 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1627558375926 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627558375926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.362 " "Worst-case setup slack is -7.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.362             -23.502 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state  " "   -7.362             -23.502 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.726            -172.126 CLOCK_50  " "   -4.726            -172.126 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.782             -56.224 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690  " "   -2.782             -56.224 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558375935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.213 " "Worst-case hold slack is -1.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213              -5.260 CLOCK_50  " "   -1.213              -5.260 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690  " "    0.684               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.120               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state  " "    1.120               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558375943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.392 " "Worst-case recovery slack is -2.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.392             -23.567 CLOCK_50  " "   -2.392             -23.567 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558375951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.609 " "Worst-case removal slack is 0.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 CLOCK_50  " "    0.609               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558375956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -58.990 CLOCK_50  " "   -2.174             -58.990 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 reset  " "    0.155               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690  " "    0.355               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state  " "    0.375               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558375970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558375970 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1627558375990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1627558376351 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1627558378786 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " "Clock target e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 of clock e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1627558378916 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627558378917 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1627558378921 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627558378921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.874 " "Worst-case setup slack is -3.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.874             -12.399 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state  " "   -3.874             -12.399 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.766            -121.651 CLOCK_50  " "   -2.766            -121.651 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.223             -19.248 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690  " "   -1.223             -19.248 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558378924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.675 " "Worst-case hold slack is -0.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675              -2.279 CLOCK_50  " "   -0.675              -2.279 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.420               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690  " "    0.420               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378936 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.990               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state  " "    0.990               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378936 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558378936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.064 " "Worst-case recovery slack is -2.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064             -20.411 CLOCK_50  " "   -2.064             -20.411 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558378943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.589 " "Worst-case removal slack is 0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 CLOCK_50  " "    0.589               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558378952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -34.679 CLOCK_50  " "   -2.174             -34.679 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037              -0.073 reset  " "   -0.037              -0.073 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690  " "    0.398               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state  " "    0.448               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558378960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558378960 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1627558378983 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " "Clock target e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 of clock e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1627558379301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1627558379302 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1627558379307 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1627558379307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.572 " "Worst-case setup slack is -3.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.572             -11.430 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state  " "   -3.572             -11.430 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.242             -94.673 CLOCK_50  " "   -2.242             -94.673 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.013             -14.893 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690  " "   -1.013             -14.893 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558379311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.761 " "Worst-case hold slack is -0.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.761              -2.807 CLOCK_50  " "   -0.761              -2.807 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690  " "    0.367               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.921               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state  " "    0.921               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558379320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.755 " "Worst-case recovery slack is -1.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.755             -17.341 CLOCK_50  " "   -1.755             -17.341 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558379329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.369 " "Worst-case removal slack is 0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 CLOCK_50  " "    0.369               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558379336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -34.749 CLOCK_50  " "   -2.174             -34.749 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.083 reset  " "   -0.043              -0.083 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690  " "    0.414               0.000 e_payment_fsm:i_e_payment_fsm\|sl_coin_state.two_euro_690 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state  " "    0.447               0.000 e_laundry_fsm:i_e_laundry_fsm\|sl_present_state.availability_state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1627558379344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1627558379344 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1627558383047 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1627558383049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5166 " "Peak virtual memory: 5166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627558383196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 29 13:33:03 2021 " "Processing ended: Thu Jul 29 13:33:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627558383196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627558383196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627558383196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1627558383196 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1627558385653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627558385665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 29 13:33:05 2021 " "Processing started: Thu Jul 29 13:33:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627558385665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1627558385665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off e_my_automated_laundry_system -c e_my_automated_laundry_system " "Command: quartus_eda --read_settings_files=off --write_settings_files=off e_my_automated_laundry_system -c e_my_automated_laundry_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1627558385665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1627558388406 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1627558388524 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "e_my_automated_laundry_system.vho C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/simulation/modelsim/ simulation " "Generated file e_my_automated_laundry_system.vho in folder \"C:/intelFPGA_lite/18.1/FPGA_Excercises/sampleProject/automated_laundry_system/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1627558389115 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4739 " "Peak virtual memory: 4739 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627558389258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 29 13:33:09 2021 " "Processing ended: Thu Jul 29 13:33:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627558389258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627558389258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627558389258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1627558389258 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1627558390001 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627558453160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627558453172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 29 13:34:12 2021 " "Processing started: Thu Jul 29 13:34:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627558453172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1627558453172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp e_my_automated_laundry_system -c e_my_automated_laundry_system --netlist_type=sgate " "Command: quartus_npp e_my_automated_laundry_system -c e_my_automated_laundry_system --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1627558453172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1627558453665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627558453746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 29 13:34:13 2021 " "Processing ended: Thu Jul 29 13:34:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627558453746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627558453746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627558453746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1627558453746 ""}
