

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      68 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 00000000000e1000 	high:20 low:12
addr_dec_mask[ROW]   = 00000000fff00000 	high:32 low:20
addr_dec_mask[COL]   = 000000000001e0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000001000
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 68
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14  15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47  48  49
GPGPU-Sim uArch:   50  51  52  53  54  55  56  57  58  59
GPGPU-Sim uArch:   60  61  62  63  64  65  66  67  68  69
GPGPU-Sim uArch:   70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89
GPGPU-Sim uArch:   90  91  92  93  94  95  96  97  98  99
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 68
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14  15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47  48  49
GPGPU-Sim uArch:   50  51  52  53  54  55  56  57  58  59
GPGPU-Sim uArch:   60  61  62  63  64  65  66  67  68  69
GPGPU-Sim uArch:   70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89
GPGPU-Sim uArch:   90  91  92  93  94  95  96  97  98  99
63fd297aa63cb0575298d2a4a3bab031  /root/ispass2009-benchmarks/bin/release/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /root/ispass2009-benchmarks/bin/release/BFS
Running md5sum using "md5sum /root/ispass2009-benchmarks/bin/release/BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /root/ispass2009-benchmarks/bin/release/BFS > _cuobjdump_complete_output_ys4iW8"
Parsing file _cuobjdump_complete_output_ys4iW8
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x4039b0, fat_cubin_handle = 1
GPGPU-Sim PTX: Warning %temp1 was declared previous at _1.ptx:58 skipping new declaration
GPGPU-Sim PTX: Warning %temp2 was declared previous at _1.ptx:59 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:52) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:65) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x130 (_1.ptx:85) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x190 (_1.ptx:107) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:123) add.s32 %r29, %r29, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x200 (_1.ptx:129) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208 (_1.ptx:133) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_odOSKw"
Running: cat _ptx_odOSKw | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_pxntzU
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_pxntzU --output-file  /dev/null 2> _ptx_odOSKwinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_odOSKw _ptx2_pxntzU _ptx_odOSKwinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: /root/ispass2009-benchmarks/BFS/data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 30, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 31, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 32, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 33, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 34, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 35, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 36, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 37, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 38, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 39, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 40, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 41, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 42, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 43, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 44, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 45, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 46, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 47, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 48, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 49, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 50, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 51, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 52, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 53, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 54, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 55, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 56, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 57, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 58, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 59, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 60, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 61, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 62, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 63, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 64, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 65, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 66, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 67, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 30, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 31, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 32, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 33, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 34, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 35, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 36, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 37, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 38, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 39, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 40, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 41, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 42, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 43, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 44, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 45, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 46, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 47, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 48, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 49, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 50, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 51, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 52, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 53, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 54, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 55, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 56, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 57, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 58, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 59, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 60, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 61, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 62, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 63, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 64, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 65, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 66, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 67, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 30, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 31, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 32, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 33, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 34, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 35, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 36, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 37, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 38, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 39, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 40, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 41, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 42, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 43, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 44, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 45, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 46, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 47, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 48, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 49, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 50, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 51, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 52, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 53, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 54, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 55, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 56, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 57, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 58, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 59, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 60, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 61, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 62, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 63, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 64, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 65, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 66, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 67, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 15, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 16, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 17, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 18, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 19, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 20, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 21, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 22, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 23, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 24, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 25, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 26, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 27, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 28, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 29, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 30, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 31, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 32, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 33, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 34, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 35, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 36, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 37, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 38, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 39, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 40, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 41, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 42, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 43, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 44, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 45, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 46, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 47, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 48, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 49, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 50, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 51, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 52, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:02 / Sat Apr 24 01:54:18 2021
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(76,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(93,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 260320 (ipc=260.3) sim_rate=65080 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 24 01:54:20 2021
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(205,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(104,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(65,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(123,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(241,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(178,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(250,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(142,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(217,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 1158432 (ipc=772.3) sim_rate=193072 (inst/sec) elapsed = 0:0:00:06 / Sat Apr 24 01:54:22 2021
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(109,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(189,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(194,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(160,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1937,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1937,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1940,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1944,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1945,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1945,0), 2 CTAs running
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(72,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1951,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1954,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1956,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1958,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1958,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1958,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1962,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1963,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1963,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1969,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1969,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1969,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1970,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1975,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1976,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1976,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1976,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1976,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1981,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1982,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1982,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1982,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1983,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1986,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1988,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1988,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1991,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1993,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1994,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1996,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1999,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1999,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 1678212 (ipc=839.1) sim_rate=186468 (inst/sec) elapsed = 0:0:00:09 / Sat Apr 24 01:54:25 2021
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2000,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2001,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2005,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2005,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2006,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2006,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2011,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2011,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2012,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2013,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2017,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2017,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2018,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2023,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2023,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (2023,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2024,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2028,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2028,0), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #0 (2029,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2030,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 15 finished CTA #2 (2033,0), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (2035,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2036,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #1 (2041,0), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #2 (2041,0), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #3 (2042,0), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #0 (2047,0), 3 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (2047,0), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (2047,0), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #3 (2048,0), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (2048,0), 3 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (2053,0), 3 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (2053,0), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (2053,0), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #3 (2054,0), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #0 (2054,0), 3 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (2057,0), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (2059,0), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (2059,0), 3 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #3 (2060,0), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #1 (2065,0), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (2065,0), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #3 (2066,0), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (2068,0), 3 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (2070,0), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #2 (2070,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (2070,0), 3 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #3 (2072,0), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #1 (2076,0), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (2076,0), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #3 (2078,0), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 24 finished CTA #0 (2079,0), 3 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (2083,0), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (2083,0), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #3 (2084,0), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (2087,0), 3 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (2087,0), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (2088,0), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #2 (2088,0), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #3 (2090,0), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #3 (2094,0), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #3 (2096,0), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #0 (2101,0), 3 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (2101,0), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (2101,0), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (2102,0), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #0 (2107,0), 3 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (2107,0), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (2107,0), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #3 (2108,0), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #3 (2114,0), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 30 finished CTA #0 (2137,0), 3 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #1 (2148,0), 2 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #2 (2148,0), 1 CTAs running
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(31,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 29 finished CTA #0 (2153,0), 3 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #3 (2156,0), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #2 (2159,0), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (2161,0), 3 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (2161,0), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (2161,0), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #0 (2162,0), 3 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #3 (2168,0), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #3 (2170,0), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #1 (2173,0), 2 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #2 (2173,0), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (2174,0), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 33 finished CTA #1 (2174,0), 3 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #2 (2174,0), 2 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #0 (2175,0), 3 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #3 (2180,0), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 31 finished CTA #1 (2183,0), 2 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #0 (2184,0), 1 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #2 (2185,0), 1 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #3 (2186,0), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 34 finished CTA #0 (2187,0), 3 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #1 (2187,0), 2 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #2 (2190,0), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #0 (2191,0), 3 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #3 (2192,0), 0 CTAs running
GPGPU-Sim uArch: Shader 31 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 37 finished CTA #0 (2196,0), 3 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #0 (2197,0), 3 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #1 (2197,0), 2 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #2 (2197,0), 1 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #3 (2198,0), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 38 finished CTA #0 (2202,0), 3 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #1 (2203,0), 2 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #2 (2203,0), 1 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #3 (2204,0), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 37 finished CTA #1 (2209,0), 2 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #2 (2209,0), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #3 (2210,0), 0 CTAs running
GPGPU-Sim uArch: Shader 36 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 39 finished CTA #0 (2210,0), 3 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #1 (2215,0), 2 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #2 (2215,0), 1 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #3 (2216,0), 0 CTAs running
GPGPU-Sim uArch: Shader 37 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 39 finished CTA #1 (2221,0), 2 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #2 (2221,0), 1 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #3 (2222,0), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 41 finished CTA #0 (2223,0), 3 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #0 (2227,0), 3 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #1 (2227,0), 2 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #2 (2227,0), 1 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #3 (2228,0), 0 CTAs running
GPGPU-Sim uArch: Shader 39 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 42 finished CTA #0 (2230,0), 3 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #1 (2233,0), 2 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #2 (2233,0), 1 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #0 (2233,0), 3 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #3 (2234,0), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 42 finished CTA #1 (2239,0), 2 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #2 (2239,0), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #3 (2240,0), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 44 finished CTA #0 (2240,0), 3 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #2 (2243,0), 2 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #1 (2245,0), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #3 (2246,0), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 44 finished CTA #2 (2249,0), 2 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #1 (2251,0), 1 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #3 (2252,0), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 47 finished CTA #0 (2253,0), 3 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #0 (2257,0), 3 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #1 (2257,0), 2 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #2 (2257,0), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #0 (2257,0), 3 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #3 (2258,0), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 46 finished CTA #1 (2263,0), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #2 (2263,0), 1 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #3 (2264,0), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 47 finished CTA #1 (2267,0), 2 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #2 (2269,0), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #3 (2270,0), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 48 finished CTA #0 (2273,0), 3 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #1 (2273,0), 2 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #2 (2275,0), 1 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #3 (2276,0), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 49 finished CTA #0 (2280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #1 (2280,0), 2 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #2 (2280,0), 1 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #3 (2282,0), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 50 finished CTA #0 (2287,0), 3 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #1 (2287,0), 2 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #2 (2287,0), 1 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #3 (2288,0), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 51 finished CTA #0 (2290,0), 3 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #1 (2290,0), 2 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #0 (2291,0), 2 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #1 (2291,0), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #2 (2293,0), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #3 (2294,0), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 54 finished CTA #0 (2296,0), 2 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #1 (2296,0), 1 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #2 (2298,0), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 55 finished CTA #0 (2298,0), 2 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #3 (2300,0), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 54 finished CTA #2 (2304,0), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 55 finished CTA #1 (2306,0), 1 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #0 (2309,0), 2 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #2 (2310,0), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 56 finished CTA #1 (2310,0), 1 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #0 (2313,0), 2 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #2 (2316,0), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #1 (2316,0), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #0 (2319,0), 2 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #1 (2321,0), 1 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #2 (2322,0), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 59 finished CTA #0 (2326,0), 2 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #1 (2326,0), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #2 (2328,0), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 60 finished CTA #0 (2333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #2 (2334,0), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 60 finished CTA #1 (2335,0), 1 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #0 (2336,0), 2 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #1 (2339,0), 1 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #2 (2340,0), 0 CTAs running
GPGPU-Sim uArch: Shader 60 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 52 finished CTA #0 (2341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #2 (2346,0), 0 CTAs running
GPGPU-Sim uArch: Shader 61 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 63 finished CTA #0 (2348,0), 2 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #0 (2349,0), 2 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #2 (2351,0), 2 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #1 (2351,0), 1 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #1 (2353,0), 1 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #2 (2357,0), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #2 (2358,0), 0 CTAs running
GPGPU-Sim uArch: Shader 62 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 52 finished CTA #3 (2360,0), 0 CTAs running
GPGPU-Sim uArch: Shader 52 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 64 finished CTA #0 (2363,0), 2 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #1 (2363,0), 1 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #1 (2364,0), 0 CTAs running
GPGPU-Sim uArch: Shader 63 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 65 finished CTA #0 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #1 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #2 (2370,0), 0 CTAs running
GPGPU-Sim uArch: Shader 64 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 66 finished CTA #0 (2375,0), 2 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #1 (2375,0), 1 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #1 (2375,0), 2 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #2 (2376,0), 0 CTAs running
GPGPU-Sim uArch: Shader 65 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 67 finished CTA #2 (2381,0), 1 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #2 (2382,0), 0 CTAs running
GPGPU-Sim uArch: Shader 66 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 67 finished CTA #0 (2388,0), 0 CTAs running
GPGPU-Sim uArch: Shader 67 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 1769453 (ipc=707.8) sim_rate=176945 (inst/sec) elapsed = 0:0:00:10 / Sat Apr 24 01:54:26 2021
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6650,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6651
gpu_sim_insn = 1769667
gpu_ipc =     266.0753
gpu_tot_sim_cycle = 6651
gpu_tot_sim_insn = 1769667
gpu_tot_ipc =     266.0753
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1444
gpu_stall_icnt2sh    = 1378
gpu_total_sim_rate=176966

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 36974
	L1I_total_cache_misses = 6145
	L1I_total_cache_miss_rate = 0.1662
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 44, Miss_rate = 0.440, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[2]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[3]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[4]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[5]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[6]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[10]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[15]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[16]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[17]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[18]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[19]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[20]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[21]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[22]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[23]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[24]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[25]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[26]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[27]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[28]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[29]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[30]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[31]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[32]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[33]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[34]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[35]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[36]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[37]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[38]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[39]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[40]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[41]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[42]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[43]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[44]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[45]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[46]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[47]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[48]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[49]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[50]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[51]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[52]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[53]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[54]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[55]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[56]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[57]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[58]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[59]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[60]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[61]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[62]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[63]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[64]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[65]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[66]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[67]: Access = 24, Miss = 6, Miss_rate = 0.250, Pending_hits = 18, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1537
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 2176
	L1C_total_cache_miss_rate = 0.1518
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 30668
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12160
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 30668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 30829
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6145
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 1841600
gpgpu_n_tot_w_icount = 57550
gpgpu_n_stall_shd_mem = 30668
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 68
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 30668
gpgpu_stall_shd_mem[c_mem][bk_conf] = 30668
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:67083	W0_Idle:140144	W0_Scoreboard:40631	W1:206	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:57344
traffic_breakdown_coretomem[CONST_ACC_R] = 544 {8:68,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 1648 {8:206,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4896 {72:68,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 28016 {136:206,}
maxmrqlatency = 49 
maxdqlatency = 0 
maxmflatency = 554 
averagemflatency = 296 
max_icnt2mem_latency = 285 
max_icnt2sh_latency = 6650 
mrq_lat_table:169 	50 	94 	175 	55 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26 	571 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	609 	25 	50 	81 	52 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	195 	396 	0 	0 	0 	0 	0 	1 	4 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       623      1650      3574         0         0         0      3885         0      2746         0         0         0         0         0         0         0 
dram[1]:      1597      1662         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1572      1668         0         0      4263      6238         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1579      1672         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1576      1679      6632      3869         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1603      1684         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      1584      1691      4659         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1588      1697         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1594      1704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1613      1710         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      1609      1716         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1615      1721         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1619      1728         0         0         0      5054         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1638      1732         0      5843      5447         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1638      1738         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1646      1746         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.400000 16.000000  1.000000      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  9.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  5.666667 16.000000      -nan      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 17.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 16.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 16.000000 16.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 16.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 17.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 17.000000 16.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 16.000000 16.000000      -nan  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 17.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 549/50 = 10.980000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        16         1         0         0         0         1         0         1         0         0         0         0         0         0         0 
dram[1]:        18        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        17        16         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:        17        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        16        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        16        16         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        17        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        17        16         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:        16        16         0         1         1         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        17        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 539
min_bank_accesses = 0!
chip skew: 40/32 = 1.25
number of total write accesses:
dram[0]:         1         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1766       278       268    none      none      none         623    none         268    none      none      none      none      none      none      none  
dram[1]:        240       283    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        292       277    none      none         125       126    none      none      none      none      none      none      none      none      none      none  
dram[3]:        278       277    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        268       279       125       126    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        267       281    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        266       275       126    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        272       278    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        272       284    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        277       277    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        269       276    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        272       274    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        279       274    none      none      none         126    none      none      none      none      none      none      none      none      none      none  
dram[13]:        274       273    none         126       126    none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        274       274    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        284       284    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        554       292       268         0         0         0       253         0       268         0         0         0         0         0         0         0
dram[1]:        283       290         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        389       294         0         0       251       252         0         0         0         0         0         0         0         0         0         0
dram[3]:        289       296         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        286       296       251       252         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        280       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        286       295       252         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        288       294         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        292       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        286       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        285       300         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        286       295         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        286       289         0         0         0       252         0         0         0         0         0         0         0         0         0         0
dram[13]:        289       289         0       252       252         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        290       289         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        288       300         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8684 n_act=9 n_pre=4 n_req=42 n_rd=80 n_write=2 bw_util=0.01868
n_activity=603 dram_eff=0.272
bk0: 42a 8551i bk1: 32a 8666i bk2: 2a 8762i bk3: 0a 8777i bk4: 0a 8778i bk5: 0a 8778i bk6: 2a 8755i bk7: 0a 8777i bk8: 2a 8761i bk9: 0a 8776i bk10: 0a 8779i bk11: 0a 8780i bk12: 0a 8781i bk13: 0a 8781i bk14: 0a 8781i bk15: 0a 8781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0721039
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8705 n_act=3 n_pre=1 n_req=35 n_rd=70 n_write=0 bw_util=0.01595
n_activity=357 dram_eff=0.3922
bk0: 36a 8647i bk1: 34a 8670i bk2: 0a 8778i bk3: 0a 8779i bk4: 0a 8779i bk5: 0a 8779i bk6: 0a 8779i bk7: 0a 8779i bk8: 0a 8779i bk9: 0a 8779i bk10: 0a 8779i bk11: 0a 8779i bk12: 0a 8779i bk13: 0a 8779i bk14: 0a 8779i bk15: 0a 8779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0276797
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8699 n_act=6 n_pre=2 n_req=37 n_rd=70 n_write=2 bw_util=0.0164
n_activity=378 dram_eff=0.381
bk0: 34a 8624i bk1: 32a 8668i bk2: 0a 8775i bk3: 0a 8778i bk4: 2a 8755i bk5: 2a 8756i bk6: 0a 8777i bk7: 0a 8779i bk8: 0a 8779i bk9: 0a 8779i bk10: 0a 8779i bk11: 0a 8779i bk12: 0a 8779i bk13: 0a 8781i bk14: 0a 8781i bk15: 0a 8782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0456772
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8711 n_act=2 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.01504
n_activity=285 dram_eff=0.4632
bk0: 34a 8676i bk1: 32a 8675i bk2: 0a 8778i bk3: 0a 8778i bk4: 0a 8778i bk5: 0a 8779i bk6: 0a 8779i bk7: 0a 8779i bk8: 0a 8779i bk9: 0a 8779i bk10: 0a 8779i bk11: 0a 8779i bk12: 0a 8779i bk13: 0a 8779i bk14: 0a 8779i bk15: 0a 8780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0287049
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f35a8c7a7d0 :  mf: uid= 84104, sid01:w00, part=4, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (6648), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8705 n_act=4 n_pre=0 n_req=36 n_rd=68 n_write=2 bw_util=0.01595
n_activity=333 dram_eff=0.4204
bk0: 32a 8682i bk1: 32a 8677i bk2: 2a 8757i bk3: 2a 8755i bk4: 0a 8776i bk5: 0a 8777i bk6: 0a 8778i bk7: 0a 8778i bk8: 0a 8778i bk9: 0a 8778i bk10: 0a 8779i bk11: 0a 8779i bk12: 0a 8779i bk13: 0a 8779i bk14: 0a 8780i bk15: 0a 8781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0288188
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8711 n_act=2 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.01504
n_activity=292 dram_eff=0.4521
bk0: 32a 8686i bk1: 34a 8671i bk2: 0a 8778i bk3: 0a 8778i bk4: 0a 8778i bk5: 0a 8779i bk6: 0a 8779i bk7: 0a 8779i bk8: 0a 8779i bk9: 0a 8779i bk10: 0a 8779i bk11: 0a 8779i bk12: 0a 8779i bk13: 0a 8779i bk14: 0a 8779i bk15: 0a 8780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0233512
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8709 n_act=3 n_pre=0 n_req=34 n_rd=66 n_write=1 bw_util=0.01526
n_activity=318 dram_eff=0.4214
bk0: 32a 8689i bk1: 32a 8676i bk2: 2a 8756i bk3: 0a 8777i bk4: 0a 8777i bk5: 0a 8778i bk6: 0a 8778i bk7: 0a 8778i bk8: 0a 8779i bk9: 0a 8779i bk10: 0a 8779i bk11: 0a 8779i bk12: 0a 8779i bk13: 0a 8779i bk14: 0a 8780i bk15: 0a 8781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0258572
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8713 n_act=2 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.01458
n_activity=275 dram_eff=0.4655
bk0: 32a 8682i bk1: 32a 8675i bk2: 0a 8778i bk3: 0a 8778i bk4: 0a 8778i bk5: 0a 8778i bk6: 0a 8778i bk7: 0a 8779i bk8: 0a 8779i bk9: 0a 8779i bk10: 0a 8779i bk11: 0a 8779i bk12: 0a 8779i bk13: 0a 8780i bk14: 0a 8780i bk15: 0a 8780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0302996
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8711 n_act=2 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.01504
n_activity=290 dram_eff=0.4552
bk0: 32a 8683i bk1: 34a 8673i bk2: 0a 8778i bk3: 0a 8778i bk4: 0a 8778i bk5: 0a 8778i bk6: 0a 8778i bk7: 0a 8779i bk8: 0a 8779i bk9: 0a 8779i bk10: 0a 8779i bk11: 0a 8779i bk12: 0a 8779i bk13: 0a 8780i bk14: 0a 8780i bk15: 0a 8780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0296161
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8711 n_act=2 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.01504
n_activity=295 dram_eff=0.4475
bk0: 34a 8679i bk1: 32a 8677i bk2: 0a 8778i bk3: 0a 8778i bk4: 0a 8778i bk5: 0a 8778i bk6: 0a 8778i bk7: 0a 8779i bk8: 0a 8779i bk9: 0a 8779i bk10: 0a 8779i bk11: 0a 8779i bk12: 0a 8779i bk13: 0a 8780i bk14: 0a 8780i bk15: 0a 8780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0279075
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8713 n_act=2 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.01458
n_activity=278 dram_eff=0.4604
bk0: 32a 8684i bk1: 32a 8679i bk2: 0a 8778i bk3: 0a 8778i bk4: 0a 8778i bk5: 0a 8778i bk6: 0a 8778i bk7: 0a 8779i bk8: 0a 8779i bk9: 0a 8779i bk10: 0a 8779i bk11: 0a 8779i bk12: 0a 8779i bk13: 0a 8780i bk14: 0a 8780i bk15: 0a 8780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0280214
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8713 n_act=2 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.01458
n_activity=260 dram_eff=0.4923
bk0: 32a 8676i bk1: 32a 8679i bk2: 0a 8778i bk3: 0a 8778i bk4: 0a 8778i bk5: 0a 8778i bk6: 0a 8778i bk7: 0a 8778i bk8: 0a 8778i bk9: 0a 8779i bk10: 0a 8779i bk11: 0a 8780i bk12: 0a 8780i bk13: 0a 8780i bk14: 0a 8780i bk15: 0a 8780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0325777
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8707 n_act=3 n_pre=0 n_req=35 n_rd=68 n_write=1 bw_util=0.01572
n_activity=313 dram_eff=0.4409
bk0: 34a 8672i bk1: 32a 8677i bk2: 0a 8779i bk3: 0a 8779i bk4: 0a 8779i bk5: 2a 8756i bk6: 0a 8777i bk7: 0a 8777i bk8: 0a 8777i bk9: 0a 8778i bk10: 0a 8779i bk11: 0a 8780i bk12: 0a 8780i bk13: 0a 8780i bk14: 0a 8780i bk15: 0a 8780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.032236
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8705 n_act=4 n_pre=0 n_req=36 n_rd=68 n_write=2 bw_util=0.01595
n_activity=343 dram_eff=0.4082
bk0: 32a 8679i bk1: 32a 8681i bk2: 0a 8780i bk3: 2a 8757i bk4: 2a 8755i bk5: 0a 8776i bk6: 0a 8776i bk7: 0a 8777i bk8: 0a 8777i bk9: 0a 8778i bk10: 0a 8779i bk11: 0a 8780i bk12: 0a 8780i bk13: 0a 8780i bk14: 0a 8780i bk15: 0a 8780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0321221
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8713 n_act=2 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.01458
n_activity=258 dram_eff=0.4961
bk0: 32a 8676i bk1: 32a 8677i bk2: 0a 8778i bk3: 0a 8778i bk4: 0a 8778i bk5: 0a 8778i bk6: 0a 8778i bk7: 0a 8778i bk8: 0a 8778i bk9: 0a 8779i bk10: 0a 8779i bk11: 0a 8780i bk12: 0a 8780i bk13: 0a 8780i bk14: 0a 8780i bk15: 0a 8780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0345142
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8779 n_nop=8709 n_act=2 n_pre=0 n_req=34 n_rd=68 n_write=0 bw_util=0.01549
n_activity=291 dram_eff=0.4674
bk0: 34a 8672i bk1: 34a 8673i bk2: 0a 8778i bk3: 0a 8778i bk4: 0a 8778i bk5: 0a 8778i bk6: 0a 8778i bk7: 0a 8778i bk8: 0a 8778i bk9: 0a 8779i bk10: 0a 8779i bk11: 0a 8780i bk12: 0a 8780i bk13: 0a 8780i bk14: 0a 8780i bk15: 0a 8780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0396401

========= L2 cache stats =========
L2_cache_bank[0]: Access = 233, Miss = 24, Miss_rate = 0.103, Pending_hits = 9, Reservation_fails = 374
L2_cache_bank[1]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 18, Miss = 17, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 85, Miss = 18, Miss_rate = 0.212, Pending_hits = 3, Reservation_fails = 124
L2_cache_bank[5]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 18, Miss = 17, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 18, Miss = 17, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 18, Miss = 17, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 18, Miss = 17, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 18, Miss = 17, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 17, Miss = 17, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 16, Miss = 16, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 18, Miss = 17, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 18, Miss = 17, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 823
L2_total_cache_misses = 539
L2_total_cache_miss_rate = 0.6549
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 192
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3875
icnt_total_pkts_simt_to_mem=849
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.9447
	minimum = 6
	maximum = 187
Network latency average = 16.3688
	minimum = 6
	maximum = 187
Slowest packet = 105
Flit latency average = 11.4519
	minimum = 6
	maximum = 187
Slowest flit = 189
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00247482
	minimum = 0.00150353 (at node 0)
	maximum = 0.0350323 (at node 68)
Accepted packet rate average = 0.00247482
	minimum = 0.00150353 (at node 0)
	maximum = 0.0350323 (at node 68)
Injected flit rate average = 0.00710269
	minimum = 0.00150353 (at node 0)
	maximum = 0.148699 (at node 68)
Accepted flit rate average= 0.00710269
	minimum = 0.00240565 (at node 69)
	maximum = 0.0365359 (at node 68)
Injected packet length average = 2.86999
Accepted packet length average = 2.86999
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.9447 (1 samples)
	minimum = 6 (1 samples)
	maximum = 187 (1 samples)
Network latency average = 16.3688 (1 samples)
	minimum = 6 (1 samples)
	maximum = 187 (1 samples)
Flit latency average = 11.4519 (1 samples)
	minimum = 6 (1 samples)
	maximum = 187 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00247482 (1 samples)
	minimum = 0.00150353 (1 samples)
	maximum = 0.0350323 (1 samples)
Accepted packet rate average = 0.00247482 (1 samples)
	minimum = 0.00150353 (1 samples)
	maximum = 0.0350323 (1 samples)
Injected flit rate average = 0.00710269 (1 samples)
	minimum = 0.00150353 (1 samples)
	maximum = 0.148699 (1 samples)
Accepted flit rate average = 0.00710269 (1 samples)
	minimum = 0.00240565 (1 samples)
	maximum = 0.0365359 (1 samples)
Injected packet size average = 2.86999 (1 samples)
Accepted packet size average = 2.86999 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 176966 (inst/sec)
gpgpu_simulation_rate = 665 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 53, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 54, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 55, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 56, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 57, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 58, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 59, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 60, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 61, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 62, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 63, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 64, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 65, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 66, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 67, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 30, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 31, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 32, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 33, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 34, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 35, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 36, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 37, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 38, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 39, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 40, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 41, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 42, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 43, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 44, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 45, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 46, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 47, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 48, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 49, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 50, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 51, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 52, cta: 0 initialized @(1,6651)
GPGPU-Sim uArch: core: 53, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 54, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 55, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 56, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 57, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 58, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 59, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 60, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 61, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 62, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 63, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 64, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 65, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 66, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 67, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 30, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 31, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 32, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 33, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 34, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 35, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 36, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 37, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 38, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 39, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 40, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 41, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 42, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 43, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 44, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 45, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 46, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 47, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 48, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 49, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 50, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 51, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 52, cta: 1 initialized @(2,6651)
GPGPU-Sim uArch: core: 53, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 54, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 55, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 56, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 57, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 58, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 59, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 60, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 61, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 62, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 63, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 64, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 65, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 66, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 67, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 30, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 31, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 32, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 33, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 34, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 35, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 36, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 37, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 38, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 39, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 40, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 41, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 42, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 43, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 44, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 45, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 46, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 47, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 48, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 49, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 50, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 51, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 52, cta: 2 initialized @(3,6651)
GPGPU-Sim uArch: core: 53, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 54, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 55, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 56, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 57, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 58, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 59, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 60, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 61, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 62, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 63, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 64, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 65, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 66, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 67, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 15, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 16, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 17, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 18, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 19, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 20, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 21, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 22, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 23, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 24, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 25, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 26, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 27, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 28, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 29, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 30, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 31, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 32, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 33, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 34, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 35, cta: 3 initialized @(4,6651)
GPGPU-Sim uArch: core: 36, cta: 3 initialized @(4,6651)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(67,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(46,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(18,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(8,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(99,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(125,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(189,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(128,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(197,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(159,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(220,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(28,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 39 finished CTA #0 (327,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #0 (327,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #0 (327,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #0 (330,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #0 (330,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #0 (332,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #0 (332,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #0 (332,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #0 (332,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #0 (332,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #0 (332,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #0 (332,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #0 (332,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #0 (332,6651), 2 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(92,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 41 finished CTA #0 (334,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (348,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (348,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #0 (348,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (349,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (349,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (349,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (349,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (349,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (349,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (349,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (349,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #0 (349,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (350,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (350,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #0 (350,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (350,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #0 (350,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #0 (350,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (351,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (351,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #0 (351,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #0 (351,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #0 (351,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #0 (351,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #0 (351,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #0 (351,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (352,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (352,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (353,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (353,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (353,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (353,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (353,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #0 (353,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #0 (353,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #0 (353,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #0 (353,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #0 (353,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #0 (353,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (354,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (354,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #0 (354,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #0 (355,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (356,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #0 (357,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #0 (357,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #0 (358,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #0 (359,6651), 3 CTAs running
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(71,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (361,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (364,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #0 (365,6651), 3 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(130,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 40 finished CTA #1 (395,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #1 (397,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #1 (397,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #1 (397,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #1 (397,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #1 (397,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #1 (397,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #1 (399,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #1 (399,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #1 (399,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #1 (399,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #1 (400,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #1 (400,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #1 (402,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #1 (402,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (409,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (410,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (410,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #1 (410,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #1 (410,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #1 (410,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (411,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (411,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (411,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #1 (411,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #1 (411,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #1 (411,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (412,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (412,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (412,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (412,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (412,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (412,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (412,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (412,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #1 (412,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #1 (412,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (413,6651), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (414,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (414,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (414,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #1 (414,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #1 (414,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #1 (414,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #1 (414,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (415,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (415,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (415,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #1 (415,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (416,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (416,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (416,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (416,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #1 (416,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #1 (416,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (417,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #1 (417,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #1 (417,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #1 (417,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #1 (417,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (418,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #1 (418,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (419,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #1 (419,6651), 2 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(233,0,0) tid=(120,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(157,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 49 finished CTA #2 (473,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 50 finished CTA #2 (475,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 52 finished CTA #2 (475,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 52 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 37 finished CTA #2 (480,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 37 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 38 finished CTA #2 (480,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #2 (480,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 45 finished CTA #2 (480,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 46 finished CTA #2 (480,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 47 finished CTA #2 (481,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (482,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (482,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (482,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (482,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #2 (482,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (483,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #2 (483,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #2 (483,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (484,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (484,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #2 (484,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (485,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #2 (485,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (485,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (486,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #2 (486,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #2 (486,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #2 (486,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 39 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 41 finished CTA #2 (486,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 43 finished CTA #2 (486,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 44 finished CTA #2 (486,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 51 finished CTA #2 (486,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (487,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #2 (487,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (487,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #2 (487,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #2 (487,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (488,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (488,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (488,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #2 (488,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #2 (488,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 48 finished CTA #2 (488,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #2 (488,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (489,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (489,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #2 (489,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #2 (489,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #2 (489,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #2 (489,6651), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (490,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (490,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #2 (490,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #2 (490,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #2 (490,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #2 (490,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (491,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (491,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #2 (492,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #2 (492,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (493,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (494,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (494,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (494,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #2 (495,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (496,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #2 (496,6651), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 7151  inst.: 3435612 (ipc=3331.9) sim_rate=229040 (inst/sec) elapsed = 0:0:00:15 / Sat Apr 24 01:54:31 2021
GPGPU-Sim uArch: Shader 67 finished CTA #2 (502,6651), 1 CTAs running
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(242,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 34 finished CTA #3 (592,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 62 finished CTA #3 (592,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 62 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 32 finished CTA #3 (593,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (594,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (594,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 18 finished CTA #3 (594,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #3 (595,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 28 finished CTA #3 (595,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 58 finished CTA #3 (595,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 30 finished CTA #3 (598,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 61 finished CTA #3 (598,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 61 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (599,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (599,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 24 finished CTA #3 (599,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 65 finished CTA #3 (599,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 65 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 59 finished CTA #3 (600,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 31 finished CTA #3 (601,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 31 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 64 finished CTA #3 (601,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 64 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #3 (602,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #3 (603,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 36 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 55 finished CTA #3 (603,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (604,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (604,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (604,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (604,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (604,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (604,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (604,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 15 finished CTA #3 (604,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #3 (604,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #3 (604,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #3 (604,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 53 finished CTA #3 (604,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (605,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #3 (605,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 54 finished CTA #3 (605,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 60 finished CTA #3 (605,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 60 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #3 (606,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 33 finished CTA #3 (607,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (609,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (609,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #3 (610,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 35 finished CTA #3 (610,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 56 finished CTA #3 (610,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #3 (611,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #3 (611,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #3 (611,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 63 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 66 finished CTA #3 (611,6651), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (613,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 67 finished CTA #3 (613,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 67 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7651  inst.: 3538983 (ipc=1769.3) sim_rate=221186 (inst/sec) elapsed = 0:0:00:16 / Sat Apr 24 01:54:32 2021
GPGPU-Sim uArch: cycles simulated: 9151  inst.: 3539423 (ipc=707.9) sim_rate=208201 (inst/sec) elapsed = 0:0:00:17 / Sat Apr 24 01:54:33 2021
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2748,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #2 (3339,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #0 (4103,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 38 finished CTA #0 (4163,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 48 finished CTA #1 (4272,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #3 (4614,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #3 (5031,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 66 finished CTA #1 (5688,6651), 0 CTAs running
GPGPU-Sim uArch: Shader 66 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 66.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5689
gpu_sim_insn = 1770792
gpu_ipc =     311.2660
gpu_tot_sim_cycle = 12340
gpu_tot_sim_insn = 3540459
gpu_tot_ipc =     286.9091
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1444
gpu_stall_icnt2sh    = 1378
gpu_total_sim_rate=208262

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 68454
	L1I_total_cache_misses = 6161
	L1I_total_cache_miss_rate = 0.0900
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[1]: Access = 132, Miss = 52, Miss_rate = 0.394, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[2]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[3]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[4]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[5]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[6]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[7]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[8]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[10]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[11]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[12]: Access = 96, Miss = 33, Miss_rate = 0.344, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[14]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[15]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[16]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[17]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[18]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[19]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[20]: Access = 128, Miss = 50, Miss_rate = 0.391, Pending_hits = 49, Reservation_fails = 0
	L1D_cache_core[21]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[22]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[23]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[24]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[25]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[26]: Access = 120, Miss = 45, Miss_rate = 0.375, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[27]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[28]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[29]: Access = 120, Miss = 46, Miss_rate = 0.383, Pending_hits = 49, Reservation_fails = 0
	L1D_cache_core[30]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[31]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[32]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[33]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[34]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[35]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[36]: Access = 64, Miss = 16, Miss_rate = 0.250, Pending_hits = 47, Reservation_fails = 0
	L1D_cache_core[37]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 43, Miss_rate = 0.384, Pending_hits = 43, Reservation_fails = 0
	L1D_cache_core[39]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[40]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[41]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[42]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[43]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[44]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[45]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[46]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[47]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 44, Miss_rate = 0.393, Pending_hits = 43, Reservation_fails = 0
	L1D_cache_core[49]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[50]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[51]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[52]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[53]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[54]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[55]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[56]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[57]: Access = 96, Miss = 35, Miss_rate = 0.365, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[58]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[59]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[60]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[61]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[62]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 40, Reservation_fails = 0
	L1D_cache_core[63]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[64]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[65]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[66]: Access = 144, Miss = 59, Miss_rate = 0.410, Pending_hits = 43, Reservation_fails = 0
	L1D_cache_core[67]: Access = 56, Miss = 14, Miss_rate = 0.250, Pending_hits = 42, Reservation_fails = 0
	L1D_total_cache_accesses = 4612
	L1D_total_cache_misses = 1295
	L1D_total_cache_miss_rate = 0.2808
	L1D_total_cache_pending_hits = 3033
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 2176
	L1C_total_cache_miss_rate = 0.0759
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 30668
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 275
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1118
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26496
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 30668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 62293
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6161
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 56, 28, 28, 28, 28, 28, 28, 28, 28, 
gpgpu_n_tot_thrd_icount = 3721152
gpgpu_n_tot_w_icount = 116286
gpgpu_n_stall_shd_mem = 30668
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1118
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 68
gpgpu_n_load_insn  = 131402
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 30668
gpgpu_stall_shd_mem[c_mem][bk_conf] = 30668
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:72014	W0_Idle:174334	W0_Scoreboard:79742	W1:1598	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:114688
traffic_breakdown_coretomem[CONST_ACC_R] = 544 {8:68,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8944 {8:1118,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 1776 {8:222,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4896 {72:68,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 152048 {136:1118,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 30192 {136:222,}
maxmrqlatency = 49 
maxdqlatency = 0 
maxmflatency = 554 
averagemflatency = 221 
max_icnt2mem_latency = 285 
max_icnt2sh_latency = 12339 
mrq_lat_table:293 	50 	122 	178 	55 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	715 	637 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1380 	25 	50 	81 	52 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	788 	398 	0 	0 	0 	0 	0 	1 	4 	37 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[12]:        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       623      1650      3574      3240      2004      2787      3885         0      2746         0         0         0         0         0         0      1326 
dram[1]:      1597      1662      1991      2960         0      1222         0         0         0         0         0         0         0         0         0      3716 
dram[2]:      1572      1668         0      3416      4263      6238         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1579      1672         0      2844      3182      1094         0         0         0         0         0         0         0      1044         0         0 
dram[4]:      1576      1679      6632      3869         0      2040         0         0         0         0         0         0         0         0         0         0 
dram[5]:      1603      1684      2416      2641      2038         0      1003         0         0         0         0         0         0         0         0         0 
dram[6]:      1584      1691      4659      3750         0      3354         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1588      1697      2497      1997         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1594      1704       788      4219      4596         0         0       938         0         0         0         0         0         0         0         0 
dram[9]:      1613      1710         0         0      3022      2104         0         0         0         0         0         0         0         0         0      1112 
dram[10]:      1609      1716         0       782         0      2629         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1615      1721      2451      2169         0      3479         0         0         0         0         0         0         0         0      1263         0 
dram[12]:      2560      1728      4144      2891      2144      5054         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1638      1732      2391      5843      5447         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1638      1738         0         0      3287         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      1646      1746         0      4362         0      1976         0         0         0         0         0      1091         0         0         0         0 
average row accesses per activate:
dram[0]:  4.333333 16.000000  1.000000  2.000000  2.000000  4.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[1]:  6.666667 17.000000  4.000000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[2]:  5.666667 16.000000      -nan  2.000000  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 20.000000 19.000000      -nan  2.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan 
dram[4]: 17.000000 17.000000  2.000000  2.000000      -nan  1.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 18.000000 17.000000  2.000000  2.000000  1.500000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 18.000000  2.000000  4.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 19.000000 17.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 17.000000 17.000000  1.000000  2.000000  2.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  9.000000 17.000000      -nan      -nan  2.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[10]: 17.000000 17.000000      -nan  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 17.000000 17.000000  2.000000  2.000000      -nan  1.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000      -nan 
dram[12]:  6.333333 20.000000  2.000000  2.000000  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 17.000000 20.000000  2.000000  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 17.000000 17.000000      -nan      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  9.000000 18.000000      -nan  2.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan 
average row locality = 704/102 = 6.901961
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        25        16         1         1         1         2         1         0         1         0         0         0         0         0         0         1 
dram[1]:        20        17         2         1         0         1         0         0         0         0         0         0         0         0         0         1 
dram[2]:        17        16         0         1         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        19         0         1         1         1         0         0         0         0         0         0         0         1         0         0 
dram[4]:        17        17         1         1         0         2         0         0         0         0         0         0         0         0         0         0 
dram[5]:        18        17         1         1         2         0         1         0         0         0         0         0         0         0         0         0 
dram[6]:        19        18         1         2         0         2         0         0         0         0         0         0         0         0         0         0 
dram[7]:        19        17         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        17        17         1         1         1         0         0         1         0         0         0         0         0         0         0         0 
dram[9]:        18        17         0         0         1         3         0         0         0         0         0         0         0         0         0         1 
dram[10]:        17        17         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        17        17         1         1         0         2         0         0         0         0         0         0         0         0         2         0 
dram[12]:        19        20         1         1         4         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:        17        20         1         1         1         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        17        17         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        18        18         0         1         0         2         0         0         0         0         0         1         0         0         0         0 
total reads: 648
min_bank_accesses = 0!
chip skew: 49/36 = 1.36
number of total write accesses:
dram[0]:         1         0         0         1         1         2         1         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         2         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         1         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         1         1         1         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         1         2         0         2         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         1         1         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         1         3         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         1         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         1         1         4         3         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         1         1         1         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         1         0         2         0         0         0         0         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 9/1 = 9.00
average mf latency per bank:
dram[0]:       1689       423       268       126       126       124      4030    none         268    none      none      none      none      none      none         267
dram[1]:        372       437       124       126    none         268    none      none      none      none      none      none      none      none      none         268
dram[2]:        428       422    none         126       160       160    none      none      none      none      none      none      none      none      none      none  
dram[3]:        425       418    none         126       126       268    none      none      none      none      none      none      none         268    none      none  
dram[4]:        412       421       197       197    none         176    none      none      none      none      none      none      none      none      none      none  
dram[5]:        410       434       126       126       176    none         268    none      none      none      none      none      none      none      none      none  
dram[6]:        409       432       197       124    none         124    none      none      none      none      none      none      none      none      none      none  
dram[7]:        414       421       126       126    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        416       436       268       126       126    none      none         268    none      none      none      none      none      none      none      none  
dram[9]:        422       419    none      none         126       147    none      none      none      none      none      none      none      none      none         268
dram[10]:        430       418    none         268    none         126    none      none      none      none      none      none      none      none      none      none  
dram[11]:        416       417       126       196    none         176    none      none      none      none      none      none      none      none         263    none  
dram[12]:        423       414       126       126       124       148    none      none      none      none      none      none      none      none      none      none  
dram[13]:        417       412       126       197       197    none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        434       416    none      none         124    none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        444       434    none         126    none         124    none      none      none      none      none         268    none      none      none      none  
maximum mf latency per bank:
dram[0]:        554       292       268       252       252       252       253         0       268         0         0         0         0         0         0       267
dram[1]:        283       290       252       252         0       268         0         0         0         0         0         0         0         0         0       268
dram[2]:        389       294         0       252       251       252         0         0         0         0         0         0         0         0         0         0
dram[3]:        289       296         0       252       252       268         0         0         0         0         0         0         0       268         0         0
dram[4]:        286       296       251       252         0       268         0         0         0         0         0         0         0         0         0         0
dram[5]:        280       289       252       252       268         0       268         0         0         0         0         0         0         0         0         0
dram[6]:        286       295       252       252         0       251         0         0         0         0         0         0         0         0         0         0
dram[7]:        288       294       252       252         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        292       295       268       252       252         0         0       268         0         0         0         0         0         0         0         0
dram[9]:        286       295         0         0       252       252         0         0         0         0         0         0         0         0         0       268
dram[10]:        285       300         0       268         0       252         0         0         0         0         0         0         0         0         0         0
dram[11]:        286       295       252       252         0       268         0         0         0         0         0         0         0         0       268         0
dram[12]:        286       289       252       252       252       252         0         0         0         0         0         0         0         0         0         0
dram[13]:        289       289       252       252       252         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        290       289         0         0       252         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        288       300         0       252         0       252         0         0         0         0         0       268         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16165 n_act=14 n_pre=5 n_req=55 n_rd=98 n_write=6 bw_util=0.01277
n_activity=871 dram_eff=0.2388
bk0: 50a 16020i bk1: 32a 16175i bk2: 2a 16271i bk3: 2a 16264i bk4: 2a 16263i bk5: 4a 16247i bk6: 2a 16260i bk7: 0a 16285i bk8: 2a 16270i bk9: 0a 16286i bk10: 0a 16289i bk11: 0a 16290i bk12: 0a 16291i bk13: 0a 16291i bk14: 0a 16291i bk15: 2a 16274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0401523
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16191 n_act=8 n_pre=2 n_req=45 n_rd=84 n_write=3 bw_util=0.01068
n_activity=610 dram_eff=0.2852
bk0: 40a 16124i bk1: 34a 16178i bk2: 4a 16248i bk3: 2a 16263i bk4: 0a 16285i bk5: 2a 16270i bk6: 0a 16286i bk7: 0a 16287i bk8: 0a 16288i bk9: 0a 16288i bk10: 0a 16289i bk11: 0a 16289i bk12: 0a 16289i bk13: 0a 16290i bk14: 0a 16290i bk15: 2a 16274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0157171
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f35a8c7a7d0 :  mf: uid=132462, sid66:w08, part=2, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (12337), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16198 n_act=7 n_pre=2 n_req=43 n_rd=76 n_write=5 bw_util=0.009946
n_activity=462 dram_eff=0.3506
bk0: 34a 16134i bk1: 32a 16178i bk2: 0a 16285i bk3: 2a 16265i bk4: 4a 16249i bk5: 4a 16250i bk6: 0a 16285i bk7: 0a 16287i bk8: 0a 16288i bk9: 0a 16288i bk10: 0a 16288i bk11: 0a 16288i bk12: 0a 16288i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0249877
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16194 n_act=6 n_pre=0 n_req=45 n_rd=86 n_write=2 bw_util=0.01081
n_activity=535 dram_eff=0.329
bk0: 40a 16175i bk1: 38a 16174i bk2: 0a 16289i bk3: 2a 16266i bk4: 2a 16265i bk5: 2a 16270i bk6: 0a 16286i bk7: 0a 16286i bk8: 0a 16286i bk9: 0a 16286i bk10: 0a 16287i bk11: 0a 16287i bk12: 0a 16287i bk13: 2a 16272i bk14: 0a 16288i bk15: 0a 16291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0162696
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16202 n_act=6 n_pre=1 n_req=41 n_rd=76 n_write=3 bw_util=0.0097
n_activity=470 dram_eff=0.3362
bk0: 34a 16187i bk1: 34a 16182i bk2: 2a 16266i bk3: 2a 16264i bk4: 0a 16286i bk5: 4a 16236i bk6: 0a 16285i bk7: 0a 16286i bk8: 0a 16287i bk9: 0a 16287i bk10: 0a 16288i bk11: 0a 16288i bk12: 0a 16288i bk13: 0a 16288i bk14: 0a 16289i bk15: 0a 16290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0166994
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16197 n_act=7 n_pre=1 n_req=43 n_rd=80 n_write=3 bw_util=0.01019
n_activity=534 dram_eff=0.3109
bk0: 36a 16189i bk1: 34a 16182i bk2: 2a 16266i bk3: 2a 16265i bk4: 4a 16235i bk5: 0a 16285i bk6: 2a 16270i bk7: 0a 16285i bk8: 0a 16286i bk9: 0a 16286i bk10: 0a 16287i bk11: 0a 16288i bk12: 0a 16289i bk13: 0a 16289i bk14: 0a 16289i bk15: 0a 16291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0145506
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16194 n_act=5 n_pre=0 n_req=47 n_rd=84 n_write=5 bw_util=0.01093
n_activity=525 dram_eff=0.339
bk0: 38a 16187i bk1: 36a 16178i bk2: 2a 16266i bk3: 4a 16249i bk4: 0a 16286i bk5: 4a 16249i bk6: 0a 16285i bk7: 0a 16285i bk8: 0a 16287i bk9: 0a 16287i bk10: 0a 16288i bk11: 0a 16288i bk12: 0a 16288i bk13: 0a 16288i bk14: 0a 16290i bk15: 0a 16291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0147348
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16206 n_act=4 n_pre=0 n_req=40 n_rd=76 n_write=2 bw_util=0.009578
n_activity=415 dram_eff=0.3759
bk0: 38a 16181i bk1: 34a 16182i bk2: 2a 16266i bk3: 2a 16264i bk4: 0a 16285i bk5: 0a 16285i bk6: 0a 16286i bk7: 0a 16287i bk8: 0a 16287i bk9: 0a 16287i bk10: 0a 16287i bk11: 0a 16287i bk12: 0a 16289i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0170678
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16204 n_act=6 n_pre=0 n_req=40 n_rd=76 n_write=2 bw_util=0.009578
n_activity=465 dram_eff=0.3355
bk0: 34a 16190i bk1: 34a 16184i bk2: 2a 16272i bk3: 2a 16264i bk4: 2a 16264i bk5: 0a 16285i bk6: 0a 16286i bk7: 2a 16270i bk8: 0a 16285i bk9: 0a 16286i bk10: 0a 16287i bk11: 0a 16287i bk12: 0a 16288i bk13: 0a 16290i bk14: 0a 16291i bk15: 0a 16291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0167608
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16197 n_act=6 n_pre=1 n_req=44 n_rd=80 n_write=4 bw_util=0.01031
n_activity=517 dram_eff=0.325
bk0: 36a 16159i bk1: 34a 16182i bk2: 0a 16288i bk3: 0a 16288i bk4: 2a 16255i bk5: 6a 16230i bk6: 0a 16285i bk7: 0a 16286i bk8: 0a 16286i bk9: 0a 16287i bk10: 0a 16287i bk11: 0a 16288i bk12: 0a 16288i bk13: 0a 16290i bk14: 0a 16291i bk15: 2a 16274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0158399
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16211 n_act=4 n_pre=0 n_req=37 n_rd=72 n_write=1 bw_util=0.008964
n_activity=388 dram_eff=0.3763
bk0: 34a 16190i bk1: 34a 16185i bk2: 0a 16288i bk3: 2a 16271i bk4: 0a 16286i bk5: 2a 16264i bk6: 0a 16286i bk7: 0a 16287i bk8: 0a 16287i bk9: 0a 16287i bk10: 0a 16287i bk11: 0a 16287i bk12: 0a 16289i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0155329
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16197 n_act=7 n_pre=1 n_req=43 n_rd=80 n_write=3 bw_util=0.01019
n_activity=517 dram_eff=0.3211
bk0: 34a 16182i bk1: 34a 16185i bk2: 2a 16266i bk3: 2a 16264i bk4: 0a 16285i bk5: 4a 16234i bk6: 0a 16284i bk7: 0a 16286i bk8: 0a 16287i bk9: 0a 16288i bk10: 0a 16289i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 4a 16269i bk15: 0a 16288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0194622
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16173 n_act=8 n_pre=2 n_req=57 n_rd=96 n_write=9 bw_util=0.01289
n_activity=727 dram_eff=0.2889
bk0: 38a 16127i bk1: 40a 16170i bk2: 2a 16266i bk3: 2a 16264i bk4: 8a 16216i bk5: 6a 16230i bk6: 0a 16282i bk7: 0a 16282i bk8: 0a 16284i bk9: 0a 16287i bk10: 0a 16290i bk11: 0a 16291i bk12: 0a 16291i bk13: 0a 16291i bk14: 0a 16292i bk15: 0a 16292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0185413
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16200 n_act=5 n_pre=0 n_req=43 n_rd=80 n_write=3 bw_util=0.01019
n_activity=458 dram_eff=0.3624
bk0: 34a 16185i bk1: 40a 16175i bk2: 2a 16267i bk3: 2a 16265i bk4: 2a 16263i bk5: 0a 16284i bk6: 0a 16284i bk7: 0a 16286i bk8: 0a 16286i bk9: 0a 16287i bk10: 0a 16288i bk11: 0a 16289i bk12: 0a 16289i bk13: 0a 16289i bk14: 0a 16289i bk15: 0a 16290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0176817
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16211 n_act=3 n_pre=0 n_req=38 n_rd=72 n_write=2 bw_util=0.009086
n_activity=354 dram_eff=0.4181
bk0: 34a 16182i bk1: 34a 16183i bk2: 0a 16288i bk3: 0a 16288i bk4: 4a 16251i bk5: 0a 16286i bk6: 0a 16286i bk7: 0a 16286i bk8: 0a 16286i bk9: 0a 16287i bk10: 0a 16287i bk11: 0a 16289i bk12: 0a 16289i bk13: 0a 16289i bk14: 0a 16289i bk15: 0a 16290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0190324
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16288 n_nop=16198 n_act=6 n_pre=1 n_req=43 n_rd=80 n_write=3 bw_util=0.01019
n_activity=483 dram_eff=0.3437
bk0: 36a 16154i bk1: 36a 16178i bk2: 0a 16287i bk3: 2a 16265i bk4: 0a 16286i bk5: 4a 16249i bk6: 0a 16285i bk7: 0a 16285i bk8: 0a 16285i bk9: 0a 16287i bk10: 0a 16288i bk11: 2a 16273i bk12: 0a 16289i bk13: 0a 16290i bk14: 0a 16291i bk15: 0a 16291i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.022225

========= L2 cache stats =========
L2_cache_bank[0]: Access = 314, Miss = 29, Miss_rate = 0.092, Pending_hits = 9, Reservation_fails = 374
L2_cache_bank[1]: Access = 36, Miss = 20, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 22, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 39, Miss = 20, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 103, Miss = 19, Miss_rate = 0.184, Pending_hits = 3, Reservation_fails = 124
L2_cache_bank[5]: Access = 36, Miss = 19, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 43, Miss = 21, Miss_rate = 0.488, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 41, Miss = 22, Miss_rate = 0.537, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 36, Miss = 18, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 38, Miss = 20, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 40, Miss = 22, Miss_rate = 0.550, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 37, Miss = 18, Miss_rate = 0.486, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 40, Miss = 20, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 42, Miss = 22, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 39, Miss = 20, Miss_rate = 0.513, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 35, Miss = 18, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 36, Miss = 19, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 38, Miss = 19, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 38, Miss = 19, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 39, Miss = 21, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 36, Miss = 17, Miss_rate = 0.472, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 36, Miss = 19, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 37, Miss = 20, Miss_rate = 0.541, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 38, Miss = 20, Miss_rate = 0.526, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 44, Miss = 24, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 45, Miss = 24, Miss_rate = 0.533, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 37, Miss = 19, Miss_rate = 0.514, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 42, Miss = 21, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 38, Miss = 19, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 34, Miss = 17, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 39, Miss = 18, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 42, Miss = 22, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1594
L2_total_cache_misses = 648
L2_total_cache_miss_rate = 0.4065
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 532
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 208
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=7090
icnt_total_pkts_simt_to_mem=1780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.06939
	minimum = 6
	maximum = 14
Network latency average = 7.9546
	minimum = 6
	maximum = 13
Slowest packet = 1983
Flit latency average = 6.25519
	minimum = 6
	maximum = 11
Slowest flit = 7540
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00271049
	minimum = 0.00105467 (at node 37)
	maximum = 0.014238 (at node 68)
Accepted packet rate average = 0.00271049
	minimum = 0.00105467 (at node 37)
	maximum = 0.014238 (at node 68)
Injected flit rate average = 0.00728775
	minimum = 0.00105467 (at node 37)
	maximum = 0.0339251 (at node 68)
Accepted flit rate average= 0.00728775
	minimum = 0.00333978 (at node 72)
	maximum = 0.0267182 (at node 66)
Injected packet length average = 2.68872
Accepted packet length average = 2.68872
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.0071 (2 samples)
	minimum = 6 (2 samples)
	maximum = 100.5 (2 samples)
Network latency average = 12.1617 (2 samples)
	minimum = 6 (2 samples)
	maximum = 100 (2 samples)
Flit latency average = 8.85357 (2 samples)
	minimum = 6 (2 samples)
	maximum = 99 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00259265 (2 samples)
	minimum = 0.0012791 (2 samples)
	maximum = 0.0246352 (2 samples)
Accepted packet rate average = 0.00259265 (2 samples)
	minimum = 0.0012791 (2 samples)
	maximum = 0.0246352 (2 samples)
Injected flit rate average = 0.00719522 (2 samples)
	minimum = 0.0012791 (2 samples)
	maximum = 0.0913123 (2 samples)
Accepted flit rate average = 0.00719522 (2 samples)
	minimum = 0.00287272 (2 samples)
	maximum = 0.031627 (2 samples)
Injected packet size average = 2.77523 (2 samples)
Accepted packet size average = 2.77523 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 208262 (inst/sec)
gpgpu_simulation_rate = 725 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 37, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 38, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 39, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 40, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 41, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 42, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 43, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 44, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 45, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 46, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 47, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 48, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 49, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 50, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 51, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 52, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 53, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 54, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 55, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 56, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 57, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 58, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 59, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 60, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 61, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 62, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 63, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 64, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 65, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 66, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 67, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 30, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 31, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 32, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 33, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 34, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 35, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 36, cta: 0 initialized @(1,12340)
GPGPU-Sim uArch: core: 37, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 38, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 39, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 40, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 41, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 42, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 43, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 44, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 45, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 46, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 47, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 48, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 49, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 50, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 51, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 52, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 53, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 54, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 55, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 56, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 57, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 58, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 59, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 60, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 61, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 62, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 63, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 64, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 65, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 66, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 67, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 30, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 31, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 32, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 33, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 34, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 35, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 36, cta: 1 initialized @(2,12340)
GPGPU-Sim uArch: core: 37, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 38, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 39, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 40, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 41, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 42, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 43, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 44, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 45, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 46, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 47, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 48, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 49, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 50, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 51, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 52, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 53, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 54, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 55, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 56, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 57, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 58, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 59, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 60, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 61, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 62, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 63, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 64, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 65, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 66, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 67, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 30, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 31, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 32, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 33, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 34, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 35, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 36, cta: 2 initialized @(3,12340)
GPGPU-Sim uArch: core: 37, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 38, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 39, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 40, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 41, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 42, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 43, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 44, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 45, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 46, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 47, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 48, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 49, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 50, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 51, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 52, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 53, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 54, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 55, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 56, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 57, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 58, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 59, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 60, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 61, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 62, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 63, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 64, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 65, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 66, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 67, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 15, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 16, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 17, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 18, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 19, cta: 3 initialized @(4,12340)
GPGPU-Sim uArch: core: 20, cta: 3 initialized @(4,12340)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(102,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(46,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(4,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(130,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(73,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(118,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(166,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(169,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(176,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(249,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(182,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(167,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (327,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #0 (327,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (330,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (332,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (332,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #0 (332,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #0 (332,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #0 (332,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (333,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (334,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (334,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #0 (334,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #0 (347,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #0 (348,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #0 (348,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #0 (348,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (349,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (350,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (350,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #0 (350,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #0 (350,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #0 (350,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #0 (350,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #0 (350,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #0 (350,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #0 (350,12340), 3 CTAs running
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(168,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (351,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (351,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (351,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (351,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (351,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (351,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #0 (351,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #0 (351,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #0 (351,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #0 (352,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #0 (352,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #0 (352,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #0 (352,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #0 (352,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #0 (353,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #0 (353,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #0 (353,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (354,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (354,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #0 (354,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (355,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (355,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #0 (355,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (356,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #0 (356,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (357,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #0 (361,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (366,12340), 3 CTAs running
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(79,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 23 finished CTA #1 (395,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #1 (395,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (396,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (396,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #1 (396,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #1 (396,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (397,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (397,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #1 (397,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (399,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (399,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #1 (399,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #1 (399,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #1 (400,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (402,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (409,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #1 (409,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #1 (409,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (410,12340), 2 CTAs running
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(188,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 49 finished CTA #1 (410,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #1 (410,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #1 (410,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #1 (411,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #1 (411,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #1 (411,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (412,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #1 (412,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #1 (412,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #1 (412,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #1 (412,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #1 (412,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #1 (412,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #1 (412,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (413,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (413,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #1 (413,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #1 (413,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #1 (413,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (414,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (414,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (414,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (414,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (414,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (415,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (415,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #1 (415,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #1 (415,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (416,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (416,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (416,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #1 (416,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #1 (416,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (417,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #1 (417,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (419,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (419,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (420,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #1 (420,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #1 (425,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #1 (427,12340), 2 CTAs running
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(149,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 35 finished CTA #2 (473,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 34 finished CTA #2 (475,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #2 (480,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 32 finished CTA #2 (480,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (481,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (481,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #2 (481,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #2 (481,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #2 (481,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 28 finished CTA #2 (481,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #2 (481,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #2 (481,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #2 (481,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #2 (481,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #2 (482,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #2 (482,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (483,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #2 (483,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 31 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 42 finished CTA #2 (483,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #2 (484,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #2 (485,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #2 (485,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #2 (485,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (486,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (486,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 30 finished CTA #2 (486,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #2 (486,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 36 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (487,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (487,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #2 (487,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #2 (487,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (488,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (488,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (488,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (488,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #2 (488,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #2 (488,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (489,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (489,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (489,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #2 (489,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #2 (489,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #2 (489,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #2 (489,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (490,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (490,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #2 (490,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #2 (490,12340), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (491,12340), 1 CTAs running
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(227,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 61 finished CTA #2 (491,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (492,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #2 (492,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (494,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #2 (494,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #2 (495,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #2 (497,12340), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 12840  inst.: 5201849 (ipc=3322.8) sim_rate=236447 (inst/sec) elapsed = 0:0:00:22 / Sat Apr 24 01:54:38 2021
GPGPU-Sim uArch: Shader 43 finished CTA #2 (502,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (503,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #2 (503,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (592,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (594,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 49 finished CTA #3 (594,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (595,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (596,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(227,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (597,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #3 (597,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 48 finished CTA #3 (598,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 54 finished CTA #3 (599,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 56 finished CTA #3 (599,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (600,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #3 (600,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 15 finished CTA #3 (603,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #3 (603,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 37 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 39 finished CTA #3 (603,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 39 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 42 finished CTA #3 (603,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #3 (603,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (604,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #3 (604,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 67 finished CTA #3 (604,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #3 (605,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #3 (605,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 52 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 61 finished CTA #3 (605,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #3 (606,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 40 finished CTA #3 (608,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 66 finished CTA #3 (608,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (609,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (609,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 44 finished CTA #3 (609,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #3 (609,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #3 (610,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 55 finished CTA #3 (610,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 62 finished CTA #3 (610,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (611,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (612,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 65 finished CTA #3 (613,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #3 (616,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #3 (617,12340), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 13340  inst.: 5309079 (ipc=1768.6) sim_rate=221211 (inst/sec) elapsed = 0:0:00:24 / Sat Apr 24 01:54:40 2021
GPGPU-Sim uArch: cycles simulated: 14340  inst.: 5310501 (ipc=885.0) sim_rate=212420 (inst/sec) elapsed = 0:0:00:25 / Sat Apr 24 01:54:41 2021
GPGPU-Sim uArch: Shader 38 finished CTA #1 (2406,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #2 (2434,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 66 finished CTA #1 (2590,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 66 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 38 finished CTA #3 (2667,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 60 finished CTA #0 (2707,12340), 2 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #3 (2856,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #1 (2972,12340), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 15340  inst.: 5313682 (ipc=591.1) sim_rate=204372 (inst/sec) elapsed = 0:0:00:26 / Sat Apr 24 01:54:42 2021
GPGPU-Sim uArch: Shader 67 finished CTA #2 (3188,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 67 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3223,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3289,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 30 finished CTA #0 (3394,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 51 finished CTA #0 (3467,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 15840  inst.: 5314914 (ipc=507.0) sim_rate=196848 (inst/sec) elapsed = 0:0:00:27 / Sat Apr 24 01:54:43 2021
GPGPU-Sim uArch: Shader 15 finished CTA #2 (3603,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 45 finished CTA #3 (3609,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 64 finished CTA #2 (3633,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3831,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3859,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4082,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 53 finished CTA #3 (4094,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 58 finished CTA #2 (4100,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4116,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 61 finished CTA #1 (4172,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 61 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 63 finished CTA #0 (4180,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #1 (4201,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 62 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #3 (4306,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (4369,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 63 finished CTA #3 (4403,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 63 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 34 finished CTA #0 (4455,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 16840  inst.: 5316880 (ipc=394.8) sim_rate=189888 (inst/sec) elapsed = 0:0:00:28 / Sat Apr 24 01:54:44 2021
GPGPU-Sim uArch: Shader 16 finished CTA #1 (4660,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 50 finished CTA #3 (4806,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #0 (4859,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #0 (5047,12340), 1 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #2 (5072,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #3 (5215,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 60 finished CTA #2 (5270,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 60 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 65 finished CTA #0 (5376,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 65 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 18 finished CTA #3 (5410,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 44 finished CTA #0 (5459,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #2 (5616,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #1 (5681,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 42 finished CTA #0 (5826,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 64 finished CTA #3 (6025,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 64 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6145,12340), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6146
gpu_sim_insn = 1777622
gpu_ipc =     289.2324
gpu_tot_sim_cycle = 18486
gpu_tot_sim_insn = 5318081
gpu_tot_ipc =     287.6815
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1444
gpu_stall_icnt2sh    = 1400
gpu_total_sim_rate=189931

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 103734
	L1I_total_cache_misses = 6232
	L1I_total_cache_miss_rate = 0.0601
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 136, Miss = 46, Miss_rate = 0.338, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[1]: Access = 212, Miss = 83, Miss_rate = 0.392, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[2]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[3]: Access = 168, Miss = 62, Miss_rate = 0.369, Pending_hits = 72, Reservation_fails = 0
	L1D_cache_core[4]: Access = 192, Miss = 72, Miss_rate = 0.375, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[5]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
	L1D_cache_core[6]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[7]: Access = 152, Miss = 53, Miss_rate = 0.349, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[8]: Access = 144, Miss = 50, Miss_rate = 0.347, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[9]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[10]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[11]: Access = 160, Miss = 61, Miss_rate = 0.381, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 41, Miss_rate = 0.320, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[13]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[14]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[15]: Access = 144, Miss = 49, Miss_rate = 0.340, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 88, Miss_rate = 0.393, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[17]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[18]: Access = 176, Miss = 65, Miss_rate = 0.369, Pending_hits = 71, Reservation_fails = 0
	L1D_cache_core[19]: Access = 96, Miss = 24, Miss_rate = 0.250, Pending_hits = 70, Reservation_fails = 0
	L1D_cache_core[20]: Access = 232, Miss = 94, Miss_rate = 0.405, Pending_hits = 74, Reservation_fails = 0
	L1D_cache_core[21]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[22]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[23]: Access = 184, Miss = 71, Miss_rate = 0.386, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[24]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[25]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[26]: Access = 144, Miss = 51, Miss_rate = 0.354, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[27]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[28]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[29]: Access = 328, Miss = 143, Miss_rate = 0.436, Pending_hits = 69, Reservation_fails = 0
	L1D_cache_core[30]: Access = 128, Miss = 42, Miss_rate = 0.328, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[31]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[32]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[33]: Access = 248, Miss = 105, Miss_rate = 0.423, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[34]: Access = 160, Miss = 59, Miss_rate = 0.369, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[35]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[36]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[37]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[38]: Access = 200, Miss = 80, Miss_rate = 0.400, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[39]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[40]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 35, Miss_rate = 0.312, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[42]: Access = 184, Miss = 71, Miss_rate = 0.386, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[43]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[44]: Access = 176, Miss = 68, Miss_rate = 0.386, Pending_hits = 67, Reservation_fails = 0
	L1D_cache_core[45]: Access = 136, Miss = 47, Miss_rate = 0.346, Pending_hits = 67, Reservation_fails = 0
	L1D_cache_core[46]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[47]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[48]: Access = 144, Miss = 52, Miss_rate = 0.361, Pending_hits = 67, Reservation_fails = 0
	L1D_cache_core[49]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[50]: Access = 160, Miss = 58, Miss_rate = 0.362, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[51]: Access = 152, Miss = 54, Miss_rate = 0.355, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[52]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[53]: Access = 136, Miss = 48, Miss_rate = 0.353, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[54]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 66, Reservation_fails = 0
	L1D_cache_core[55]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[56]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[57]: Access = 216, Miss = 87, Miss_rate = 0.403, Pending_hits = 67, Reservation_fails = 0
	L1D_cache_core[58]: Access = 136, Miss = 48, Miss_rate = 0.353, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[59]: Access = 88, Miss = 22, Miss_rate = 0.250, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[60]: Access = 232, Miss = 97, Miss_rate = 0.418, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[61]: Access = 144, Miss = 51, Miss_rate = 0.354, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[62]: Access = 152, Miss = 55, Miss_rate = 0.362, Pending_hits = 64, Reservation_fails = 0
	L1D_cache_core[63]: Access = 216, Miss = 87, Miss_rate = 0.403, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[64]: Access = 304, Miss = 131, Miss_rate = 0.431, Pending_hits = 67, Reservation_fails = 0
	L1D_cache_core[65]: Access = 208, Miss = 85, Miss_rate = 0.409, Pending_hits = 65, Reservation_fails = 0
	L1D_cache_core[66]: Access = 208, Miss = 84, Miss_rate = 0.404, Pending_hits = 68, Reservation_fails = 0
	L1D_cache_core[67]: Access = 128, Miss = 43, Miss_rate = 0.336, Pending_hits = 66, Reservation_fails = 0
	L1D_total_cache_accesses = 9404
	L1D_total_cache_misses = 3216
	L1D_total_cache_miss_rate = 0.3420
	L1D_total_cache_pending_hits = 4575
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 2176
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 30668
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2119
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 40832
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 30668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1097
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 97502
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6232
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 84, 206, 56, 56, 56, 56, 56, 56, 56, 
gpgpu_n_tot_thrd_icount = 5824832
gpgpu_n_tot_w_icount = 182026
gpgpu_n_stall_shd_mem = 30704
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2119
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 68
gpgpu_n_load_insn  = 198716
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 30668
gpgpu_stall_shd_mem[c_mem][bk_conf] = 30668
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:76993	W0_Idle:303160	W0_Scoreboard:214029	W1:9798	W2:196	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:172032
traffic_breakdown_coretomem[CONST_ACC_R] = 544 {8:68,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16952 {8:2119,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 2224 {8:278,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4896 {72:68,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 288184 {136:2119,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 37808 {136:278,}
maxmrqlatency = 49 
maxdqlatency = 0 
maxmflatency = 554 
averagemflatency = 194 
max_icnt2mem_latency = 285 
max_icnt2sh_latency = 18485 
mrq_lat_table:1054 	56 	139 	210 	65 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2364 	970 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3404 	39 	50 	81 	52 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1762 	425 	0 	0 	0 	0 	0 	1 	4 	37 	915 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18         0         0         0         0         4         2         0         0         0         0         0         1         0         0         0 
dram[1]:        16        17         4         0         1         1         1         0         0         0         0         0         0         0         0         0 
dram[2]:        10         0         1         0         0         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         2         0         0         1         0         0         0         0         1         0         0         0         0         0 
dram[4]:        17         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        18         0         0         0         4         0         0         0         0         0         0         0         0         0         0 
dram[7]:        19        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        17        17         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        17         0         0         0         2         6         0         0         0         0         0         0         0         0         1         0 
dram[10]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        17         0         2         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[12]:        17         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[13]:        17         0         2         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        17        18         1         0         0         4         0         1         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       623      1650      3574      3240      2004      2787      3885         0      2746         0         0         0       931       929         0      1326 
dram[1]:      1597      1662      1991      2960      1494      1222       801         0         0         0         0      1068      1074         0         0      3716 
dram[2]:      1572      1668      1442      3416      4263      6238      4379         0      1088         0         0         0         0      1319         0         0 
dram[3]:      1579      1672      1356      2844      3182      1291         0       966      1124         0      1106         0      1278      1044      1044         0 
dram[4]:      1576      1679      6632      3869      1672      2040         0       868         0         0      1197         0         0         0         0         0 
dram[5]:      1603      1684      2416      2641      2038      1940      1003         0         0         0         0         0         0         0         0         0 
dram[6]:      1584      1691      4659      3750      1987      3354         0      1188         0         0         0         0         0         0         0      1184 
dram[7]:      1917      1697      2497      1997      2040      2107       757         0         0         0         0         0      1125         0         0         0 
dram[8]:      1594      1704      1431      4219      4596      2291         0       938      1063         0         0      1082         0         0         0         0 
dram[9]:      1613      1710      2359      2363      3022      2104         0       796         0         0         0      2829         0         0      1012      1112 
dram[10]:      1609      1716      3210      1755      2004      2629         0         0      1226         0         0         0         0         0         0         0 
dram[11]:      1615      1721      2451      2169      2740      3479       954      1207         0      1200      1101         0         0         0      1263      1290 
dram[12]:      2560      1728      4144      2891      2144      5054       872       860         0         0         0         0      1196         0         0      1059 
dram[13]:      1638      1732      2391      5843      5447      1955      1015      1194         0         0         0         0         0         0      1250         0 
dram[14]:      1638      1738      1102      3641      3287      2401      1219         0         0         0         0      1113         0         0         0         0 
dram[15]:      1646      1746      1509      4362      2350      1976         0       885         0         0         0      1091      1125         0      1257         0 
average row accesses per activate:
dram[0]:  4.500000 25.000000 18.000000  6.000000  8.000000  4.333333  1.333333      -nan  1.000000      -nan      -nan      -nan  1.500000  1.000000      -nan  1.000000 
dram[1]:  9.333333  7.333333  5.666667  9.000000  7.500000  5.500000  1.000000      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan  1.000000 
dram[2]:  5.200000 24.000000  3.500000 10.000000 12.000000  4.000000  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[3]: 24.000000 22.000000  6.000000  8.000000  8.000000 10.500000      -nan  1.000000  1.000000      -nan  1.000000      -nan  1.000000  1.000000  2.000000      -nan 
dram[4]:  7.333333 23.000000 10.000000 10.000000  8.000000  4.500000      -nan  1.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]: 21.000000 24.000000  4.000000  8.000000  4.200000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000  8.000000 14.000000 14.000000  7.000000  3.666667      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[7]:  8.000000  9.000000  6.000000  8.000000  6.000000  6.000000  1.000000      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[8]:  9.666667  8.000000  2.500000  6.000000  8.000000  8.000000      -nan  4.000000  2.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[9]:  6.750000 21.000000 12.000000  7.000000  5.333333  5.000000      -nan  2.000000      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[10]: 25.000000 25.000000  6.000000  6.000000 14.000000 16.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  7.666667 24.000000  2.333333  8.000000 18.000000  6.500000  1.000000  1.000000      -nan  1.000000  2.000000      -nan      -nan      -nan  4.000000  2.000000 
dram[12]:  9.000000 27.000000 14.000000 14.000000 14.000000 20.000000  1.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000 
dram[13]:  8.666667 24.000000  2.333333 10.000000 14.000000  3.500000  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan 
dram[14]: 22.000000 23.000000  4.000000  2.000000  6.000000 10.000000  1.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan 
dram[15]:  7.000000  9.333333  1.500000 10.000000  6.000000  3.666667      -nan  1.000000      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000      -nan 
average row locality = 1530/232 = 6.594828
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        25         9         3         4         7         3         0         1         0         0         0         3         1         0         1 
dram[1]:        28        22         9         4         8         6         2         0         0         0         0         1         1         0         0         1 
dram[2]:        26        24         4         5         6        10         1         0         2         0         0         0         0         2         0         0 
dram[3]:        24        22         7         4         4        11         0         1         1         0         2         0         1         1         2         0 
dram[4]:        22        23         5         5         4         5         0         1         0         0         1         0         0         0         0         0 
dram[5]:        21        24         2         4        12         2         2         0         0         0         0         0         0         0         0         0 
dram[6]:        27        24         7         7         3         6         0         1         0         0         0         0         0         0         0         1 
dram[7]:        24        27         3         4         3         3         1         0         0         0         0         0         1         0         0         0 
dram[8]:        29        24         3         3         4         4         0         4         2         0         0         1         0         0         0         0 
dram[9]:        27        21         6         3         8         8         0         2         0         0         0         1         0         0         2         1 
dram[10]:        25        25         3         7         7         8         0         0         1         0         0         0         0         0         0         0 
dram[11]:        23        24         4         4         9         7         1         1         0         1         2         0         0         0         4         2 
dram[12]:        27        27         7         7         7        10         1         2         0         0         0         0         1         0         0         1 
dram[13]:        26        24         4         5         7         4         1         1         0         0         0         0         0         0         1         0 
dram[14]:        22        23         7         1         3         5         1         0         0         0         0         1         0         0         0         0 
dram[15]:        21        28         2         5         3         6         0         2         0         0         0         1         1         0         1         0 
total reads: 1207
min_bank_accesses = 0!
chip skew: 90/63 = 1.43
number of total write accesses:
dram[0]:         1         0         9         3         4         6         1         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         8         5         7         5         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         3         5         6         6         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         5         4         4        10         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         5         5         4         4         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         2         4         9         2         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         7         7         4         5         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         3         4         3         3         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         2         3         4         4         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         6         4         8         7         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         3         5         7         8         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         3         4         9         6         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         7         7         7        10         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         3         5         7         3         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         5         1         3         5         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         1         5         3         5         0         0         0         0         0         0         0         0         0         0 
total reads: 323
min_bank_accesses = 0!
chip skew: 31/13 = 2.38
average mf latency per bank:
dram[0]:       1853       575       146       147       176       158     12614    none         268    none      none      none         269       268    none         267
dram[1]:        518       620       159       171       143       137       274    none      none      none      none         268       268    none      none         268
dram[2]:        525       523       147       155       147       190       267    none         264    none      none      none      none         263    none      none  
dram[3]:        635       585       147       142       159       137    none         268       268    none         272    none         268       268       263    none  
dram[4]:        535       556       151       139       141       157    none         268    none      none         268    none      none      none      none      none  
dram[5]:        559       587       160       159       152       229       263    none      none      none      none      none      none      none      none      none  
dram[6]:        575       557       136       154       164       165    none         270    none      none      none      none      none      none      none         268
dram[7]:        573       527       171       142       124       125       268    none      none      none      none      none         268    none      none      none  
dram[8]:        549       558       155       171       141       124    none         261       263    none      none         268    none      none      none      none  
dram[9]:        581       552       123       144       160       182    none         266    none      none      none         268    none      none         272       268
dram[10]:        569       574       147       148       123       132    none      none         267    none      none      none      none      none      none      none  
dram[11]:        533       554       208       194       125       146       268       273    none         268       263    none      none      none         261       270
dram[12]:        619       579       143       133       164       152       268       272    none      none      none      none         268    none      none         268
dram[13]:        540       576       169       140       143       146       268       270    none      none      none      none      none      none         268    none  
dram[14]:        609       572       149       126       172       137       268    none      none      none      none         268    none      none      none      none  
dram[15]:        638       535       176       138       124       165    none         274    none      none      none         268       268    none         268    none  
maximum mf latency per bank:
dram[0]:        554       292       268       252       252       277       277         0       268         0         0         0       277       268         0       267
dram[1]:        283       290       285       265       268       268       280         0         0         0         0       268       268         0         0       268
dram[2]:        389       294       268       265       251       283       267         0       268         0         0         0         0       268         0         0
dram[3]:        289       296       268       252       252       268         0       268       268         0       277         0       268       268       268         0
dram[4]:        286       296       251       257       254       268         0       268         0         0       268         0         0         0         0         0
dram[5]:        280       289       252       252       277       252       268         0         0         0         0         0         0         0         0         0
dram[6]:        286       295       266       254       260       277         0       270         0         0         0         0         0         0         0       268
dram[7]:        288       294       252       252       252       260       268         0         0         0         0         0       268         0         0         0
dram[8]:        292       295       268       252       252       253         0       268       268         0         0       268         0         0         0         0
dram[9]:        286       295       252       270       277       284         0       273         0         0         0       268         0         0       277       268
dram[10]:        285       300       251       268       251       252         0         0       267         0         0         0         0         0         0         0
dram[11]:        286       295       277       252       268       268       268       273         0       268       268         0         0         0       268       273
dram[12]:        286       289       252       252       252       252       268       277         0         0         0         0       268         0         0       268
dram[13]:        289       289       277       271       252       268       268       270         0         0         0         0         0         0       268         0
dram[14]:        290       289       277       252       252       253       268         0         0         0         0       268         0         0         0         0
dram[15]:        288       300       268       252       252       281         0       277         0         0         0       268       268         0       268         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24179 n_act=21 n_pre=10 n_req=107 n_rd=166 n_write=24 bw_util=0.01557
n_activity=1721 dram_eff=0.2208
bk0: 52a 24121i bk1: 50a 24250i bk2: 18a 24263i bk3: 6a 24349i bk4: 8a 24333i bk5: 14a 24243i bk6: 6a 24315i bk7: 0a 24395i bk8: 2a 24381i bk9: 0a 24397i bk10: 0a 24401i bk11: 0a 24403i bk12: 6a 24350i bk13: 2a 24385i bk14: 0a 24400i bk15: 2a 24384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.027582
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24183 n_act=19 n_pre=9 n_req=107 n_rd=164 n_write=25 bw_util=0.01549
n_activity=1691 dram_eff=0.2235
bk0: 56a 24207i bk1: 44a 24212i bk2: 18a 24207i bk3: 8a 24318i bk4: 16a 24258i bk5: 12a 24287i bk6: 4a 24351i bk7: 0a 24394i bk8: 0a 24397i bk9: 0a 24397i bk10: 0a 24401i bk11: 2a 24386i bk12: 2a 24385i bk13: 0a 24402i bk14: 0a 24403i bk15: 2a 24388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0135246
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24195 n_act=17 n_pre=8 n_req=100 n_rd=160 n_write=20 bw_util=0.01475
n_activity=1482 dram_eff=0.2429
bk0: 52a 24156i bk1: 48a 24258i bk2: 8a 24300i bk3: 10a 24277i bk4: 12a 24299i bk5: 20a 24212i bk6: 2a 24375i bk7: 0a 24394i bk8: 4a 24377i bk9: 0a 24397i bk10: 0a 24400i bk11: 0a 24403i bk12: 0a 24404i bk13: 4a 24385i bk14: 0a 24404i bk15: 0a 24405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0225
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24199 n_act=15 n_pre=3 n_req=103 n_rd=160 n_write=23 bw_util=0.015
n_activity=1490 dram_eff=0.2456
bk0: 48a 24271i bk1: 44a 24275i bk2: 14a 24266i bk3: 8a 24328i bk4: 8a 24332i bk5: 22a 24204i bk6: 0a 24398i bk7: 2a 24381i bk8: 2a 24380i bk9: 0a 24396i bk10: 4a 24354i bk11: 0a 24397i bk12: 2a 24383i bk13: 2a 24384i bk14: 4a 24380i bk15: 0a 24403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0128689
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24236 n_act=11 n_pre=3 n_req=84 n_rd=132 n_write=18 bw_util=0.0123
n_activity=1193 dram_eff=0.2515
bk0: 44a 24232i bk1: 46a 24269i bk2: 10a 24319i bk3: 10a 24304i bk4: 8a 24332i bk5: 10a 24303i bk6: 0a 24395i bk7: 2a 24379i bk8: 0a 24395i bk9: 0a 24400i bk10: 2a 24384i bk11: 0a 24399i bk12: 0a 24400i bk13: 0a 24401i bk14: 0a 24404i bk15: 0a 24405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0120082
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24234 n_act=11 n_pre=4 n_req=84 n_rd=134 n_write=17 bw_util=0.01238
n_activity=1168 dram_eff=0.2586
bk0: 42a 24279i bk1: 48a 24259i bk2: 4a 24366i bk3: 8a 24337i bk4: 24a 24139i bk5: 4a 24352i bk6: 4a 24374i bk7: 0a 24395i bk8: 0a 24397i bk9: 0a 24397i bk10: 0a 24399i bk11: 0a 24400i bk12: 0a 24401i bk13: 0a 24401i bk14: 0a 24401i bk15: 0a 24403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0107787
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24205 n_act=14 n_pre=6 n_req=99 n_rd=152 n_write=23 bw_util=0.01434
n_activity=1445 dram_eff=0.2422
bk0: 54a 24221i bk1: 48a 24215i bk2: 14a 24270i bk3: 14a 24282i bk4: 6a 24328i bk5: 12a 24267i bk6: 0a 24392i bk7: 2a 24375i bk8: 0a 24394i bk9: 0a 24396i bk10: 0a 24400i bk11: 0a 24402i bk12: 0a 24402i bk13: 0a 24402i bk14: 0a 24405i bk15: 2a 24391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0142623
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24239 n_act=12 n_pre=4 n_req=79 n_rd=132 n_write=13 bw_util=0.01189
n_activity=1124 dram_eff=0.258
bk0: 48a 24226i bk1: 54a 24200i bk2: 6a 24345i bk3: 8a 24329i bk4: 6a 24345i bk5: 6a 24330i bk6: 2a 24379i bk7: 0a 24396i bk8: 0a 24397i bk9: 0a 24399i bk10: 0a 24399i bk11: 0a 24400i bk12: 2a 24388i bk13: 0a 24404i bk14: 0a 24405i bk15: 0a 24405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.012541
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24220 n_act=14 n_pre=5 n_req=87 n_rd=148 n_write=13 bw_util=0.0132
n_activity=1331 dram_eff=0.2419
bk0: 58a 24202i bk1: 48a 24218i bk2: 6a 24332i bk3: 6a 24343i bk4: 8a 24331i bk5: 8a 24328i bk6: 0a 24396i bk7: 8a 24371i bk8: 4a 24377i bk9: 0a 24397i bk10: 0a 24399i bk11: 2a 24383i bk12: 0a 24399i bk13: 0a 24402i bk14: 0a 24406i bk15: 0a 24406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0122131
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24191 n_act=18 n_pre=8 n_req=104 n_rd=158 n_write=25 bw_util=0.015
n_activity=1549 dram_eff=0.2363
bk0: 54a 24185i bk1: 42a 24276i bk2: 12a 24297i bk3: 6a 24330i bk4: 16a 24219i bk5: 16a 24232i bk6: 0a 24392i bk7: 4a 24375i bk8: 0a 24396i bk9: 0a 24399i bk10: 0a 24399i bk11: 2a 24384i bk12: 0a 24401i bk13: 0a 24403i bk14: 4a 24359i bk15: 2a 24386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0138525
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24216 n_act=8 n_pre=1 n_req=99 n_rd=152 n_write=23 bw_util=0.01434
n_activity=1303 dram_eff=0.2686
bk0: 50a 24273i bk1: 50a 24268i bk2: 6a 24351i bk3: 14a 24287i bk4: 14a 24286i bk5: 16a 24271i bk6: 0a 24395i bk7: 0a 24396i bk8: 2a 24381i bk9: 0a 24396i bk10: 0a 24397i bk11: 0a 24397i bk12: 0a 24401i bk13: 0a 24404i bk14: 0a 24405i bk15: 0a 24405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0116393
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24192 n_act=17 n_pre=5 n_req=104 n_rd=164 n_write=22 bw_util=0.01525
n_activity=1555 dram_eff=0.2392
bk0: 46a 24217i bk1: 48a 24267i bk2: 8a 24294i bk3: 8a 24329i bk4: 18a 24220i bk5: 14a 24263i bk6: 2a 24379i bk7: 2a 24379i bk8: 0a 24397i bk9: 2a 24382i bk10: 4a 24378i bk11: 0a 24399i bk12: 0a 24402i bk13: 0a 24404i bk14: 8a 24377i bk15: 4a 24382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0177459
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7f35b7747ae0 :  mf: uid=187137, sid04:w25, part=12, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (18483), 

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24173 n_act=13 n_pre=3 n_req=121 n_rd=180 n_write=31 bw_util=0.0173
n_activity=1630 dram_eff=0.2589
bk0: 54a 24205i bk1: 54a 24253i bk2: 14a 24289i bk3: 14a 24277i bk4: 14a 24285i bk5: 20a 24224i bk6: 2a 24379i bk7: 4a 24348i bk8: 0a 24394i bk9: 0a 24399i bk10: 0a 24403i bk11: 0a 24404i bk12: 2a 24388i bk13: 0a 24402i bk14: 0a 24404i bk15: 2a 24387i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.012377
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24217 n_act=14 n_pre=5 n_req=91 n_rd=146 n_write=18 bw_util=0.01344
n_activity=1326 dram_eff=0.2474
bk0: 52a 24214i bk1: 48a 24270i bk2: 8a 24298i bk3: 10a 24289i bk4: 14a 24287i bk5: 8a 24309i bk6: 2a 24375i bk7: 2a 24377i bk8: 0a 24396i bk9: 0a 24400i bk10: 0a 24401i bk11: 0a 24402i bk12: 0a 24403i bk13: 0a 24403i bk14: 2a 24387i bk15: 0a 24403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0154918
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24248 n_act=10 n_pre=2 n_req=77 n_rd=126 n_write=14 bw_util=0.01148
n_activity=993 dram_eff=0.282
bk0: 44a 24277i bk1: 46a 24274i bk2: 14a 24255i bk3: 2a 24373i bk4: 6a 24348i bk5: 10a 24301i bk6: 2a 24378i bk7: 0a 24393i bk8: 0a 24393i bk9: 0a 24396i bk10: 0a 24400i bk11: 2a 24385i bk12: 0a 24403i bk13: 0a 24403i bk14: 0a 24403i bk15: 0a 24405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0143033
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24400 n_nop=24220 n_act=18 n_pre=8 n_req=84 n_rd=140 n_write=14 bw_util=0.01262
n_activity=1359 dram_eff=0.2266
bk0: 42a 24233i bk1: 56a 24202i bk2: 4a 24346i bk3: 10a 24315i bk4: 6a 24346i bk5: 12a 24263i bk6: 0a 24392i bk7: 4a 24349i bk8: 0a 24391i bk9: 0a 24399i bk10: 0a 24401i bk11: 2a 24387i bk12: 2a 24386i bk13: 0a 24403i bk14: 2a 24389i bk15: 0a 24404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0166393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 670, Miss = 46, Miss_rate = 0.069, Pending_hits = 10, Reservation_fails = 374
L2_cache_bank[1]: Access = 93, Miss = 37, Miss_rate = 0.398, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 177, Miss = 48, Miss_rate = 0.271, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 90, Miss = 34, Miss_rate = 0.378, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 152, Miss = 39, Miss_rate = 0.257, Pending_hits = 3, Reservation_fails = 124
L2_cache_bank[5]: Access = 88, Miss = 41, Miss_rate = 0.466, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 41, Miss_rate = 0.390, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 89, Miss = 39, Miss_rate = 0.438, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 76, Miss = 32, Miss_rate = 0.421, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 81, Miss = 34, Miss_rate = 0.420, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 82, Miss = 37, Miss_rate = 0.451, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 88, Miss = 30, Miss_rate = 0.341, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 98, Miss = 37, Miss_rate = 0.378, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 85, Miss = 32, Miss_rate = 0.376, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 83, Miss = 34, Miss_rate = 0.410, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 96, Miss = 38, Miss_rate = 0.396, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 86, Miss = 36, Miss_rate = 0.419, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 105, Miss = 43, Miss_rate = 0.410, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 83, Miss = 36, Miss_rate = 0.434, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 90, Miss = 36, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 94, Miss = 40, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[22]: Access = 88, Miss = 43, Miss_rate = 0.489, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 92, Miss = 39, Miss_rate = 0.424, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 115, Miss = 43, Miss_rate = 0.374, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[25]: Access = 111, Miss = 47, Miss_rate = 0.423, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 91, Miss = 39, Miss_rate = 0.429, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 87, Miss = 34, Miss_rate = 0.391, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 87, Miss = 33, Miss_rate = 0.379, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 80, Miss = 30, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 81, Miss = 28, Miss_rate = 0.346, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[31]: Access = 97, Miss = 42, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3632
L2_total_cache_misses = 1207
L2_total_cache_miss_rate = 0.3323
L2_total_cache_pending_hits = 23
L2_total_cache_reservation_fails = 498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 844
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 264
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=13356
icnt_total_pkts_simt_to_mem=4799
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.75515
	minimum = 6
	maximum = 22
Network latency average = 7.61384
	minimum = 6
	maximum = 20
Slowest packet = 4159
Flit latency average = 6.37264
	minimum = 6
	maximum = 17
Slowest flit = 16579
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00663196
	minimum = 0.000976245 (at node 21)
	maximum = 0.0579239 (at node 68)
Accepted packet rate average = 0.00663196
	minimum = 0.000976245 (at node 21)
	maximum = 0.0579239 (at node 68)
Injected flit rate average = 0.0151074
	minimum = 0.000976245 (at node 21)
	maximum = 0.0782623 (at node 70)
Accepted flit rate average= 0.0151074
	minimum = 0.00488122 (at node 21)
	maximum = 0.110804 (at node 68)
Injected packet length average = 2.27797
Accepted packet length average = 2.27797
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.2564 (3 samples)
	minimum = 6 (3 samples)
	maximum = 74.3333 (3 samples)
Network latency average = 10.6457 (3 samples)
	minimum = 6 (3 samples)
	maximum = 73.3333 (3 samples)
Flit latency average = 8.02659 (3 samples)
	minimum = 6 (3 samples)
	maximum = 71.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00393909 (3 samples)
	minimum = 0.00117815 (3 samples)
	maximum = 0.0357314 (3 samples)
Accepted packet rate average = 0.00393909 (3 samples)
	minimum = 0.00117815 (3 samples)
	maximum = 0.0357314 (3 samples)
Injected flit rate average = 0.00983261 (3 samples)
	minimum = 0.00117815 (3 samples)
	maximum = 0.0869623 (3 samples)
Accepted flit rate average = 0.00983261 (3 samples)
	minimum = 0.00354222 (3 samples)
	maximum = 0.0580193 (3 samples)
Injected packet size average = 2.49616 (3 samples)
Accepted packet size average = 2.49616 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 189931 (inst/sec)
gpgpu_simulation_rate = 660 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 30, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 31, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 32, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 33, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 34, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 35, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 36, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 37, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 38, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 39, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 40, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 41, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 42, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 43, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 44, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 45, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 46, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 47, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 48, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 49, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 50, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 51, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 52, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 53, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 54, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 55, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 56, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 57, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 58, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 59, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 60, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 61, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 62, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 63, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 64, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 65, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 66, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 67, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,18486)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 30, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 31, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 32, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 33, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 34, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 35, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 36, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 37, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 38, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 39, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 40, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 41, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 42, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 43, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 44, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 45, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 46, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 47, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 48, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 49, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 50, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 51, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 52, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 53, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 54, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 55, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 56, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 57, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 58, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 59, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 60, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 61, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 62, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 63, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 64, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 65, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 66, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 67, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(2,18486)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 30, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 31, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 32, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 33, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 34, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 35, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 36, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 37, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 38, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 39, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 40, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 41, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 42, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 43, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 44, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 45, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 46, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 47, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 48, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 49, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 50, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 51, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 52, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 53, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 54, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 55, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 56, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 57, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 58, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 59, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 60, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 61, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 62, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 63, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 64, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 65, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 66, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 67, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(3,18486)
GPGPU-Sim uArch: core: 21, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 22, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 23, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 24, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 25, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 26, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 27, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 28, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 29, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 30, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 31, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 32, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 33, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 34, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 35, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 36, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 37, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 38, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 39, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 40, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 41, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 42, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 43, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 44, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 45, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 46, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 47, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 48, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 49, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 50, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 51, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 52, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 53, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 54, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 55, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 56, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 57, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 58, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 59, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 60, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 61, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 62, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 63, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 64, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 65, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 66, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core: 67, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18486)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18486)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(112,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(61,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(36,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(21,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(114,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(151,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(134,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(147,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(94,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(149,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(251,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(241,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (327,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (331,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (331,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (331,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (332,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (332,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (334,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (334,18486), 2 CTAs running
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(184,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 23 finished CTA #0 (345,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #0 (348,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #0 (348,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #0 (349,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #0 (349,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (351,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #0 (351,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #0 (351,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #0 (351,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #0 (352,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #0 (353,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #0 (354,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #0 (356,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (357,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #0 (357,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #0 (362,18486), 3 CTAs running
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(215,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (397,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (398,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (399,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (399,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (399,18486), 1 CTAs running
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(88,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (402,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (410,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (410,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #1 (410,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #1 (410,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (411,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #1 (411,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #1 (411,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #1 (412,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (413,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (413,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #1 (415,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #1 (415,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #1 (416,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #1 (416,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #1 (419,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #1 (419,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #1 (420,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #1 (423,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (425,18486), 3 CTAs running
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(149,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(179,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (480,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #2 (480,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (483,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #2 (483,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #2 (483,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (484,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (484,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #2 (484,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (487,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #2 (489,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #2 (489,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #2 (489,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #2 (490,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #2 (491,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #2 (491,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (492,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #2 (492,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (493,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #2 (494,18486), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 18986  inst.: 6964128 (ipc=3292.1) sim_rate=204827 (inst/sec) elapsed = 0:0:00:34 / Sat Apr 24 01:54:50 2021
GPGPU-Sim uArch: Shader 59 finished CTA #2 (502,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #2 (509,18486), 2 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(207,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (598,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #3 (602,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #3 (602,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (604,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #3 (607,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #3 (608,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #3 (609,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #3 (611,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #3 (612,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (613,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #3 (613,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #3 (617,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #3 (622,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #3 (623,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #3 (626,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #3 (642,18486), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 19486  inst.: 7083169 (ipc=1765.1) sim_rate=196754 (inst/sec) elapsed = 0:0:00:36 / Sat Apr 24 01:54:52 2021
GPGPU-Sim uArch: cycles simulated: 19986  inst.: 7086107 (ipc=1178.7) sim_rate=191516 (inst/sec) elapsed = 0:0:00:37 / Sat Apr 24 01:54:53 2021
GPGPU-Sim uArch: cycles simulated: 20486  inst.: 7092915 (ipc=887.4) sim_rate=181869 (inst/sec) elapsed = 0:0:00:39 / Sat Apr 24 01:54:55 2021
GPGPU-Sim uArch: Shader 48 finished CTA #0 (2122,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (2428,18486), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 20986  inst.: 7096465 (ipc=711.4) sim_rate=177411 (inst/sec) elapsed = 0:0:00:40 / Sat Apr 24 01:54:56 2021
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2763,18486), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 21486  inst.: 7101364 (ipc=594.4) sim_rate=169080 (inst/sec) elapsed = 0:0:00:42 / Sat Apr 24 01:54:58 2021
GPGPU-Sim uArch: Shader 64 finished CTA #0 (3034,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #3 (3079,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 33 finished CTA #1 (3140,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #3 (3228,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #0 (3470,18486), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 21986  inst.: 7106357 (ipc=510.9) sim_rate=165264 (inst/sec) elapsed = 0:0:00:43 / Sat Apr 24 01:54:59 2021
GPGPU-Sim uArch: Shader 31 finished CTA #2 (3509,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 31 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #1 (3606,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (3650,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #0 (3654,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #1 (3707,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3742,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3748,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #3 (3822,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 36 finished CTA #3 (3883,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #1 (3884,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3918,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 15 finished CTA #1 (3940,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #0 (3952,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #3 (3953,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3993,18486), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 22486  inst.: 7111046 (ipc=448.2) sim_rate=158023 (inst/sec) elapsed = 0:0:00:45 / Sat Apr 24 01:55:01 2021
GPGPU-Sim uArch: Shader 35 finished CTA #1 (4045,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4145,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #2 (4163,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 62 finished CTA #0 (4225,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #3 (4233,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #2 (4241,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4251,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (4259,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (4261,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4405,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #1 (4408,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (4442,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #0 (4456,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #0 (4482,18486), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 22986  inst.: 7115163 (ipc=399.4) sim_rate=154677 (inst/sec) elapsed = 0:0:00:46 / Sat Apr 24 01:55:02 2021
GPGPU-Sim uArch: Shader 39 finished CTA #2 (4620,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #1 (4638,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 50 finished CTA #0 (4646,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4696,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4712,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #2 (4752,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 51 finished CTA #2 (4803,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #1 (4829,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4859,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 59 finished CTA #3 (4888,18486), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 23486  inst.: 7120028 (ipc=360.4) sim_rate=151489 (inst/sec) elapsed = 0:0:00:47 / Sat Apr 24 01:55:03 2021
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5004,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5006,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5014,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (5016,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #2 (5028,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #0 (5050,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #1 (5077,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #3 (5097,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5128,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #3 (5154,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5264,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 38 finished CTA #2 (5317,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 39 finished CTA #0 (5319,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #2 (5338,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 36 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 67 finished CTA #3 (5373,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 67 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5391,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 64 finished CTA #3 (5409,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 64 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5453,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 42 finished CTA #2 (5453,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #1 (5469,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #2 (5489,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 62 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 23986  inst.: 7123801 (ipc=328.3) sim_rate=148412 (inst/sec) elapsed = 0:0:00:48 / Sat Apr 24 01:55:04 2021
GPGPU-Sim uArch: Shader 43 finished CTA #3 (5522,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #1 (5546,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #2 (5581,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 51 finished CTA #0 (5591,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5617,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #3 (5647,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 45 finished CTA #1 (5651,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #3 (5688,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5691,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5695,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 33 finished CTA #3 (5718,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 42 finished CTA #3 (5739,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #2 (5743,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 30 finished CTA #3 (5744,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5777,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #1 (5783,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #0 (5784,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5806,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #2 (5825,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 35 finished CTA #2 (5828,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #1 (5828,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #2 (5863,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (5887,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #2 (5929,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5949,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5951,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #2 (5953,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #3 (5999,18486), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 24486  inst.: 7128022 (ipc=301.7) sim_rate=145469 (inst/sec) elapsed = 0:0:00:49 / Sat Apr 24 01:55:05 2021
GPGPU-Sim uArch: Shader 26 finished CTA #1 (6004,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6069,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 41 finished CTA #1 (6070,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #3 (6125,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #0 (6221,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #1 (6223,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #2 (6241,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #0 (6295,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #2 (6312,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #0 (6378,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #0 (6380,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 52 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 58 finished CTA #2 (6386,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6390,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6392,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #1 (6478,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 60 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 24986  inst.: 7132146 (ipc=279.1) sim_rate=142642 (inst/sec) elapsed = 0:0:00:50 / Sat Apr 24 01:55:06 2021
GPGPU-Sim uArch: Shader 63 finished CTA #2 (6502,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (6548,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #1 (6589,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #2 (6611,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #3 (6627,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #2 (6661,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #3 (6667,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (6672,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 37 finished CTA #0 (6678,18486), 3 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #1 (6681,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #0 (6687,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6690,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #0 (6691,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 37 finished CTA #1 (6711,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #2 (6783,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 61 finished CTA #0 (6787,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 61 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 39 finished CTA #1 (6856,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #2 (6858,18486), 1 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(236,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (6919,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #3 (6963,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #0 (6965,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 30 finished CTA #0 (6969,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6998,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 25486  inst.: 7135372 (ipc=259.6) sim_rate=139909 (inst/sec) elapsed = 0:0:00:51 / Sat Apr 24 01:55:07 2021
GPGPU-Sim uArch: Shader 24 finished CTA #0 (7094,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (7126,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 32 finished CTA #1 (7179,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #0 (7191,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 66 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 35 finished CTA #3 (7192,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #3 (7210,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 63 finished CTA #3 (7213,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #1 (7229,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 63 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #0 (7239,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #3 (7263,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #3 (7287,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (7288,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 49 finished CTA #2 (7306,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 40 finished CTA #2 (7351,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #3 (7387,18486), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (7412,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #1 (7449,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #2 (7455,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #3 (7463,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (7505,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 40 finished CTA #3 (7510,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #2 (7523,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #3 (7610,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 37 finished CTA #3 (7786,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 37 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 47 finished CTA #0 (7803,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #0 (7871,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 47 finished CTA #1 (7890,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 55 finished CTA #2 (7956,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 26486  inst.: 7137940 (ipc=227.5) sim_rate=137268 (inst/sec) elapsed = 0:0:00:52 / Sat Apr 24 01:55:08 2021
GPGPU-Sim uArch: Shader 39 finished CTA #3 (8009,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 39 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 40 finished CTA #1 (8015,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (8127,18486), 1 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #1 (8157,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 65 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 53 finished CTA #3 (8263,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #2 (8444,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #1 (8635,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #2 (9181,18486), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 21.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 9182
gpu_sim_insn = 1820297
gpu_ipc =     198.2462
gpu_tot_sim_cycle = 27668
gpu_tot_sim_insn = 7138378
gpu_tot_ipc =     258.0012
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1472
gpu_stall_icnt2sh    = 2025
gpu_total_sim_rate=137276

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 161237
	L1I_total_cache_misses = 6454
	L1I_total_cache_miss_rate = 0.0400
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 368, Miss = 155, Miss_rate = 0.421, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[1]: Access = 460, Miss = 201, Miss_rate = 0.437, Pending_hits = 97, Reservation_fails = 0
	L1D_cache_core[2]: Access = 240, Miss = 90, Miss_rate = 0.375, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[3]: Access = 288, Miss = 114, Miss_rate = 0.396, Pending_hits = 98, Reservation_fails = 0
	L1D_cache_core[4]: Access = 400, Miss = 171, Miss_rate = 0.427, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[5]: Access = 208, Miss = 74, Miss_rate = 0.356, Pending_hits = 88, Reservation_fails = 0
	L1D_cache_core[6]: Access = 176, Miss = 59, Miss_rate = 0.335, Pending_hits = 89, Reservation_fails = 0
	L1D_cache_core[7]: Access = 392, Miss = 171, Miss_rate = 0.436, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[8]: Access = 368, Miss = 158, Miss_rate = 0.429, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[9]: Access = 330, Miss = 145, Miss_rate = 0.439, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[10]: Access = 200, Miss = 70, Miss_rate = 0.350, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[11]: Access = 360, Miss = 156, Miss_rate = 0.433, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[12]: Access = 256, Miss = 102, Miss_rate = 0.398, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[13]: Access = 444, Miss = 195, Miss_rate = 0.439, Pending_hits = 94, Reservation_fails = 337
	L1D_cache_core[14]: Access = 314, Miss = 130, Miss_rate = 0.414, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[15]: Access = 344, Miss = 146, Miss_rate = 0.424, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[16]: Access = 490, Miss = 215, Miss_rate = 0.439, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[17]: Access = 200, Miss = 70, Miss_rate = 0.350, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[18]: Access = 280, Miss = 117, Miss_rate = 0.418, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[19]: Access = 344, Miss = 148, Miss_rate = 0.430, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[20]: Access = 320, Miss = 129, Miss_rate = 0.403, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[21]: Access = 680, Miss = 318, Miss_rate = 0.468, Pending_hits = 95, Reservation_fails = 1374
	L1D_cache_core[22]: Access = 360, Miss = 151, Miss_rate = 0.419, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[23]: Access = 688, Miss = 318, Miss_rate = 0.462, Pending_hits = 96, Reservation_fails = 1284
	L1D_cache_core[24]: Access = 402, Miss = 178, Miss_rate = 0.443, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[25]: Access = 592, Miss = 273, Miss_rate = 0.461, Pending_hits = 98, Reservation_fails = 1393
	L1D_cache_core[26]: Access = 532, Miss = 240, Miss_rate = 0.451, Pending_hits = 96, Reservation_fails = 216
	L1D_cache_core[27]: Access = 477, Miss = 218, Miss_rate = 0.457, Pending_hits = 93, Reservation_fails = 276
	L1D_cache_core[28]: Access = 424, Miss = 185, Miss_rate = 0.436, Pending_hits = 91, Reservation_fails = 47
	L1D_cache_core[29]: Access = 432, Miss = 188, Miss_rate = 0.435, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[30]: Access = 522, Miss = 243, Miss_rate = 0.466, Pending_hits = 93, Reservation_fails = 124
	L1D_cache_core[31]: Access = 168, Miss = 55, Miss_rate = 0.327, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[32]: Access = 400, Miss = 173, Miss_rate = 0.432, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[33]: Access = 492, Miss = 219, Miss_rate = 0.445, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[34]: Access = 312, Miss = 126, Miss_rate = 0.404, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[35]: Access = 416, Miss = 182, Miss_rate = 0.438, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[36]: Access = 288, Miss = 121, Miss_rate = 0.420, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[37]: Access = 600, Miss = 278, Miss_rate = 0.463, Pending_hits = 95, Reservation_fails = 1085
	L1D_cache_core[38]: Access = 424, Miss = 185, Miss_rate = 0.436, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[39]: Access = 481, Miss = 224, Miss_rate = 0.466, Pending_hits = 96, Reservation_fails = 603
	L1D_cache_core[40]: Access = 648, Miss = 307, Miss_rate = 0.474, Pending_hits = 97, Reservation_fails = 2153
	L1D_cache_core[41]: Access = 464, Miss = 205, Miss_rate = 0.442, Pending_hits = 94, Reservation_fails = 45
	L1D_cache_core[42]: Access = 497, Miss = 223, Miss_rate = 0.449, Pending_hits = 92, Reservation_fails = 140
	L1D_cache_core[43]: Access = 272, Miss = 107, Miss_rate = 0.393, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[44]: Access = 384, Miss = 165, Miss_rate = 0.430, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[45]: Access = 400, Miss = 178, Miss_rate = 0.445, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[46]: Access = 344, Miss = 143, Miss_rate = 0.416, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[47]: Access = 540, Miss = 241, Miss_rate = 0.446, Pending_hits = 94, Reservation_fails = 325
	L1D_cache_core[48]: Access = 340, Miss = 145, Miss_rate = 0.426, Pending_hits = 92, Reservation_fails = 0
	L1D_cache_core[49]: Access = 344, Miss = 145, Miss_rate = 0.422, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[50]: Access = 456, Miss = 201, Miss_rate = 0.441, Pending_hits = 96, Reservation_fails = 115
	L1D_cache_core[51]: Access = 464, Miss = 205, Miss_rate = 0.442, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[52]: Access = 320, Miss = 129, Miss_rate = 0.403, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[53]: Access = 722, Miss = 339, Miss_rate = 0.470, Pending_hits = 98, Reservation_fails = 1273
	L1D_cache_core[54]: Access = 152, Miss = 47, Miss_rate = 0.309, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[55]: Access = 544, Miss = 249, Miss_rate = 0.458, Pending_hits = 95, Reservation_fails = 1172
	L1D_cache_core[56]: Access = 360, Miss = 155, Miss_rate = 0.431, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[57]: Access = 570, Miss = 257, Miss_rate = 0.451, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[58]: Access = 564, Miss = 259, Miss_rate = 0.459, Pending_hits = 93, Reservation_fails = 361
	L1D_cache_core[59]: Access = 310, Miss = 130, Miss_rate = 0.419, Pending_hits = 91, Reservation_fails = 0
	L1D_cache_core[60]: Access = 448, Miss = 201, Miss_rate = 0.449, Pending_hits = 94, Reservation_fails = 0
	L1D_cache_core[61]: Access = 480, Miss = 219, Miss_rate = 0.456, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[62]: Access = 426, Miss = 187, Miss_rate = 0.439, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[63]: Access = 616, Miss = 285, Miss_rate = 0.463, Pending_hits = 95, Reservation_fails = 206
	L1D_cache_core[64]: Access = 512, Miss = 229, Miss_rate = 0.447, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[65]: Access = 698, Miss = 328, Miss_rate = 0.470, Pending_hits = 92, Reservation_fails = 434
	L1D_cache_core[66]: Access = 472, Miss = 205, Miss_rate = 0.434, Pending_hits = 93, Reservation_fails = 0
	L1D_cache_core[67]: Access = 388, Miss = 167, Miss_rate = 0.430, Pending_hits = 93, Reservation_fails = 0
	L1D_total_cache_accesses = 28207
	L1D_total_cache_misses = 12342
	L1D_total_cache_miss_rate = 0.4376
	L1D_total_cache_pending_hits = 6332
	L1D_total_cache_reservation_fails = 12963
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.007
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 2176
	L1C_total_cache_miss_rate = 0.0379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 30668
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5554
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 8155
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55168
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 30668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6788
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4808
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 154783
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
112, 112, 112, 112, 112, 112, 112, 238, 112, 112, 112, 112, 112, 112, 112, 112, 382, 112, 112, 112, 334, 112, 112, 112, 234, 84, 84, 84, 84, 84, 84, 84, 
gpgpu_n_tot_thrd_icount = 9249088
gpgpu_n_tot_w_icount = 289034
gpgpu_n_stall_shd_mem = 44398
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 5554
gpgpu_n_mem_write_global = 7146
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 68
gpgpu_n_load_insn  = 275345
gpgpu_n_store_insn = 7331
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 30668
gpgpu_stall_shd_mem[c_mem][bk_conf] = 30668
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 13730
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:89429	W0_Idle:470368	W0_Scoreboard:776245	W1:55664	W2:3884	W3:110	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:229376
traffic_breakdown_coretomem[CONST_ACC_R] = 544 {8:68,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 44432 {8:5554,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 285840 {40:7146,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4896 {72:68,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 755344 {136:5554,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57168 {8:7146,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
maxmrqlatency = 49 
maxdqlatency = 0 
maxmflatency = 1215 
averagemflatency = 287 
max_icnt2mem_latency = 1053 
max_icnt2sh_latency = 27667 
mrq_lat_table:3598 	119 	216 	368 	151 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7029 	4043 	1643 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7859 	356 	422 	754 	1354 	1448 	913 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4286 	1270 	66 	0 	0 	0 	0 	1 	4 	37 	915 	6189 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	41 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        25        18         6         8         8         2         1         1         0         1         0         1         0         0         1 
dram[1]:        16        17        12         0        14        10         4         2         2         0         1         0         0         0         1         0 
dram[2]:        10        24         6        10        12         8         1         7         0         0         0         0         1         2         0         1 
dram[3]:        24        22        10        27         8        20         0         0         0         0         4         1         0         0         0         1 
dram[4]:        17        23        14        10         8        36         0         4         0         0         3         2         1         0         1         1 
dram[5]:         0        24         4         8        16         4         4         0         0         0         0         0         0         2         0         0 
dram[6]:        19        18        14        40         7         6         5         1         0         2         3         0         0         0         0         0 
dram[7]:        19        17         0         0         6         6         5         1         0         0         1         0         1         1         1         1 
dram[8]:        17        17         4         6         0         8         0         5         0         1         1         0         1         0         0         1 
dram[9]:        17        21        12         7        13         8         1         0         1         0         0         1         0         2         2         1 
dram[10]:        25        25         6        10        14        16         3         0         1         0         1         0         2         0         0         0 
dram[11]:        17        24         2         8        18        12         0         5         0         0         0         0         0         0         0         2 
dram[12]:        17        27        14        14        14        20         4         3         0         1         1         0         0         0         1         0 
dram[13]:        17        24         4        10        14        27         2         1         0         1         0         0         0         0         2         0 
dram[14]:        22        23        10         2         6        10         1         0         0         0         0         1         0         0         1         0 
dram[15]:        17        18        36         0         6         6         1         1         1         0         0         2         1         0         1         0 
maximum service time to same row:
dram[0]:       713      1650      3574      3240      2004      2787      3885       693      2746      1078       954         0       931       929         0      1326 
dram[1]:      1597      1662      1991      2960      1494      1222       801       797       928      1090      1129      1068      1074         0       985      3716 
dram[2]:      2079      1668      1442      3416      4263      6238      4379       797      1088      1113      1128       925      1069      1319      1015       966 
dram[3]:      1579      1672      1356      3241      3182      1291       801       966      1124         0      6095       946      1278      1044      1044      1555 
dram[4]:      1576      1679      6632      3869      1672      6705       869       868      1115         0      1197       944      1067         0      6106      1071 
dram[5]:      1603      1684      2416      2641      2038      1940      1003       747      1115      1101      1063      1016      1154       928      1129      1134 
dram[6]:      1584      1691      4659      3750      1987      3354       751      1188      1121      4213       922      1096      1187       941         0      1184 
dram[7]:      1917      1697      2497      1997      2040      2107       757       882       921      1024      1082      1134      1125       932      1125      1129 
dram[8]:      1594      1704      1431      4219      4596      2291       724       938      1063      1099       966      1082       926         0         0      1119 
dram[9]:      1613      1710      2359      2363      3022      2104       807       796      1053      1079         0      2829       906      1037      1012      1112 
dram[10]:      1609      1716      3210      1755      2004      2629       796       794      1226      1241       916      1085       932      1181       991      1182 
dram[11]:      1615      1950      2451      2169      2740      3479       954      1207      1076      1200      1101         0         0      1109      1263      1290 
dram[12]:      2560      1728      4144      2891      2144      5054       872       860       957      1044      1062      1049      1196         0      1110      1059 
dram[13]:      1638      1732      2391      5843      5447      4122      1015      1194      1026       937       951      1096      1149      1091      3943         0 
dram[14]:      1638      1738      1102      3641      3287      2401      1219         0      1038       932      1194      1113         0      1028      6752      1179 
dram[15]:      1646      2556      5975      4362      2350      1976      1004       885      1292      1066         0      5141      1125         0      1257      1122 
average row accesses per activate:
dram[0]:  4.750000  8.750000 15.000000 11.333333 10.500000  7.500000  1.400000  1.000000  1.000000  2.000000  1.000000      -nan  1.500000  2.000000      -nan  1.000000 
dram[1]:  7.800000  5.142857  7.500000 48.000000 10.800000  9.750000  2.000000  2.500000  2.000000  1.000000  2.000000  1.000000  1.000000      -nan  3.000000  2.000000 
dram[2]:  3.800000 11.000000  9.500000 13.750000 15.333333  7.571429  1.000000  5.500000  5.000000  1.000000  1.000000  1.000000  1.500000  1.500000  1.000000  1.000000 
dram[3]:  9.000000  8.500000 10.400000  7.666667 11.750000  8.400000  6.000000  1.000000  3.000000      -nan  2.000000  1.000000  2.000000  1.000000  4.000000  1.000000 
dram[4]:  6.600000  7.200000  7.500000 12.333333 11.750000  8.333333  1.000000  2.500000  3.000000      -nan  2.000000  2.000000  2.000000      -nan  1.000000  1.500000 
dram[5]: 32.000000 10.666667 12.000000 11.250000  7.571429 11.000000  3.000000  7.000000  1.000000  1.000000  4.000000  2.000000  1.000000  1.500000  1.000000  3.000000 
dram[6]:  6.000000  6.833333 17.333334 15.000000 13.000000  9.000000  3.500000  3.000000  2.000000  1.500000  2.000000  3.000000  1.000000  1.000000      -nan  1.000000 
dram[7]:  6.000000  6.166667 36.000000 42.000000 10.500000 14.000000  3.500000  1.000000  4.000000  1.000000  1.000000  2.000000  1.666667  1.500000  1.000000  1.000000 
dram[8]:  7.600000  7.000000  5.800000 15.000000 48.000000 15.333333  3.000000  3.000000  2.000000  1.000000  1.500000  3.000000  1.500000      -nan      -nan  1.000000 
dram[9]:  5.833333  9.500000 17.000000 13.000000  9.500000  9.400000  1.000000  5.000000  1.500000  1.000000      -nan  1.000000  1.000000  2.500000  1.333333  1.000000 
dram[10]: 11.000000  8.500000 12.500000 13.750000 14.250000 18.000000  2.500000  1.000000  2.000000  1.000000  2.000000  2.000000  1.500000  3.000000  2.000000  1.000000 
dram[11]:  6.600000  5.833333 15.000000 13.000000 16.000000 11.500000  5.000000  2.666667  1.000000  2.000000  3.000000      -nan      -nan  1.000000  4.000000  1.500000 
dram[12]:  7.000000  8.750000 10.500000 11.000000 10.666667 11.250000  3.000000  1.500000  2.000000  1.000000  1.000000  2.000000  1.000000      -nan  2.500000  2.000000 
dram[13]:  6.833333 11.000000  6.333333  7.833333 15.000000  8.000000  1.500000  1.000000  1.000000  1.000000  1.000000  1.000000  2.000000  1.000000  1.333333      -nan 
dram[14]:  8.750000  8.500000  9.200000 14.000000 13.333333 11.000000  1.333333      -nan  2.000000  2.000000  1.000000  1.000000      -nan  1.000000  1.000000  1.000000 
dram[15]:  7.000000  6.800000  8.600000 45.000000 16.666666  7.833333  2.000000  1.000000  1.000000  1.000000      -nan  1.500000  1.000000      -nan  1.500000  2.000000 
average row locality = 4462/650 = 6.864615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        37        35        24        18        21        24         6         2         2         2         3         0         3         2         0         3 
dram[1]:        39        36        25        23        28        20         8         5         4         1         4         1         1         0         6         2 
dram[2]:        38        33        21        30        23        30         2        11         5         1         1         1         3         3         1         2 
dram[3]:        36        34        28        25        26        23         6         1         3         0         6         3         2         1         4         3 
dram[4]:        33        36        25        19        26        28         1         5         3         0         6         4         4         0         2         3 
dram[5]:        32        32        20        24        29        23         6         7         1         1         4         2         1         3         1         3 
dram[6]:        36        41        28        23        28        25         7         6         2         3         4         3         1         1         0         1 
dram[7]:        36        37        17        20        22        23         7         2         4         1         3         2         5         3         2         2 
dram[8]:        38        35        17        24        24        25         3         6         2         2         3         3         3         0         0         2 
dram[9]:        35        38        26        27        31        25         2         5         3         1         0         2         1         5         4         2 
dram[10]:        33        34        26        28        29        28         5         1         4         1         4         2         3         3         2         1 
dram[11]:        33        35        23        20        26        24         5         8         1         2         3         0         0         1         4         3 
dram[12]:        35        35        23        23        17        24         6         6         2         2         2         2         1         0         5         2 
dram[13]:        41        33        21        26        23        25         3         3         1         2         1         1         2         1         4         0 
dram[14]:        35        34        24        22        21        24         4         0         2         2         1         2         0         1         3         1 
dram[15]:        35        34        24        22        27        26         4         3         2         1         0         3         3         0         3         2 
total reads: 3093
min_bank_accesses = 0!
chip skew: 209/176 = 1.19
number of total write accesses:
dram[0]:         1         0        21        16        21        21         1         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        20        25        26        19         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        17        25        23        23         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        24        21        21        19         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        20        18        21        22         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        16        21        24        21         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        24        22        24        20         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        19        22        20        19         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        12        21        24        21         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        25        25        26        22         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        24        27        28        26         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        22        19        22        22         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        19        21        15        21         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        17        21        22        23         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        22        20        19        20         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        19        23        23        21         0         0         0         0         0         0         0         0         0         0 
total reads: 1369
min_bank_accesses = 0!
chip skew: 105/76 = 1.38
average mf latency per bank:
dram[0]:       3289      1565       245       281       338       252    106657       272       272       265       274    none         269       263    none         277
dram[1]:       1918      1417       289       224       278       287       306       268       274       282       435       268       268    none         328       263
dram[2]:       1573      1772       243       307       262       277       274       298       261       272       276       269       270       268       268       275
dram[3]:       1912      2017       269       267       271       351       278       268       265    none         270       275       265       268       327       359
dram[4]:       1735      1652       313       229       326       273       271       265       267    none         269       268       273    none         277       282
dram[5]:       1642      1721       210       311       315       248       268       266       268       273       474       269       270       274       268       320
dram[6]:       1827      1534       281       292       277       204       269       267       263       385       267       266       274       278    none         268
dram[7]:       2002      1532       263       233       316       283       268       277       376       268       276       267       303       270       280       274
dram[8]:       1588      1653       278       302       250       217       263       267       263       280       351       267       411    none      none         281
dram[9]:       1510      1690       264       289       298       292       277       270       274       268    none         273       269       276       271       273
dram[10]:       1588      1873       271       261       272       251       267       268       324       269       480       270       269       266       268       277
dram[11]:       1568      1616       239       254       227       257       271       279       274       263       262    none      none         271       261       272
dram[12]:       2027      1786       328       298       295       267       264       300       266       273       280       264       268    none         304       519
dram[13]:       1419      1894       286       265       289       276       268       275       267       273       268       278       264       271       274    none  
dram[14]:       1734      1983       288       275       298       256       272    none         267       263       281       283    none         268       274       268
dram[15]:       1854      1502       356       264       228       304       413       275       382       268    none         292       274    none         462       266
maximum mf latency per bank:
dram[0]:       1143       948       671       817       938       461      1215       277       277       272       277         0       277       268         0       289
dram[1]:        988       954       748       808       906       809       468       281       284       282       912       268       268         0       474       268
dram[2]:        958       995       893      1156       885       941       281       511       268       272       276       269       279       278       268       283
dram[3]:       1132      1040       768       997      1024      1001       290       268       270         0       277       277       268       268       524       531
dram[4]:       1109      1071       865       692       909       787       271       277       279         0       284       282       282         0       277       287
dram[5]:        988       949       448       954      1098       895       289       275       268       273      1099       276       270       281       268       429
dram[6]:       1026      1121       854      1079       763       472       286       279       268       614       278       277       274       278         0       268
dram[7]:       1059       966       815       817       993       941       280       286       535       268       283       270       426       277       288       279
dram[8]:        954       962      1015       769       758       795       270       288       268       292       508       271       685         0         0       290
dram[9]:        903      1149       829       879       870       785       284       297       283       268         0       278       269       295       279       279
dram[10]:       1010       982       886      1011       859       618       278       268       495       269      1116       271       278       271       273       277
dram[11]:       1050      1140       690       917       591      1067       275       299       274       268       268         0         0       271       268       277
dram[12]:       1099      1022       905       819       875       751       277       288       268       278       291       269       268         0       399       770
dram[13]:       1073       995       839       907      1007       803       279       279       267       279       268       278       268       271       291         0
dram[14]:        942      1011      1183       952       916       861       283         0       273       268       281       298         0       268       279       268
dram[15]:       1011      1013      1097      1145       668       795       683       277       496       268         0       349       277         0       841       268
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=35994 n_act=47 n_pre=33 n_req=263 n_rd=364 n_write=81 bw_util=0.02437
n_activity=4111 dram_eff=0.2165
bk0: 74a 36147i bk1: 70a 36243i bk2: 48a 36117i bk3: 36a 36179i bk4: 42a 36118i bk5: 48a 35982i bk6: 12a 36363i bk7: 4a 36463i bk8: 4a 36463i bk9: 4a 36484i bk10: 6a 36441i bk11: 0a 36517i bk12: 6a 36471i bk13: 4a 36502i bk14: 0a 36525i bk15: 6a 36455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0256031
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=35950 n_act=44 n_pre=29 n_req=293 n_rd=406 n_write=90 bw_util=0.02716
n_activity=4100 dram_eff=0.242
bk0: 78a 36231i bk1: 72a 36172i bk2: 50a 36033i bk3: 46a 36071i bk4: 56a 36004i bk5: 40a 36068i bk6: 16a 36383i bk7: 10a 36447i bk8: 8a 36450i bk9: 2a 36479i bk10: 8a 36442i bk11: 2a 36498i bk12: 2a 36506i bk13: 0a 36526i bk14: 12a 36460i bk15: 4a 36511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0235494
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=35945 n_act=46 n_pre=30 n_req=293 n_rd=410 n_write=88 bw_util=0.02727
n_activity=4153 dram_eff=0.2398
bk0: 76a 36094i bk1: 66a 36267i bk2: 42a 36104i bk3: 60a 35965i bk4: 46a 35995i bk5: 60a 35920i bk6: 4a 36454i bk7: 22a 36405i bk8: 10a 36478i bk9: 2a 36501i bk10: 2a 36500i bk11: 2a 36507i bk12: 6a 36478i bk13: 6a 36477i bk14: 2a 36506i bk15: 4a 36476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0254662
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=35961 n_act=43 n_pre=28 n_req=286 n_rd=402 n_write=85 bw_util=0.02667
n_activity=4213 dram_eff=0.2312
bk0: 72a 36263i bk1: 68a 36263i bk2: 56a 36000i bk3: 50a 36026i bk4: 52a 36036i bk5: 46a 36057i bk6: 12a 36463i bk7: 2a 36497i bk8: 6a 36489i bk9: 0a 36513i bk10: 12a 36432i bk11: 6a 36443i bk12: 4a 36489i bk13: 2a 36502i bk14: 8a 36497i bk15: 6a 36455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0206468
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=35974 n_act=44 n_pre=30 n_req=276 n_rd=390 n_write=81 bw_util=0.02579
n_activity=3943 dram_eff=0.2389
bk0: 66a 36248i bk1: 72a 36213i bk2: 50a 36022i bk3: 38a 36167i bk4: 52a 36037i bk5: 56a 35981i bk6: 2a 36487i bk7: 10a 36451i bk8: 6a 36487i bk9: 0a 36518i bk10: 12a 36431i bk11: 8a 36461i bk12: 8a 36447i bk13: 0a 36518i bk14: 4a 36476i bk15: 6a 36461i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0148964
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36007 n_act=34 n_pre=18 n_req=271 n_rd=378 n_write=82 bw_util=0.02519
n_activity=3618 dram_eff=0.2543
bk0: 64a 36355i bk1: 64a 36302i bk2: 40a 36143i bk3: 48a 36051i bk4: 58a 35900i bk5: 46a 36025i bk6: 12a 36431i bk7: 14a 36436i bk8: 2a 36495i bk9: 2a 36497i bk10: 8a 36485i bk11: 4a 36495i bk12: 2a 36503i bk13: 6a 36468i bk14: 2a 36502i bk15: 6a 36495i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0184835
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=35946 n_act=40 n_pre=25 n_req=299 n_rd=418 n_write=90 bw_util=0.02782
n_activity=3994 dram_eff=0.2544
bk0: 72a 36229i bk1: 82a 36145i bk2: 56a 36025i bk3: 46a 36093i bk4: 56a 35960i bk5: 50a 35984i bk6: 14a 36428i bk7: 12a 36422i bk8: 4a 36486i bk9: 6a 36460i bk10: 8a 36458i bk11: 6a 36495i bk12: 2a 36506i bk13: 2a 36503i bk14: 0a 36528i bk15: 2a 36516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0242613
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36003 n_act=40 n_pre=24 n_req=266 n_rd=372 n_write=80 bw_util=0.02475
n_activity=3717 dram_eff=0.2432
bk0: 72a 36209i bk1: 74a 36187i bk2: 34a 36228i bk3: 40a 36164i bk4: 44a 36115i bk5: 46a 36141i bk6: 14a 36441i bk7: 4a 36464i bk8: 8a 36484i bk9: 2a 36501i bk10: 6a 36440i bk11: 4a 36486i bk12: 10a 36428i bk13: 6a 36472i bk14: 4a 36467i bk15: 4a 36479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0114187
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36011 n_act=35 n_pre=21 n_req=265 n_rd=374 n_write=78 bw_util=0.02475
n_activity=3848 dram_eff=0.2349
bk0: 76a 36234i bk1: 70a 36245i bk2: 34a 36203i bk3: 48a 36071i bk4: 48a 36098i bk5: 50a 36019i bk6: 6a 36485i bk7: 12a 36450i bk8: 4a 36498i bk9: 4a 36461i bk10: 6a 36465i bk11: 6a 36489i bk12: 6a 36469i bk13: 0a 36518i bk14: 0a 36528i bk15: 4a 36474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0192503
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=35934 n_act=44 n_pre=29 n_req=305 n_rd=414 n_write=98 bw_util=0.02804
n_activity=4356 dram_eff=0.2351
bk0: 70a 36212i bk1: 76a 36253i bk2: 52a 36067i bk3: 54a 36024i bk4: 62a 35914i bk5: 50a 36006i bk6: 4a 36459i bk7: 10a 36466i bk8: 6a 36454i bk9: 2a 36499i bk10: 0a 36517i bk11: 4a 36477i bk12: 2a 36503i bk13: 10a 36456i bk14: 8a 36444i bk15: 4a 36479i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0179359
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=35950 n_act=36 n_pre=20 n_req=309 n_rd=408 n_write=105 bw_util=0.02809
n_activity=4294 dram_eff=0.2389
bk0: 66a 36316i bk1: 68a 36281i bk2: 52a 36019i bk3: 56a 35968i bk4: 58a 36017i bk5: 56a 36002i bk6: 10a 36442i bk7: 2a 36494i bk8: 8a 36459i bk9: 2a 36494i bk10: 8a 36464i bk11: 4a 36495i bk12: 6a 36468i bk13: 6a 36490i bk14: 4a 36502i bk15: 2a 36509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0161012
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36002 n_act=35 n_pre=21 n_req=273 n_rd=376 n_write=85 bw_util=0.02525
n_activity=3955 dram_eff=0.2331
bk0: 66a 36239i bk1: 70a 36207i bk2: 46a 36098i bk3: 40a 36131i bk4: 52a 36046i bk5: 48a 36057i bk6: 10a 36472i bk7: 16a 36399i bk8: 2a 36488i bk9: 4a 36494i bk10: 6a 36493i bk11: 0a 36519i bk12: 0a 36524i bk13: 2a 36507i bk14: 8a 36498i bk15: 6a 36476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0204003
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36008 n_act=40 n_pre=25 n_req=261 n_rd=370 n_write=76 bw_util=0.02443
n_activity=3672 dram_eff=0.2429
bk0: 70a 36237i bk1: 70a 36259i bk2: 46a 36102i bk3: 46a 36082i bk4: 34a 36213i bk5: 48a 36049i bk6: 12a 36448i bk7: 12a 36390i bk8: 4a 36489i bk9: 4a 36473i bk10: 4a 36465i bk11: 4a 36501i bk12: 2a 36506i bk13: 0a 36524i bk14: 10a 36455i bk15: 4a 36503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0160191
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=35987 n_act=45 n_pre=30 n_req=270 n_rd=374 n_write=83 bw_util=0.02503
n_activity=3994 dram_eff=0.2288
bk0: 82a 36187i bk1: 66a 36298i bk2: 42a 36106i bk3: 52a 35995i bk4: 46a 36096i bk5: 50a 35968i bk6: 6a 36454i bk7: 6a 36429i bk8: 2a 36494i bk9: 4a 36467i bk10: 2a 36497i bk11: 2a 36504i bk12: 4a 36507i bk13: 2a 36511i bk14: 8a 36449i bk15: 0a 36526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.019305
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=36028 n_act=36 n_pre=22 n_req=257 n_rd=352 n_write=81 bw_util=0.02371
n_activity=3596 dram_eff=0.2408
bk0: 70a 36266i bk1: 68a 36250i bk2: 48a 36031i bk3: 44a 36121i bk4: 42a 36130i bk5: 48a 36046i bk6: 8a 36429i bk7: 0a 36506i bk8: 4a 36487i bk9: 4a 36495i bk10: 2a 36498i bk11: 4a 36467i bk12: 0a 36523i bk13: 2a 36509i bk14: 6a 36452i bk15: 2a 36509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0150607
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36519 n_nop=35987 n_act=41 n_pre=27 n_req=275 n_rd=378 n_write=86 bw_util=0.02541
n_activity=4192 dram_eff=0.2214
bk0: 70a 36247i bk1: 68a 36248i bk2: 48a 36051i bk3: 44a 36122i bk4: 54a 36006i bk5: 52a 36001i bk6: 8a 36449i bk7: 6a 36433i bk8: 4a 36460i bk9: 2a 36501i bk10: 0a 36521i bk11: 6a 36478i bk12: 6a 36451i bk13: 0a 36522i bk14: 6a 36479i bk15: 4a 36505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0208659

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2661, Miss = 96, Miss_rate = 0.036, Pending_hits = 12, Reservation_fails = 374
L2_cache_bank[1]: Access = 315, Miss = 86, Miss_rate = 0.273, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 528, Miss = 115, Miss_rate = 0.218, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 88, Miss_rate = 0.295, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 388, Miss = 94, Miss_rate = 0.242, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[5]: Access = 339, Miss = 111, Miss_rate = 0.327, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 369, Miss = 111, Miss_rate = 0.301, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 333, Miss = 90, Miss_rate = 0.270, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 316, Miss = 100, Miss_rate = 0.316, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 319, Miss = 95, Miss_rate = 0.298, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 289, Miss = 94, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 327, Miss = 95, Miss_rate = 0.291, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[12]: Access = 368, Miss = 106, Miss_rate = 0.288, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 333, Miss = 103, Miss_rate = 0.309, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 341, Miss = 96, Miss_rate = 0.282, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 90, Miss_rate = 0.281, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 319, Miss = 90, Miss_rate = 0.282, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 309, Miss = 97, Miss_rate = 0.314, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 338, Miss = 102, Miss_rate = 0.302, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 335, Miss = 105, Miss_rate = 0.313, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 334, Miss = 106, Miss_rate = 0.317, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 355, Miss = 98, Miss_rate = 0.276, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[22]: Access = 296, Miss = 95, Miss_rate = 0.321, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 309, Miss = 93, Miss_rate = 0.301, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 362, Miss = 91, Miss_rate = 0.251, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 356, Miss = 94, Miss_rate = 0.264, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 329, Miss = 96, Miss_rate = 0.292, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[27]: Access = 322, Miss = 91, Miss_rate = 0.283, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[28]: Access = 335, Miss = 90, Miss_rate = 0.269, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 332, Miss = 86, Miss_rate = 0.259, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[30]: Access = 336, Miss = 98, Miss_rate = 0.292, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 297, Miss = 91, Miss_rate = 0.306, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 13108
L2_total_cache_misses = 3093
L2_total_cache_miss_rate = 0.2360
L2_total_cache_pending_hits = 77
L2_total_cache_reservation_fails = 498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1753
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5777
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1334
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 326
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.025
L2_cache_fill_port_util = 0.014

icnt_total_pkts_mem_to_simt=36820
icnt_total_pkts_simt_to_mem=20254
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 71.4243
	minimum = 6
	maximum = 878
Network latency average = 48.7895
	minimum = 6
	maximum = 680
Slowest packet = 12006
Flit latency average = 39.2853
	minimum = 6
	maximum = 680
Slowest flit = 35532
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0206404
	minimum = 0.00304944 (at node 54)
	maximum = 0.216837 (at node 68)
Accepted packet rate average = 0.0206404
	minimum = 0.00304944 (at node 54)
	maximum = 0.216837 (at node 68)
Injected flit rate average = 0.0423862
	minimum = 0.00424744 (at node 54)
	maximum = 0.273034 (at node 68)
Accepted flit rate average= 0.0423862
	minimum = 0.0104552 (at node 54)
	maximum = 0.419625 (at node 68)
Injected packet length average = 2.05356
Accepted packet length average = 2.05356
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.2984 (4 samples)
	minimum = 6 (4 samples)
	maximum = 275.25 (4 samples)
Network latency average = 20.1817 (4 samples)
	minimum = 6 (4 samples)
	maximum = 225 (4 samples)
Flit latency average = 15.8413 (4 samples)
	minimum = 6 (4 samples)
	maximum = 223.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00811441 (4 samples)
	minimum = 0.00164597 (4 samples)
	maximum = 0.0810079 (4 samples)
Accepted packet rate average = 0.00811441 (4 samples)
	minimum = 0.00164597 (4 samples)
	maximum = 0.0810079 (4 samples)
Injected flit rate average = 0.017971 (4 samples)
	minimum = 0.00194547 (4 samples)
	maximum = 0.13348 (4 samples)
Accepted flit rate average = 0.017971 (4 samples)
	minimum = 0.00527047 (4 samples)
	maximum = 0.148421 (4 samples)
Injected packet size average = 2.2147 (4 samples)
Accepted packet size average = 2.2147 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 52 sec (52 sec)
gpgpu_simulation_rate = 137276 (inst/sec)
gpgpu_simulation_rate = 532 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 30, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 31, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 32, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 33, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 34, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 35, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 36, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 37, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 38, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 39, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 40, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 41, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 42, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 43, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 44, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 45, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 46, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 47, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 48, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 49, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 50, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 51, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 52, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 53, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 54, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 55, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 56, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 57, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 58, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 59, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 60, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 61, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 62, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 63, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 64, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 65, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 66, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 67, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,27668)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 30, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 31, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 32, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 33, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 34, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 35, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 36, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 37, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 38, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 39, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 40, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 41, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 42, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 43, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 44, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 45, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 46, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 47, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 48, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 49, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 50, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 51, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 52, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 53, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 54, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 55, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 56, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 57, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 58, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 59, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 60, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 61, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 62, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 63, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 64, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 65, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 66, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core: 67, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,27668)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 30, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 31, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 32, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 33, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 34, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 35, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 36, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 37, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 38, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 39, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 40, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 41, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 42, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 43, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 44, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 45, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 46, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 47, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 48, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 49, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 50, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 51, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 52, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 53, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 54, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 55, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 56, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 57, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 58, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 59, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 60, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 61, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 62, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 63, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 64, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 65, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 66, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core: 67, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,27668)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 15, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 16, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 17, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 18, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 19, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 20, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 21, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 22, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 23, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 24, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 25, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 26, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 27, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 28, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 29, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 30, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 31, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 32, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 33, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 34, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 35, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 36, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 37, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 38, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 39, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 40, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 41, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 42, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 43, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 44, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 45, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 46, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 47, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 48, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 49, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 50, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 51, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 52, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 53, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 54, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 55, cta: 3 initialized @(4,27668)
GPGPU-Sim uArch: core: 56, cta: 3 initialized @(4,27668)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(66,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(11,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(124,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(85,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(130,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(86,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(134,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(152,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(152,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(142,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(245,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(161,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(244,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(69,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(171,0,0) tid=(104,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(210,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 28168  inst.: 8688291 (ipc=3099.8) sim_rate=152426 (inst/sec) elapsed = 0:0:00:57 / Sat Apr 24 01:55:13 2021
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(231,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(242,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 28668  inst.: 8886572 (ipc=1748.2) sim_rate=148109 (inst/sec) elapsed = 0:0:01:00 / Sat Apr 24 01:55:16 2021
GPGPU-Sim uArch: cycles simulated: 29168  inst.: 8899240 (ipc=1173.9) sim_rate=143536 (inst/sec) elapsed = 0:0:01:02 / Sat Apr 24 01:55:18 2021
GPGPU-Sim uArch: cycles simulated: 29668  inst.: 8912460 (ipc=887.0) sim_rate=137114 (inst/sec) elapsed = 0:0:01:05 / Sat Apr 24 01:55:21 2021
GPGPU-Sim uArch: cycles simulated: 30168  inst.: 8919432 (ipc=712.4) sim_rate=133125 (inst/sec) elapsed = 0:0:01:07 / Sat Apr 24 01:55:23 2021
GPGPU-Sim uArch: cycles simulated: 30668  inst.: 8924202 (ipc=595.3) sim_rate=129336 (inst/sec) elapsed = 0:0:01:09 / Sat Apr 24 01:55:25 2021
GPGPU-Sim uArch: cycles simulated: 31168  inst.: 8929077 (ipc=511.6) sim_rate=124014 (inst/sec) elapsed = 0:0:01:12 / Sat Apr 24 01:55:28 2021
GPGPU-Sim uArch: cycles simulated: 31668  inst.: 8933869 (ipc=448.9) sim_rate=120727 (inst/sec) elapsed = 0:0:01:14 / Sat Apr 24 01:55:30 2021
GPGPU-Sim uArch: cycles simulated: 32168  inst.: 8937924 (ipc=399.9) sim_rate=117604 (inst/sec) elapsed = 0:0:01:16 / Sat Apr 24 01:55:32 2021
GPGPU-Sim uArch: cycles simulated: 32668  inst.: 8942203 (ipc=360.8) sim_rate=114643 (inst/sec) elapsed = 0:0:01:18 / Sat Apr 24 01:55:34 2021
GPGPU-Sim uArch: cycles simulated: 33168  inst.: 8947779 (ipc=329.0) sim_rate=111847 (inst/sec) elapsed = 0:0:01:20 / Sat Apr 24 01:55:36 2021
GPGPU-Sim uArch: cycles simulated: 33668  inst.: 8953001 (ipc=302.4) sim_rate=109182 (inst/sec) elapsed = 0:0:01:22 / Sat Apr 24 01:55:38 2021
GPGPU-Sim uArch: cycles simulated: 34168  inst.: 8957875 (ipc=279.9) sim_rate=107926 (inst/sec) elapsed = 0:0:01:23 / Sat Apr 24 01:55:39 2021
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(244,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 34668  inst.: 8963119 (ipc=260.7) sim_rate=105448 (inst/sec) elapsed = 0:0:01:25 / Sat Apr 24 01:55:41 2021
GPGPU-Sim uArch: cycles simulated: 35168  inst.: 8968209 (ipc=244.0) sim_rate=103082 (inst/sec) elapsed = 0:0:01:27 / Sat Apr 24 01:55:43 2021
GPGPU-Sim uArch: cycles simulated: 35668  inst.: 8973540 (ipc=229.4) sim_rate=101972 (inst/sec) elapsed = 0:0:01:28 / Sat Apr 24 01:55:44 2021
GPGPU-Sim uArch: cycles simulated: 36168  inst.: 8978948 (ipc=216.5) sim_rate=99766 (inst/sec) elapsed = 0:0:01:30 / Sat Apr 24 01:55:46 2021
GPGPU-Sim uArch: cycles simulated: 36668  inst.: 8984139 (ipc=205.1) sim_rate=97653 (inst/sec) elapsed = 0:0:01:32 / Sat Apr 24 01:55:48 2021
GPGPU-Sim uArch: cycles simulated: 37168  inst.: 8989445 (ipc=194.8) sim_rate=96660 (inst/sec) elapsed = 0:0:01:33 / Sat Apr 24 01:55:49 2021
GPGPU-Sim uArch: cycles simulated: 37668  inst.: 8994822 (ipc=185.6) sim_rate=94682 (inst/sec) elapsed = 0:0:01:35 / Sat Apr 24 01:55:51 2021
GPGPU-Sim uArch: cycles simulated: 38168  inst.: 9000250 (ipc=177.3) sim_rate=92786 (inst/sec) elapsed = 0:0:01:37 / Sat Apr 24 01:55:53 2021
GPGPU-Sim uArch: cycles simulated: 38668  inst.: 9006076 (ipc=169.8) sim_rate=90970 (inst/sec) elapsed = 0:0:01:39 / Sat Apr 24 01:55:55 2021
GPGPU-Sim uArch: cycles simulated: 39168  inst.: 9011073 (ipc=162.8) sim_rate=90110 (inst/sec) elapsed = 0:0:01:40 / Sat Apr 24 01:55:56 2021
GPGPU-Sim uArch: cycles simulated: 39668  inst.: 9016379 (ipc=156.5) sim_rate=88395 (inst/sec) elapsed = 0:0:01:42 / Sat Apr 24 01:55:58 2021
GPGPU-Sim uArch: cycles simulated: 40168  inst.: 9022234 (ipc=150.7) sim_rate=86752 (inst/sec) elapsed = 0:0:01:44 / Sat Apr 24 01:56:00 2021
GPGPU-Sim uArch: cycles simulated: 40668  inst.: 9027578 (ipc=145.3) sim_rate=85976 (inst/sec) elapsed = 0:0:01:45 / Sat Apr 24 01:56:01 2021
GPGPU-Sim uArch: Shader 64 finished CTA #1 (13303,27668), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 41168  inst.: 9033017 (ipc=140.3) sim_rate=84420 (inst/sec) elapsed = 0:0:01:47 / Sat Apr 24 01:56:03 2021
GPGPU-Sim uArch: Shader 34 finished CTA #1 (13611,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #2 (13901,27668), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 41668  inst.: 9039133 (ipc=135.8) sim_rate=82927 (inst/sec) elapsed = 0:0:01:49 / Sat Apr 24 01:56:05 2021
GPGPU-Sim uArch: cycles simulated: 42168  inst.: 9044691 (ipc=131.5) sim_rate=81483 (inst/sec) elapsed = 0:0:01:51 / Sat Apr 24 01:56:07 2021
GPGPU-Sim uArch: Shader 64 finished CTA #0 (14513,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 64 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 42668  inst.: 9049957 (ipc=127.4) sim_rate=80803 (inst/sec) elapsed = 0:0:01:52 / Sat Apr 24 01:56:08 2021
GPGPU-Sim uArch: cycles simulated: 43168  inst.: 9055444 (ipc=123.7) sim_rate=79433 (inst/sec) elapsed = 0:0:01:54 / Sat Apr 24 01:56:10 2021
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(196,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 43668  inst.: 9060641 (ipc=120.1) sim_rate=78108 (inst/sec) elapsed = 0:0:01:56 / Sat Apr 24 01:56:12 2021
GPGPU-Sim uArch: cycles simulated: 44168  inst.: 9066577 (ipc=116.9) sim_rate=77492 (inst/sec) elapsed = 0:0:01:57 / Sat Apr 24 01:56:13 2021
GPGPU-Sim uArch: Shader 42 finished CTA #0 (16677,27668), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 44668  inst.: 9072227 (ipc=113.8) sim_rate=76237 (inst/sec) elapsed = 0:0:01:59 / Sat Apr 24 01:56:15 2021
GPGPU-Sim uArch: Shader 66 finished CTA #0 (17283,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #0 (17449,27668), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 45168  inst.: 9078737 (ipc=110.9) sim_rate=75030 (inst/sec) elapsed = 0:0:02:01 / Sat Apr 24 01:56:17 2021
GPGPU-Sim uArch: cycles simulated: 45668  inst.: 9083967 (ipc=108.1) sim_rate=74458 (inst/sec) elapsed = 0:0:02:02 / Sat Apr 24 01:56:18 2021
GPGPU-Sim uArch: Shader 21 finished CTA #0 (18138,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #0 (18216,27668), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 46168  inst.: 9089091 (ipc=105.4) sim_rate=73299 (inst/sec) elapsed = 0:0:02:04 / Sat Apr 24 01:56:20 2021
GPGPU-Sim uArch: Shader 45 finished CTA #0 (18614,27668), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 46668  inst.: 9094942 (ipc=103.0) sim_rate=72182 (inst/sec) elapsed = 0:0:02:06 / Sat Apr 24 01:56:22 2021
GPGPU-Sim uArch: Shader 59 finished CTA #1 (19052,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19306,27668), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 47168  inst.: 9100721 (ipc=100.6) sim_rate=71659 (inst/sec) elapsed = 0:0:02:07 / Sat Apr 24 01:56:23 2021
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19653,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #0 (19803,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #2 (19953,27668), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 47668  inst.: 9106188 (ipc=98.4) sim_rate=70590 (inst/sec) elapsed = 0:0:02:09 / Sat Apr 24 01:56:25 2021
GPGPU-Sim uArch: Shader 42 finished CTA #1 (20177,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #3 (20185,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #2 (20218,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #0 (20228,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #2 (20234,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (20280,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (20300,27668), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 48168  inst.: 9111197 (ipc=96.2) sim_rate=70086 (inst/sec) elapsed = 0:0:02:10 / Sat Apr 24 01:56:26 2021
GPGPU-Sim uArch: Shader 1 finished CTA #2 (20684,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (20699,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #1 (20982,27668), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 48668  inst.: 9116928 (ipc=94.2) sim_rate=69067 (inst/sec) elapsed = 0:0:02:12 / Sat Apr 24 01:56:28 2021
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21230,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21471,27668), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 49168  inst.: 9121910 (ipc=92.3) sim_rate=68585 (inst/sec) elapsed = 0:0:02:13 / Sat Apr 24 01:56:29 2021
GPGPU-Sim uArch: Shader 48 finished CTA #0 (21559,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21703,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #1 (21734,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21876,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21906,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #0 (21940,27668), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 49668  inst.: 9127921 (ipc=90.4) sim_rate=67614 (inst/sec) elapsed = 0:0:02:15 / Sat Apr 24 01:56:31 2021
GPGPU-Sim uArch: Shader 59 finished CTA #0 (22153,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22169,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #1 (22270,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #3 (22276,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 36 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 66 finished CTA #1 (22374,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 66 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22419,27668), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 50168  inst.: 9133736 (ipc=88.7) sim_rate=67159 (inst/sec) elapsed = 0:0:02:16 / Sat Apr 24 01:56:32 2021
GPGPU-Sim uArch: Shader 57 finished CTA #1 (22560,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (22704,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #1 (22722,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #2 (22726,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22801,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (22974,27668), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 50668  inst.: 9138997 (ipc=87.0) sim_rate=66224 (inst/sec) elapsed = 0:0:02:18 / Sat Apr 24 01:56:34 2021
GPGPU-Sim uArch: Shader 42 finished CTA #3 (23096,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #1 (23104,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #1 (23108,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23112,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #3 (23165,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 24 finished CTA #0 (23176,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23288,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 18 finished CTA #0 (23327,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #2 (23414,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #1 (23428,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #0 (23436,27668), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 51168  inst.: 9144628 (ipc=85.4) sim_rate=65788 (inst/sec) elapsed = 0:0:02:19 / Sat Apr 24 01:56:35 2021
GPGPU-Sim uArch: Shader 42 finished CTA #2 (23577,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 54 finished CTA #0 (23660,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23700,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23704,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #1 (23782,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23816,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23876,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (23879,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #0 (23884,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #1 (23904,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #1 (23952,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23973,27668), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 51668  inst.: 9150131 (ipc=83.8) sim_rate=65358 (inst/sec) elapsed = 0:0:02:20 / Sat Apr 24 01:56:36 2021
GPGPU-Sim uArch: Shader 15 finished CTA #1 (24010,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24016,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24136,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24154,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #2 (24303,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 65 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24307,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24313,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24329,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24459,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(38,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 46 finished CTA #2 (24477,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24479,27668), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 52168  inst.: 9154836 (ipc=82.3) sim_rate=64470 (inst/sec) elapsed = 0:0:02:22 / Sat Apr 24 01:56:38 2021
GPGPU-Sim uArch: Shader 62 finished CTA #2 (24610,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 62 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24655,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (24659,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #0 (24758,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #2 (24866,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24932,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24940,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (24951,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (24953,27668), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 52668  inst.: 9160160 (ipc=80.9) sim_rate=64057 (inst/sec) elapsed = 0:0:02:23 / Sat Apr 24 01:56:39 2021
GPGPU-Sim uArch: Shader 41 finished CTA #1 (25044,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #0 (25064,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #3 (25074,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #0 (25168,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #0 (25170,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #0 (25188,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #2 (25253,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 41 finished CTA #0 (25354,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #2 (25382,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25408,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (25445,27668), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 53168  inst.: 9165601 (ipc=79.5) sim_rate=63650 (inst/sec) elapsed = 0:0:02:24 / Sat Apr 24 01:56:40 2021
GPGPU-Sim uArch: Shader 53 finished CTA #0 (25511,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #0 (25519,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 60 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (25545,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #3 (25555,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (25593,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #2 (25631,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25686,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25695,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #2 (25794,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (25820,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25832,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #0 (25838,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #3 (25842,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #2 (25877,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #0 (25925,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #2 (25942,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #1 (25952,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 61 finished CTA #1 (25954,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #3 (25970,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #2 (25984,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (25998,27668), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 53668  inst.: 9170527 (ipc=78.2) sim_rate=63245 (inst/sec) elapsed = 0:0:02:25 / Sat Apr 24 01:56:41 2021
GPGPU-Sim uArch: Shader 25 finished CTA #3 (26004,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #1 (26036,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #2 (26038,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 18 finished CTA #2 (26120,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #2 (26132,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #2 (26328,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #3 (26426,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #1 (26458,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #1 (26472,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #1 (26485,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #3 (26496,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #3 (26498,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 54168  inst.: 9175459 (ipc=76.9) sim_rate=62845 (inst/sec) elapsed = 0:0:02:26 / Sat Apr 24 01:56:42 2021
GPGPU-Sim uArch: Shader 25 finished CTA #1 (26510,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 52 finished CTA #0 (26573,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (26631,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #3 (26641,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #2 (26681,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #2 (26780,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #0 (26785,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #2 (26795,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #2 (26829,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #2 (26984,27668), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 54668  inst.: 9180563 (ipc=75.6) sim_rate=62452 (inst/sec) elapsed = 0:0:02:27 / Sat Apr 24 01:56:43 2021
GPGPU-Sim uArch: Shader 33 finished CTA #0 (27033,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #1 (27051,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #3 (27064,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 67 finished CTA #0 (27078,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #3 (27108,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 50 finished CTA #1 (27125,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #1 (27147,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #1 (27156,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #1 (27172,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 67 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27186,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (27194,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #0 (27298,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (27324,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #2 (27453,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #1 (27454,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #2 (27457,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27485,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #3 (27496,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 52 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27497,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #1 (27499,27668), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 55168  inst.: 9185601 (ipc=74.4) sim_rate=62064 (inst/sec) elapsed = 0:0:02:28 / Sat Apr 24 01:56:44 2021
GPGPU-Sim uArch: Shader 19 finished CTA #0 (27501,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #0 (27517,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (27530,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 45 finished CTA #3 (27540,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 37 finished CTA #0 (27563,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #3 (27588,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #3 (27590,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 56 finished CTA #3 (27696,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27708,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (27720,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #0 (27720,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #0 (27752,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (27760,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27795,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #3 (27821,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #3 (27838,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #3 (27978,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 35 finished CTA #3 (27988,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 63 finished CTA #1 (28010,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #0 (28072,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #1 (28073,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #2 (28114,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28168,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #0 (28197,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #0 (28224,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 48 finished CTA #3 (28266,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28278,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #2 (28294,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 31 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 63 finished CTA #2 (28314,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28316,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 47 finished CTA #1 (28346,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (28365,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #2 (28428,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #0 (28455,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 63 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (28457,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #1 (28466,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #1 (28479,27668), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 56168  inst.: 9195671 (ipc=72.2) sim_rate=61715 (inst/sec) elapsed = 0:0:02:29 / Sat Apr 24 01:56:45 2021
GPGPU-Sim uArch: Shader 50 finished CTA #3 (28578,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #3 (28685,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28704,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #2 (28717,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (28755,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #3 (28761,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 30 finished CTA #3 (28794,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #1 (28796,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28802,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #2 (28856,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #1 (28860,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28880,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #0 (28889,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (28910,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #2 (28938,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 37 finished CTA #1 (28954,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #2 (28997,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #1 (29074,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29115,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #0 (29148,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 61 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (29151,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 37 finished CTA #2 (29172,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #3 (29184,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #2 (29187,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #0 (29202,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (29223,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (29249,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #2 (29263,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #3 (29264,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 37 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #2 (29340,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 38 finished CTA #3 (29398,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 34 finished CTA #3 (29442,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 49 finished CTA #0 (29456,27668), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (29476,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #0 (29522,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #0 (29703,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29737,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (29740,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (29752,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #2 (29827,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #1 (29841,27668), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (29874,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #1 (29903,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #2 (29983,27668), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 57668  inst.: 9205683 (ipc=68.9) sim_rate=61371 (inst/sec) elapsed = 0:0:02:30 / Sat Apr 24 01:56:46 2021
GPGPU-Sim uArch: Shader 47 finished CTA #2 (30001,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 55 finished CTA #1 (30004,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #3 (30155,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 39 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #3 (30163,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #3 (30366,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 28 finished CTA #3 (30429,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #3 (30460,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 49 finished CTA #3 (30498,27668), 1 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #3 (30668,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #2 (30692,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #3 (30880,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 55 finished CTA #3 (30985,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 49 finished CTA #2 (31830,27668), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 49.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 31831
gpu_sim_insn = 2068742
gpu_ipc =      64.9914
gpu_tot_sim_cycle = 59499
gpu_tot_sim_insn = 9207120
gpu_tot_ipc =     154.7441
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 17059
gpu_stall_icnt2sh    = 44235
gpu_total_sim_rate=61380

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 314363
	L1I_total_cache_misses = 6454
	L1I_total_cache_miss_rate = 0.0205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1452, Miss = 732, Miss_rate = 0.504, Pending_hits = 136, Reservation_fails = 15461
	L1D_cache_core[1]: Access = 1487, Miss = 792, Miss_rate = 0.533, Pending_hits = 143, Reservation_fails = 13368
	L1D_cache_core[2]: Access = 1419, Miss = 735, Miss_rate = 0.518, Pending_hits = 141, Reservation_fails = 17886
	L1D_cache_core[3]: Access = 1724, Miss = 947, Miss_rate = 0.549, Pending_hits = 166, Reservation_fails = 21734
	L1D_cache_core[4]: Access = 1622, Miss = 909, Miss_rate = 0.560, Pending_hits = 183, Reservation_fails = 16937
	L1D_cache_core[5]: Access = 1580, Miss = 889, Miss_rate = 0.563, Pending_hits = 175, Reservation_fails = 21377
	L1D_cache_core[6]: Access = 1441, Miss = 769, Miss_rate = 0.534, Pending_hits = 138, Reservation_fails = 21227
	L1D_cache_core[7]: Access = 2114, Miss = 1186, Miss_rate = 0.561, Pending_hits = 178, Reservation_fails = 23825
	L1D_cache_core[8]: Access = 1884, Miss = 1037, Miss_rate = 0.550, Pending_hits = 166, Reservation_fails = 23587
	L1D_cache_core[9]: Access = 1522, Miss = 784, Miss_rate = 0.515, Pending_hits = 155, Reservation_fails = 18998
	L1D_cache_core[10]: Access = 1317, Miss = 717, Miss_rate = 0.544, Pending_hits = 142, Reservation_fails = 17299
	L1D_cache_core[11]: Access = 1829, Miss = 967, Miss_rate = 0.529, Pending_hits = 150, Reservation_fails = 22537
	L1D_cache_core[12]: Access = 1683, Miss = 974, Miss_rate = 0.579, Pending_hits = 187, Reservation_fails = 17848
	L1D_cache_core[13]: Access = 1789, Miss = 1011, Miss_rate = 0.565, Pending_hits = 188, Reservation_fails = 21160
	L1D_cache_core[14]: Access = 1422, Miss = 750, Miss_rate = 0.527, Pending_hits = 151, Reservation_fails = 18063
	L1D_cache_core[15]: Access = 1621, Miss = 872, Miss_rate = 0.538, Pending_hits = 155, Reservation_fails = 17389
	L1D_cache_core[16]: Access = 1628, Miss = 846, Miss_rate = 0.520, Pending_hits = 150, Reservation_fails = 20819
	L1D_cache_core[17]: Access = 1447, Miss = 773, Miss_rate = 0.534, Pending_hits = 163, Reservation_fails = 20046
	L1D_cache_core[18]: Access = 1531, Miss = 787, Miss_rate = 0.514, Pending_hits = 143, Reservation_fails = 18279
	L1D_cache_core[19]: Access = 1939, Miss = 1045, Miss_rate = 0.539, Pending_hits = 158, Reservation_fails = 23412
	L1D_cache_core[20]: Access = 1745, Miss = 977, Miss_rate = 0.560, Pending_hits = 179, Reservation_fails = 20388
	L1D_cache_core[21]: Access = 1746, Miss = 894, Miss_rate = 0.512, Pending_hits = 139, Reservation_fails = 17107
	L1D_cache_core[22]: Access = 2247, Miss = 1228, Miss_rate = 0.547, Pending_hits = 178, Reservation_fails = 24760
	L1D_cache_core[23]: Access = 1988, Miss = 1056, Miss_rate = 0.531, Pending_hits = 163, Reservation_fails = 19690
	L1D_cache_core[24]: Access = 1799, Miss = 1031, Miss_rate = 0.573, Pending_hits = 177, Reservation_fails = 19295
	L1D_cache_core[25]: Access = 1685, Miss = 866, Miss_rate = 0.514, Pending_hits = 150, Reservation_fails = 20702
	L1D_cache_core[26]: Access = 2371, Miss = 1329, Miss_rate = 0.561, Pending_hits = 195, Reservation_fails = 23527
	L1D_cache_core[27]: Access = 2188, Miss = 1182, Miss_rate = 0.540, Pending_hits = 162, Reservation_fails = 24533
	L1D_cache_core[28]: Access = 2143, Miss = 1182, Miss_rate = 0.552, Pending_hits = 172, Reservation_fails = 23963
	L1D_cache_core[29]: Access = 1845, Miss = 988, Miss_rate = 0.536, Pending_hits = 163, Reservation_fails = 18988
	L1D_cache_core[30]: Access = 2039, Miss = 1116, Miss_rate = 0.547, Pending_hits = 180, Reservation_fails = 23216
	L1D_cache_core[31]: Access = 1570, Miss = 849, Miss_rate = 0.541, Pending_hits = 159, Reservation_fails = 22982
	L1D_cache_core[32]: Access = 1860, Miss = 1066, Miss_rate = 0.573, Pending_hits = 176, Reservation_fails = 21296
	L1D_cache_core[33]: Access = 1705, Miss = 935, Miss_rate = 0.548, Pending_hits = 168, Reservation_fails = 20807
	L1D_cache_core[34]: Access = 1722, Miss = 892, Miss_rate = 0.518, Pending_hits = 153, Reservation_fails = 23308
	L1D_cache_core[35]: Access = 1815, Miss = 954, Miss_rate = 0.526, Pending_hits = 162, Reservation_fails = 20562
	L1D_cache_core[36]: Access = 1254, Miss = 641, Miss_rate = 0.511, Pending_hits = 137, Reservation_fails = 13944
	L1D_cache_core[37]: Access = 2084, Miss = 1162, Miss_rate = 0.558, Pending_hits = 178, Reservation_fails = 24909
	L1D_cache_core[38]: Access = 1939, Miss = 1042, Miss_rate = 0.537, Pending_hits = 171, Reservation_fails = 21840
	L1D_cache_core[39]: Access = 2068, Miss = 1094, Miss_rate = 0.529, Pending_hits = 161, Reservation_fails = 23640
	L1D_cache_core[40]: Access = 1954, Miss = 1054, Miss_rate = 0.539, Pending_hits = 172, Reservation_fails = 23153
	L1D_cache_core[41]: Access = 1612, Miss = 874, Miss_rate = 0.542, Pending_hits = 171, Reservation_fails = 19011
	L1D_cache_core[42]: Access = 1694, Miss = 884, Miss_rate = 0.522, Pending_hits = 162, Reservation_fails = 16453
	L1D_cache_core[43]: Access = 1578, Miss = 817, Miss_rate = 0.518, Pending_hits = 159, Reservation_fails = 19634
	L1D_cache_core[44]: Access = 1996, Miss = 1114, Miss_rate = 0.558, Pending_hits = 189, Reservation_fails = 24708
	L1D_cache_core[45]: Access = 1720, Miss = 922, Miss_rate = 0.536, Pending_hits = 167, Reservation_fails = 20866
	L1D_cache_core[46]: Access = 1381, Miss = 690, Miss_rate = 0.500, Pending_hits = 134, Reservation_fails = 15746
	L1D_cache_core[47]: Access = 1964, Miss = 1042, Miss_rate = 0.531, Pending_hits = 146, Reservation_fails = 23468
	L1D_cache_core[48]: Access = 1689, Miss = 960, Miss_rate = 0.568, Pending_hits = 174, Reservation_fails = 20763
	L1D_cache_core[49]: Access = 2113, Miss = 1271, Miss_rate = 0.602, Pending_hits = 210, Reservation_fails = 24712
	L1D_cache_core[50]: Access = 1964, Miss = 1056, Miss_rate = 0.538, Pending_hits = 167, Reservation_fails = 22790
	L1D_cache_core[51]: Access = 1738, Miss = 912, Miss_rate = 0.525, Pending_hits = 153, Reservation_fails = 20275
	L1D_cache_core[52]: Access = 1638, Miss = 860, Miss_rate = 0.525, Pending_hits = 158, Reservation_fails = 18840
	L1D_cache_core[53]: Access = 2424, Miss = 1372, Miss_rate = 0.566, Pending_hits = 191, Reservation_fails = 24865
	L1D_cache_core[54]: Access = 1351, Miss = 705, Miss_rate = 0.522, Pending_hits = 158, Reservation_fails = 17972
	L1D_cache_core[55]: Access = 2584, Miss = 1448, Miss_rate = 0.560, Pending_hits = 186, Reservation_fails = 26119
	L1D_cache_core[56]: Access = 1726, Miss = 971, Miss_rate = 0.563, Pending_hits = 178, Reservation_fails = 19113
	L1D_cache_core[57]: Access = 1578, Miss = 828, Miss_rate = 0.525, Pending_hits = 145, Reservation_fails = 14033
	L1D_cache_core[58]: Access = 1828, Miss = 945, Miss_rate = 0.517, Pending_hits = 137, Reservation_fails = 20429
	L1D_cache_core[59]: Access = 1303, Miss = 655, Miss_rate = 0.503, Pending_hits = 126, Reservation_fails = 14622
	L1D_cache_core[60]: Access = 1724, Miss = 931, Miss_rate = 0.540, Pending_hits = 155, Reservation_fails = 15711
	L1D_cache_core[61]: Access = 1690, Miss = 906, Miss_rate = 0.536, Pending_hits = 153, Reservation_fails = 21238
	L1D_cache_core[62]: Access = 1382, Miss = 723, Miss_rate = 0.523, Pending_hits = 139, Reservation_fails = 17177
	L1D_cache_core[63]: Access = 2068, Miss = 1083, Miss_rate = 0.524, Pending_hits = 158, Reservation_fails = 23824
	L1D_cache_core[64]: Access = 1068, Miss = 510, Miss_rate = 0.478, Pending_hits = 124, Reservation_fails = 4131
	L1D_cache_core[65]: Access = 1956, Miss = 1015, Miss_rate = 0.519, Pending_hits = 141, Reservation_fails = 17617
	L1D_cache_core[66]: Access = 1378, Miss = 676, Miss_rate = 0.491, Pending_hits = 124, Reservation_fails = 15223
	L1D_cache_core[67]: Access = 1640, Miss = 828, Miss_rate = 0.505, Pending_hits = 136, Reservation_fails = 20493
	L1D_total_cache_accesses = 119005
	L1D_total_cache_misses = 64058
	L1D_total_cache_miss_rate = 0.5383
	L1D_total_cache_pending_hits = 10904
	L1D_total_cache_reservation_fails = 1363695
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 2176
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 30668
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 733498
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 69504
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 30668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37903
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 630197
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 307909
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
140, 140, 140, 266, 140, 140, 474, 266, 140, 338, 140, 362, 266, 290, 434, 250, 410, 290, 410, 266, 362, 370, 346, 140, 234, 84, 84, 84, 84, 84, 84, 84, 
gpgpu_n_tot_thrd_icount = 18409152
gpgpu_n_tot_w_icount = 575286
gpgpu_n_stall_shd_mem = 1409872
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26155
gpgpu_n_mem_write_global = 38926
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 68
gpgpu_n_load_insn  = 406343
gpgpu_n_store_insn = 42929
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 30668
gpgpu_stall_shd_mem[c_mem][bk_conf] = 30668
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1379204
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2355772	W0_Idle:618056	W0_Scoreboard:1755286	W1:217078	W2:56326	W3:12052	W4:2368	W5:656	W6:86	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:286720
traffic_breakdown_coretomem[CONST_ACC_R] = 544 {8:68,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 209240 {8:26155,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1557040 {40:38926,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4896 {72:68,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3557080 {136:26155,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 311408 {8:38926,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
maxmrqlatency = 216 
maxdqlatency = 0 
maxmflatency = 2124 
averagemflatency = 624 
max_icnt2mem_latency = 1967 
max_icnt2sh_latency = 59367 
mrq_lat_table:6683 	286 	388 	688 	565 	349 	155 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12719 	12465 	32082 	7880 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12598 	1658 	2207 	3040 	4334 	9570 	29687 	2395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11642 	11238 	3248 	95 	0 	0 	0 	1 	4 	37 	915 	12147 	25822 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	23 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        25        24        26        32        29        15         8         5         5         2         4         9         6         6         8 
dram[1]:        16        17        24        48        37        30         6         9         4         1         3         6         6         3         6         4 
dram[2]:        10        24        28        40        33        34        11         8         7         3         5         7         6         8         8         3 
dram[3]:        24        22        37        27        34        20        13         6         5         3         5         3         3         3        12         3 
dram[4]:        17        23        24        31        34        36        11         9         6         7         3         5         3         3         6         3 
dram[5]:        32        24        32        34        30        37        12        19         8         3         5         6         7         4         5         3 
dram[6]:        19        18        33        40        39        30        10        16         8         5         5         4         4         5         5         3 
dram[7]:        19        17        36        42        34        32         7         8         6         4         4        11         9         5         4         5 
dram[8]:        17        17        26        35        48        34        11         8        10         4         5         5         2         6         4         4 
dram[9]:        17        21        38        41        36        29        12        12         2         6         3         4         5         6         8         2 
dram[10]:        25        25        42        41        41        35        11        13         4         4         6         7         4         3         9         5 
dram[11]:        17        24        42        30        26        32        12         9         4         4         7         5         5         5         4         7 
dram[12]:        17        27        24        28        16        22         7        14         4         6         5         6         4         4         4         2 
dram[13]:        17        24        28        28        30        27         8         6         1         4         5         3         9         5         4         9 
dram[14]:        22        23        33        38        32        30         9         8         5         4         5         6         7         5         5         5 
dram[15]:        17        18        36        45        40        32        14        16         2         3         5         7         8         5         8         5 
maximum service time to same row:
dram[0]:       713      1650     11099      3240      2004     12020      3885       693     16878     12913       954      1022     10459      1692      9878      4256 
dram[1]:      1597      1662     17866      5619      2621     16135       801      1649       928      1090      1129      1068      9235       907     22274      4325 
dram[2]:      2079      1668      1442     15457      4263      6238      4379       797     18561      1113     13850     12959      1069     15091      9830       966 
dram[3]:      1579      1672     12531      3241     12519      1291       801       966      1124      1171      7262       946      1278      1044     10245      1555 
dram[4]:      1576      1679     11280      7563      1672      6705       869       868      1115       910      1197     18028      1067     13236     15711      1071 
dram[5]:      1603      9276     16588      2641      2038     25263      1003       747     15878      1101     11266      2600      9605       928     12974      1134 
dram[6]:      1584      1691      4659     15569      1987     16297       751      1188      1121      4213      4133     14955     13442       941     15124      1184 
dram[7]:      1917      1697      2497      1997      2040      7737      1150       882     16600      4587      1082      1134      5258       932     13488      1129 
dram[8]:      1594      1704      5694      4219      4596     22938       724       938      1063     21940       966     12638       926      7086      1169      1119 
dram[9]:     11597      1710      2359      3132     13466      2104       807       796      1053      7747     17962      2829     18052     13447      8555     22106 
dram[10]:      5823      1716      3210     14691     11206      2629       796       794      1226      1241     11070      9891       932      1181     14391     15952 
dram[11]:      7872      1950     11693      2169      9738     11771       954      1207      5349     16428     11592     15052      1016      9488     12346     18033 
dram[12]:      2560      1728      4144      2891      2144      5054       872       860       957     12369      1062     10667      1196       929      4275      1059 
dram[13]:      1638      1732     11003     13175      8065     22043     23675      1194      1026       937      1475      1096      9321     14180      4472       822 
dram[14]:      1638      1738      1102     16043      3287     14935     19981       810      9737       932     10572     21955       913      1028      6752     15415 
dram[15]:      1646     13953     16860     13007      2350     12168      1004       885      1292      1066       982      5141     15861       926      1257     10209 
average row accesses per activate:
dram[0]:  5.000000  8.000000 12.857142 14.333333 12.000000  8.000000  4.142857  3.500000  2.166667  2.333333  2.750000  7.000000  3.200000  3.500000  4.000000  2.625000 
dram[1]:  7.000000  4.500000  7.545455 16.000000  8.100000 10.875000  2.125000  3.333333  2.750000  2.666667  2.833333  6.500000  3.750000  4.000000  3.400000  2.750000 
dram[2]:  4.083333  8.333333 11.857142  9.555555 13.000000  8.900000  4.333333  7.000000  3.750000  3.000000  2.333333  2.166667  3.750000  3.400000  3.750000  3.000000 
dram[3]:  7.500000  8.333333  7.583333  9.444445  7.545455 10.500000  4.750000  2.285714  4.500000  3.500000  2.800000  1.833333  2.000000  2.500000  4.250000  2.000000 
dram[4]:  5.333333  7.857143  8.700000  9.222222 11.714286  9.888889 11.000000  5.500000  5.500000  6.000000  2.800000  2.800000  2.250000  2.000000  3.250000  2.166667 
dram[5]: 15.666667  6.857143 12.285714 13.142858  8.200000  9.333333  6.500000 11.500000  4.500000  3.000000  2.500000  3.500000  3.250000  2.500000  3.000000  3.000000 
dram[6]:  6.750000  7.142857 10.875000  8.000000 12.428572  8.100000  5.000000  8.666667  7.500000  3.250000  2.666667  2.750000  1.800000  5.000000  2.500000  2.666667 
dram[7]:  6.250000  6.625000 20.250000 19.750000  9.444445  8.500000  4.000000  3.166667  3.333333  2.000000  2.000000  5.333333  3.000000  3.250000  1.833333  2.142857 
dram[8]:  7.000000  7.285714  6.384615 13.833333 19.250000 11.428572  7.000000  4.000000  8.000000  2.500000  2.400000  2.800000  2.250000  3.250000  4.000000  2.166667 
dram[9]:  4.800000  8.833333 13.166667  7.909091  9.400000  7.800000  3.166667  8.000000  2.000000  2.600000  2.333333  3.666667  3.666667  3.000000  2.250000  1.400000 
dram[10]:  6.857143  7.666667 11.571428  8.100000  9.444445 14.666667  4.750000  8.000000  3.000000  2.600000  2.833333  3.000000  2.500000  4.000000  5.000000  2.400000 
dram[11]:  5.555555  5.333333 10.375000 13.666667 11.714286 10.125000  7.000000  4.400000  1.750000  2.333333  4.000000  4.000000  8.500000  2.200000  2.000000  3.250000 
dram[12]:  7.142857  8.833333  9.444445 11.142858  8.200000  8.555555  2.857143  3.000000  6.000000  3.500000  2.250000  2.600000  3.000000  3.500000  2.000000  1.500000 
dram[13]:  7.750000  9.800000  6.769231  8.600000  9.500000  8.100000  3.000000  2.857143  3.000000  4.000000  3.333333  7.000000  4.000000  3.333333  2.000000  6.500000 
dram[14]:  7.833333  9.500000 10.250000 11.714286 13.333333  9.777778  2.714286  5.500000  2.600000  3.500000  2.500000  2.600000  5.500000  5.000000  2.000000  2.000000 
dram[15]:  7.714286  5.666667  8.400000 17.400000  8.555555  6.538462  4.666667  3.666667  2.000000  2.666667  4.500000  2.800000  2.750000  6.000000  5.333333  3.000000 
average row locality = 9144/1444 = 6.332410
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        49        48        58        54        50        53        28        14        13        14        11        14        16        14        12        21 
dram[1]:        49        45        50        46        48        53        17        20        11         8        17        13        15         8        17        11 
dram[2]:        49        50        51        54        46        57        13        28        15         6         7        13        15        17        15        12 
dram[3]:        45        50        58        52        51        52        19        16         9         7        14        11         8         5        17        10 
dram[4]:        48        55        55        48        50        57        22        22        11        12        14        14         9         8        13        13 
dram[5]:        47        48        54        60        51        51        26        23        18         9        15        14        13        10        12         9 
dram[6]:        54        50        54        48        53        49        20        26        15        13        16        11         9        10        10         8 
dram[7]:        50        53        47        45        51        53        16        19        10         8        10        16        18        13        11        15 
dram[8]:        49        51        52        48        45        48        14        16        16        10        12        14         9        13         8        13 
dram[9]:        48        53        47        53        58        46        19        16         8        13         7        11        11        15        18         7 
dram[10]:        48        46        48        46        52        55        19        16         9        13        17        15        10        12        15        12 
dram[11]:        50        48        51        50        50        49        14        22         7        14        12        12        17        11        12        13 
dram[12]:        50        53        53        46        50        45        20        24        12        14         9        13         9         7        16         6 
dram[13]:        62        49        56        54        44        48        18        20         9        16        10        14        16        10        20        13 
dram[14]:        47        57        49        49        48        56        19        22        13         7        10        13        11        10        10        10 
dram[15]:        54        51        52        54        45        53        28        22         8         8         9        14        22        12        16        12 
total reads: 7051
bank skew: 62/5 = 12.40
chip skew: 469/418 = 1.12
number of total write accesses:
dram[0]:         1         0        32        32        34        35         1         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        33        34        33        34         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        32        32        32        32         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        33        33        32        32         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        32        35        32        32         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        32        32        31        33         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        33        32        34        32         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        34        34        34        32         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        31        35        32        32         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        32        34        36        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        33        35        33        33         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        32        32        32        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        32        32        32        32         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        32        32        32        33         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        33        33        32        32         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        32        33        32        32         0         0         0         0         0         0         0         0         0         0 
total reads: 2093
min_bank_accesses = 0!
chip skew: 135/128 = 1.05
average mf latency per bank:
dram[0]:      16262     13196      2598      1990      2966      1952    273472      1236      1007      1027       965      1061      1230      1180      1090      1064
dram[1]:      11613     11907      2210      2214      2450      2087      1052      1304       810       463       691       634       817       907      1059      1421
dram[2]:      12054     11670      2169      2251      2314      2524      1604      1023       818       892       649      1027       794      1217       849      1144
dram[3]:      12643     11472      2091      1914      2326      2295      1347      1240      1312      1003       740       502       985      2032       826      1216
dram[4]:      10788     10249      1844      2158      2201      2087      1101      1227       655      1142       405       956       735       982       492       780
dram[5]:      12293     11896      2052      2054      2272      2179      1466      1411       990      1274      1166       921      1529       945      1299       816
dram[6]:      11022     11914      1991      2158      2006      2012      1112      1393      1076       986       713       893      1135      1167       896      1354
dram[7]:      12009     12117      1946      2332      2052      2055      1422      1005       651       849       442      1239      1047       541      1119      1116
dram[8]:      12384     11377      1883      2118      1999      2102      1068      1116      1015      1298       897       587       778      1024      1048      1325
dram[9]:      11954     10014      2145      2272      2176      2415      1933      1771       653       738      1694       848       768       763       816       807
dram[10]:      11659     12829      2215      1970      2020      2027       911      1323       408       667      1149       767       993       636      1332      1144
dram[11]:      11268     11469      2066      1982      2107      2335       911      1369       689       613       914       823       744      1482       624       512
dram[12]:      12634     11467      2091      2057      2258      2067       875      1146      1568       854      1066       744      1139      1799       837       577
dram[13]:      10602     12540      2127      2271      2277      2581      1486       732      1011       694      1206      1093      1742      1015      1190       907
dram[14]:      11917     10578      2061      2161      2313      2088       565      1440       955       744      1151      1537      1127       968       749       934
dram[15]:      10613     10513      2153      2353      2242      2437      1075      1321      1326       777      1051       844       637      1047       798      1299
maximum mf latency per bank:
dram[0]:       2095      1536      1747      1302      1783      1421      2124      1355      1348      1156      1578       932      1370      1421      1485      1298
dram[1]:       1528      1519      1439      1428      1715      1443      1255      1324      1317       848      1032      1140      1094       986      1356      1070
dram[2]:       1542      1557      1539      1345      1566      1465      1369      1301      1265       842       867      1126      1136      1153      1255      1143
dram[3]:       1570      1911      1503      1488      1615      1472      1323      1212      1140       963      1486       563      1321      1137      1042      1117
dram[4]:       1749      1526      1504      1584      1531      1305      1330      1452      1106       958       580      1440       951      1061      1144      1149
dram[5]:       1356      1549      1582      1349      1632      1677      1523      1176      1345       949      1099      1220      1332       979      1373      1143
dram[6]:       1752      1700      1775      1336      1523      1513      1154      1135       958      1244       937      1065      1271      1337      1132      1173
dram[7]:       1700      2097      1513      1522      1355      1886      1235      1126      1130      1065       758      1133      1177       765      1244      1544
dram[8]:       1547      1551      1380      1517      1532      1510      1369      1514      1158       998      1077      1275      1137      1260      1062      1119
dram[9]:       1529      1595      1530      1560      1528      1480      1389      1117      1125      1129      1247       928      1029      1155      1280       922
dram[10]:       1708      1575      1557      1578      1545      1538       945      1525       556      1280      1343       955      1370       910      1352      1189
dram[11]:       1542      1597      1642      1458      1353      1535      1166      1454      1362       960      1146      1543      1116      1334       948       862
dram[12]:       1378      1440      1344      1670      1703      1469      1039      1104      1531      1268      1374      1245      1481      1162      1336       770
dram[13]:       1532      1586      1526      1800      1375      1542      1237      1331       959      1042      1334      1530      1342      1038      1178      1425
dram[14]:       1583      1572      1520      1495      1550      1436       929      1351      1324      1073      1550      1252      1322      1150      1114      1097
dram[15]:       1500      1594      1648      1528      1691      1671      1263      1145      1160       962       973      1123      1248      1086       917      1266
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77286 n_act=96 n_pre=80 n_req=604 n_rd=938 n_write=135 bw_util=0.02733
n_activity=7637 dram_eff=0.281
bk0: 98a 78032i bk1: 96a 78078i bk2: 116a 77685i bk3: 108a 77595i bk4: 100a 77595i bk5: 106a 77416i bk6: 56a 77864i bk7: 28a 77979i bk8: 26a 78300i bk9: 28a 78225i bk10: 22a 78278i bk11: 28a 78305i bk12: 32a 78208i bk13: 28a 78208i bk14: 24a 78263i bk15: 42a 78023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0725027
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77371 n_act=95 n_pre=79 n_req=562 n_rd=856 n_write=134 bw_util=0.02521
n_activity=7278 dram_eff=0.2721
bk0: 98a 78144i bk1: 90a 78055i bk2: 100a 77693i bk3: 92a 77780i bk4: 96a 77693i bk5: 106a 77659i bk6: 34a 78215i bk7: 40a 78206i bk8: 22a 78364i bk9: 16a 78385i bk10: 34a 78215i bk11: 26a 78373i bk12: 30a 78347i bk13: 16a 78388i bk14: 34a 78283i bk15: 22a 78330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0235182
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77349 n_act=89 n_pre=73 n_req=576 n_rd=896 n_write=128 bw_util=0.02608
n_activity=7226 dram_eff=0.2834
bk0: 98a 77996i bk1: 100a 78052i bk2: 102a 77692i bk3: 108a 77533i bk4: 92a 77621i bk5: 114a 77439i bk6: 26a 78235i bk7: 56a 78101i bk8: 30a 78346i bk9: 12a 78420i bk10: 14a 78368i bk11: 26a 78231i bk12: 30a 78275i bk13: 34a 78149i bk14: 30a 78167i bk15: 24a 78169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0669256
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77387 n_act=93 n_pre=77 n_req=554 n_rd=848 n_write=130 bw_util=0.02491
n_activity=7152 dram_eff=0.2735
bk0: 90a 78153i bk1: 100a 78114i bk2: 116a 77545i bk3: 104a 77546i bk4: 102a 77484i bk5: 104a 77446i bk6: 38a 78198i bk7: 32a 78124i bk8: 18a 78409i bk9: 14a 78402i bk10: 28a 78311i bk11: 22a 78228i bk12: 16a 78398i bk13: 10a 78435i bk14: 34a 78244i bk15: 20a 78198i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0714077
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77340 n_act=89 n_pre=73 n_req=582 n_rd=902 n_write=131 bw_util=0.02631
n_activity=7119 dram_eff=0.2902
bk0: 96a 78083i bk1: 110a 78023i bk2: 110a 77620i bk3: 96a 77600i bk4: 100a 77691i bk5: 114a 77545i bk6: 44a 78297i bk7: 44a 78205i bk8: 22a 78427i bk9: 24a 78412i bk10: 28a 78357i bk11: 28a 78280i bk12: 18a 78365i bk13: 16a 78374i bk14: 26a 78342i bk15: 26a 78263i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0246387
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77341 n_act=81 n_pre=65 n_req=588 n_rd=920 n_write=128 bw_util=0.02669
n_activity=6852 dram_eff=0.3059
bk0: 94a 78185i bk1: 96a 78050i bk2: 108a 77562i bk3: 120a 77497i bk4: 102a 77632i bk5: 102a 77457i bk6: 52a 78022i bk7: 46a 77986i bk8: 36a 78318i bk9: 18a 78265i bk10: 30a 78196i bk11: 28a 78246i bk12: 26a 78216i bk13: 20a 78359i bk14: 24a 78222i bk15: 18a 78221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0787165
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77354 n_act=87 n_pre=71 n_req=577 n_rd=892 n_write=131 bw_util=0.02605
n_activity=7053 dram_eff=0.2901
bk0: 108a 78040i bk1: 100a 78007i bk2: 108a 77613i bk3: 96a 77628i bk4: 106a 77477i bk5: 98a 77479i bk6: 40a 78144i bk7: 52a 78039i bk8: 30a 78294i bk9: 26a 78244i bk10: 32a 78198i bk11: 22a 78186i bk12: 18a 78253i bk13: 20a 78311i bk14: 20a 78378i bk15: 16a 78321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0957789
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77365 n_act=91 n_pre=75 n_req=569 n_rd=870 n_write=134 bw_util=0.02557
n_activity=6796 dram_eff=0.2955
bk0: 100a 78053i bk1: 106a 77984i bk2: 94a 77801i bk3: 90a 77776i bk4: 102a 77643i bk5: 106a 77507i bk6: 32a 78260i bk7: 38a 78157i bk8: 20a 78363i bk9: 16a 78347i bk10: 20a 78329i bk11: 32a 78289i bk12: 36a 78260i bk13: 26a 78243i bk14: 22a 78269i bk15: 30a 78195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0456612
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77421 n_act=82 n_pre=66 n_req=548 n_rd=836 n_write=130 bw_util=0.0246
n_activity=7070 dram_eff=0.2733
bk0: 98a 78123i bk1: 102a 78057i bk2: 104a 77581i bk3: 96a 77609i bk4: 90a 77778i bk5: 96a 77555i bk6: 28a 78329i bk7: 32a 78269i bk8: 32a 78375i bk9: 20a 78356i bk10: 24a 78278i bk11: 28a 78320i bk12: 18a 78348i bk13: 26a 78339i bk14: 16a 78445i bk15: 26a 78258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0349908
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77363 n_act=97 n_pre=81 n_req=564 n_rd=860 n_write=134 bw_util=0.02531
n_activity=7355 dram_eff=0.2703
bk0: 96a 78046i bk1: 106a 78082i bk2: 94a 77716i bk3: 106a 77455i bk4: 116a 77439i bk5: 92a 77557i bk6: 38a 78144i bk7: 32a 78229i bk8: 16a 78346i bk9: 26a 78297i bk10: 14a 78376i bk11: 22a 78338i bk12: 22a 78300i bk13: 30a 78183i bk14: 36a 78085i bk15: 14a 78305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0555294
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77381 n_act=85 n_pre=69 n_req=567 n_rd=866 n_write=134 bw_util=0.02547
n_activity=7038 dram_eff=0.2842
bk0: 96a 78126i bk1: 92a 78115i bk2: 96a 77610i bk3: 92a 77551i bk4: 104a 77619i bk5: 110a 77514i bk6: 38a 78198i bk7: 32a 78265i bk8: 18a 78388i bk9: 26a 78292i bk10: 34a 78173i bk11: 30a 78105i bk12: 20a 78316i bk13: 24a 78337i bk14: 30a 78129i bk15: 24a 78053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0687464
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77385 n_act=87 n_pre=71 n_req=560 n_rd=864 n_write=128 bw_util=0.02526
n_activity=7187 dram_eff=0.2761
bk0: 100a 78059i bk1: 96a 78019i bk2: 102a 77713i bk3: 100a 77649i bk4: 100a 77551i bk5: 98a 77464i bk6: 28a 78273i bk7: 44a 78132i bk8: 14a 78397i bk9: 28a 78224i bk10: 24a 78306i bk11: 24a 78295i bk12: 34a 78211i bk13: 22a 78302i bk14: 24a 78189i bk15: 26a 78139i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0631311
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77379 n_act=95 n_pre=79 n_req=555 n_rd=854 n_write=128 bw_util=0.02501
n_activity=6766 dram_eff=0.2903
bk0: 100a 78127i bk1: 106a 78071i bk2: 106a 77648i bk3: 92a 77699i bk4: 100a 77646i bk5: 90a 77623i bk6: 40a 78132i bk7: 48a 78068i bk8: 24a 78404i bk9: 28a 78345i bk10: 18a 78357i bk11: 26a 78258i bk12: 18a 78349i bk13: 14a 78404i bk14: 32a 78169i bk15: 12a 78384i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0340103
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77308 n_act=98 n_pre=82 n_req=588 n_rd=918 n_write=129 bw_util=0.02666
n_activity=7296 dram_eff=0.287
bk0: 124a 77974i bk1: 98a 78033i bk2: 112a 77416i bk3: 108a 77462i bk4: 88a 77569i bk5: 96a 77440i bk6: 36a 78093i bk7: 40a 78046i bk8: 18a 78298i bk9: 32a 78221i bk10: 20a 78240i bk11: 28a 78203i bk12: 32a 78129i bk13: 20a 78412i bk14: 40a 78124i bk15: 26a 78229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.102986
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77393 n_act=83 n_pre=67 n_req=561 n_rd=862 n_write=130 bw_util=0.02526
n_activity=6851 dram_eff=0.2896
bk0: 94a 78135i bk1: 114a 78057i bk2: 98a 77706i bk3: 98a 77605i bk4: 96a 77739i bk5: 112a 77403i bk6: 38a 78032i bk7: 44a 78001i bk8: 26a 78281i bk9: 14a 78413i bk10: 20a 78364i bk11: 26a 78289i bk12: 22a 78410i bk13: 20a 78386i bk14: 20a 78323i bk15: 20a 78363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0505889
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78535 n_nop=77310 n_act=96 n_pre=80 n_req=589 n_rd=920 n_write=129 bw_util=0.02671
n_activity=7398 dram_eff=0.2836
bk0: 108a 78080i bk1: 102a 78029i bk2: 104a 77612i bk3: 108a 77707i bk4: 90a 77589i bk5: 106a 77493i bk6: 56a 78105i bk7: 44a 78084i bk8: 16a 78384i bk9: 16a 78403i bk10: 18a 78438i bk11: 28a 78275i bk12: 44a 78106i bk13: 24a 78313i bk14: 32a 78210i bk15: 24a 78363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0405424

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12207, Miss = 237, Miss_rate = 0.019, Pending_hits = 12, Reservation_fails = 374
L2_cache_bank[1]: Access = 1770, Miss = 232, Miss_rate = 0.131, Pending_hits = 5, Reservation_fails = 31
L2_cache_bank[2]: Access = 1910, Miss = 224, Miss_rate = 0.117, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 1621, Miss = 204, Miss_rate = 0.126, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 1796, Miss = 211, Miss_rate = 0.117, Pending_hits = 4, Reservation_fails = 124
L2_cache_bank[5]: Access = 1806, Miss = 237, Miss_rate = 0.131, Pending_hits = 2, Reservation_fails = 77
L2_cache_bank[6]: Access = 1770, Miss = 221, Miss_rate = 0.125, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 1651, Miss = 203, Miss_rate = 0.123, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1566, Miss = 222, Miss_rate = 0.142, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 1697, Miss = 229, Miss_rate = 0.135, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 1697, Miss = 236, Miss_rate = 0.139, Pending_hits = 0, Reservation_fails = 106
L2_cache_bank[11]: Access = 1716, Miss = 224, Miss_rate = 0.131, Pending_hits = 3, Reservation_fails = 129
L2_cache_bank[12]: Access = 1730, Miss = 231, Miss_rate = 0.134, Pending_hits = 4, Reservation_fails = 110
L2_cache_bank[13]: Access = 1711, Miss = 215, Miss_rate = 0.126, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 1710, Miss = 213, Miss_rate = 0.125, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 1767, Miss = 222, Miss_rate = 0.126, Pending_hits = 2, Reservation_fails = 63
L2_cache_bank[16]: Access = 1661, Miss = 205, Miss_rate = 0.123, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 1674, Miss = 213, Miss_rate = 0.127, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[18]: Access = 1706, Miss = 216, Miss_rate = 0.127, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 1678, Miss = 214, Miss_rate = 0.128, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[20]: Access = 1659, Miss = 218, Miss_rate = 0.131, Pending_hits = 2, Reservation_fails = 16
L2_cache_bank[21]: Access = 1718, Miss = 215, Miss_rate = 0.125, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[22]: Access = 1623, Miss = 213, Miss_rate = 0.131, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1645, Miss = 219, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1792, Miss = 219, Miss_rate = 0.122, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[25]: Access = 1733, Miss = 208, Miss_rate = 0.120, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1829, Miss = 235, Miss_rate = 0.128, Pending_hits = 1, Reservation_fails = 67
L2_cache_bank[27]: Access = 1793, Miss = 224, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 53
L2_cache_bank[28]: Access = 1682, Miss = 207, Miss_rate = 0.123, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 1746, Miss = 224, Miss_rate = 0.128, Pending_hits = 2, Reservation_fails = 33
L2_cache_bank[30]: Access = 1724, Miss = 234, Miss_rate = 0.136, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[31]: Access = 1701, Miss = 226, Miss_rate = 0.133, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 65489
L2_total_cache_misses = 7051
L2_total_cache_miss_rate = 0.1077
L2_total_cache_pending_hits = 95
L2_total_cache_reservation_fails = 1183
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5001
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 685
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 36833
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2044
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 326
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.064
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=171605
icnt_total_pkts_simt_to_mem=104415
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 169.064
	minimum = 6
	maximum = 1226
Network latency average = 89.282
	minimum = 6
	maximum = 986
Slowest packet = 40609
Flit latency average = 69.4064
	minimum = 6
	maximum = 985
Slowest flit = 189947
Fragmentation average = 0.00438136
	minimum = 0
	maximum = 133
Injected packet rate average = 0.0329119
	minimum = 0.00901637 (at node 64)
	maximum = 0.299896 (at node 68)
Accepted packet rate average = 0.0329119
	minimum = 0.00901637 (at node 64)
	maximum = 0.299896 (at node 68)
Injected flit rate average = 0.0687839
	minimum = 0.0147969 (at node 64)
	maximum = 0.386227 (at node 68)
Accepted flit rate average= 0.0687839
	minimum = 0.0219597 (at node 64)
	maximum = 0.57821 (at node 68)
Injected packet length average = 2.08994
Accepted packet length average = 2.08994
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 54.8515 (5 samples)
	minimum = 6 (5 samples)
	maximum = 465.4 (5 samples)
Network latency average = 34.0017 (5 samples)
	minimum = 6 (5 samples)
	maximum = 377.2 (5 samples)
Flit latency average = 26.5543 (5 samples)
	minimum = 6 (5 samples)
	maximum = 376 (5 samples)
Fragmentation average = 0.000876272 (5 samples)
	minimum = 0 (5 samples)
	maximum = 26.6 (5 samples)
Injected packet rate average = 0.0130739 (5 samples)
	minimum = 0.00312005 (5 samples)
	maximum = 0.124786 (5 samples)
Accepted packet rate average = 0.0130739 (5 samples)
	minimum = 0.00312005 (5 samples)
	maximum = 0.124786 (5 samples)
Injected flit rate average = 0.0281336 (5 samples)
	minimum = 0.00451576 (5 samples)
	maximum = 0.18403 (5 samples)
Accepted flit rate average = 0.0281336 (5 samples)
	minimum = 0.00860832 (5 samples)
	maximum = 0.234379 (5 samples)
Injected packet size average = 2.15189 (5 samples)
Accepted packet size average = 2.15189 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 30 sec (150 sec)
gpgpu_simulation_rate = 61380 (inst/sec)
gpgpu_simulation_rate = 396 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 57, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 58, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 59, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 60, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 61, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 62, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 63, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 64, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 65, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 66, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 67, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 30, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 31, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 32, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 33, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 34, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 35, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 36, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 37, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 38, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 39, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 40, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 41, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 42, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 43, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 44, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 45, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 46, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 47, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 48, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 49, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 50, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 51, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 52, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 53, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 54, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 55, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 56, cta: 0 initialized @(1,59499)
GPGPU-Sim uArch: core: 57, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 58, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 59, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 60, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 61, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 62, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 63, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 64, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 65, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 66, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 67, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 30, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 31, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 32, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 33, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 34, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 35, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 36, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 37, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 38, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 39, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 40, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 41, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 42, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 43, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 44, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 45, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 46, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 47, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 48, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 49, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 50, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 51, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 52, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 53, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 54, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 55, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 56, cta: 1 initialized @(2,59499)
GPGPU-Sim uArch: core: 57, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 58, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 59, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 60, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 61, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 62, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 63, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 64, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 65, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 66, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 67, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 30, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 31, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 32, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 33, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 34, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 35, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 36, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 37, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 38, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 39, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 40, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 41, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 42, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 43, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 44, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 45, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 46, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 47, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 48, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 49, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 50, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 51, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 52, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 53, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 54, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 55, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 56, cta: 2 initialized @(3,59499)
GPGPU-Sim uArch: core: 57, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 58, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 59, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 60, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 61, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 62, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 63, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 64, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 65, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 66, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 67, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 15, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 16, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 17, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 18, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 19, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 20, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 21, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 22, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 23, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 24, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 25, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 26, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 27, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 28, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 29, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 30, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 31, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 32, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 33, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 34, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 35, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 36, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 37, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 38, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 39, cta: 3 initialized @(4,59499)
GPGPU-Sim uArch: core: 40, cta: 3 initialized @(4,59499)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(150,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(17,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(2,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(55,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(97,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(94,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(147,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(168,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(156,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(236,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(192,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(200,0,0) tid=(176,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(92,0,0) tid=(192,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(192,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 59999  inst.: 10599043 (ipc=2783.8) sim_rate=68824 (inst/sec) elapsed = 0:0:02:34 / Sat Apr 24 01:56:50 2021
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(227,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 60499  inst.: 10712402 (ipc=1505.3) sim_rate=68669 (inst/sec) elapsed = 0:0:02:36 / Sat Apr 24 01:56:52 2021
GPGPU-Sim uArch: cycles simulated: 60999  inst.: 10763293 (ipc=1037.4) sim_rate=68122 (inst/sec) elapsed = 0:0:02:38 / Sat Apr 24 01:56:54 2021
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(249,0,0) tid=(211,0,0)
GPGPU-Sim uArch: cycles simulated: 61499  inst.: 10782735 (ipc=787.8) sim_rate=67392 (inst/sec) elapsed = 0:0:02:40 / Sat Apr 24 01:56:56 2021
GPGPU-Sim uArch: cycles simulated: 61999  inst.: 10792727 (ipc=634.2) sim_rate=67035 (inst/sec) elapsed = 0:0:02:41 / Sat Apr 24 01:56:57 2021
GPGPU-Sim uArch: cycles simulated: 62499  inst.: 10804084 (ipc=532.3) sim_rate=66282 (inst/sec) elapsed = 0:0:02:43 / Sat Apr 24 01:56:59 2021
GPGPU-Sim uArch: cycles simulated: 62999  inst.: 10821282 (ipc=461.2) sim_rate=65583 (inst/sec) elapsed = 0:0:02:45 / Sat Apr 24 01:57:01 2021
GPGPU-Sim uArch: cycles simulated: 63499  inst.: 10841274 (ipc=408.5) sim_rate=64917 (inst/sec) elapsed = 0:0:02:47 / Sat Apr 24 01:57:03 2021
GPGPU-Sim uArch: cycles simulated: 63999  inst.: 10856615 (ipc=366.6) sim_rate=64240 (inst/sec) elapsed = 0:0:02:49 / Sat Apr 24 01:57:05 2021
GPGPU-Sim uArch: cycles simulated: 64499  inst.: 10866049 (ipc=331.8) sim_rate=63917 (inst/sec) elapsed = 0:0:02:50 / Sat Apr 24 01:57:06 2021
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(66,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 64999  inst.: 10873994 (ipc=303.1) sim_rate=63220 (inst/sec) elapsed = 0:0:02:52 / Sat Apr 24 01:57:08 2021
GPGPU-Sim uArch: cycles simulated: 65499  inst.: 10881508 (ipc=279.1) sim_rate=62537 (inst/sec) elapsed = 0:0:02:54 / Sat Apr 24 01:57:10 2021
GPGPU-Sim uArch: cycles simulated: 65999  inst.: 10887655 (ipc=258.5) sim_rate=61861 (inst/sec) elapsed = 0:0:02:56 / Sat Apr 24 01:57:12 2021
GPGPU-Sim uArch: cycles simulated: 66499  inst.: 10893707 (ipc=240.9) sim_rate=61546 (inst/sec) elapsed = 0:0:02:57 / Sat Apr 24 01:57:13 2021
GPGPU-Sim uArch: cycles simulated: 66999  inst.: 10900263 (ipc=225.8) sim_rate=60895 (inst/sec) elapsed = 0:0:02:59 / Sat Apr 24 01:57:15 2021
GPGPU-Sim uArch: cycles simulated: 67499  inst.: 10907797 (ipc=212.6) sim_rate=60264 (inst/sec) elapsed = 0:0:03:01 / Sat Apr 24 01:57:17 2021
GPGPU-Sim uArch: cycles simulated: 67999  inst.: 10915663 (ipc=201.0) sim_rate=59648 (inst/sec) elapsed = 0:0:03:03 / Sat Apr 24 01:57:19 2021
GPGPU-Sim uArch: cycles simulated: 68499  inst.: 10922846 (ipc=190.6) sim_rate=59042 (inst/sec) elapsed = 0:0:03:05 / Sat Apr 24 01:57:21 2021
GPGPU-Sim uArch: cycles simulated: 68999  inst.: 10929219 (ipc=181.3) sim_rate=58759 (inst/sec) elapsed = 0:0:03:06 / Sat Apr 24 01:57:22 2021
GPGPU-Sim uArch: cycles simulated: 69499  inst.: 10935389 (ipc=172.8) sim_rate=58166 (inst/sec) elapsed = 0:0:03:08 / Sat Apr 24 01:57:24 2021
GPGPU-Sim uArch: cycles simulated: 69999  inst.: 10942207 (ipc=165.2) sim_rate=57590 (inst/sec) elapsed = 0:0:03:10 / Sat Apr 24 01:57:26 2021
GPGPU-Sim uArch: cycles simulated: 70499  inst.: 10948646 (ipc=158.3) sim_rate=57024 (inst/sec) elapsed = 0:0:03:12 / Sat Apr 24 01:57:28 2021
GPGPU-Sim uArch: cycles simulated: 70999  inst.: 10956063 (ipc=152.1) sim_rate=56474 (inst/sec) elapsed = 0:0:03:14 / Sat Apr 24 01:57:30 2021
GPGPU-Sim uArch: cycles simulated: 71499  inst.: 10963949 (ipc=146.4) sim_rate=56225 (inst/sec) elapsed = 0:0:03:15 / Sat Apr 24 01:57:31 2021
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(140,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 71999  inst.: 10970780 (ipc=141.1) sim_rate=55689 (inst/sec) elapsed = 0:0:03:17 / Sat Apr 24 01:57:33 2021
GPGPU-Sim uArch: cycles simulated: 72499  inst.: 10978567 (ipc=136.3) sim_rate=55168 (inst/sec) elapsed = 0:0:03:19 / Sat Apr 24 01:57:35 2021
GPGPU-Sim uArch: cycles simulated: 72999  inst.: 10985757 (ipc=131.8) sim_rate=54655 (inst/sec) elapsed = 0:0:03:21 / Sat Apr 24 01:57:37 2021
GPGPU-Sim uArch: cycles simulated: 73499  inst.: 10993887 (ipc=127.6) sim_rate=54157 (inst/sec) elapsed = 0:0:03:23 / Sat Apr 24 01:57:39 2021
GPGPU-Sim uArch: cycles simulated: 73999  inst.: 11001296 (ipc=123.7) sim_rate=53927 (inst/sec) elapsed = 0:0:03:24 / Sat Apr 24 01:57:40 2021
GPGPU-Sim uArch: cycles simulated: 74499  inst.: 11008508 (ipc=120.1) sim_rate=53439 (inst/sec) elapsed = 0:0:03:26 / Sat Apr 24 01:57:42 2021
GPGPU-Sim uArch: cycles simulated: 74999  inst.: 11014925 (ipc=116.6) sim_rate=52956 (inst/sec) elapsed = 0:0:03:28 / Sat Apr 24 01:57:44 2021
GPGPU-Sim uArch: cycles simulated: 75499  inst.: 11021776 (ipc=113.4) sim_rate=52484 (inst/sec) elapsed = 0:0:03:30 / Sat Apr 24 01:57:46 2021
GPGPU-Sim uArch: cycles simulated: 75999  inst.: 11029269 (ipc=110.4) sim_rate=52024 (inst/sec) elapsed = 0:0:03:32 / Sat Apr 24 01:57:48 2021
GPGPU-Sim uArch: cycles simulated: 76499  inst.: 11036779 (ipc=107.6) sim_rate=51815 (inst/sec) elapsed = 0:0:03:33 / Sat Apr 24 01:57:49 2021
GPGPU-Sim uArch: cycles simulated: 76999  inst.: 11042636 (ipc=104.9) sim_rate=51361 (inst/sec) elapsed = 0:0:03:35 / Sat Apr 24 01:57:51 2021
GPGPU-Sim uArch: cycles simulated: 77499  inst.: 11049401 (ipc=102.3) sim_rate=50918 (inst/sec) elapsed = 0:0:03:37 / Sat Apr 24 01:57:53 2021
GPGPU-Sim uArch: cycles simulated: 77999  inst.: 11055962 (ipc=99.9) sim_rate=50483 (inst/sec) elapsed = 0:0:03:39 / Sat Apr 24 01:57:55 2021
GPGPU-Sim uArch: cycles simulated: 78499  inst.: 11063404 (ipc=97.7) sim_rate=50060 (inst/sec) elapsed = 0:0:03:41 / Sat Apr 24 01:57:57 2021
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(63,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 78999  inst.: 11071756 (ipc=95.6) sim_rate=49649 (inst/sec) elapsed = 0:0:03:43 / Sat Apr 24 01:57:59 2021
GPGPU-Sim uArch: cycles simulated: 79499  inst.: 11079171 (ipc=93.6) sim_rate=49022 (inst/sec) elapsed = 0:0:03:46 / Sat Apr 24 01:58:02 2021
GPGPU-Sim uArch: cycles simulated: 79999  inst.: 11085571 (ipc=91.6) sim_rate=48620 (inst/sec) elapsed = 0:0:03:48 / Sat Apr 24 01:58:04 2021
GPGPU-Sim uArch: cycles simulated: 80499  inst.: 11092765 (ipc=89.8) sim_rate=48229 (inst/sec) elapsed = 0:0:03:50 / Sat Apr 24 01:58:06 2021
GPGPU-Sim uArch: cycles simulated: 80999  inst.: 11100253 (ipc=88.1) sim_rate=47845 (inst/sec) elapsed = 0:0:03:52 / Sat Apr 24 01:58:08 2021
GPGPU-Sim uArch: cycles simulated: 81499  inst.: 11107902 (ipc=86.4) sim_rate=47673 (inst/sec) elapsed = 0:0:03:53 / Sat Apr 24 01:58:09 2021
GPGPU-Sim uArch: cycles simulated: 81999  inst.: 11114970 (ipc=84.8) sim_rate=47297 (inst/sec) elapsed = 0:0:03:55 / Sat Apr 24 01:58:11 2021
GPGPU-Sim uArch: cycles simulated: 82499  inst.: 11121696 (ipc=83.2) sim_rate=46926 (inst/sec) elapsed = 0:0:03:57 / Sat Apr 24 01:58:13 2021
GPGPU-Sim uArch: cycles simulated: 82999  inst.: 11128789 (ipc=81.8) sim_rate=46563 (inst/sec) elapsed = 0:0:03:59 / Sat Apr 24 01:58:15 2021
GPGPU-Sim uArch: cycles simulated: 83499  inst.: 11134573 (ipc=80.3) sim_rate=46201 (inst/sec) elapsed = 0:0:04:01 / Sat Apr 24 01:58:17 2021
GPGPU-Sim uArch: cycles simulated: 83999  inst.: 11142094 (ipc=79.0) sim_rate=45852 (inst/sec) elapsed = 0:0:04:03 / Sat Apr 24 01:58:19 2021
GPGPU-Sim uArch: cycles simulated: 84499  inst.: 11149247 (ipc=77.7) sim_rate=45507 (inst/sec) elapsed = 0:0:04:05 / Sat Apr 24 01:58:21 2021
GPGPU-Sim uArch: cycles simulated: 84999  inst.: 11156216 (ipc=76.4) sim_rate=45350 (inst/sec) elapsed = 0:0:04:06 / Sat Apr 24 01:58:22 2021
GPGPU-Sim uArch: cycles simulated: 85499  inst.: 11162473 (ipc=75.2) sim_rate=45009 (inst/sec) elapsed = 0:0:04:08 / Sat Apr 24 01:58:24 2021
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(141,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 85999  inst.: 11169868 (ipc=74.1) sim_rate=44679 (inst/sec) elapsed = 0:0:04:10 / Sat Apr 24 01:58:26 2021
GPGPU-Sim uArch: cycles simulated: 86499  inst.: 11177130 (ipc=73.0) sim_rate=44353 (inst/sec) elapsed = 0:0:04:12 / Sat Apr 24 01:58:28 2021
GPGPU-Sim uArch: cycles simulated: 86999  inst.: 11183877 (ipc=71.9) sim_rate=44031 (inst/sec) elapsed = 0:0:04:14 / Sat Apr 24 01:58:30 2021
GPGPU-Sim uArch: cycles simulated: 87499  inst.: 11191261 (ipc=70.9) sim_rate=43715 (inst/sec) elapsed = 0:0:04:16 / Sat Apr 24 01:58:32 2021
GPGPU-Sim uArch: cycles simulated: 87999  inst.: 11198003 (ipc=69.9) sim_rate=43403 (inst/sec) elapsed = 0:0:04:18 / Sat Apr 24 01:58:34 2021
GPGPU-Sim uArch: cycles simulated: 88499  inst.: 11205073 (ipc=68.9) sim_rate=43096 (inst/sec) elapsed = 0:0:04:20 / Sat Apr 24 01:58:36 2021
GPGPU-Sim uArch: cycles simulated: 88999  inst.: 11211696 (ipc=68.0) sim_rate=42792 (inst/sec) elapsed = 0:0:04:22 / Sat Apr 24 01:58:38 2021
GPGPU-Sim uArch: cycles simulated: 89499  inst.: 11218280 (ipc=67.0) sim_rate=42493 (inst/sec) elapsed = 0:0:04:24 / Sat Apr 24 01:58:40 2021
GPGPU-Sim uArch: cycles simulated: 89999  inst.: 11225324 (ipc=66.2) sim_rate=42200 (inst/sec) elapsed = 0:0:04:26 / Sat Apr 24 01:58:42 2021
GPGPU-Sim uArch: cycles simulated: 90499  inst.: 11231814 (ipc=65.3) sim_rate=41909 (inst/sec) elapsed = 0:0:04:28 / Sat Apr 24 01:58:44 2021
GPGPU-Sim uArch: cycles simulated: 90999  inst.: 11239078 (ipc=64.5) sim_rate=41626 (inst/sec) elapsed = 0:0:04:30 / Sat Apr 24 01:58:46 2021
GPGPU-Sim uArch: cycles simulated: 91499  inst.: 11246992 (ipc=63.7) sim_rate=41349 (inst/sec) elapsed = 0:0:04:32 / Sat Apr 24 01:58:48 2021
GPGPU-Sim uArch: cycles simulated: 91999  inst.: 11253527 (ipc=63.0) sim_rate=41071 (inst/sec) elapsed = 0:0:04:34 / Sat Apr 24 01:58:50 2021
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(191,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 92499  inst.: 11259577 (ipc=62.2) sim_rate=40943 (inst/sec) elapsed = 0:0:04:35 / Sat Apr 24 01:58:51 2021
GPGPU-Sim uArch: cycles simulated: 92999  inst.: 11266026 (ipc=61.5) sim_rate=40671 (inst/sec) elapsed = 0:0:04:37 / Sat Apr 24 01:58:53 2021
GPGPU-Sim uArch: cycles simulated: 93499  inst.: 11272100 (ipc=60.7) sim_rate=40257 (inst/sec) elapsed = 0:0:04:40 / Sat Apr 24 01:58:56 2021
GPGPU-Sim uArch: cycles simulated: 93999  inst.: 11279768 (ipc=60.1) sim_rate=39999 (inst/sec) elapsed = 0:0:04:42 / Sat Apr 24 01:58:58 2021
GPGPU-Sim uArch: cycles simulated: 94499  inst.: 11285866 (ipc=59.4) sim_rate=39738 (inst/sec) elapsed = 0:0:04:44 / Sat Apr 24 01:59:00 2021
GPGPU-Sim uArch: cycles simulated: 94999  inst.: 11292820 (ipc=58.8) sim_rate=39485 (inst/sec) elapsed = 0:0:04:46 / Sat Apr 24 01:59:02 2021
GPGPU-Sim uArch: cycles simulated: 95499  inst.: 11298538 (ipc=58.1) sim_rate=39231 (inst/sec) elapsed = 0:0:04:48 / Sat Apr 24 01:59:04 2021
GPGPU-Sim uArch: cycles simulated: 95999  inst.: 11305492 (ipc=57.5) sim_rate=38984 (inst/sec) elapsed = 0:0:04:50 / Sat Apr 24 01:59:06 2021
GPGPU-Sim uArch: cycles simulated: 96499  inst.: 11311265 (ipc=56.9) sim_rate=38737 (inst/sec) elapsed = 0:0:04:52 / Sat Apr 24 01:59:08 2021
GPGPU-Sim uArch: cycles simulated: 96999  inst.: 11318155 (ipc=56.3) sim_rate=38497 (inst/sec) elapsed = 0:0:04:54 / Sat Apr 24 01:59:10 2021
GPGPU-Sim uArch: cycles simulated: 97499  inst.: 11324810 (ipc=55.7) sim_rate=38259 (inst/sec) elapsed = 0:0:04:56 / Sat Apr 24 01:59:12 2021
GPGPU-Sim uArch: cycles simulated: 97999  inst.: 11332018 (ipc=55.2) sim_rate=38026 (inst/sec) elapsed = 0:0:04:58 / Sat Apr 24 01:59:14 2021
GPGPU-Sim uArch: cycles simulated: 98499  inst.: 11338669 (ipc=54.7) sim_rate=37921 (inst/sec) elapsed = 0:0:04:59 / Sat Apr 24 01:59:15 2021
GPGPU-Sim uArch: cycles simulated: 98999  inst.: 11345340 (ipc=54.1) sim_rate=37692 (inst/sec) elapsed = 0:0:05:01 / Sat Apr 24 01:59:17 2021
GPGPU-Sim uArch: cycles simulated: 99499  inst.: 11352210 (ipc=53.6) sim_rate=37466 (inst/sec) elapsed = 0:0:05:03 / Sat Apr 24 01:59:19 2021
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(231,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 99999  inst.: 11358918 (ipc=53.1) sim_rate=37242 (inst/sec) elapsed = 0:0:05:05 / Sat Apr 24 01:59:21 2021
GPGPU-Sim uArch: cycles simulated: 100499  inst.: 11364626 (ipc=52.6) sim_rate=37018 (inst/sec) elapsed = 0:0:05:07 / Sat Apr 24 01:59:23 2021
GPGPU-Sim uArch: cycles simulated: 100999  inst.: 11371179 (ipc=52.1) sim_rate=36799 (inst/sec) elapsed = 0:0:05:09 / Sat Apr 24 01:59:25 2021
GPGPU-Sim uArch: cycles simulated: 101499  inst.: 11377194 (ipc=51.7) sim_rate=36582 (inst/sec) elapsed = 0:0:05:11 / Sat Apr 24 01:59:27 2021
GPGPU-Sim uArch: cycles simulated: 101999  inst.: 11383935 (ipc=51.2) sim_rate=36370 (inst/sec) elapsed = 0:0:05:13 / Sat Apr 24 01:59:29 2021
GPGPU-Sim uArch: cycles simulated: 102499  inst.: 11390679 (ipc=50.8) sim_rate=36160 (inst/sec) elapsed = 0:0:05:15 / Sat Apr 24 01:59:31 2021
GPGPU-Sim uArch: cycles simulated: 102999  inst.: 11398022 (ipc=50.4) sim_rate=35730 (inst/sec) elapsed = 0:0:05:19 / Sat Apr 24 01:59:35 2021
GPGPU-Sim uArch: cycles simulated: 103499  inst.: 11403584 (ipc=49.9) sim_rate=35414 (inst/sec) elapsed = 0:0:05:22 / Sat Apr 24 01:59:38 2021
GPGPU-Sim uArch: cycles simulated: 103999  inst.: 11410477 (ipc=49.5) sim_rate=35217 (inst/sec) elapsed = 0:0:05:24 / Sat Apr 24 01:59:40 2021
GPGPU-Sim uArch: cycles simulated: 104499  inst.: 11416614 (ipc=49.1) sim_rate=35020 (inst/sec) elapsed = 0:0:05:26 / Sat Apr 24 01:59:42 2021
GPGPU-Sim uArch: cycles simulated: 104999  inst.: 11423687 (ipc=48.7) sim_rate=34828 (inst/sec) elapsed = 0:0:05:28 / Sat Apr 24 01:59:44 2021
GPGPU-Sim uArch: cycles simulated: 105499  inst.: 11430463 (ipc=48.3) sim_rate=34637 (inst/sec) elapsed = 0:0:05:30 / Sat Apr 24 01:59:46 2021
GPGPU-Sim uArch: cycles simulated: 105999  inst.: 11437120 (ipc=48.0) sim_rate=34449 (inst/sec) elapsed = 0:0:05:32 / Sat Apr 24 01:59:48 2021
GPGPU-Sim uArch: cycles simulated: 106499  inst.: 11442850 (ipc=47.6) sim_rate=34260 (inst/sec) elapsed = 0:0:05:34 / Sat Apr 24 01:59:50 2021
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(70,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 106999  inst.: 11450637 (ipc=47.2) sim_rate=34079 (inst/sec) elapsed = 0:0:05:36 / Sat Apr 24 01:59:52 2021
GPGPU-Sim uArch: cycles simulated: 107499  inst.: 11460085 (ipc=46.9) sim_rate=33905 (inst/sec) elapsed = 0:0:05:38 / Sat Apr 24 01:59:54 2021
GPGPU-Sim uArch: cycles simulated: 107999  inst.: 11468029 (ipc=46.6) sim_rate=33729 (inst/sec) elapsed = 0:0:05:40 / Sat Apr 24 01:59:56 2021
GPGPU-Sim uArch: cycles simulated: 108499  inst.: 11474278 (ipc=46.3) sim_rate=33550 (inst/sec) elapsed = 0:0:05:42 / Sat Apr 24 01:59:58 2021
GPGPU-Sim uArch: cycles simulated: 108999  inst.: 11483765 (ipc=46.0) sim_rate=33480 (inst/sec) elapsed = 0:0:05:43 / Sat Apr 24 01:59:59 2021
GPGPU-Sim uArch: cycles simulated: 109499  inst.: 11491475 (ipc=45.7) sim_rate=33308 (inst/sec) elapsed = 0:0:05:45 / Sat Apr 24 02:00:01 2021
GPGPU-Sim uArch: cycles simulated: 109999  inst.: 11496980 (ipc=45.3) sim_rate=33132 (inst/sec) elapsed = 0:0:05:47 / Sat Apr 24 02:00:03 2021
GPGPU-Sim uArch: cycles simulated: 110499  inst.: 11502484 (ipc=45.0) sim_rate=32958 (inst/sec) elapsed = 0:0:05:49 / Sat Apr 24 02:00:05 2021
GPGPU-Sim uArch: cycles simulated: 110999  inst.: 11510462 (ipc=44.7) sim_rate=32793 (inst/sec) elapsed = 0:0:05:51 / Sat Apr 24 02:00:07 2021
GPGPU-Sim uArch: cycles simulated: 111499  inst.: 11518549 (ipc=44.5) sim_rate=32538 (inst/sec) elapsed = 0:0:05:54 / Sat Apr 24 02:00:10 2021
GPGPU-Sim uArch: cycles simulated: 111999  inst.: 11525657 (ipc=44.2) sim_rate=32375 (inst/sec) elapsed = 0:0:05:56 / Sat Apr 24 02:00:12 2021
GPGPU-Sim uArch: cycles simulated: 112499  inst.: 11533383 (ipc=43.9) sim_rate=32216 (inst/sec) elapsed = 0:0:05:58 / Sat Apr 24 02:00:14 2021
GPGPU-Sim uArch: cycles simulated: 112999  inst.: 11539978 (ipc=43.6) sim_rate=32055 (inst/sec) elapsed = 0:0:06:00 / Sat Apr 24 02:00:16 2021
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(187,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 113499  inst.: 11547785 (ipc=43.3) sim_rate=31899 (inst/sec) elapsed = 0:0:06:02 / Sat Apr 24 02:00:18 2021
GPGPU-Sim uArch: cycles simulated: 113999  inst.: 11554069 (ipc=43.1) sim_rate=31741 (inst/sec) elapsed = 0:0:06:04 / Sat Apr 24 02:00:20 2021
GPGPU-Sim uArch: cycles simulated: 114499  inst.: 11564405 (ipc=42.9) sim_rate=31596 (inst/sec) elapsed = 0:0:06:06 / Sat Apr 24 02:00:22 2021
GPGPU-Sim uArch: cycles simulated: 114999  inst.: 11572042 (ipc=42.6) sim_rate=31445 (inst/sec) elapsed = 0:0:06:08 / Sat Apr 24 02:00:24 2021
GPGPU-Sim uArch: cycles simulated: 115499  inst.: 11579447 (ipc=42.4) sim_rate=31295 (inst/sec) elapsed = 0:0:06:10 / Sat Apr 24 02:00:26 2021
GPGPU-Sim uArch: cycles simulated: 115999  inst.: 11588106 (ipc=42.1) sim_rate=31150 (inst/sec) elapsed = 0:0:06:12 / Sat Apr 24 02:00:28 2021
GPGPU-Sim uArch: cycles simulated: 116499  inst.: 11595963 (ipc=41.9) sim_rate=31005 (inst/sec) elapsed = 0:0:06:14 / Sat Apr 24 02:00:30 2021
GPGPU-Sim uArch: cycles simulated: 116999  inst.: 11603547 (ipc=41.7) sim_rate=30942 (inst/sec) elapsed = 0:0:06:15 / Sat Apr 24 02:00:31 2021
GPGPU-Sim uArch: cycles simulated: 117499  inst.: 11613353 (ipc=41.5) sim_rate=30804 (inst/sec) elapsed = 0:0:06:17 / Sat Apr 24 02:00:33 2021
GPGPU-Sim uArch: Shader 47 finished CTA #0 (58184,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 117999  inst.: 11621516 (ipc=41.3) sim_rate=30663 (inst/sec) elapsed = 0:0:06:19 / Sat Apr 24 02:00:35 2021
GPGPU-Sim uArch: cycles simulated: 118499  inst.: 11629455 (ipc=41.1) sim_rate=30523 (inst/sec) elapsed = 0:0:06:21 / Sat Apr 24 02:00:37 2021
GPGPU-Sim uArch: cycles simulated: 118999  inst.: 11637182 (ipc=40.8) sim_rate=30384 (inst/sec) elapsed = 0:0:06:23 / Sat Apr 24 02:00:39 2021
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(237,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 119499  inst.: 11645223 (ipc=40.6) sim_rate=30247 (inst/sec) elapsed = 0:0:06:25 / Sat Apr 24 02:00:41 2021
GPGPU-Sim uArch: cycles simulated: 119999  inst.: 11653297 (ipc=40.4) sim_rate=30111 (inst/sec) elapsed = 0:0:06:27 / Sat Apr 24 02:00:43 2021
GPGPU-Sim uArch: cycles simulated: 120499  inst.: 11660842 (ipc=40.2) sim_rate=29976 (inst/sec) elapsed = 0:0:06:29 / Sat Apr 24 02:00:45 2021
GPGPU-Sim uArch: cycles simulated: 120999  inst.: 11672385 (ipc=40.1) sim_rate=29852 (inst/sec) elapsed = 0:0:06:31 / Sat Apr 24 02:00:47 2021
GPGPU-Sim uArch: cycles simulated: 121499  inst.: 11687782 (ipc=40.0) sim_rate=29739 (inst/sec) elapsed = 0:0:06:33 / Sat Apr 24 02:00:49 2021
GPGPU-Sim uArch: cycles simulated: 121999  inst.: 11698121 (ipc=39.9) sim_rate=29615 (inst/sec) elapsed = 0:0:06:35 / Sat Apr 24 02:00:51 2021
GPGPU-Sim uArch: cycles simulated: 122499  inst.: 11706062 (ipc=39.7) sim_rate=29486 (inst/sec) elapsed = 0:0:06:37 / Sat Apr 24 02:00:53 2021
GPGPU-Sim uArch: cycles simulated: 122999  inst.: 11713087 (ipc=39.5) sim_rate=29356 (inst/sec) elapsed = 0:0:06:39 / Sat Apr 24 02:00:55 2021
GPGPU-Sim uArch: cycles simulated: 123499  inst.: 11723013 (ipc=39.3) sim_rate=29234 (inst/sec) elapsed = 0:0:06:41 / Sat Apr 24 02:00:57 2021
GPGPU-Sim uArch: cycles simulated: 123999  inst.: 11732343 (ipc=39.2) sim_rate=29112 (inst/sec) elapsed = 0:0:06:43 / Sat Apr 24 02:00:59 2021
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(231,0,0) tid=(192,0,0)
GPGPU-Sim uArch: cycles simulated: 124499  inst.: 11745800 (ipc=39.1) sim_rate=29001 (inst/sec) elapsed = 0:0:06:45 / Sat Apr 24 02:01:01 2021
GPGPU-Sim uArch: cycles simulated: 124999  inst.: 11755199 (ipc=38.9) sim_rate=28882 (inst/sec) elapsed = 0:0:06:47 / Sat Apr 24 02:01:03 2021
GPGPU-Sim uArch: cycles simulated: 125499  inst.: 11762285 (ipc=38.7) sim_rate=28758 (inst/sec) elapsed = 0:0:06:49 / Sat Apr 24 02:01:05 2021
GPGPU-Sim uArch: cycles simulated: 125999  inst.: 11775703 (ipc=38.6) sim_rate=28651 (inst/sec) elapsed = 0:0:06:51 / Sat Apr 24 02:01:07 2021
GPGPU-Sim uArch: Shader 47 finished CTA #2 (66630,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 126499  inst.: 11785524 (ipc=38.5) sim_rate=28536 (inst/sec) elapsed = 0:0:06:53 / Sat Apr 24 02:01:09 2021
GPGPU-Sim uArch: Shader 47 finished CTA #1 (67180,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 126999  inst.: 11799375 (ipc=38.4) sim_rate=28432 (inst/sec) elapsed = 0:0:06:55 / Sat Apr 24 02:01:11 2021
GPGPU-Sim uArch: cycles simulated: 127499  inst.: 11812646 (ipc=38.3) sim_rate=28327 (inst/sec) elapsed = 0:0:06:57 / Sat Apr 24 02:01:13 2021
GPGPU-Sim uArch: Shader 52 finished CTA #0 (68161,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #0 (68295,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 127999  inst.: 11827292 (ipc=38.3) sim_rate=28294 (inst/sec) elapsed = 0:0:06:58 / Sat Apr 24 02:01:14 2021
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(158,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 128499  inst.: 11839876 (ipc=38.2) sim_rate=28190 (inst/sec) elapsed = 0:0:07:00 / Sat Apr 24 02:01:16 2021
GPGPU-Sim uArch: cycles simulated: 128999  inst.: 11852258 (ipc=38.1) sim_rate=28085 (inst/sec) elapsed = 0:0:07:02 / Sat Apr 24 02:01:18 2021
GPGPU-Sim uArch: cycles simulated: 129499  inst.: 11861964 (ipc=37.9) sim_rate=27976 (inst/sec) elapsed = 0:0:07:04 / Sat Apr 24 02:01:20 2021
GPGPU-Sim uArch: cycles simulated: 129999  inst.: 11872908 (ipc=37.8) sim_rate=27870 (inst/sec) elapsed = 0:0:07:06 / Sat Apr 24 02:01:22 2021
GPGPU-Sim uArch: Shader 67 finished CTA #0 (70982,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 130499  inst.: 11883539 (ipc=37.7) sim_rate=27830 (inst/sec) elapsed = 0:0:07:07 / Sat Apr 24 02:01:23 2021
GPGPU-Sim uArch: cycles simulated: 130999  inst.: 11895590 (ipc=37.6) sim_rate=27728 (inst/sec) elapsed = 0:0:07:09 / Sat Apr 24 02:01:25 2021
GPGPU-Sim uArch: cycles simulated: 131499  inst.: 11903404 (ipc=37.4) sim_rate=27618 (inst/sec) elapsed = 0:0:07:11 / Sat Apr 24 02:01:27 2021
GPGPU-Sim uArch: cycles simulated: 131999  inst.: 11918458 (ipc=37.4) sim_rate=27525 (inst/sec) elapsed = 0:0:07:13 / Sat Apr 24 02:01:29 2021
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(214,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 132499  inst.: 11931889 (ipc=37.3) sim_rate=27492 (inst/sec) elapsed = 0:0:07:14 / Sat Apr 24 02:01:30 2021
GPGPU-Sim uArch: cycles simulated: 132999  inst.: 11943355 (ipc=37.2) sim_rate=27393 (inst/sec) elapsed = 0:0:07:16 / Sat Apr 24 02:01:32 2021
GPGPU-Sim uArch: cycles simulated: 133499  inst.: 11956935 (ipc=37.2) sim_rate=27298 (inst/sec) elapsed = 0:0:07:18 / Sat Apr 24 02:01:34 2021
GPGPU-Sim uArch: Shader 34 finished CTA #0 (74392,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #1 (74440,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 133999  inst.: 11965097 (ipc=37.0) sim_rate=27193 (inst/sec) elapsed = 0:0:07:20 / Sat Apr 24 02:01:36 2021
GPGPU-Sim uArch: cycles simulated: 134499  inst.: 11975431 (ipc=36.9) sim_rate=27093 (inst/sec) elapsed = 0:0:07:22 / Sat Apr 24 02:01:38 2021
GPGPU-Sim uArch: cycles simulated: 134999  inst.: 11985386 (ipc=36.8) sim_rate=27055 (inst/sec) elapsed = 0:0:07:23 / Sat Apr 24 02:01:39 2021
GPGPU-Sim uArch: cycles simulated: 135499  inst.: 11993210 (ipc=36.7) sim_rate=26951 (inst/sec) elapsed = 0:0:07:25 / Sat Apr 24 02:01:41 2021
GPGPU-Sim uArch: cycles simulated: 135999  inst.: 12000761 (ipc=36.5) sim_rate=26847 (inst/sec) elapsed = 0:0:07:27 / Sat Apr 24 02:01:43 2021
GPGPU-Sim uArch: Shader 30 finished CTA #0 (76582,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #0 (76605,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #2 (76933,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 52 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 136499  inst.: 12010717 (ipc=36.4) sim_rate=26749 (inst/sec) elapsed = 0:0:07:29 / Sat Apr 24 02:01:45 2021
GPGPU-Sim uArch: Shader 44 finished CTA #0 (77226,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 136999  inst.: 12018766 (ipc=36.3) sim_rate=26708 (inst/sec) elapsed = 0:0:07:30 / Sat Apr 24 02:01:46 2021
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(161,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 137499  inst.: 12031185 (ipc=36.2) sim_rate=26617 (inst/sec) elapsed = 0:0:07:32 / Sat Apr 24 02:01:48 2021
GPGPU-Sim uArch: Shader 50 finished CTA #0 (78304,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 137999  inst.: 12041702 (ipc=36.1) sim_rate=26523 (inst/sec) elapsed = 0:0:07:34 / Sat Apr 24 02:01:50 2021
GPGPU-Sim uArch: cycles simulated: 138499  inst.: 12052426 (ipc=36.0) sim_rate=26488 (inst/sec) elapsed = 0:0:07:35 / Sat Apr 24 02:01:51 2021
GPGPU-Sim uArch: Shader 48 finished CTA #2 (79277,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 138999  inst.: 12062856 (ipc=35.9) sim_rate=26395 (inst/sec) elapsed = 0:0:07:37 / Sat Apr 24 02:01:53 2021
GPGPU-Sim uArch: Shader 3 finished CTA #0 (79658,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 139499  inst.: 12078012 (ipc=35.9) sim_rate=26313 (inst/sec) elapsed = 0:0:07:39 / Sat Apr 24 02:01:55 2021
GPGPU-Sim uArch: Shader 8 finished CTA #0 (80117,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #1 (80281,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 139999  inst.: 12089304 (ipc=35.8) sim_rate=26281 (inst/sec) elapsed = 0:0:07:40 / Sat Apr 24 02:01:56 2021
GPGPU-Sim uArch: Shader 26 finished CTA #0 (80778,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #0 (80858,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 140499  inst.: 12100200 (ipc=35.7) sim_rate=26190 (inst/sec) elapsed = 0:0:07:42 / Sat Apr 24 02:01:58 2021
GPGPU-Sim uArch: Shader 43 finished CTA #0 (81282,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 140999  inst.: 12111950 (ipc=35.6) sim_rate=26103 (inst/sec) elapsed = 0:0:07:44 / Sat Apr 24 02:02:00 2021
GPGPU-Sim uArch: Shader 31 finished CTA #0 (81688,59499), 3 CTAs running
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(143,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 141499  inst.: 12122476 (ipc=35.6) sim_rate=26069 (inst/sec) elapsed = 0:0:07:45 / Sat Apr 24 02:02:01 2021
GPGPU-Sim uArch: Shader 6 finished CTA #0 (82219,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 141999  inst.: 12131014 (ipc=35.4) sim_rate=25976 (inst/sec) elapsed = 0:0:07:47 / Sat Apr 24 02:02:03 2021
GPGPU-Sim uArch: cycles simulated: 142499  inst.: 12139758 (ipc=35.3) sim_rate=25884 (inst/sec) elapsed = 0:0:07:49 / Sat Apr 24 02:02:05 2021
GPGPU-Sim uArch: Shader 51 finished CTA #1 (83275,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 142999  inst.: 12154176 (ipc=35.3) sim_rate=25805 (inst/sec) elapsed = 0:0:07:51 / Sat Apr 24 02:02:07 2021
GPGPU-Sim uArch: cycles simulated: 143499  inst.: 12164080 (ipc=35.2) sim_rate=25771 (inst/sec) elapsed = 0:0:07:52 / Sat Apr 24 02:02:08 2021
GPGPU-Sim uArch: Shader 51 finished CTA #0 (84087,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #0 (84091,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #0 (84382,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 143999  inst.: 12172991 (ipc=35.1) sim_rate=25681 (inst/sec) elapsed = 0:0:07:54 / Sat Apr 24 02:02:10 2021
GPGPU-Sim uArch: cycles simulated: 144499  inst.: 12182061 (ipc=35.0) sim_rate=25592 (inst/sec) elapsed = 0:0:07:56 / Sat Apr 24 02:02:12 2021
GPGPU-Sim uArch: Shader 50 finished CTA #1 (85027,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #0 (85109,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (85267,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #1 (85285,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #1 (85311,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 144999  inst.: 12191120 (ipc=34.9) sim_rate=25557 (inst/sec) elapsed = 0:0:07:57 / Sat Apr 24 02:02:13 2021
GPGPU-Sim uArch: Shader 60 finished CTA #0 (85590,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #0 (85830,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 145499  inst.: 12206893 (ipc=34.9) sim_rate=25484 (inst/sec) elapsed = 0:0:07:59 / Sat Apr 24 02:02:15 2021
GPGPU-Sim uArch: Shader 41 finished CTA #0 (86117,59499), 2 CTAs running
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(212,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (86293,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 145999  inst.: 12223481 (ipc=34.9) sim_rate=25412 (inst/sec) elapsed = 0:0:08:01 / Sat Apr 24 02:02:17 2021
GPGPU-Sim uArch: Shader 55 finished CTA #2 (86753,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #0 (86787,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 146499  inst.: 12236239 (ipc=34.8) sim_rate=25281 (inst/sec) elapsed = 0:0:08:04 / Sat Apr 24 02:02:20 2021
GPGPU-Sim uArch: Shader 14 finished CTA #0 (87313,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (87367,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 146999  inst.: 12248924 (ipc=34.8) sim_rate=25203 (inst/sec) elapsed = 0:0:08:06 / Sat Apr 24 02:02:22 2021
GPGPU-Sim uArch: Shader 18 finished CTA #0 (87641,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 147499  inst.: 12259958 (ipc=34.7) sim_rate=25174 (inst/sec) elapsed = 0:0:08:07 / Sat Apr 24 02:02:23 2021
GPGPU-Sim uArch: Shader 4 finished CTA #0 (88040,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #1 (88323,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 147999  inst.: 12272899 (ipc=34.6) sim_rate=25097 (inst/sec) elapsed = 0:0:08:09 / Sat Apr 24 02:02:25 2021
GPGPU-Sim uArch: Shader 50 finished CTA #2 (88844,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 55 finished CTA #1 (88846,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #0 (88852,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (88863,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #0 (88951,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 148499  inst.: 12285729 (ipc=34.6) sim_rate=25072 (inst/sec) elapsed = 0:0:08:10 / Sat Apr 24 02:02:26 2021
GPGPU-Sim uArch: Shader 51 finished CTA #2 (89154,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 55 finished CTA #0 (89160,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (89228,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 148999  inst.: 12298058 (ipc=34.5) sim_rate=24996 (inst/sec) elapsed = 0:0:08:12 / Sat Apr 24 02:02:28 2021
GPGPU-Sim uArch: Shader 43 finished CTA #1 (89703,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (89869,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (89877,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #2 (89959,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 46 finished CTA #0 (89963,59499), 2 CTAs running
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(74,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 149499  inst.: 12309230 (ipc=34.5) sim_rate=24968 (inst/sec) elapsed = 0:0:08:13 / Sat Apr 24 02:02:29 2021
GPGPU-Sim uArch: Shader 1 finished CTA #0 (90340,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 149999  inst.: 12319964 (ipc=34.4) sim_rate=24888 (inst/sec) elapsed = 0:0:08:15 / Sat Apr 24 02:02:31 2021
GPGPU-Sim uArch: Shader 42 finished CTA #1 (90560,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #1 (90785,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #0 (90888,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 150499  inst.: 12330335 (ipc=34.3) sim_rate=24809 (inst/sec) elapsed = 0:0:08:17 / Sat Apr 24 02:02:33 2021
GPGPU-Sim uArch: Shader 38 finished CTA #0 (91076,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (91210,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 150999  inst.: 12339880 (ipc=34.2) sim_rate=24778 (inst/sec) elapsed = 0:0:08:18 / Sat Apr 24 02:02:34 2021
GPGPU-Sim uArch: Shader 28 finished CTA #0 (91574,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 151499  inst.: 12353663 (ipc=34.2) sim_rate=24707 (inst/sec) elapsed = 0:0:08:20 / Sat Apr 24 02:02:36 2021
GPGPU-Sim uArch: Shader 56 finished CTA #2 (92174,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (92312,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (92340,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #0 (92451,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 151999  inst.: 12364544 (ipc=34.1) sim_rate=24679 (inst/sec) elapsed = 0:0:08:21 / Sat Apr 24 02:02:37 2021
GPGPU-Sim uArch: Shader 39 finished CTA #0 (92745,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #2 (92761,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 152499  inst.: 12374976 (ipc=34.1) sim_rate=24602 (inst/sec) elapsed = 0:0:08:23 / Sat Apr 24 02:02:39 2021
GPGPU-Sim uArch: Shader 43 finished CTA #2 (93286,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 152999  inst.: 12387240 (ipc=34.0) sim_rate=24577 (inst/sec) elapsed = 0:0:08:24 / Sat Apr 24 02:02:40 2021
GPGPU-Sim uArch: Shader 39 finished CTA #1 (93577,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (93888,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 153499  inst.: 12399139 (ipc=34.0) sim_rate=24504 (inst/sec) elapsed = 0:0:08:26 / Sat Apr 24 02:02:42 2021
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(111,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 46 finished CTA #1 (94348,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 153999  inst.: 12408414 (ipc=33.9) sim_rate=24474 (inst/sec) elapsed = 0:0:08:27 / Sat Apr 24 02:02:43 2021
GPGPU-Sim uArch: Shader 42 finished CTA #2 (94863,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 154499  inst.: 12417518 (ipc=33.8) sim_rate=24395 (inst/sec) elapsed = 0:0:08:29 / Sat Apr 24 02:02:45 2021
GPGPU-Sim uArch: cycles simulated: 154999  inst.: 12427974 (ipc=33.7) sim_rate=24368 (inst/sec) elapsed = 0:0:08:30 / Sat Apr 24 02:02:46 2021
GPGPU-Sim uArch: Shader 67 finished CTA #1 (95737,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (95758,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 155499  inst.: 12437828 (ipc=33.7) sim_rate=24292 (inst/sec) elapsed = 0:0:08:32 / Sat Apr 24 02:02:48 2021
GPGPU-Sim uArch: Shader 23 finished CTA #0 (96447,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 155999  inst.: 12448159 (ipc=33.6) sim_rate=24265 (inst/sec) elapsed = 0:0:08:33 / Sat Apr 24 02:02:49 2021
GPGPU-Sim uArch: Shader 49 finished CTA #0 (96531,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (96650,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 156499  inst.: 12458630 (ipc=33.5) sim_rate=24191 (inst/sec) elapsed = 0:0:08:35 / Sat Apr 24 02:02:51 2021
GPGPU-Sim uArch: Shader 30 finished CTA #1 (97128,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 156999  inst.: 12469882 (ipc=33.5) sim_rate=24166 (inst/sec) elapsed = 0:0:08:36 / Sat Apr 24 02:02:52 2021
GPGPU-Sim uArch: Shader 27 finished CTA #1 (97540,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #1 (97642,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #1 (97683,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #2 (97886,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 62 finished CTA #0 (97902,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 157499  inst.: 12481474 (ipc=33.4) sim_rate=24095 (inst/sec) elapsed = 0:0:08:38 / Sat Apr 24 02:02:54 2021
GPGPU-Sim uArch: Shader 41 finished CTA #2 (98450,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 157999  inst.: 12490599 (ipc=33.3) sim_rate=24066 (inst/sec) elapsed = 0:0:08:39 / Sat Apr 24 02:02:55 2021
GPGPU-Sim uArch: Shader 25 finished CTA #0 (98616,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #1 (98761,59499), 2 CTAs running
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(236,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 54 finished CTA #2 (98914,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 158499  inst.: 12504300 (ipc=33.3) sim_rate=24000 (inst/sec) elapsed = 0:0:08:41 / Sat Apr 24 02:02:57 2021
GPGPU-Sim uArch: cycles simulated: 158999  inst.: 12516114 (ipc=33.3) sim_rate=23977 (inst/sec) elapsed = 0:0:08:42 / Sat Apr 24 02:02:58 2021
GPGPU-Sim uArch: Shader 16 finished CTA #0 (99519,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (99783,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 159499  inst.: 12525984 (ipc=33.2) sim_rate=23950 (inst/sec) elapsed = 0:0:08:43 / Sat Apr 24 02:02:59 2021
GPGPU-Sim uArch: Shader 66 finished CTA #0 (100256,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 159999  inst.: 12536384 (ipc=33.1) sim_rate=23878 (inst/sec) elapsed = 0:0:08:45 / Sat Apr 24 02:03:01 2021
GPGPU-Sim uArch: Shader 60 finished CTA #1 (100500,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (100949,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 160499  inst.: 12547291 (ipc=33.1) sim_rate=23854 (inst/sec) elapsed = 0:0:08:46 / Sat Apr 24 02:03:02 2021
GPGPU-Sim uArch: Shader 60 finished CTA #2 (101179,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #1 (101413,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 160999  inst.: 12557213 (ipc=33.0) sim_rate=23782 (inst/sec) elapsed = 0:0:08:48 / Sat Apr 24 02:03:04 2021
GPGPU-Sim uArch: Shader 26 finished CTA #1 (101568,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #1 (101616,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (101755,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (101968,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 161499  inst.: 12569881 (ipc=33.0) sim_rate=23761 (inst/sec) elapsed = 0:0:08:49 / Sat Apr 24 02:03:05 2021
GPGPU-Sim uArch: Shader 40 finished CTA #1 (102076,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #1 (102147,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #0 (102383,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 161999  inst.: 12579520 (ipc=32.9) sim_rate=23690 (inst/sec) elapsed = 0:0:08:51 / Sat Apr 24 02:03:07 2021
GPGPU-Sim uArch: Shader 2 finished CTA #1 (102965,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 162499  inst.: 12590900 (ipc=32.9) sim_rate=23667 (inst/sec) elapsed = 0:0:08:52 / Sat Apr 24 02:03:08 2021
GPGPU-Sim uArch: Shader 17 finished CTA #0 (103039,59499), 3 CTAs running
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(214,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 162999  inst.: 12602867 (ipc=32.8) sim_rate=23600 (inst/sec) elapsed = 0:0:08:54 / Sat Apr 24 02:03:10 2021
GPGPU-Sim uArch: Shader 45 finished CTA #2 (103655,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 49 finished CTA #2 (103850,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 163499  inst.: 12614504 (ipc=32.8) sim_rate=23534 (inst/sec) elapsed = 0:0:08:56 / Sat Apr 24 02:03:12 2021
GPGPU-Sim uArch: Shader 64 finished CTA #0 (104378,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 163999  inst.: 12623640 (ipc=32.7) sim_rate=23464 (inst/sec) elapsed = 0:0:08:58 / Sat Apr 24 02:03:14 2021
GPGPU-Sim uArch: Shader 34 finished CTA #1 (104582,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (104809,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (104983,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 164499  inst.: 12633054 (ipc=32.6) sim_rate=23437 (inst/sec) elapsed = 0:0:08:59 / Sat Apr 24 02:03:15 2021
GPGPU-Sim uArch: Shader 35 finished CTA #1 (105099,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #0 (105163,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (105244,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (105371,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 164999  inst.: 12642995 (ipc=32.6) sim_rate=23412 (inst/sec) elapsed = 0:0:09:00 / Sat Apr 24 02:03:16 2021
GPGPU-Sim uArch: Shader 14 finished CTA #1 (105559,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #2 (105680,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #0 (105894,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 165499  inst.: 12652190 (ipc=32.5) sim_rate=23343 (inst/sec) elapsed = 0:0:09:02 / Sat Apr 24 02:03:18 2021
GPGPU-Sim uArch: Shader 28 finished CTA #1 (106092,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (106259,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 165999  inst.: 12665453 (ipc=32.5) sim_rate=23324 (inst/sec) elapsed = 0:0:09:03 / Sat Apr 24 02:03:19 2021
GPGPU-Sim uArch: Shader 63 finished CTA #2 (106607,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (106677,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 166499  inst.: 12676453 (ipc=32.4) sim_rate=23259 (inst/sec) elapsed = 0:0:09:05 / Sat Apr 24 02:03:21 2021
GPGPU-Sim uArch: Shader 58 finished CTA #1 (107257,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #0 (107437,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #0 (107477,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 166999  inst.: 12689053 (ipc=32.4) sim_rate=23240 (inst/sec) elapsed = 0:0:09:06 / Sat Apr 24 02:03:22 2021
GPGPU-Sim uArch: Shader 10 finished CTA #1 (107634,59499), 2 CTAs running
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(234,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (107821,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (107825,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 167499  inst.: 12700589 (ipc=32.3) sim_rate=23218 (inst/sec) elapsed = 0:0:09:07 / Sat Apr 24 02:03:23 2021
GPGPU-Sim uArch: Shader 60 finished CTA #3 (108001,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 60 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (108276,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (108424,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 167999  inst.: 12710589 (ipc=32.3) sim_rate=23152 (inst/sec) elapsed = 0:0:09:09 / Sat Apr 24 02:03:25 2021
GPGPU-Sim uArch: Shader 3 finished CTA #2 (108808,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 168499  inst.: 12720339 (ipc=32.2) sim_rate=23127 (inst/sec) elapsed = 0:0:09:10 / Sat Apr 24 02:03:26 2021
GPGPU-Sim uArch: cycles simulated: 168999  inst.: 12731227 (ipc=32.2) sim_rate=23063 (inst/sec) elapsed = 0:0:09:12 / Sat Apr 24 02:03:28 2021
GPGPU-Sim uArch: Shader 39 finished CTA #3 (109633,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 39 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (109681,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #2 (109923,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 169499  inst.: 12742242 (ipc=32.1) sim_rate=23042 (inst/sec) elapsed = 0:0:09:13 / Sat Apr 24 02:03:29 2021
GPGPU-Sim uArch: Shader 2 finished CTA #0 (110015,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 169999  inst.: 12754033 (ipc=32.1) sim_rate=23021 (inst/sec) elapsed = 0:0:09:14 / Sat Apr 24 02:03:30 2021
GPGPU-Sim uArch: cycles simulated: 170499  inst.: 12761268 (ipc=32.0) sim_rate=22993 (inst/sec) elapsed = 0:0:09:15 / Sat Apr 24 02:03:31 2021
GPGPU-Sim uArch: Shader 12 finished CTA #3 (111077,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 62 finished CTA #1 (111472,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #0 (111478,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 170999  inst.: 12770966 (ipc=32.0) sim_rate=22928 (inst/sec) elapsed = 0:0:09:17 / Sat Apr 24 02:03:33 2021
GPGPU-Sim uArch: Shader 6 finished CTA #3 (111735,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 67 finished CTA #3 (111897,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 67 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (111906,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 171499  inst.: 12782031 (ipc=31.9) sim_rate=22906 (inst/sec) elapsed = 0:0:09:18 / Sat Apr 24 02:03:34 2021
GPGPU-Sim uArch: Shader 16 finished CTA #2 (112170,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #2 (112188,59499), 1 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(211,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 171999  inst.: 12792656 (ipc=31.9) sim_rate=22884 (inst/sec) elapsed = 0:0:09:19 / Sat Apr 24 02:03:35 2021
GPGPU-Sim uArch: cycles simulated: 172499  inst.: 12802359 (ipc=31.8) sim_rate=22861 (inst/sec) elapsed = 0:0:09:20 / Sat Apr 24 02:03:36 2021
GPGPU-Sim uArch: Shader 30 finished CTA #3 (113193,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #2 (113424,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 172999  inst.: 12810944 (ipc=31.8) sim_rate=22795 (inst/sec) elapsed = 0:0:09:22 / Sat Apr 24 02:03:38 2021
GPGPU-Sim uArch: Shader 59 finished CTA #1 (113702,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #3 (113886,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 173499  inst.: 12819001 (ipc=31.7) sim_rate=22769 (inst/sec) elapsed = 0:0:09:23 / Sat Apr 24 02:03:39 2021
GPGPU-Sim uArch: Shader 64 finished CTA #1 (114003,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #1 (114176,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (114294,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #2 (114346,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 173999  inst.: 12829942 (ipc=31.6) sim_rate=22748 (inst/sec) elapsed = 0:0:09:24 / Sat Apr 24 02:03:40 2021
GPGPU-Sim uArch: Shader 40 finished CTA #2 (114613,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #2 (114767,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #1 (114924,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #1 (114993,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 174499  inst.: 12838970 (ipc=31.6) sim_rate=22723 (inst/sec) elapsed = 0:0:09:25 / Sat Apr 24 02:03:41 2021
GPGPU-Sim uArch: Shader 3 finished CTA #3 (115301,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (115331,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 174999  inst.: 12848624 (ipc=31.5) sim_rate=22700 (inst/sec) elapsed = 0:0:09:26 / Sat Apr 24 02:03:42 2021
GPGPU-Sim uArch: Shader 22 finished CTA #3 (115924,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 175499  inst.: 12859224 (ipc=31.5) sim_rate=22679 (inst/sec) elapsed = 0:0:09:27 / Sat Apr 24 02:03:43 2021
GPGPU-Sim uArch: Shader 26 finished CTA #2 (116163,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (116225,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (116308,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 175999  inst.: 12868624 (ipc=31.4) sim_rate=22656 (inst/sec) elapsed = 0:0:09:28 / Sat Apr 24 02:03:44 2021
GPGPU-Sim uArch: Shader 31 finished CTA #2 (116740,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (116837,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 176499  inst.: 12877812 (ipc=31.4) sim_rate=22632 (inst/sec) elapsed = 0:0:09:29 / Sat Apr 24 02:03:45 2021
GPGPU-Sim uArch: Shader 37 finished CTA #1 (117422,59499), 2 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(77,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 176999  inst.: 12886498 (ipc=31.3) sim_rate=22607 (inst/sec) elapsed = 0:0:09:30 / Sat Apr 24 02:03:46 2021
GPGPU-Sim uArch: Shader 34 finished CTA #2 (117901,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #3 (117950,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 177499  inst.: 12893456 (ipc=31.2) sim_rate=22580 (inst/sec) elapsed = 0:0:09:31 / Sat Apr 24 02:03:47 2021
GPGPU-Sim uArch: Shader 4 finished CTA #1 (118152,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #3 (118306,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 63 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #3 (118393,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 177999  inst.: 12902489 (ipc=31.2) sim_rate=22517 (inst/sec) elapsed = 0:0:09:33 / Sat Apr 24 02:03:49 2021
GPGPU-Sim uArch: Shader 7 finished CTA #1 (118540,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (118745,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #2 (118828,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #2 (119089,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (119235,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #3 (119278,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 31 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 32 finished CTA #3 (119280,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #3 (119433,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 178999  inst.: 12920560 (ipc=31.1) sim_rate=22509 (inst/sec) elapsed = 0:0:09:34 / Sat Apr 24 02:03:50 2021
GPGPU-Sim uArch: Shader 35 finished CTA #3 (119634,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (119745,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (119815,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (119927,59499), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 179499  inst.: 12929978 (ipc=31.0) sim_rate=22486 (inst/sec) elapsed = 0:0:09:35 / Sat Apr 24 02:03:51 2021
GPGPU-Sim uArch: Shader 7 finished CTA #2 (120115,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (120271,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 179999  inst.: 12938509 (ipc=31.0) sim_rate=22462 (inst/sec) elapsed = 0:0:09:36 / Sat Apr 24 02:03:52 2021
GPGPU-Sim uArch: Shader 37 finished CTA #2 (120567,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (120905,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 180499  inst.: 12948265 (ipc=30.9) sim_rate=22440 (inst/sec) elapsed = 0:0:09:37 / Sat Apr 24 02:03:53 2021
GPGPU-Sim uArch: Shader 1 finished CTA #2 (121017,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (121028,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #2 (121090,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (121454,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 180999  inst.: 12956610 (ipc=30.9) sim_rate=22416 (inst/sec) elapsed = 0:0:09:38 / Sat Apr 24 02:03:54 2021
GPGPU-Sim uArch: Shader 23 finished CTA #2 (121588,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #1 (121612,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (121783,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #2 (121799,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #1 (121841,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 181499  inst.: 12965781 (ipc=30.8) sim_rate=22393 (inst/sec) elapsed = 0:0:09:39 / Sat Apr 24 02:03:55 2021
GPGPU-Sim uArch: Shader 5 finished CTA #0 (122301,59499), 3 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #3 (122374,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #1 (122397,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #3 (122415,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 38 finished CTA #3 (122423,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 37 finished CTA #3 (122601,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 37 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (122675,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #2 (122704,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (122819,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #3 (122945,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 61 finished CTA #1 (122973,59499), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 182499  inst.: 12980639 (ipc=30.7) sim_rate=22380 (inst/sec) elapsed = 0:0:09:40 / Sat Apr 24 02:03:56 2021
GPGPU-Sim uArch: Shader 0 finished CTA #2 (123151,59499), 1 CTAs running
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(162,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 59 finished CTA #2 (123286,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (123337,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (123477,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 182999  inst.: 12989440 (ipc=30.6) sim_rate=22357 (inst/sec) elapsed = 0:0:09:41 / Sat Apr 24 02:03:57 2021
GPGPU-Sim uArch: Shader 36 finished CTA #3 (123632,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 36 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 15 finished CTA #1 (123660,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #3 (123745,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 66 finished CTA #2 (123952,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #3 (124033,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 62 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #3 (124076,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 64 finished CTA #2 (124203,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (124491,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (124499,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 183999  inst.: 13005091 (ipc=30.5) sim_rate=22345 (inst/sec) elapsed = 0:0:09:42 / Sat Apr 24 02:03:58 2021
GPGPU-Sim uArch: Shader 25 finished CTA #2 (124736,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #2 (124845,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (124912,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (125164,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 59 finished CTA #3 (125198,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #3 (125268,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (125455,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 33 finished CTA #3 (125479,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (125528,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (125556,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #2 (125619,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (125823,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 64 finished CTA #3 (125899,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 64 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 185499  inst.: 13024182 (ipc=30.3) sim_rate=22339 (inst/sec) elapsed = 0:0:09:43 / Sat Apr 24 02:03:59 2021
GPGPU-Sim uArch: Shader 21 finished CTA #1 (126125,59499), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #2 (126185,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (126287,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #2 (126450,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #3 (126484,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 24 finished CTA #3 (126491,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #3 (126625,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (126784,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (126869,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #2 (126972,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (127171,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (127337,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #3 (127346,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #3 (127357,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #3 (127406,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 66 finished CTA #3 (127435,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 66 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #3 (127458,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (127903,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #3 (127965,59499), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 187499  inst.: 13036502 (ipc=29.9) sim_rate=22322 (inst/sec) elapsed = 0:0:09:44 / Sat Apr 24 02:04:00 2021
GPGPU-Sim uArch: Shader 65 finished CTA #2 (128185,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 65 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #2 (128598,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #2 (128673,59499), 1 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #3 (129199,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 61 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (129278,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #3 (129385,59499), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 21.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 129386
gpu_sim_insn = 3830716
gpu_ipc =      29.6069
gpu_tot_sim_cycle = 188885
gpu_tot_sim_insn = 13037836
gpu_tot_ipc =      69.0253
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 139181
gpu_stall_icnt2sh    = 899086
gpu_total_sim_rate=22325

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 614715
	L1I_total_cache_misses = 6454
	L1I_total_cache_miss_rate = 0.0105
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7876, Miss = 5637, Miss_rate = 0.716, Pending_hits = 528, Reservation_fails = 127723
	L1D_cache_core[1]: Access = 7523, Miss = 5286, Miss_rate = 0.703, Pending_hits = 511, Reservation_fails = 124875
	L1D_cache_core[2]: Access = 8043, Miss = 5694, Miss_rate = 0.708, Pending_hits = 480, Reservation_fails = 129344
	L1D_cache_core[3]: Access = 7609, Miss = 5236, Miss_rate = 0.688, Pending_hits = 465, Reservation_fails = 123203
	L1D_cache_core[4]: Access = 8809, Miss = 6416, Miss_rate = 0.728, Pending_hits = 602, Reservation_fails = 127965
	L1D_cache_core[5]: Access = 8590, Miss = 6341, Miss_rate = 0.738, Pending_hits = 628, Reservation_fails = 137036
	L1D_cache_core[6]: Access = 6991, Miss = 4809, Miss_rate = 0.688, Pending_hits = 393, Reservation_fails = 117626
	L1D_cache_core[7]: Access = 8992, Miss = 6471, Miss_rate = 0.720, Pending_hits = 570, Reservation_fails = 132853
	L1D_cache_core[8]: Access = 7276, Miss = 5086, Miss_rate = 0.699, Pending_hits = 537, Reservation_fails = 113505
	L1D_cache_core[9]: Access = 8661, Miss = 6303, Miss_rate = 0.728, Pending_hits = 575, Reservation_fails = 136322
	L1D_cache_core[10]: Access = 8030, Miss = 5676, Miss_rate = 0.707, Pending_hits = 475, Reservation_fails = 127457
	L1D_cache_core[11]: Access = 8985, Miss = 6361, Miss_rate = 0.708, Pending_hits = 514, Reservation_fails = 135561
	L1D_cache_core[12]: Access = 7051, Miss = 4925, Miss_rate = 0.698, Pending_hits = 529, Reservation_fails = 116418
	L1D_cache_core[13]: Access = 8703, Miss = 6373, Miss_rate = 0.732, Pending_hits = 646, Reservation_fails = 136455
	L1D_cache_core[14]: Access = 8008, Miss = 5678, Miss_rate = 0.709, Pending_hits = 503, Reservation_fails = 130846
	L1D_cache_core[15]: Access = 8231, Miss = 5784, Miss_rate = 0.703, Pending_hits = 509, Reservation_fails = 131915
	L1D_cache_core[16]: Access = 8019, Miss = 5818, Miss_rate = 0.726, Pending_hits = 587, Reservation_fails = 124337
	L1D_cache_core[17]: Access = 7796, Miss = 5531, Miss_rate = 0.709, Pending_hits = 553, Reservation_fails = 134878
	L1D_cache_core[18]: Access = 7680, Miss = 5356, Miss_rate = 0.697, Pending_hits = 448, Reservation_fails = 128443
	L1D_cache_core[19]: Access = 8050, Miss = 5523, Miss_rate = 0.686, Pending_hits = 486, Reservation_fails = 135030
	L1D_cache_core[20]: Access = 9083, Miss = 6681, Miss_rate = 0.736, Pending_hits = 619, Reservation_fails = 133510
	L1D_cache_core[21]: Access = 8556, Miss = 6173, Miss_rate = 0.721, Pending_hits = 634, Reservation_fails = 135528
	L1D_cache_core[22]: Access = 8548, Miss = 5976, Miss_rate = 0.699, Pending_hits = 535, Reservation_fails = 127239
	L1D_cache_core[23]: Access = 8813, Miss = 6250, Miss_rate = 0.709, Pending_hits = 533, Reservation_fails = 130703
	L1D_cache_core[24]: Access = 8592, Miss = 6270, Miss_rate = 0.730, Pending_hits = 626, Reservation_fails = 133201
	L1D_cache_core[25]: Access = 8439, Miss = 5996, Miss_rate = 0.711, Pending_hits = 566, Reservation_fails = 136193
	L1D_cache_core[26]: Access = 8818, Miss = 6092, Miss_rate = 0.691, Pending_hits = 567, Reservation_fails = 129247
	L1D_cache_core[27]: Access = 8120, Miss = 5544, Miss_rate = 0.683, Pending_hits = 460, Reservation_fails = 125759
	L1D_cache_core[28]: Access = 8902, Miss = 6426, Miss_rate = 0.722, Pending_hits = 579, Reservation_fails = 132788
	L1D_cache_core[29]: Access = 8052, Miss = 5757, Miss_rate = 0.715, Pending_hits = 563, Reservation_fails = 134721
	L1D_cache_core[30]: Access = 7952, Miss = 5589, Miss_rate = 0.703, Pending_hits = 544, Reservation_fails = 124029
	L1D_cache_core[31]: Access = 7520, Miss = 5249, Miss_rate = 0.698, Pending_hits = 474, Reservation_fails = 129305
	L1D_cache_core[32]: Access = 8314, Miss = 6024, Miss_rate = 0.725, Pending_hits = 631, Reservation_fails = 127507
	L1D_cache_core[33]: Access = 7943, Miss = 5635, Miss_rate = 0.709, Pending_hits = 547, Reservation_fails = 135616
	L1D_cache_core[34]: Access = 8203, Miss = 5750, Miss_rate = 0.701, Pending_hits = 501, Reservation_fails = 131478
	L1D_cache_core[35]: Access = 8029, Miss = 5557, Miss_rate = 0.692, Pending_hits = 472, Reservation_fails = 126889
	L1D_cache_core[36]: Access = 8131, Miss = 5948, Miss_rate = 0.732, Pending_hits = 572, Reservation_fails = 122431
	L1D_cache_core[37]: Access = 8391, Miss = 6120, Miss_rate = 0.729, Pending_hits = 615, Reservation_fails = 135006
	L1D_cache_core[38]: Access = 8486, Miss = 5899, Miss_rate = 0.695, Pending_hits = 513, Reservation_fails = 127441
	L1D_cache_core[39]: Access = 7979, Miss = 5461, Miss_rate = 0.684, Pending_hits = 501, Reservation_fails = 121032
	L1D_cache_core[40]: Access = 8333, Miss = 5861, Miss_rate = 0.703, Pending_hits = 580, Reservation_fails = 125857
	L1D_cache_core[41]: Access = 5604, Miss = 3812, Miss_rate = 0.680, Pending_hits = 431, Reservation_fails = 102229
	L1D_cache_core[42]: Access = 6192, Miss = 4086, Miss_rate = 0.660, Pending_hits = 391, Reservation_fails = 99796
	L1D_cache_core[43]: Access = 6050, Miss = 4073, Miss_rate = 0.673, Pending_hits = 409, Reservation_fails = 101820
	L1D_cache_core[44]: Access = 6092, Miss = 4123, Miss_rate = 0.677, Pending_hits = 452, Reservation_fails = 102798
	L1D_cache_core[45]: Access = 5583, Miss = 3727, Miss_rate = 0.668, Pending_hits = 440, Reservation_fails = 113809
	L1D_cache_core[46]: Access = 5627, Miss = 3679, Miss_rate = 0.654, Pending_hits = 380, Reservation_fails = 101405
	L1D_cache_core[47]: Access = 5069, Miss = 3184, Miss_rate = 0.628, Pending_hits = 328, Reservation_fails = 80802
	L1D_cache_core[48]: Access = 5451, Miss = 3677, Miss_rate = 0.675, Pending_hits = 454, Reservation_fails = 88099
	L1D_cache_core[49]: Access = 6693, Miss = 4714, Miss_rate = 0.704, Pending_hits = 492, Reservation_fails = 114287
	L1D_cache_core[50]: Access = 5917, Miss = 3753, Miss_rate = 0.634, Pending_hits = 397, Reservation_fails = 99118
	L1D_cache_core[51]: Access = 6060, Miss = 4073, Miss_rate = 0.672, Pending_hits = 370, Reservation_fails = 96761
	L1D_cache_core[52]: Access = 5131, Miss = 3365, Miss_rate = 0.656, Pending_hits = 396, Reservation_fails = 84623
	L1D_cache_core[53]: Access = 6345, Miss = 4314, Miss_rate = 0.680, Pending_hits = 454, Reservation_fails = 101378
	L1D_cache_core[54]: Access = 6290, Miss = 4286, Miss_rate = 0.681, Pending_hits = 434, Reservation_fails = 103117
	L1D_cache_core[55]: Access = 6439, Miss = 4159, Miss_rate = 0.646, Pending_hits = 370, Reservation_fails = 103133
	L1D_cache_core[56]: Access = 6181, Miss = 4237, Miss_rate = 0.685, Pending_hits = 471, Reservation_fails = 96452
	L1D_cache_core[57]: Access = 8323, Miss = 6140, Miss_rate = 0.738, Pending_hits = 619, Reservation_fails = 131417
	L1D_cache_core[58]: Access = 7969, Miss = 5597, Miss_rate = 0.702, Pending_hits = 506, Reservation_fails = 131411
	L1D_cache_core[59]: Access = 8282, Miss = 5934, Miss_rate = 0.716, Pending_hits = 513, Reservation_fails = 126864
	L1D_cache_core[60]: Access = 7245, Miss = 5108, Miss_rate = 0.705, Pending_hits = 547, Reservation_fails = 110923
	L1D_cache_core[61]: Access = 8453, Miss = 6052, Miss_rate = 0.716, Pending_hits = 574, Reservation_fails = 138526
	L1D_cache_core[62]: Access = 8207, Miss = 5889, Miss_rate = 0.718, Pending_hits = 517, Reservation_fails = 129551
	L1D_cache_core[63]: Access = 8111, Miss = 5536, Miss_rate = 0.683, Pending_hits = 471, Reservation_fails = 126298
	L1D_cache_core[64]: Access = 8009, Miss = 5842, Miss_rate = 0.729, Pending_hits = 554, Reservation_fails = 117073
	L1D_cache_core[65]: Access = 9087, Miss = 6628, Miss_rate = 0.729, Pending_hits = 579, Reservation_fails = 133631
	L1D_cache_core[66]: Access = 8421, Miss = 5996, Miss_rate = 0.712, Pending_hits = 477, Reservation_fails = 129581
	L1D_cache_core[67]: Access = 7759, Miss = 5433, Miss_rate = 0.700, Pending_hits = 484, Reservation_fails = 118838
	L1D_total_cache_accesses = 520717
	L1D_total_cache_misses = 365979
	L1D_total_cache_miss_rate = 0.7028
	L1D_total_cache_pending_hits = 34681
	L1D_total_cache_reservation_fails = 8281012
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 86016
	L1C_total_cache_misses = 2176
	L1C_total_cache_miss_rate = 0.0253
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 30668
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 118020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 176134
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4944060
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 83840
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 30668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2037
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 189845
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3336952
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 608261
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
470, 438, 486, 548, 168, 454, 684, 452, 462, 620, 342, 692, 516, 524, 708, 460, 740, 548, 684, 516, 756, 596, 692, 486, 444, 390, 342, 382, 334, 438, 294, 454, 
gpgpu_n_tot_thrd_icount = 36360896
gpgpu_n_tot_w_icount = 1136278
gpgpu_n_stall_shd_mem = 8562397
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 176134
gpgpu_n_mem_write_global = 191938
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 68
gpgpu_n_load_insn  = 928243
gpgpu_n_store_insn = 265285
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2752512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 30668
gpgpu_stall_shd_mem[c_mem][bk_conf] = 30668
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8531729
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13961234	W0_Idle:2441017	W0_Scoreboard:3369591	W1:330986	W2:141264	W3:85324	W4:66846	W5:49910	W6:31170	W7:21060	W8:12916	W9:8076	W10:5494	W11:5220	W12:4532	W13:4588	W14:4176	W15:3916	W16:4346	W17:3040	W18:2780	W19:2020	W20:2004	W21:1342	W22:630	W23:326	W24:62	W25:186	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:344064
traffic_breakdown_coretomem[CONST_ACC_R] = 544 {8:68,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1409072 {8:176134,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7681136 {40:191889,72:17,136:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4896 {72:68,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23954224 {136:176134,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1535504 {8:191938,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
maxmrqlatency = 222 
maxdqlatency = 0 
maxmflatency = 2895 
averagemflatency = 641 
max_icnt2mem_latency = 2691 
max_icnt2sh_latency = 188884 
mrq_lat_table:13472 	1136 	729 	1096 	1364 	753 	419 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	47168 	99010 	171789 	49878 	295 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20530 	6031 	27752 	22146 	42594 	97609 	129154 	22585 	79 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35034 	69803 	54918 	15952 	495 	0 	0 	1 	4 	37 	915 	12147 	32825 	72256 	73753 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	59 	62 	258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        25        24        32        32        29        15        15        13        15        15        12        17        13         8        14 
dram[1]:        22        20        24        48        37        30        12        12        11        14        12        10        15        13        12        11 
dram[2]:        20        24        30        40        33        34        11        10        14        14        11         7        17        14         9        12 
dram[3]:        24        22        37        27        34        26        14         8        15        11        12         7        17        17        12        11 
dram[4]:        22        23        24        31        34        36        11        12        13         7        10        10        17        13        14        12 
dram[5]:        32        24        32        34        30        37        16        19        13        12        15        12        13        17        15        15 
dram[6]:        19        24        33        40        39        30        16        16        11         6        10        11        20        18         9        11 
dram[7]:        19        17        36        42        34        32        17        19        10        11         9        11        14        14        11         7 
dram[8]:        19        19        26        35        48        34        14        13        10        16        16        11        21         8         9         8 
dram[9]:        17        21        38        41        36        29        12        12        16         9        14        17        20        17         8         9 
dram[10]:        25        25        42        41        41        35        16        14        11         8        10        11        17        17        16         6 
dram[11]:        18        24        42        30        26        32        12         9        15        10        11        15        16        22         9         7 
dram[12]:        19        27        24        28        20        22         8        14        15        11        15         8        18        15        10         6 
dram[13]:        17        24        28        28        30        27         8        16        17        11        15        11        12        13        13         9 
dram[14]:        25        23        33        38        32        30        10        15        12        11        16        12        11        14        12         7 
dram[15]:        17        20        36        45        40        32        15        16        13         9        12        14        10        14         8         9 
maximum service time to same row:
dram[0]:     23684      2987     11099      3240     17078     39144     51452      1127     36447     29230     49357     43640     16606     37430     16873     48216 
dram[1]:     31831      1662     23635     43449     28668     38433     49319     44003     55200     25111     31161     43679     25955     36104     33105     35400 
dram[2]:     30541     37053      1442     15457     32673      9328     60372      3512     31372     14391     27906     12959     20666     15091     42132     35629 
dram[3]:      1579     18406     22054      3241     55569     20969     58830     49469     44436     27390     26581       946     21845      8932     38660     44194 
dram[4]:      5717     26743     11280      7563     14944      6705     17258     24726     25887     38145     23238     18028     24266     22491     33950     59241 
dram[5]:      1603      9276     26519     42156     32510     55612     71555     70292     32837     46625     42365     29605     12075     31705     50556     30146 
dram[6]:     22444      1691      4659     15569     14493     16297     48660     39878     38042     11548     49934     43080     13442     23359     35673     26407 
dram[7]:      1917      1697     32703     23515     37712     60242     74335     25134     47144     40687     70308     34277     16347     33764     21954     38100 
dram[8]:      1594      3848      5694      4219      4691     22938     42862      1069     17206     21940     48963     52553      7589     33902     27052     39546 
dram[9]:     11597     20037      2359      3132     22284     25554     40487     64833     46388     18866     46377     48667     43338     30049     20685     45204 
dram[10]:      5823      1716      3210     14691     11206      2629       925     23916     35601     42180     32190      9891     22457     33607     51924     32407 
dram[11]:      7872      1950     20211      2169     46146     26326     59200     44086      5349     57747     11592     38682     31863     25441     44338     42387 
dram[12]:     38743     29879      4144      2891     16758      6185     40054     34826     24100     27877     15493     17627     48165     21061     16048     13319 
dram[13]:      1638     48638     40023     41554     40190     43940     25404     28722     51671     55404     12141     17940     32798     14180     48044     23506 
dram[14]:     46799      1738      1102     16043     10494     20091     47097     23164     47397     19454     21482     27062      9019     28219     42934     15415 
dram[15]:     34888     24816     22819     47601     49832     41122     38049     51060     62047     30672     34876      9550     22047     31421     49891     17158 
average row accesses per activate:
dram[0]:  6.785714  9.200000 13.555555 14.875000  8.133333  7.470588  5.000000  4.583333  3.500000  4.076923  5.200000  3.222222  4.833333  5.300000  3.857143  4.214286 
dram[1]:  7.727273  7.166667  6.210526 13.222222  4.961538  7.812500  3.222222  3.750000  3.500000  3.615385  3.750000  5.000000  5.500000  6.375000  4.500000  3.000000 
dram[2]:  4.944445  8.300000 12.888889 11.000000  9.785714  7.210526  4.636364  6.100000  3.750000  3.642857  4.700000  3.142857  4.571429  8.000000  5.100000  3.533333 
dram[3]: 10.875000  8.300000  6.666667  9.384615  5.772727  6.047619  4.769231  3.000000  4.583333  4.300000  4.500000  4.300000  5.777778  6.500000  3.714286  3.058824 
dram[4]:  6.769231  8.000000  9.750000 10.909091  7.444445  9.307693  7.000000  5.500000  4.750000  4.900000  3.266667  5.000000  4.357143  4.083333  3.800000  4.166667 
dram[5]: 18.400000  9.333333  6.444445  7.933333  4.481482  7.562500  7.714286  6.111111  4.000000  3.916667  3.466667  3.846154  7.000000  6.125000  4.000000  4.153846 
dram[6]:  7.583333 10.500000 11.600000  9.500000  8.600000 10.000000  6.250000  6.111111  9.000000  3.125000  3.571429  4.363636  4.615385  5.300000  5.100000  2.941176 
dram[7]:  7.250000  8.700000  7.375000 10.166667  5.375000  6.833333  7.714286  3.928571  5.375000  2.846154  3.400000  4.636364  5.888889  5.500000  2.833333  3.000000 
dram[8]:  9.777778  8.272727  6.368421 14.250000 15.125000  9.769231  5.500000  5.300000  5.400000  4.636364  4.600000  3.846154  6.250000  3.785714  4.900000  2.666667 
dram[9]:  6.916667  9.000000 12.200000  7.866667  6.450000  4.448276  3.933333  6.875000  4.083333  3.066667  4.200000  5.666667  9.333333  4.833333  3.187500  2.700000 
dram[10]:  9.444445 10.875000 13.111111 10.166667  8.133333 15.000000  7.125000  7.500000  3.846154  3.846154  4.250000  4.909091  4.833333  6.000000  5.300000  3.769231 
dram[11]:  7.363636  7.818182  6.388889 11.800000  7.235294  5.681818  4.000000  3.705882  5.111111  3.769231  5.875000  5.000000  5.500000  5.800000  3.533333  4.000000 
dram[12]:  6.533333  9.000000 10.545455 13.111111  7.388889  7.111111  3.625000  3.277778  4.142857  3.600000  4.250000  2.882353  5.090909  4.142857  2.833333  2.722222 
dram[13]:  8.900000  9.444445  5.086957  6.555555  6.944445  6.684210  3.411765  3.529412  5.555555  4.600000  4.800000  3.785714  5.272727  6.625000  3.235294  3.375000 
dram[14]:  8.500000 10.750000 11.900000 13.222222 11.636364  7.875000  2.842105  4.666667  3.769231  3.571429  4.076923  3.916667  4.666667  5.300000  4.500000  3.000000 
dram[15]:  7.818182  6.133333  5.666667 14.625000  6.944445  5.000000  4.133333  4.384615  2.937500  3.769231  3.357143  4.166667  4.545455  5.100000  4.545455  2.882353 
average row locality = 19033/3302 = 5.764082
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        94        90        90        87        86        90        54        55        56        53        52        58        58        53        54        59 
dram[1]:        85        86        85        85        94        91        58        60        49        47        45        50        55        51        54        51 
dram[2]:        89        83        84        89        98        99        51        61        60        51        47        44        64        56        51        53 
dram[3]:        87        83        87        89        95        93        62        57        55        43        45        43        52        52        52        52 
dram[4]:        88        88        85        85        94        89        56        55        57        49        49        50        61        49        57        50 
dram[5]:        92        84        84        87        88        88        54        55        56        47        52        50        49        49        52        54 
dram[6]:        91        84        83        82        94        88        50        55        54        50        50        48        60        53        51        50 
dram[7]:        87        87        84        88        93        91        54        55        43        37        51        51        53        55        51        51 
dram[8]:        88        91        88        79        89        93        55        53        54        51        46        50        50        53        49        48 
dram[9]:        83        90        90        84        92        95        59        55        49        46        42        51        56        58        51        54 
dram[10]:        85        87        85        87        87        87        57        60        50        50        51        54        58        54        53        49 
dram[11]:        81        86        83        86        91        93        56        63        46        49        47        50        55        58        53        44 
dram[12]:        96        90        84        86        95        93        58        59        58        54        51        49        56        58        51        49 
dram[13]:        89        85        85        86        93        94        58        60        50        46        48        53        58        53        55        54 
dram[14]:        85        86        86        86        94        92        54        56        49        50        53        47        56        53        54        57 
dram[15]:        86        92        87        84        93        88        62        57        47        49        47        50        50        51        50        49 
total reads: 16880
bank skew: 99/37 = 2.68
chip skew: 1089/1031 = 1.06
number of total write accesses:
dram[0]:         1         2        32        32        36        37         1         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        33        34        35        34         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        32        32        39        38         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        33        33        32        34         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        32        35        40        32         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        32        32        33        33         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        33        32        35        32         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        34        34        36        32         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        33        35        32        34         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        32        34        37        34         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        33        35        35        33         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        32        32        32        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0        32        32        38        35         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        32        32        32        33         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        33        33        34        34         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        32        33        32        32         0         0         0         0         0         0         0         0         0         0 
total reads: 2153
min_bank_accesses = 0!
chip skew: 141/128 = 1.10
average mf latency per bank:
dram[0]:      54973     38223     14001      9402     13980      9142    465346      3933      3303      2956      3506      2541      3534      2638      4340      2661
dram[1]:      42304     41498      9716     10016      9251      9359      3252      3359      2599      2672      2373      2769      2222      2503      2563      2975
dram[2]:      38950     40678     10160      9290      8743      8609      5192      3731      2356      2540      2402      2419      2303      2585      2614      2755
dram[3]:      40296     41803     10298      9591      8976      8956      3233      3055      2833      3124      2152      2108      2831      2722      2558      2747
dram[4]:      40078     38888      9441      8771      8904      9230      4979      3817      2498      2591      2116      2662      2320      2557      2766      2839
dram[5]:      38528     41904      9969      9347      9320      8933      3010      3075      2393      2701      2426      2467      2382      2571      2849      3022
dram[6]:      37561     40991      9329      8746      8949      8856      5384      3893      2787      2576      2564      2832      2608      3069      2637      3087
dram[7]:      40641     40566      9424      9033      7978      9033      2947      2659      2712      2693      2470      2496      2813      2442      2709      2665
dram[8]:      39474     39185      8647      8891      8962      9066      3998      4647      2747      2999      2735      2362      2844      2213      2814      2485
dram[9]:      43366     39142      8955      9568      8539      8483      3442      4093      2712      2605      3011      2201      2423      2279      2850      2196
dram[10]:      40373     40927      8484      8444      8856      9156      3843      4364      2720      2628      2294      2670      2448      2437      2683      2386
dram[11]:      42902     40763      9155      9382      8965      8703      3029      2996      3073      2766      2597      2452      2847      2780      2383      2252
dram[12]:      35265     39634      9600      9997      8365      8868      3736      4297      3398      2371      2867      2502      2383      2827      2851      2576
dram[13]:      39360     41744      9515      9590      9000      8917      3046      2715      3033      2067      2766      2843      2573      2678      2943      2668
dram[14]:      40208     40420      9469      9968      9166      9679      3581      4424      3084      2391      2648      2912      2404      2868      2689      2847
dram[15]:      40911     37069      9513     10109      8942      9697      2765      3078      2653      2423      3010      2428      2193      3352      2678      3452
maximum mf latency per bank:
dram[0]:       2451      2081      2603      2192      2673      2600      2895      1665      2050      1892      2280      2242      2010      1427      2216      1478
dram[1]:       2340      2097      2179      2300      2088      2524      1620      1449      1877      1929      1403      2251      1545      1432      1676      1582
dram[2]:       2070      2147      2213      1930      2501      2140      1982      1621      1418      1661      1565      1725      1528      1556      1557      1747
dram[3]:       2546      2018      2110      2516      2113      2539      1565      1835      1491      2408      1721      1551      1550      1471      1658      1690
dram[4]:       2185      2126      2172      2114      2114      2199      2213      1640      1561      1657      1730      1792      1699      1720      1785      1608
dram[5]:       2200      2628      2004      2103      2062      2376      1649      1501      1578      1405      1526      1412      1532      1429      2010      1489
dram[6]:       2336      2127      2074      2038      2510      2357      2051      1744      1591      1967      1945      1399      1746      1602      1591      1731
dram[7]:       1963      2167      1823      1947      2361      2177      1598      1554      2006      1564      1507      1399      1702      1464      2086      1660
dram[8]:       2038      2116      2148      1923      2359      2101      1931      1809      2058      1877      1766      1377      1703      1552      2028      1697
dram[9]:       2085      2307      2183      2039      2246      2146      1832      1932      2021      1486      2007      1583      1848      1532      2096      1691
dram[10]:       2269      2206      2464      2147      2305      2007      1761      1852      1977      1713      1977      1605      1860      1663      2101      1482
dram[11]:       2061      1884      1989      1812      1806      2121      1643      1595      1895      1788      1754      1596      1847      1740      2093      1697
dram[12]:       2188      2129      2057      1923      1971      2179      1814      1661      2449      1434      1930      1571      1750      1772      1579      1705
dram[13]:       2528      2651      1954      1875      2095      1883      1535      1331      2440      1545      1639      2117      1548      1760      1798      1891
dram[14]:       2587      1919      2082      2073      2042      2071      1706      1644      2469      1723      1788      2094      1400      1780      1781      1951
dram[15]:       2531      2117      2095      2219      2034      2542      1677      1972      2545      1713      1997      2109      1248      1941      2047      1914
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246612 n_act=203 n_pre=187 n_req=1230 n_rd=2178 n_write=144 bw_util=0.01863
n_activity=15683 dram_eff=0.2961
bk0: 188a 248462i bk1: 180a 248337i bk2: 180a 248030i bk3: 174a 247953i bk4: 172a 247808i bk5: 180a 247638i bk6: 108a 248326i bk7: 110a 248098i bk8: 112a 248540i bk9: 106a 248443i bk10: 104a 248591i bk11: 116a 248256i bk12: 116a 248430i bk13: 106a 248488i bk14: 108a 248393i bk15: 118a 248345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0538897
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246665 n_act=223 n_pre=207 n_req=1182 n_rd=2092 n_write=137 bw_util=0.01788
n_activity=15980 dram_eff=0.279
bk0: 170a 248612i bk1: 172a 248422i bk2: 170a 247995i bk3: 170a 248181i bk4: 188a 247778i bk5: 182a 247862i bk6: 116a 248471i bk7: 120a 248475i bk8: 98a 248643i bk9: 94a 248609i bk10: 90a 248614i bk11: 100a 248660i bk12: 110a 248553i bk13: 102a 248573i bk14: 108a 248477i bk15: 102a 248457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0286053
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246629 n_act=202 n_pre=186 n_req=1221 n_rd=2160 n_write=147 bw_util=0.01851
n_activity=15125 dram_eff=0.3051
bk0: 178a 248382i bk1: 166a 248427i bk2: 168a 248188i bk3: 178a 248054i bk4: 196a 247649i bk5: 198a 247447i bk6: 102a 248326i bk7: 122a 248370i bk8: 120a 248584i bk9: 102a 248582i bk10: 94a 248640i bk11: 88a 248532i bk12: 128a 248394i bk13: 112a 248353i bk14: 102a 248298i bk15: 106a 248311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.046598
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246685 n_act=214 n_pre=198 n_req=1179 n_rd=2094 n_write=133 bw_util=0.01786
n_activity=15436 dram_eff=0.2885
bk0: 174a 248604i bk1: 166a 248461i bk2: 174a 247930i bk3: 178a 247985i bk4: 190a 247666i bk5: 186a 247496i bk6: 124a 248383i bk7: 114a 248294i bk8: 110a 248642i bk9: 86a 248693i bk10: 90a 248696i bk11: 86a 248632i bk12: 104a 248629i bk13: 104a 248488i bk14: 104a 248356i bk15: 104a 248152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0478293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246682 n_act=196 n_pre=180 n_req=1201 n_rd=2124 n_write=142 bw_util=0.01818
n_activity=14477 dram_eff=0.313
bk0: 176a 248497i bk1: 176a 248411i bk2: 170a 248020i bk3: 170a 247848i bk4: 188a 247561i bk5: 178a 247771i bk6: 112a 248629i bk7: 110a 248622i bk8: 114a 248593i bk9: 98a 248632i bk10: 98a 248486i bk11: 100a 248542i bk12: 122a 248356i bk13: 98a 248486i bk14: 114a 248387i bk15: 100a 248385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0345254
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246726 n_act=201 n_pre=185 n_req=1171 n_rd=2082 n_write=130 bw_util=0.01774
n_activity=15462 dram_eff=0.2861
bk0: 184a 248630i bk1: 168a 248429i bk2: 168a 247754i bk3: 174a 247822i bk4: 176a 247785i bk5: 176a 247843i bk6: 108a 248608i bk7: 110a 248416i bk8: 112a 248627i bk9: 94a 248598i bk10: 104a 248375i bk11: 100a 248461i bk12: 98a 248603i bk13: 98a 248595i bk14: 104a 248304i bk15: 108a 248238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0407702
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246755 n_act=183 n_pre=167 n_req=1175 n_rd=2086 n_write=133 bw_util=0.0178
n_activity=14396 dram_eff=0.3083
bk0: 182a 248473i bk1: 168a 248524i bk2: 166a 248195i bk3: 164a 248128i bk4: 188a 247759i bk5: 176a 247732i bk6: 100a 248608i bk7: 110a 248464i bk8: 108a 248712i bk9: 100a 248458i bk10: 100a 248431i bk11: 96a 248537i bk12: 120a 248427i bk13: 106a 248585i bk14: 102a 248565i bk15: 100a 248356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0478694
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246713 n_act=214 n_pre=198 n_req=1167 n_rd=2062 n_write=137 bw_util=0.01764
n_activity=15994 dram_eff=0.275
bk0: 174a 248546i bk1: 174a 248462i bk2: 168a 248113i bk3: 176a 248091i bk4: 186a 247856i bk5: 182a 247894i bk6: 108a 248791i bk7: 110a 248548i bk8: 86a 248819i bk9: 74a 248708i bk10: 102a 248502i bk11: 102a 248481i bk12: 106a 248591i bk13: 110a 248678i bk14: 102a 248262i bk15: 102a 248377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0233471
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246766 n_act=182 n_pre=166 n_req=1171 n_rd=2074 n_write=136 bw_util=0.01773
n_activity=14306 dram_eff=0.309
bk0: 176a 248628i bk1: 182a 248384i bk2: 176a 247841i bk3: 158a 248062i bk4: 178a 248167i bk5: 186a 247757i bk6: 110a 248510i bk7: 106a 248501i bk8: 108a 248632i bk9: 102a 248557i bk10: 92a 248654i bk11: 100a 248557i bk12: 100a 248571i bk13: 106a 248291i bk14: 98a 248491i bk15: 96a 248157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.041043
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246654 n_act=219 n_pre=203 n_req=1192 n_rd=2110 n_write=138 bw_util=0.01803
n_activity=15945 dram_eff=0.282
bk0: 166a 248585i bk1: 180a 248443i bk2: 180a 247998i bk3: 168a 247785i bk4: 184a 247691i bk5: 190a 247294i bk6: 118a 248351i bk7: 110a 248523i bk8: 98a 248564i bk9: 92a 248512i bk10: 84a 248710i bk11: 102a 248628i bk12: 112a 248518i bk13: 116a 248154i bk14: 102a 248141i bk15: 108a 248168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0455111
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246755 n_act=170 n_pre=154 n_req=1190 n_rd=2108 n_write=137 bw_util=0.01801
n_activity=14049 dram_eff=0.3196
bk0: 170a 248636i bk1: 174a 248428i bk2: 170a 247915i bk3: 174a 247927i bk4: 174a 247988i bk5: 174a 247822i bk6: 114a 248360i bk7: 120a 248255i bk8: 100a 248572i bk9: 100a 248502i bk10: 102a 248416i bk11: 108a 248314i bk12: 116a 248397i bk13: 108a 248343i bk14: 106a 248452i bk15: 98a 248191i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0535608
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246718 n_act=206 n_pre=190 n_req=1169 n_rd=2082 n_write=128 bw_util=0.01773
n_activity=15389 dram_eff=0.2872
bk0: 162a 248609i bk1: 172a 248416i bk2: 166a 247911i bk3: 172a 247995i bk4: 182a 247850i bk5: 186a 247566i bk6: 112a 248462i bk7: 126a 248276i bk8: 92a 248720i bk9: 98a 248506i bk10: 94a 248604i bk11: 100a 248539i bk12: 110a 248452i bk13: 116a 248418i bk14: 106a 248499i bk15: 88a 248474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0412716
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246553 n_act=234 n_pre=218 n_req=1226 n_rd=2174 n_write=145 bw_util=0.0186
n_activity=15058 dram_eff=0.308
bk0: 192a 248416i bk1: 180a 248399i bk2: 168a 248135i bk3: 172a 248152i bk4: 190a 247728i bk5: 186a 247550i bk6: 116a 248340i bk7: 118a 248079i bk8: 116a 248442i bk9: 108a 248522i bk10: 102a 248448i bk11: 98a 248319i bk12: 112a 248323i bk13: 116a 248423i bk14: 102a 248326i bk15: 98a 248443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0471154
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246625 n_act=226 n_pre=210 n_req=1196 n_rd=2134 n_write=129 bw_util=0.01815
n_activity=16310 dram_eff=0.2775
bk0: 178a 248565i bk1: 170a 248462i bk2: 170a 247821i bk3: 172a 247778i bk4: 186a 247846i bk5: 188a 247702i bk6: 116a 248425i bk7: 120a 248350i bk8: 100a 248631i bk9: 92a 248638i bk10: 96a 248618i bk11: 106a 248350i bk12: 116a 248389i bk13: 106a 248652i bk14: 110a 248337i bk15: 108a 248137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0460766
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246688 n_act=200 n_pre=184 n_req=1192 n_rd=2116 n_write=136 bw_util=0.01806
n_activity=14814 dram_eff=0.304
bk0: 170a 248589i bk1: 172a 248503i bk2: 172a 248093i bk3: 172a 248008i bk4: 188a 247976i bk5: 184a 247537i bk6: 108a 248140i bk7: 112a 248311i bk8: 98a 248560i bk9: 100a 248533i bk10: 106a 248481i bk11: 94a 248498i bk12: 112a 248552i bk13: 106a 248585i bk14: 108a 248513i bk15: 114a 248402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0442677
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=249324 n_nop=246669 n_act=229 n_pre=213 n_req=1171 n_rd=2084 n_write=129 bw_util=0.01775
n_activity=16672 dram_eff=0.2655
bk0: 172a 248585i bk1: 184a 248385i bk2: 174a 247912i bk3: 168a 248255i bk4: 186a 247925i bk5: 176a 247853i bk6: 124a 248464i bk7: 114a 248515i bk8: 94a 248612i bk9: 98a 248663i bk10: 94a 248622i bk11: 100a 248635i bk12: 100a 248559i bk13: 102a 248610i bk14: 100a 248523i bk15: 98a 248573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0222923

========= L2 cache stats =========
L2_cache_bank[0]: Access = 39874, Miss = 544, Miss_rate = 0.014, Pending_hits = 12, Reservation_fails = 374
L2_cache_bank[1]: Access = 10533, Miss = 545, Miss_rate = 0.052, Pending_hits = 5, Reservation_fails = 100
L2_cache_bank[2]: Access = 11042, Miss = 525, Miss_rate = 0.048, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 10806, Miss = 521, Miss_rate = 0.048, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 10837, Miss = 544, Miss_rate = 0.050, Pending_hits = 4, Reservation_fails = 223
L2_cache_bank[5]: Access = 10547, Miss = 536, Miss_rate = 0.051, Pending_hits = 2, Reservation_fails = 77
L2_cache_bank[6]: Access = 10915, Miss = 535, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 10678, Miss = 512, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 10654, Miss = 547, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 105
L2_cache_bank[9]: Access = 10351, Miss = 515, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 10668, Miss = 527, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 106
L2_cache_bank[11]: Access = 10573, Miss = 514, Miss_rate = 0.049, Pending_hits = 3, Reservation_fails = 129
L2_cache_bank[12]: Access = 10500, Miss = 533, Miss_rate = 0.051, Pending_hits = 4, Reservation_fails = 176
L2_cache_bank[13]: Access = 10354, Miss = 510, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 74
L2_cache_bank[14]: Access = 10560, Miss = 516, Miss_rate = 0.049, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[15]: Access = 10451, Miss = 515, Miss_rate = 0.049, Pending_hits = 2, Reservation_fails = 63
L2_cache_bank[16]: Access = 10305, Miss = 519, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 95
L2_cache_bank[17]: Access = 10402, Miss = 518, Miss_rate = 0.050, Pending_hits = 3, Reservation_fails = 37
L2_cache_bank[18]: Access = 10665, Miss = 522, Miss_rate = 0.049, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 10601, Miss = 533, Miss_rate = 0.050, Pending_hits = 4, Reservation_fails = 1
L2_cache_bank[20]: Access = 10360, Miss = 526, Miss_rate = 0.051, Pending_hits = 2, Reservation_fails = 65
L2_cache_bank[21]: Access = 10510, Miss = 528, Miss_rate = 0.050, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[22]: Access = 10464, Miss = 512, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 10539, Miss = 529, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 10658, Miss = 549, Miss_rate = 0.052, Pending_hits = 2, Reservation_fails = 117
L2_cache_bank[25]: Access = 10887, Miss = 538, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 10691, Miss = 536, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 67
L2_cache_bank[27]: Access = 10581, Miss = 531, Miss_rate = 0.050, Pending_hits = 2, Reservation_fails = 53
L2_cache_bank[28]: Access = 10543, Miss = 531, Miss_rate = 0.050, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 10808, Miss = 527, Miss_rate = 0.049, Pending_hits = 2, Reservation_fails = 33
L2_cache_bank[30]: Access = 10639, Miss = 522, Miss_rate = 0.049, Pending_hits = 2, Reservation_fails = 35
L2_cache_bank[31]: Access = 10484, Miss = 520, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 368480
L2_total_cache_misses = 16880
L2_total_cache_miss_rate = 0.0458
L2_total_cache_pending_hits = 97
L2_total_cache_reservation_fails = 1930
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14800
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1432
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 189813
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2074
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 326
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.138
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1074512
icnt_total_pkts_simt_to_mem=560531
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 157.152
	minimum = 6
	maximum = 2034
Network latency average = 83.0665
	minimum = 6
	maximum = 1582
Slowest packet = 139072
Flit latency average = 58.1532
	minimum = 6
	maximum = 1582
Slowest flit = 662351
Fragmentation average = 0.0366628
	minimum = 0
	maximum = 336
Injected packet rate average = 0.0468352
	minimum = 0.0166401 (at node 47)
	maximum = 0.213833 (at node 68)
Accepted packet rate average = 0.0468352
	minimum = 0.0166401 (at node 47)
	maximum = 0.213833 (at node 68)
Injected flit rate average = 0.105036
	minimum = 0.0253814 (at node 47)
	maximum = 0.360588 (at node 68)
Accepted flit rate average= 0.105036
	minimum = 0.0483283 (at node 47)
	maximum = 0.390985 (at node 68)
Injected packet length average = 2.24268
Accepted packet length average = 2.24268
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 71.9016 (6 samples)
	minimum = 6 (6 samples)
	maximum = 726.833 (6 samples)
Network latency average = 42.1792 (6 samples)
	minimum = 6 (6 samples)
	maximum = 578 (6 samples)
Flit latency average = 31.8208 (6 samples)
	minimum = 6 (6 samples)
	maximum = 577 (6 samples)
Fragmentation average = 0.00684069 (6 samples)
	minimum = 0 (6 samples)
	maximum = 78.1667 (6 samples)
Injected packet rate average = 0.0187008 (6 samples)
	minimum = 0.0053734 (6 samples)
	maximum = 0.139627 (6 samples)
Accepted packet rate average = 0.0187008 (6 samples)
	minimum = 0.0053734 (6 samples)
	maximum = 0.139627 (6 samples)
Injected flit rate average = 0.0409507 (6 samples)
	minimum = 0.00799337 (6 samples)
	maximum = 0.213456 (6 samples)
Accepted flit rate average = 0.0409507 (6 samples)
	minimum = 0.0152283 (6 samples)
	maximum = 0.26048 (6 samples)
Injected packet size average = 2.18978 (6 samples)
Accepted packet size average = 2.18978 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 44 sec (584 sec)
gpgpu_simulation_rate = 22325 (inst/sec)
gpgpu_simulation_rate = 323 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 41, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 42, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 43, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 44, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 45, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 46, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 47, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 48, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 49, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 50, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 51, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 52, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 53, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 54, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 55, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 56, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 57, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 58, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 59, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 60, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 61, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 62, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 63, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 64, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 65, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 66, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 67, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 30, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 31, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 32, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 33, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 34, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 35, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 36, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 37, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 38, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 39, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 40, cta: 0 initialized @(1,188885)
GPGPU-Sim uArch: core: 41, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 42, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 43, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 44, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 45, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 46, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 47, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 48, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 49, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 50, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 51, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 52, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 53, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 54, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 55, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 56, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 57, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 58, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 59, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 60, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 61, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 62, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 63, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 64, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 65, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 66, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 67, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 30, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 31, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 32, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 33, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 34, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 35, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 36, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 37, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 38, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 39, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 40, cta: 1 initialized @(2,188885)
GPGPU-Sim uArch: core: 41, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 42, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 43, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 44, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 45, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 46, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 47, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 48, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 49, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 50, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 51, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 52, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 53, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 54, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 55, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 56, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 57, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 58, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 59, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 60, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 61, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 62, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 63, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 64, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 65, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 66, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 67, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 30, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 31, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 32, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 33, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 34, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 35, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 36, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 37, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 38, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 39, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 40, cta: 2 initialized @(3,188885)
GPGPU-Sim uArch: core: 41, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 42, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 43, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 44, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 45, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 46, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 47, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 48, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 49, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 50, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 51, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 52, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 53, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 54, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 55, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 56, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 57, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 58, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 59, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 60, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 61, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 62, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 63, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 64, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 65, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 66, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 67, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 15, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 16, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 17, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 18, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 19, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 20, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 21, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 22, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 23, cta: 3 initialized @(4,188885)
GPGPU-Sim uArch: core: 24, cta: 3 initialized @(4,188885)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(180,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(66,0,0) tid=(221,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(46,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(29,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(36,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(6,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(78,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(196,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(159,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(146,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(155,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(251,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(180,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(174,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(222,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(156,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 189385  inst.: 14502680 (ipc=2929.7) sim_rate=24664 (inst/sec) elapsed = 0:0:09:48 / Sat Apr 24 02:04:04 2021
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(152,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 189885  inst.: 14660501 (ipc=1622.7) sim_rate=24848 (inst/sec) elapsed = 0:0:09:50 / Sat Apr 24 02:04:06 2021
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(114,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 190385  inst.: 14735122 (ipc=1131.5) sim_rate=24890 (inst/sec) elapsed = 0:0:09:52 / Sat Apr 24 02:04:08 2021
GPGPU-Sim uArch: cycles simulated: 190885  inst.: 14757649 (ipc=859.9) sim_rate=24844 (inst/sec) elapsed = 0:0:09:54 / Sat Apr 24 02:04:10 2021
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(204,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 191385  inst.: 14774051 (ipc=694.5) sim_rate=24830 (inst/sec) elapsed = 0:0:09:55 / Sat Apr 24 02:04:11 2021
GPGPU-Sim uArch: cycles simulated: 191885  inst.: 14785977 (ipc=582.7) sim_rate=24767 (inst/sec) elapsed = 0:0:09:57 / Sat Apr 24 02:04:13 2021
GPGPU-Sim uArch: cycles simulated: 192385  inst.: 14798027 (ipc=502.9) sim_rate=24704 (inst/sec) elapsed = 0:0:09:59 / Sat Apr 24 02:04:15 2021
GPGPU-Sim uArch: cycles simulated: 192885  inst.: 14810299 (ipc=443.1) sim_rate=24642 (inst/sec) elapsed = 0:0:10:01 / Sat Apr 24 02:04:17 2021
GPGPU-Sim uArch: cycles simulated: 193385  inst.: 14825156 (ipc=397.2) sim_rate=24626 (inst/sec) elapsed = 0:0:10:02 / Sat Apr 24 02:04:18 2021
GPGPU-Sim uArch: cycles simulated: 193885  inst.: 14843173 (ipc=361.1) sim_rate=24574 (inst/sec) elapsed = 0:0:10:04 / Sat Apr 24 02:04:20 2021
GPGPU-Sim uArch: cycles simulated: 194385  inst.: 14863725 (ipc=332.0) sim_rate=24527 (inst/sec) elapsed = 0:0:10:06 / Sat Apr 24 02:04:22 2021
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(59,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 194885  inst.: 14885005 (ipc=307.9) sim_rate=24481 (inst/sec) elapsed = 0:0:10:08 / Sat Apr 24 02:04:24 2021
GPGPU-Sim uArch: cycles simulated: 195385  inst.: 14904676 (ipc=287.2) sim_rate=24433 (inst/sec) elapsed = 0:0:10:10 / Sat Apr 24 02:04:26 2021
GPGPU-Sim uArch: cycles simulated: 195885  inst.: 14920285 (ipc=268.9) sim_rate=24379 (inst/sec) elapsed = 0:0:10:12 / Sat Apr 24 02:04:28 2021
GPGPU-Sim uArch: cycles simulated: 196385  inst.: 14934181 (ipc=252.8) sim_rate=24322 (inst/sec) elapsed = 0:0:10:14 / Sat Apr 24 02:04:30 2021
GPGPU-Sim uArch: cycles simulated: 196885  inst.: 14949560 (ipc=239.0) sim_rate=24268 (inst/sec) elapsed = 0:0:10:16 / Sat Apr 24 02:04:32 2021
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(135,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 197385  inst.: 14963500 (ipc=226.5) sim_rate=24212 (inst/sec) elapsed = 0:0:10:18 / Sat Apr 24 02:04:34 2021
GPGPU-Sim uArch: cycles simulated: 197885  inst.: 14977792 (ipc=215.6) sim_rate=24157 (inst/sec) elapsed = 0:0:10:20 / Sat Apr 24 02:04:36 2021
GPGPU-Sim uArch: cycles simulated: 198385  inst.: 14993321 (ipc=205.8) sim_rate=24105 (inst/sec) elapsed = 0:0:10:22 / Sat Apr 24 02:04:38 2021
GPGPU-Sim uArch: cycles simulated: 198885  inst.: 15009045 (ipc=197.1) sim_rate=24052 (inst/sec) elapsed = 0:0:10:24 / Sat Apr 24 02:04:40 2021
GPGPU-Sim uArch: cycles simulated: 199385  inst.: 15022340 (ipc=189.0) sim_rate=23997 (inst/sec) elapsed = 0:0:10:26 / Sat Apr 24 02:04:42 2021
GPGPU-Sim uArch: cycles simulated: 199885  inst.: 15040273 (ipc=182.0) sim_rate=23949 (inst/sec) elapsed = 0:0:10:28 / Sat Apr 24 02:04:44 2021
GPGPU-Sim uArch: cycles simulated: 200385  inst.: 15057217 (ipc=175.6) sim_rate=23900 (inst/sec) elapsed = 0:0:10:30 / Sat Apr 24 02:04:46 2021
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(58,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 200885  inst.: 15071440 (ipc=169.5) sim_rate=23847 (inst/sec) elapsed = 0:0:10:32 / Sat Apr 24 02:04:48 2021
GPGPU-Sim uArch: cycles simulated: 201385  inst.: 15086707 (ipc=163.9) sim_rate=23796 (inst/sec) elapsed = 0:0:10:34 / Sat Apr 24 02:04:50 2021
GPGPU-Sim uArch: cycles simulated: 201885  inst.: 15099352 (ipc=158.6) sim_rate=23741 (inst/sec) elapsed = 0:0:10:36 / Sat Apr 24 02:04:52 2021
GPGPU-Sim uArch: cycles simulated: 202385  inst.: 15114358 (ipc=153.8) sim_rate=23727 (inst/sec) elapsed = 0:0:10:37 / Sat Apr 24 02:04:53 2021
GPGPU-Sim uArch: cycles simulated: 202885  inst.: 15128596 (ipc=149.3) sim_rate=23675 (inst/sec) elapsed = 0:0:10:39 / Sat Apr 24 02:04:55 2021
GPGPU-Sim uArch: cycles simulated: 203385  inst.: 15141513 (ipc=145.1) sim_rate=23621 (inst/sec) elapsed = 0:0:10:41 / Sat Apr 24 02:04:57 2021
GPGPU-Sim uArch: cycles simulated: 203885  inst.: 15155185 (ipc=141.2) sim_rate=23569 (inst/sec) elapsed = 0:0:10:43 / Sat Apr 24 02:04:59 2021
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(188,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 204385  inst.: 15168831 (ipc=137.5) sim_rate=23517 (inst/sec) elapsed = 0:0:10:45 / Sat Apr 24 02:05:01 2021
GPGPU-Sim uArch: cycles simulated: 204885  inst.: 15181014 (ipc=133.9) sim_rate=23463 (inst/sec) elapsed = 0:0:10:47 / Sat Apr 24 02:05:03 2021
GPGPU-Sim uArch: cycles simulated: 205385  inst.: 15194248 (ipc=130.7) sim_rate=23411 (inst/sec) elapsed = 0:0:10:49 / Sat Apr 24 02:05:05 2021
GPGPU-Sim uArch: cycles simulated: 205885  inst.: 15209638 (ipc=127.8) sim_rate=23399 (inst/sec) elapsed = 0:0:10:50 / Sat Apr 24 02:05:06 2021
GPGPU-Sim uArch: cycles simulated: 206385  inst.: 15223114 (ipc=124.9) sim_rate=23348 (inst/sec) elapsed = 0:0:10:52 / Sat Apr 24 02:05:08 2021
GPGPU-Sim uArch: cycles simulated: 206885  inst.: 15235586 (ipc=122.1) sim_rate=23296 (inst/sec) elapsed = 0:0:10:54 / Sat Apr 24 02:05:10 2021
GPGPU-Sim uArch: cycles simulated: 207385  inst.: 15249322 (ipc=119.5) sim_rate=23245 (inst/sec) elapsed = 0:0:10:56 / Sat Apr 24 02:05:12 2021
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(34,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 207885  inst.: 15262333 (ipc=117.1) sim_rate=23195 (inst/sec) elapsed = 0:0:10:58 / Sat Apr 24 02:05:14 2021
GPGPU-Sim uArch: cycles simulated: 208385  inst.: 15276123 (ipc=114.8) sim_rate=23145 (inst/sec) elapsed = 0:0:11:00 / Sat Apr 24 02:05:16 2021
GPGPU-Sim uArch: cycles simulated: 208885  inst.: 15289431 (ipc=112.6) sim_rate=23130 (inst/sec) elapsed = 0:0:11:01 / Sat Apr 24 02:05:17 2021
GPGPU-Sim uArch: cycles simulated: 209385  inst.: 15304855 (ipc=110.6) sim_rate=23084 (inst/sec) elapsed = 0:0:11:03 / Sat Apr 24 02:05:19 2021
GPGPU-Sim uArch: cycles simulated: 209885  inst.: 15317983 (ipc=108.6) sim_rate=22999 (inst/sec) elapsed = 0:0:11:06 / Sat Apr 24 02:05:22 2021
GPGPU-Sim uArch: cycles simulated: 210385  inst.: 15332707 (ipc=106.7) sim_rate=22953 (inst/sec) elapsed = 0:0:11:08 / Sat Apr 24 02:05:24 2021
GPGPU-Sim uArch: cycles simulated: 210885  inst.: 15344684 (ipc=104.9) sim_rate=22902 (inst/sec) elapsed = 0:0:11:10 / Sat Apr 24 02:05:26 2021
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(95,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 211385  inst.: 15357014 (ipc=103.1) sim_rate=22852 (inst/sec) elapsed = 0:0:11:12 / Sat Apr 24 02:05:28 2021
GPGPU-Sim uArch: cycles simulated: 211885  inst.: 15369376 (ipc=101.4) sim_rate=22837 (inst/sec) elapsed = 0:0:11:13 / Sat Apr 24 02:05:29 2021
GPGPU-Sim uArch: cycles simulated: 212385  inst.: 15381385 (ipc=99.7) sim_rate=22787 (inst/sec) elapsed = 0:0:11:15 / Sat Apr 24 02:05:31 2021
GPGPU-Sim uArch: cycles simulated: 212885  inst.: 15392693 (ipc=98.1) sim_rate=22736 (inst/sec) elapsed = 0:0:11:17 / Sat Apr 24 02:05:33 2021
GPGPU-Sim uArch: cycles simulated: 213385  inst.: 15404995 (ipc=96.6) sim_rate=22654 (inst/sec) elapsed = 0:0:11:20 / Sat Apr 24 02:05:36 2021
GPGPU-Sim uArch: cycles simulated: 213885  inst.: 15418482 (ipc=95.2) sim_rate=22574 (inst/sec) elapsed = 0:0:11:23 / Sat Apr 24 02:05:39 2021
GPGPU-Sim uArch: cycles simulated: 214385  inst.: 15432682 (ipc=93.9) sim_rate=22496 (inst/sec) elapsed = 0:0:11:26 / Sat Apr 24 02:05:42 2021
GPGPU-Sim uArch: cycles simulated: 214885  inst.: 15444434 (ipc=92.6) sim_rate=22448 (inst/sec) elapsed = 0:0:11:28 / Sat Apr 24 02:05:44 2021
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(138,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 215385  inst.: 15460010 (ipc=91.4) sim_rate=22405 (inst/sec) elapsed = 0:0:11:30 / Sat Apr 24 02:05:46 2021
GPGPU-Sim uArch: cycles simulated: 215885  inst.: 15473751 (ipc=90.2) sim_rate=22360 (inst/sec) elapsed = 0:0:11:32 / Sat Apr 24 02:05:48 2021
GPGPU-Sim uArch: cycles simulated: 216385  inst.: 15486815 (ipc=89.1) sim_rate=22315 (inst/sec) elapsed = 0:0:11:34 / Sat Apr 24 02:05:50 2021
GPGPU-Sim uArch: cycles simulated: 216885  inst.: 15498411 (ipc=87.9) sim_rate=22267 (inst/sec) elapsed = 0:0:11:36 / Sat Apr 24 02:05:52 2021
GPGPU-Sim uArch: cycles simulated: 217385  inst.: 15510466 (ipc=86.8) sim_rate=22221 (inst/sec) elapsed = 0:0:11:38 / Sat Apr 24 02:05:54 2021
GPGPU-Sim uArch: cycles simulated: 217885  inst.: 15526370 (ipc=85.8) sim_rate=22180 (inst/sec) elapsed = 0:0:11:40 / Sat Apr 24 02:05:56 2021
GPGPU-Sim uArch: cycles simulated: 218385  inst.: 15540095 (ipc=84.8) sim_rate=22136 (inst/sec) elapsed = 0:0:11:42 / Sat Apr 24 02:05:58 2021
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(169,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 218885  inst.: 15553465 (ipc=83.9) sim_rate=22061 (inst/sec) elapsed = 0:0:11:45 / Sat Apr 24 02:06:01 2021
GPGPU-Sim uArch: cycles simulated: 219385  inst.: 15566042 (ipc=82.9) sim_rate=22017 (inst/sec) elapsed = 0:0:11:47 / Sat Apr 24 02:06:03 2021
GPGPU-Sim uArch: cycles simulated: 219885  inst.: 15578245 (ipc=81.9) sim_rate=21972 (inst/sec) elapsed = 0:0:11:49 / Sat Apr 24 02:06:05 2021
GPGPU-Sim uArch: cycles simulated: 220385  inst.: 15590266 (ipc=81.0) sim_rate=21927 (inst/sec) elapsed = 0:0:11:51 / Sat Apr 24 02:06:07 2021
GPGPU-Sim uArch: cycles simulated: 220885  inst.: 15602479 (ipc=80.1) sim_rate=21882 (inst/sec) elapsed = 0:0:11:53 / Sat Apr 24 02:06:09 2021
GPGPU-Sim uArch: cycles simulated: 221385  inst.: 15615647 (ipc=79.3) sim_rate=21840 (inst/sec) elapsed = 0:0:11:55 / Sat Apr 24 02:06:11 2021
GPGPU-Sim uArch: cycles simulated: 221885  inst.: 15627542 (ipc=78.5) sim_rate=21795 (inst/sec) elapsed = 0:0:11:57 / Sat Apr 24 02:06:13 2021
GPGPU-Sim uArch: cycles simulated: 222385  inst.: 15639898 (ipc=77.7) sim_rate=21752 (inst/sec) elapsed = 0:0:11:59 / Sat Apr 24 02:06:15 2021
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(104,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 222885  inst.: 15652524 (ipc=76.9) sim_rate=21709 (inst/sec) elapsed = 0:0:12:01 / Sat Apr 24 02:06:17 2021
GPGPU-Sim uArch: cycles simulated: 223385  inst.: 15664075 (ipc=76.1) sim_rate=21665 (inst/sec) elapsed = 0:0:12:03 / Sat Apr 24 02:06:19 2021
GPGPU-Sim uArch: cycles simulated: 223885  inst.: 15674955 (ipc=75.3) sim_rate=21650 (inst/sec) elapsed = 0:0:12:04 / Sat Apr 24 02:06:20 2021
GPGPU-Sim uArch: cycles simulated: 224385  inst.: 15688164 (ipc=74.7) sim_rate=21609 (inst/sec) elapsed = 0:0:12:06 / Sat Apr 24 02:06:22 2021
GPGPU-Sim uArch: cycles simulated: 224885  inst.: 15700104 (ipc=74.0) sim_rate=21566 (inst/sec) elapsed = 0:0:12:08 / Sat Apr 24 02:06:24 2021
GPGPU-Sim uArch: cycles simulated: 225385  inst.: 15714647 (ipc=73.3) sim_rate=21526 (inst/sec) elapsed = 0:0:12:10 / Sat Apr 24 02:06:26 2021
GPGPU-Sim uArch: cycles simulated: 225885  inst.: 15726122 (ipc=72.7) sim_rate=21483 (inst/sec) elapsed = 0:0:12:12 / Sat Apr 24 02:06:28 2021
GPGPU-Sim uArch: cycles simulated: 226385  inst.: 15737321 (ipc=72.0) sim_rate=21440 (inst/sec) elapsed = 0:0:12:14 / Sat Apr 24 02:06:30 2021
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(159,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 226885  inst.: 15749891 (ipc=71.4) sim_rate=21399 (inst/sec) elapsed = 0:0:12:16 / Sat Apr 24 02:06:32 2021
GPGPU-Sim uArch: cycles simulated: 227385  inst.: 15762406 (ipc=70.8) sim_rate=21329 (inst/sec) elapsed = 0:0:12:19 / Sat Apr 24 02:06:35 2021
GPGPU-Sim uArch: cycles simulated: 227885  inst.: 15776624 (ipc=70.2) sim_rate=21319 (inst/sec) elapsed = 0:0:12:20 / Sat Apr 24 02:06:36 2021
GPGPU-Sim uArch: cycles simulated: 228385  inst.: 15788381 (ipc=69.6) sim_rate=21278 (inst/sec) elapsed = 0:0:12:22 / Sat Apr 24 02:06:38 2021
GPGPU-Sim uArch: cycles simulated: 228885  inst.: 15799679 (ipc=69.0) sim_rate=21236 (inst/sec) elapsed = 0:0:12:24 / Sat Apr 24 02:06:40 2021
GPGPU-Sim uArch: cycles simulated: 229385  inst.: 15812007 (ipc=68.5) sim_rate=21195 (inst/sec) elapsed = 0:0:12:26 / Sat Apr 24 02:06:42 2021
GPGPU-Sim uArch: cycles simulated: 229885  inst.: 15823818 (ipc=68.0) sim_rate=21154 (inst/sec) elapsed = 0:0:12:28 / Sat Apr 24 02:06:44 2021
GPGPU-Sim uArch: cycles simulated: 230385  inst.: 15833386 (ipc=67.4) sim_rate=21139 (inst/sec) elapsed = 0:0:12:29 / Sat Apr 24 02:06:45 2021
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(83,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 230885  inst.: 15845160 (ipc=66.8) sim_rate=21098 (inst/sec) elapsed = 0:0:12:31 / Sat Apr 24 02:06:47 2021
GPGPU-Sim uArch: cycles simulated: 231385  inst.: 15859283 (ipc=66.4) sim_rate=21061 (inst/sec) elapsed = 0:0:12:33 / Sat Apr 24 02:06:49 2021
GPGPU-Sim uArch: cycles simulated: 231885  inst.: 15870319 (ipc=65.9) sim_rate=21020 (inst/sec) elapsed = 0:0:12:35 / Sat Apr 24 02:06:51 2021
GPGPU-Sim uArch: cycles simulated: 232385  inst.: 15880293 (ipc=65.3) sim_rate=20977 (inst/sec) elapsed = 0:0:12:37 / Sat Apr 24 02:06:53 2021
GPGPU-Sim uArch: cycles simulated: 232885  inst.: 15891258 (ipc=64.9) sim_rate=20964 (inst/sec) elapsed = 0:0:12:38 / Sat Apr 24 02:06:54 2021
GPGPU-Sim uArch: cycles simulated: 233385  inst.: 15901517 (ipc=64.4) sim_rate=20923 (inst/sec) elapsed = 0:0:12:40 / Sat Apr 24 02:06:56 2021
GPGPU-Sim uArch: cycles simulated: 233885  inst.: 15912620 (ipc=63.9) sim_rate=20882 (inst/sec) elapsed = 0:0:12:42 / Sat Apr 24 02:06:58 2021
GPGPU-Sim uArch: cycles simulated: 234385  inst.: 15924479 (ipc=63.4) sim_rate=20843 (inst/sec) elapsed = 0:0:12:44 / Sat Apr 24 02:07:00 2021
GPGPU-Sim uArch: cycles simulated: 234885  inst.: 15934595 (ipc=63.0) sim_rate=20829 (inst/sec) elapsed = 0:0:12:45 / Sat Apr 24 02:07:01 2021
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(137,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 235385  inst.: 15947039 (ipc=62.6) sim_rate=20791 (inst/sec) elapsed = 0:0:12:47 / Sat Apr 24 02:07:03 2021
GPGPU-Sim uArch: cycles simulated: 235885  inst.: 15959710 (ipc=62.2) sim_rate=20753 (inst/sec) elapsed = 0:0:12:49 / Sat Apr 24 02:07:05 2021
GPGPU-Sim uArch: cycles simulated: 236385  inst.: 15971956 (ipc=61.8) sim_rate=20715 (inst/sec) elapsed = 0:0:12:51 / Sat Apr 24 02:07:07 2021
GPGPU-Sim uArch: cycles simulated: 236885  inst.: 15982160 (ipc=61.3) sim_rate=20675 (inst/sec) elapsed = 0:0:12:53 / Sat Apr 24 02:07:09 2021
GPGPU-Sim uArch: cycles simulated: 237385  inst.: 15992934 (ipc=60.9) sim_rate=20636 (inst/sec) elapsed = 0:0:12:55 / Sat Apr 24 02:07:11 2021
GPGPU-Sim uArch: cycles simulated: 237885  inst.: 16004956 (ipc=60.6) sim_rate=20624 (inst/sec) elapsed = 0:0:12:56 / Sat Apr 24 02:07:12 2021
GPGPU-Sim uArch: cycles simulated: 238385  inst.: 16015319 (ipc=60.2) sim_rate=20585 (inst/sec) elapsed = 0:0:12:58 / Sat Apr 24 02:07:14 2021
GPGPU-Sim uArch: cycles simulated: 238885  inst.: 16027233 (ipc=59.8) sim_rate=20547 (inst/sec) elapsed = 0:0:13:00 / Sat Apr 24 02:07:16 2021
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(235,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 239385  inst.: 16039554 (ipc=59.4) sim_rate=20510 (inst/sec) elapsed = 0:0:13:02 / Sat Apr 24 02:07:18 2021
GPGPU-Sim uArch: cycles simulated: 239885  inst.: 16052904 (ipc=59.1) sim_rate=20475 (inst/sec) elapsed = 0:0:13:04 / Sat Apr 24 02:07:20 2021
GPGPU-Sim uArch: cycles simulated: 240385  inst.: 16063257 (ipc=58.7) sim_rate=20436 (inst/sec) elapsed = 0:0:13:06 / Sat Apr 24 02:07:22 2021
GPGPU-Sim uArch: cycles simulated: 240885  inst.: 16075127 (ipc=58.4) sim_rate=20399 (inst/sec) elapsed = 0:0:13:08 / Sat Apr 24 02:07:24 2021
GPGPU-Sim uArch: cycles simulated: 241385  inst.: 16086383 (ipc=58.1) sim_rate=20388 (inst/sec) elapsed = 0:0:13:09 / Sat Apr 24 02:07:25 2021
GPGPU-Sim uArch: cycles simulated: 241885  inst.: 16096586 (ipc=57.7) sim_rate=20349 (inst/sec) elapsed = 0:0:13:11 / Sat Apr 24 02:07:27 2021
GPGPU-Sim uArch: cycles simulated: 242385  inst.: 16107396 (ipc=57.4) sim_rate=20311 (inst/sec) elapsed = 0:0:13:13 / Sat Apr 24 02:07:29 2021
GPGPU-Sim uArch: cycles simulated: 242885  inst.: 16117517 (ipc=57.0) sim_rate=20248 (inst/sec) elapsed = 0:0:13:16 / Sat Apr 24 02:07:32 2021
GPGPU-Sim uArch: cycles simulated: 243385  inst.: 16129419 (ipc=56.7) sim_rate=20187 (inst/sec) elapsed = 0:0:13:19 / Sat Apr 24 02:07:35 2021
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(110,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 243885  inst.: 16139794 (ipc=56.4) sim_rate=20149 (inst/sec) elapsed = 0:0:13:21 / Sat Apr 24 02:07:37 2021
GPGPU-Sim uArch: cycles simulated: 244385  inst.: 16151876 (ipc=56.1) sim_rate=20089 (inst/sec) elapsed = 0:0:13:24 / Sat Apr 24 02:07:40 2021
GPGPU-Sim uArch: cycles simulated: 244885  inst.: 16166390 (ipc=55.9) sim_rate=20057 (inst/sec) elapsed = 0:0:13:26 / Sat Apr 24 02:07:42 2021
GPGPU-Sim uArch: cycles simulated: 245385  inst.: 16176473 (ipc=55.6) sim_rate=20020 (inst/sec) elapsed = 0:0:13:28 / Sat Apr 24 02:07:44 2021
GPGPU-Sim uArch: cycles simulated: 245885  inst.: 16187633 (ipc=55.3) sim_rate=19984 (inst/sec) elapsed = 0:0:13:30 / Sat Apr 24 02:07:46 2021
GPGPU-Sim uArch: cycles simulated: 246385  inst.: 16199354 (ipc=55.0) sim_rate=19949 (inst/sec) elapsed = 0:0:13:32 / Sat Apr 24 02:07:48 2021
GPGPU-Sim uArch: cycles simulated: 246885  inst.: 16211156 (ipc=54.7) sim_rate=19915 (inst/sec) elapsed = 0:0:13:34 / Sat Apr 24 02:07:50 2021
GPGPU-Sim uArch: cycles simulated: 247385  inst.: 16222008 (ipc=54.4) sim_rate=19879 (inst/sec) elapsed = 0:0:13:36 / Sat Apr 24 02:07:52 2021
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(17,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 247885  inst.: 16232589 (ipc=54.1) sim_rate=19844 (inst/sec) elapsed = 0:0:13:38 / Sat Apr 24 02:07:54 2021
GPGPU-Sim uArch: cycles simulated: 248385  inst.: 16244780 (ipc=53.9) sim_rate=19786 (inst/sec) elapsed = 0:0:13:41 / Sat Apr 24 02:07:57 2021
GPGPU-Sim uArch: cycles simulated: 248885  inst.: 16254845 (ipc=53.6) sim_rate=19750 (inst/sec) elapsed = 0:0:13:43 / Sat Apr 24 02:07:59 2021
GPGPU-Sim uArch: cycles simulated: 249385  inst.: 16264964 (ipc=53.3) sim_rate=19715 (inst/sec) elapsed = 0:0:13:45 / Sat Apr 24 02:08:01 2021
GPGPU-Sim uArch: cycles simulated: 249885  inst.: 16274980 (ipc=53.1) sim_rate=19679 (inst/sec) elapsed = 0:0:13:47 / Sat Apr 24 02:08:03 2021
GPGPU-Sim uArch: cycles simulated: 250385  inst.: 16284275 (ipc=52.8) sim_rate=19643 (inst/sec) elapsed = 0:0:13:49 / Sat Apr 24 02:08:05 2021
GPGPU-Sim uArch: cycles simulated: 250885  inst.: 16297523 (ipc=52.6) sim_rate=19588 (inst/sec) elapsed = 0:0:13:52 / Sat Apr 24 02:08:08 2021
GPGPU-Sim uArch: cycles simulated: 251385  inst.: 16309233 (ipc=52.3) sim_rate=19555 (inst/sec) elapsed = 0:0:13:54 / Sat Apr 24 02:08:10 2021
GPGPU-Sim uArch: cycles simulated: 251885  inst.: 16319445 (ipc=52.1) sim_rate=19520 (inst/sec) elapsed = 0:0:13:56 / Sat Apr 24 02:08:12 2021
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(164,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 252385  inst.: 16330755 (ipc=51.9) sim_rate=19487 (inst/sec) elapsed = 0:0:13:58 / Sat Apr 24 02:08:14 2021
GPGPU-Sim uArch: cycles simulated: 252885  inst.: 16343186 (ipc=51.6) sim_rate=19456 (inst/sec) elapsed = 0:0:14:00 / Sat Apr 24 02:08:16 2021
GPGPU-Sim uArch: cycles simulated: 253385  inst.: 16354741 (ipc=51.4) sim_rate=19423 (inst/sec) elapsed = 0:0:14:02 / Sat Apr 24 02:08:18 2021
GPGPU-Sim uArch: cycles simulated: 253885  inst.: 16366466 (ipc=51.2) sim_rate=19368 (inst/sec) elapsed = 0:0:14:05 / Sat Apr 24 02:08:21 2021
GPGPU-Sim uArch: cycles simulated: 254385  inst.: 16377430 (ipc=51.0) sim_rate=19335 (inst/sec) elapsed = 0:0:14:07 / Sat Apr 24 02:08:23 2021
GPGPU-Sim uArch: cycles simulated: 254885  inst.: 16390136 (ipc=50.8) sim_rate=19305 (inst/sec) elapsed = 0:0:14:09 / Sat Apr 24 02:08:25 2021
GPGPU-Sim uArch: cycles simulated: 255385  inst.: 16403413 (ipc=50.6) sim_rate=19275 (inst/sec) elapsed = 0:0:14:11 / Sat Apr 24 02:08:27 2021
GPGPU-Sim uArch: cycles simulated: 255885  inst.: 16411689 (ipc=50.4) sim_rate=19239 (inst/sec) elapsed = 0:0:14:13 / Sat Apr 24 02:08:29 2021
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(235,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 256385  inst.: 16425371 (ipc=50.2) sim_rate=19210 (inst/sec) elapsed = 0:0:14:15 / Sat Apr 24 02:08:31 2021
GPGPU-Sim uArch: cycles simulated: 256885  inst.: 16436361 (ipc=50.0) sim_rate=19178 (inst/sec) elapsed = 0:0:14:17 / Sat Apr 24 02:08:33 2021
GPGPU-Sim uArch: cycles simulated: 257385  inst.: 16445433 (ipc=49.7) sim_rate=19144 (inst/sec) elapsed = 0:0:14:19 / Sat Apr 24 02:08:35 2021
GPGPU-Sim uArch: cycles simulated: 257885  inst.: 16454597 (ipc=49.5) sim_rate=19111 (inst/sec) elapsed = 0:0:14:21 / Sat Apr 24 02:08:37 2021
GPGPU-Sim uArch: cycles simulated: 258385  inst.: 16466492 (ipc=49.3) sim_rate=19080 (inst/sec) elapsed = 0:0:14:23 / Sat Apr 24 02:08:39 2021
GPGPU-Sim uArch: cycles simulated: 258885  inst.: 16476624 (ipc=49.1) sim_rate=19026 (inst/sec) elapsed = 0:0:14:26 / Sat Apr 24 02:08:42 2021
GPGPU-Sim uArch: cycles simulated: 259385  inst.: 16487743 (ipc=48.9) sim_rate=18995 (inst/sec) elapsed = 0:0:14:28 / Sat Apr 24 02:08:44 2021
GPGPU-Sim uArch: cycles simulated: 259885  inst.: 16498811 (ipc=48.7) sim_rate=18964 (inst/sec) elapsed = 0:0:14:30 / Sat Apr 24 02:08:46 2021
GPGPU-Sim uArch: cycles simulated: 260385  inst.: 16511116 (ipc=48.6) sim_rate=18934 (inst/sec) elapsed = 0:0:14:32 / Sat Apr 24 02:08:48 2021
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(226,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 260885  inst.: 16524881 (ipc=48.4) sim_rate=18907 (inst/sec) elapsed = 0:0:14:34 / Sat Apr 24 02:08:50 2021
GPGPU-Sim uArch: cycles simulated: 261385  inst.: 16539689 (ipc=48.3) sim_rate=18880 (inst/sec) elapsed = 0:0:14:36 / Sat Apr 24 02:08:52 2021
GPGPU-Sim uArch: cycles simulated: 261885  inst.: 16551726 (ipc=48.1) sim_rate=18851 (inst/sec) elapsed = 0:0:14:38 / Sat Apr 24 02:08:54 2021
GPGPU-Sim uArch: cycles simulated: 262385  inst.: 16564817 (ipc=48.0) sim_rate=18823 (inst/sec) elapsed = 0:0:14:40 / Sat Apr 24 02:08:56 2021
GPGPU-Sim uArch: cycles simulated: 262885  inst.: 16575614 (ipc=47.8) sim_rate=18793 (inst/sec) elapsed = 0:0:14:42 / Sat Apr 24 02:08:58 2021
GPGPU-Sim uArch: cycles simulated: 263385  inst.: 16586836 (ipc=47.6) sim_rate=18763 (inst/sec) elapsed = 0:0:14:44 / Sat Apr 24 02:09:00 2021
GPGPU-Sim uArch: cycles simulated: 263885  inst.: 16599793 (ipc=47.5) sim_rate=18735 (inst/sec) elapsed = 0:0:14:46 / Sat Apr 24 02:09:02 2021
GPGPU-Sim uArch: cycles simulated: 264385  inst.: 16613417 (ipc=47.4) sim_rate=18708 (inst/sec) elapsed = 0:0:14:48 / Sat Apr 24 02:09:04 2021
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(140,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 264885  inst.: 16623760 (ipc=47.2) sim_rate=18678 (inst/sec) elapsed = 0:0:14:50 / Sat Apr 24 02:09:06 2021
GPGPU-Sim uArch: cycles simulated: 265385  inst.: 16635109 (ipc=47.0) sim_rate=18649 (inst/sec) elapsed = 0:0:14:52 / Sat Apr 24 02:09:08 2021
GPGPU-Sim uArch: cycles simulated: 265885  inst.: 16647428 (ipc=46.9) sim_rate=18621 (inst/sec) elapsed = 0:0:14:54 / Sat Apr 24 02:09:10 2021
GPGPU-Sim uArch: cycles simulated: 266385  inst.: 16661333 (ipc=46.8) sim_rate=18595 (inst/sec) elapsed = 0:0:14:56 / Sat Apr 24 02:09:12 2021
GPGPU-Sim uArch: cycles simulated: 266885  inst.: 16677709 (ipc=46.7) sim_rate=18551 (inst/sec) elapsed = 0:0:14:59 / Sat Apr 24 02:09:15 2021
GPGPU-Sim uArch: cycles simulated: 267385  inst.: 16689674 (ipc=46.5) sim_rate=18523 (inst/sec) elapsed = 0:0:15:01 / Sat Apr 24 02:09:17 2021
GPGPU-Sim uArch: cycles simulated: 267885  inst.: 16701410 (ipc=46.4) sim_rate=18495 (inst/sec) elapsed = 0:0:15:03 / Sat Apr 24 02:09:19 2021
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(198,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 268385  inst.: 16713556 (ipc=46.2) sim_rate=18468 (inst/sec) elapsed = 0:0:15:05 / Sat Apr 24 02:09:21 2021
GPGPU-Sim uArch: cycles simulated: 268885  inst.: 16725137 (ipc=46.1) sim_rate=18440 (inst/sec) elapsed = 0:0:15:07 / Sat Apr 24 02:09:23 2021
GPGPU-Sim uArch: cycles simulated: 269385  inst.: 16739080 (ipc=46.0) sim_rate=18414 (inst/sec) elapsed = 0:0:15:09 / Sat Apr 24 02:09:25 2021
GPGPU-Sim uArch: cycles simulated: 269885  inst.: 16751793 (ipc=45.9) sim_rate=18388 (inst/sec) elapsed = 0:0:15:11 / Sat Apr 24 02:09:27 2021
GPGPU-Sim uArch: cycles simulated: 270385  inst.: 16762426 (ipc=45.7) sim_rate=18359 (inst/sec) elapsed = 0:0:15:13 / Sat Apr 24 02:09:29 2021
GPGPU-Sim uArch: cycles simulated: 270885  inst.: 16778606 (ipc=45.6) sim_rate=18337 (inst/sec) elapsed = 0:0:15:15 / Sat Apr 24 02:09:31 2021
GPGPU-Sim uArch: cycles simulated: 271385  inst.: 16794105 (ipc=45.5) sim_rate=18314 (inst/sec) elapsed = 0:0:15:17 / Sat Apr 24 02:09:33 2021
GPGPU-Sim uArch: cycles simulated: 271885  inst.: 16807187 (ipc=45.4) sim_rate=18288 (inst/sec) elapsed = 0:0:15:19 / Sat Apr 24 02:09:35 2021
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(106,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 272385  inst.: 16818887 (ipc=45.3) sim_rate=18241 (inst/sec) elapsed = 0:0:15:22 / Sat Apr 24 02:09:38 2021
GPGPU-Sim uArch: cycles simulated: 272885  inst.: 16828755 (ipc=45.1) sim_rate=18232 (inst/sec) elapsed = 0:0:15:23 / Sat Apr 24 02:09:39 2021
GPGPU-Sim uArch: cycles simulated: 273385  inst.: 16840146 (ipc=45.0) sim_rate=18185 (inst/sec) elapsed = 0:0:15:26 / Sat Apr 24 02:09:42 2021
GPGPU-Sim uArch: cycles simulated: 273885  inst.: 16855497 (ipc=44.9) sim_rate=18163 (inst/sec) elapsed = 0:0:15:28 / Sat Apr 24 02:09:44 2021
GPGPU-Sim uArch: cycles simulated: 274385  inst.: 16868971 (ipc=44.8) sim_rate=18138 (inst/sec) elapsed = 0:0:15:30 / Sat Apr 24 02:09:46 2021
GPGPU-Sim uArch: cycles simulated: 274885  inst.: 16882276 (ipc=44.7) sim_rate=18114 (inst/sec) elapsed = 0:0:15:32 / Sat Apr 24 02:09:48 2021
GPGPU-Sim uArch: cycles simulated: 275385  inst.: 16893858 (ipc=44.6) sim_rate=18087 (inst/sec) elapsed = 0:0:15:34 / Sat Apr 24 02:09:50 2021
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(63,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 275885  inst.: 16907118 (ipc=44.5) sim_rate=18063 (inst/sec) elapsed = 0:0:15:36 / Sat Apr 24 02:09:52 2021
GPGPU-Sim uArch: cycles simulated: 276385  inst.: 16919437 (ipc=44.4) sim_rate=18037 (inst/sec) elapsed = 0:0:15:38 / Sat Apr 24 02:09:54 2021
GPGPU-Sim uArch: cycles simulated: 276885  inst.: 16930394 (ipc=44.2) sim_rate=18011 (inst/sec) elapsed = 0:0:15:40 / Sat Apr 24 02:09:56 2021
GPGPU-Sim uArch: cycles simulated: 277385  inst.: 16942625 (ipc=44.1) sim_rate=17985 (inst/sec) elapsed = 0:0:15:42 / Sat Apr 24 02:09:58 2021
GPGPU-Sim uArch: cycles simulated: 277885  inst.: 16953269 (ipc=44.0) sim_rate=17978 (inst/sec) elapsed = 0:0:15:43 / Sat Apr 24 02:09:59 2021
GPGPU-Sim uArch: cycles simulated: 278385  inst.: 16965303 (ipc=43.9) sim_rate=17952 (inst/sec) elapsed = 0:0:15:45 / Sat Apr 24 02:10:01 2021
GPGPU-Sim uArch: cycles simulated: 278885  inst.: 16982647 (ipc=43.8) sim_rate=17933 (inst/sec) elapsed = 0:0:15:47 / Sat Apr 24 02:10:03 2021
GPGPU-Sim uArch: cycles simulated: 279385  inst.: 16997531 (ipc=43.8) sim_rate=17892 (inst/sec) elapsed = 0:0:15:50 / Sat Apr 24 02:10:06 2021
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(237,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 279885  inst.: 17010065 (ipc=43.7) sim_rate=17867 (inst/sec) elapsed = 0:0:15:52 / Sat Apr 24 02:10:08 2021
GPGPU-Sim uArch: cycles simulated: 280385  inst.: 17021450 (ipc=43.5) sim_rate=17842 (inst/sec) elapsed = 0:0:15:54 / Sat Apr 24 02:10:10 2021
GPGPU-Sim uArch: cycles simulated: 280885  inst.: 17035972 (ipc=43.5) sim_rate=17820 (inst/sec) elapsed = 0:0:15:56 / Sat Apr 24 02:10:12 2021
GPGPU-Sim uArch: cycles simulated: 281385  inst.: 17047913 (ipc=43.4) sim_rate=17795 (inst/sec) elapsed = 0:0:15:58 / Sat Apr 24 02:10:14 2021
GPGPU-Sim uArch: cycles simulated: 281885  inst.: 17059942 (ipc=43.2) sim_rate=17770 (inst/sec) elapsed = 0:0:16:00 / Sat Apr 24 02:10:16 2021
GPGPU-Sim uArch: cycles simulated: 282385  inst.: 17074465 (ipc=43.2) sim_rate=17748 (inst/sec) elapsed = 0:0:16:02 / Sat Apr 24 02:10:18 2021
GPGPU-Sim uArch: cycles simulated: 282885  inst.: 17088454 (ipc=43.1) sim_rate=17726 (inst/sec) elapsed = 0:0:16:04 / Sat Apr 24 02:10:20 2021
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(197,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 283385  inst.: 17099820 (ipc=43.0) sim_rate=17701 (inst/sec) elapsed = 0:0:16:06 / Sat Apr 24 02:10:22 2021
GPGPU-Sim uArch: cycles simulated: 283885  inst.: 17111372 (ipc=42.9) sim_rate=17677 (inst/sec) elapsed = 0:0:16:08 / Sat Apr 24 02:10:24 2021
GPGPU-Sim uArch: cycles simulated: 284385  inst.: 17121675 (ipc=42.8) sim_rate=17651 (inst/sec) elapsed = 0:0:16:10 / Sat Apr 24 02:10:26 2021
GPGPU-Sim uArch: cycles simulated: 284885  inst.: 17133422 (ipc=42.7) sim_rate=17626 (inst/sec) elapsed = 0:0:16:12 / Sat Apr 24 02:10:28 2021
GPGPU-Sim uArch: cycles simulated: 285385  inst.: 17144967 (ipc=42.6) sim_rate=17602 (inst/sec) elapsed = 0:0:16:14 / Sat Apr 24 02:10:30 2021
GPGPU-Sim uArch: cycles simulated: 285885  inst.: 17155873 (ipc=42.5) sim_rate=17559 (inst/sec) elapsed = 0:0:16:17 / Sat Apr 24 02:10:33 2021
GPGPU-Sim uArch: cycles simulated: 286385  inst.: 17168284 (ipc=42.4) sim_rate=17536 (inst/sec) elapsed = 0:0:16:19 / Sat Apr 24 02:10:35 2021
GPGPU-Sim uArch: cycles simulated: 286885  inst.: 17179396 (ipc=42.3) sim_rate=17512 (inst/sec) elapsed = 0:0:16:21 / Sat Apr 24 02:10:37 2021
GPGPU-Sim uArch: cycles simulated: 287385  inst.: 17192839 (ipc=42.2) sim_rate=17490 (inst/sec) elapsed = 0:0:16:23 / Sat Apr 24 02:10:39 2021
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(243,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 287885  inst.: 17206326 (ipc=42.1) sim_rate=17468 (inst/sec) elapsed = 0:0:16:25 / Sat Apr 24 02:10:41 2021
GPGPU-Sim uArch: cycles simulated: 288385  inst.: 17221669 (ipc=42.0) sim_rate=17448 (inst/sec) elapsed = 0:0:16:27 / Sat Apr 24 02:10:43 2021
GPGPU-Sim uArch: cycles simulated: 288885  inst.: 17237073 (ipc=42.0) sim_rate=17428 (inst/sec) elapsed = 0:0:16:29 / Sat Apr 24 02:10:45 2021
GPGPU-Sim uArch: cycles simulated: 289385  inst.: 17250876 (ipc=41.9) sim_rate=17407 (inst/sec) elapsed = 0:0:16:31 / Sat Apr 24 02:10:47 2021
GPGPU-Sim uArch: cycles simulated: 289885  inst.: 17264157 (ipc=41.8) sim_rate=17385 (inst/sec) elapsed = 0:0:16:33 / Sat Apr 24 02:10:49 2021
GPGPU-Sim uArch: cycles simulated: 290385  inst.: 17279856 (ipc=41.8) sim_rate=17366 (inst/sec) elapsed = 0:0:16:35 / Sat Apr 24 02:10:51 2021
GPGPU-Sim uArch: cycles simulated: 290885  inst.: 17290987 (ipc=41.7) sim_rate=17343 (inst/sec) elapsed = 0:0:16:37 / Sat Apr 24 02:10:53 2021
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(224,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 291385  inst.: 17304652 (ipc=41.6) sim_rate=17321 (inst/sec) elapsed = 0:0:16:39 / Sat Apr 24 02:10:55 2021
GPGPU-Sim uArch: cycles simulated: 291885  inst.: 17319466 (ipc=41.6) sim_rate=17302 (inst/sec) elapsed = 0:0:16:41 / Sat Apr 24 02:10:57 2021
GPGPU-Sim uArch: cycles simulated: 292385  inst.: 17330706 (ipc=41.5) sim_rate=17278 (inst/sec) elapsed = 0:0:16:43 / Sat Apr 24 02:10:59 2021
GPGPU-Sim uArch: cycles simulated: 292885  inst.: 17342701 (ipc=41.4) sim_rate=17256 (inst/sec) elapsed = 0:0:16:45 / Sat Apr 24 02:11:01 2021
GPGPU-Sim uArch: cycles simulated: 293385  inst.: 17356767 (ipc=41.3) sim_rate=17236 (inst/sec) elapsed = 0:0:16:47 / Sat Apr 24 02:11:03 2021
GPGPU-Sim uArch: cycles simulated: 293885  inst.: 17369175 (ipc=41.3) sim_rate=17214 (inst/sec) elapsed = 0:0:16:49 / Sat Apr 24 02:11:05 2021
GPGPU-Sim uArch: cycles simulated: 294385  inst.: 17380966 (ipc=41.2) sim_rate=17191 (inst/sec) elapsed = 0:0:16:51 / Sat Apr 24 02:11:07 2021
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(96,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 294885  inst.: 17393164 (ipc=41.1) sim_rate=17169 (inst/sec) elapsed = 0:0:16:53 / Sat Apr 24 02:11:09 2021
GPGPU-Sim uArch: cycles simulated: 295385  inst.: 17403482 (ipc=41.0) sim_rate=17146 (inst/sec) elapsed = 0:0:16:55 / Sat Apr 24 02:11:11 2021
GPGPU-Sim uArch: cycles simulated: 295885  inst.: 17416398 (ipc=40.9) sim_rate=17125 (inst/sec) elapsed = 0:0:16:57 / Sat Apr 24 02:11:13 2021
GPGPU-Sim uArch: cycles simulated: 296385  inst.: 17427606 (ipc=40.8) sim_rate=17102 (inst/sec) elapsed = 0:0:16:59 / Sat Apr 24 02:11:15 2021
GPGPU-Sim uArch: cycles simulated: 296885  inst.: 17441510 (ipc=40.8) sim_rate=17099 (inst/sec) elapsed = 0:0:17:00 / Sat Apr 24 02:11:16 2021
GPGPU-Sim uArch: cycles simulated: 297385  inst.: 17453526 (ipc=40.7) sim_rate=17077 (inst/sec) elapsed = 0:0:17:02 / Sat Apr 24 02:11:18 2021
GPGPU-Sim uArch: cycles simulated: 297885  inst.: 17467267 (ipc=40.6) sim_rate=17041 (inst/sec) elapsed = 0:0:17:05 / Sat Apr 24 02:11:21 2021
GPGPU-Sim uArch: cycles simulated: 298385  inst.: 17481972 (ipc=40.6) sim_rate=17022 (inst/sec) elapsed = 0:0:17:07 / Sat Apr 24 02:11:23 2021
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(33,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 298885  inst.: 17492761 (ipc=40.5) sim_rate=16999 (inst/sec) elapsed = 0:0:17:09 / Sat Apr 24 02:11:25 2021
GPGPU-Sim uArch: cycles simulated: 299385  inst.: 17508334 (ipc=40.5) sim_rate=16981 (inst/sec) elapsed = 0:0:17:11 / Sat Apr 24 02:11:27 2021
GPGPU-Sim uArch: cycles simulated: 299885  inst.: 17523427 (ipc=40.4) sim_rate=16963 (inst/sec) elapsed = 0:0:17:13 / Sat Apr 24 02:11:29 2021
GPGPU-Sim uArch: cycles simulated: 300385  inst.: 17538996 (ipc=40.4) sim_rate=16945 (inst/sec) elapsed = 0:0:17:15 / Sat Apr 24 02:11:31 2021
GPGPU-Sim uArch: cycles simulated: 300885  inst.: 17551049 (ipc=40.3) sim_rate=16924 (inst/sec) elapsed = 0:0:17:17 / Sat Apr 24 02:11:33 2021
GPGPU-Sim uArch: cycles simulated: 301385  inst.: 17563288 (ipc=40.2) sim_rate=16904 (inst/sec) elapsed = 0:0:17:19 / Sat Apr 24 02:11:35 2021
GPGPU-Sim uArch: cycles simulated: 301885  inst.: 17574210 (ipc=40.1) sim_rate=16882 (inst/sec) elapsed = 0:0:17:21 / Sat Apr 24 02:11:37 2021
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(94,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 302385  inst.: 17591457 (ipc=40.1) sim_rate=16866 (inst/sec) elapsed = 0:0:17:23 / Sat Apr 24 02:11:39 2021
GPGPU-Sim uArch: cycles simulated: 302885  inst.: 17607535 (ipc=40.1) sim_rate=16849 (inst/sec) elapsed = 0:0:17:25 / Sat Apr 24 02:11:41 2021
GPGPU-Sim uArch: cycles simulated: 303385  inst.: 17619079 (ipc=40.0) sim_rate=16828 (inst/sec) elapsed = 0:0:17:27 / Sat Apr 24 02:11:43 2021
GPGPU-Sim uArch: cycles simulated: 303885  inst.: 17633733 (ipc=40.0) sim_rate=16810 (inst/sec) elapsed = 0:0:17:29 / Sat Apr 24 02:11:45 2021
GPGPU-Sim uArch: cycles simulated: 304385  inst.: 17647791 (ipc=39.9) sim_rate=16791 (inst/sec) elapsed = 0:0:17:31 / Sat Apr 24 02:11:47 2021
GPGPU-Sim uArch: cycles simulated: 304885  inst.: 17661850 (ipc=39.9) sim_rate=16772 (inst/sec) elapsed = 0:0:17:33 / Sat Apr 24 02:11:49 2021
GPGPU-Sim uArch: cycles simulated: 305385  inst.: 17674729 (ipc=39.8) sim_rate=16769 (inst/sec) elapsed = 0:0:17:34 / Sat Apr 24 02:11:50 2021
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(38,0,0) tid=(186,0,0)
GPGPU-Sim uArch: cycles simulated: 305885  inst.: 17687963 (ipc=39.7) sim_rate=16749 (inst/sec) elapsed = 0:0:17:36 / Sat Apr 24 02:11:52 2021
GPGPU-Sim uArch: cycles simulated: 306385  inst.: 17701579 (ipc=39.7) sim_rate=16715 (inst/sec) elapsed = 0:0:17:39 / Sat Apr 24 02:11:55 2021
GPGPU-Sim uArch: cycles simulated: 306885  inst.: 17715253 (ipc=39.6) sim_rate=16696 (inst/sec) elapsed = 0:0:17:41 / Sat Apr 24 02:11:57 2021
GPGPU-Sim uArch: cycles simulated: 307385  inst.: 17726496 (ipc=39.6) sim_rate=16675 (inst/sec) elapsed = 0:0:17:43 / Sat Apr 24 02:11:59 2021
GPGPU-Sim uArch: cycles simulated: 307885  inst.: 17740240 (ipc=39.5) sim_rate=16657 (inst/sec) elapsed = 0:0:17:45 / Sat Apr 24 02:12:01 2021
GPGPU-Sim uArch: cycles simulated: 308385  inst.: 17752224 (ipc=39.5) sim_rate=16637 (inst/sec) elapsed = 0:0:17:47 / Sat Apr 24 02:12:03 2021
GPGPU-Sim uArch: cycles simulated: 308885  inst.: 17765678 (ipc=39.4) sim_rate=16618 (inst/sec) elapsed = 0:0:17:49 / Sat Apr 24 02:12:05 2021
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(41,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 309385  inst.: 17780632 (ipc=39.4) sim_rate=16601 (inst/sec) elapsed = 0:0:17:51 / Sat Apr 24 02:12:07 2021
GPGPU-Sim uArch: cycles simulated: 309885  inst.: 17792689 (ipc=39.3) sim_rate=16582 (inst/sec) elapsed = 0:0:17:53 / Sat Apr 24 02:12:09 2021
GPGPU-Sim uArch: cycles simulated: 310385  inst.: 17807121 (ipc=39.3) sim_rate=16564 (inst/sec) elapsed = 0:0:17:55 / Sat Apr 24 02:12:11 2021
GPGPU-Sim uArch: cycles simulated: 310885  inst.: 17822143 (ipc=39.2) sim_rate=16547 (inst/sec) elapsed = 0:0:17:57 / Sat Apr 24 02:12:13 2021
GPGPU-Sim uArch: cycles simulated: 311385  inst.: 17837038 (ipc=39.2) sim_rate=16531 (inst/sec) elapsed = 0:0:17:59 / Sat Apr 24 02:12:15 2021
GPGPU-Sim uArch: cycles simulated: 311885  inst.: 17851094 (ipc=39.1) sim_rate=16513 (inst/sec) elapsed = 0:0:18:01 / Sat Apr 24 02:12:17 2021
GPGPU-Sim uArch: Shader 40 finished CTA #0 (123017,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 312385  inst.: 17864740 (ipc=39.1) sim_rate=16510 (inst/sec) elapsed = 0:0:18:02 / Sat Apr 24 02:12:18 2021
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(147,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 312885  inst.: 17877526 (ipc=39.0) sim_rate=16492 (inst/sec) elapsed = 0:0:18:04 / Sat Apr 24 02:12:20 2021
GPGPU-Sim uArch: cycles simulated: 313385  inst.: 17889179 (ipc=39.0) sim_rate=16472 (inst/sec) elapsed = 0:0:18:06 / Sat Apr 24 02:12:22 2021
GPGPU-Sim uArch: cycles simulated: 313885  inst.: 17902470 (ipc=38.9) sim_rate=16454 (inst/sec) elapsed = 0:0:18:08 / Sat Apr 24 02:12:24 2021
GPGPU-Sim uArch: cycles simulated: 314385  inst.: 17916584 (ipc=38.9) sim_rate=16437 (inst/sec) elapsed = 0:0:18:10 / Sat Apr 24 02:12:26 2021
GPGPU-Sim uArch: cycles simulated: 314885  inst.: 17932826 (ipc=38.8) sim_rate=16437 (inst/sec) elapsed = 0:0:18:11 / Sat Apr 24 02:12:27 2021
GPGPU-Sim uArch: cycles simulated: 315385  inst.: 17947801 (ipc=38.8) sim_rate=16420 (inst/sec) elapsed = 0:0:18:13 / Sat Apr 24 02:12:29 2021
GPGPU-Sim uArch: cycles simulated: 315885  inst.: 17959047 (ipc=38.7) sim_rate=16400 (inst/sec) elapsed = 0:0:18:15 / Sat Apr 24 02:12:31 2021
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(47,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 316385  inst.: 17972498 (ipc=38.7) sim_rate=16383 (inst/sec) elapsed = 0:0:18:17 / Sat Apr 24 02:12:33 2021
GPGPU-Sim uArch: cycles simulated: 316885  inst.: 17983778 (ipc=38.6) sim_rate=16363 (inst/sec) elapsed = 0:0:18:19 / Sat Apr 24 02:12:35 2021
GPGPU-Sim uArch: Shader 39 finished CTA #0 (128141,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (128211,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 317385  inst.: 17996444 (ipc=38.6) sim_rate=16345 (inst/sec) elapsed = 0:0:18:21 / Sat Apr 24 02:12:37 2021
GPGPU-Sim uArch: cycles simulated: 317885  inst.: 18006031 (ipc=38.5) sim_rate=16324 (inst/sec) elapsed = 0:0:18:23 / Sat Apr 24 02:12:39 2021
GPGPU-Sim uArch: Shader 31 finished CTA #0 (129119,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (129381,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (129480,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 318385  inst.: 18019224 (ipc=38.5) sim_rate=16321 (inst/sec) elapsed = 0:0:18:24 / Sat Apr 24 02:12:40 2021
GPGPU-Sim uArch: Shader 56 finished CTA #0 (129940,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 318885  inst.: 18037502 (ipc=38.5) sim_rate=16308 (inst/sec) elapsed = 0:0:18:26 / Sat Apr 24 02:12:42 2021
GPGPU-Sim uArch: cycles simulated: 319385  inst.: 18058459 (ipc=38.5) sim_rate=16298 (inst/sec) elapsed = 0:0:18:28 / Sat Apr 24 02:12:44 2021
GPGPU-Sim uArch: Shader 38 finished CTA #0 (130715,188885), 2 CTAs running
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(108,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 319885  inst.: 18074028 (ipc=38.4) sim_rate=16282 (inst/sec) elapsed = 0:0:18:30 / Sat Apr 24 02:12:46 2021
GPGPU-Sim uArch: cycles simulated: 320385  inst.: 18088863 (ipc=38.4) sim_rate=16266 (inst/sec) elapsed = 0:0:18:32 / Sat Apr 24 02:12:48 2021
GPGPU-Sim uArch: cycles simulated: 320885  inst.: 18104819 (ipc=38.4) sim_rate=16266 (inst/sec) elapsed = 0:0:18:33 / Sat Apr 24 02:12:49 2021
GPGPU-Sim uArch: cycles simulated: 321385  inst.: 18122991 (ipc=38.4) sim_rate=16253 (inst/sec) elapsed = 0:0:18:35 / Sat Apr 24 02:12:51 2021
GPGPU-Sim uArch: cycles simulated: 321885  inst.: 18135210 (ipc=38.3) sim_rate=16235 (inst/sec) elapsed = 0:0:18:37 / Sat Apr 24 02:12:53 2021
GPGPU-Sim uArch: cycles simulated: 322385  inst.: 18149325 (ipc=38.3) sim_rate=16219 (inst/sec) elapsed = 0:0:18:39 / Sat Apr 24 02:12:55 2021
GPGPU-Sim uArch: cycles simulated: 322885  inst.: 18163244 (ipc=38.2) sim_rate=16217 (inst/sec) elapsed = 0:0:18:40 / Sat Apr 24 02:12:56 2021
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(124,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 323385  inst.: 18178987 (ipc=38.2) sim_rate=16202 (inst/sec) elapsed = 0:0:18:42 / Sat Apr 24 02:12:58 2021
GPGPU-Sim uArch: Shader 36 finished CTA #0 (134985,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 323885  inst.: 18192482 (ipc=38.2) sim_rate=16185 (inst/sec) elapsed = 0:0:18:44 / Sat Apr 24 02:13:00 2021
GPGPU-Sim uArch: cycles simulated: 324385  inst.: 18209466 (ipc=38.2) sim_rate=16171 (inst/sec) elapsed = 0:0:18:46 / Sat Apr 24 02:13:02 2021
GPGPU-Sim uArch: Shader 28 finished CTA #1 (135865,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 324885  inst.: 18223687 (ipc=38.1) sim_rate=16155 (inst/sec) elapsed = 0:0:18:48 / Sat Apr 24 02:13:04 2021
GPGPU-Sim uArch: cycles simulated: 325385  inst.: 18239110 (ipc=38.1) sim_rate=16155 (inst/sec) elapsed = 0:0:18:49 / Sat Apr 24 02:13:05 2021
GPGPU-Sim uArch: Shader 64 finished CTA #0 (136630,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 325885  inst.: 18252754 (ipc=38.1) sim_rate=16138 (inst/sec) elapsed = 0:0:18:51 / Sat Apr 24 02:13:07 2021
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(101,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 326385  inst.: 18268243 (ipc=38.0) sim_rate=16123 (inst/sec) elapsed = 0:0:18:53 / Sat Apr 24 02:13:09 2021
GPGPU-Sim uArch: Shader 40 finished CTA #1 (137861,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #1 (137883,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 326885  inst.: 18290294 (ipc=38.1) sim_rate=16114 (inst/sec) elapsed = 0:0:18:55 / Sat Apr 24 02:13:11 2021
GPGPU-Sim uArch: Shader 27 finished CTA #1 (138287,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 327385  inst.: 18311394 (ipc=38.1) sim_rate=16105 (inst/sec) elapsed = 0:0:18:57 / Sat Apr 24 02:13:13 2021
GPGPU-Sim uArch: Shader 32 finished CTA #0 (138793,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 327885  inst.: 18328197 (ipc=38.1) sim_rate=16105 (inst/sec) elapsed = 0:0:18:58 / Sat Apr 24 02:13:14 2021
GPGPU-Sim uArch: cycles simulated: 328385  inst.: 18342857 (ipc=38.0) sim_rate=16090 (inst/sec) elapsed = 0:0:19:00 / Sat Apr 24 02:13:16 2021
GPGPU-Sim uArch: Shader 28 finished CTA #0 (139750,188885), 1 CTAs running
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(202,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 328885  inst.: 18361224 (ipc=38.0) sim_rate=16078 (inst/sec) elapsed = 0:0:19:02 / Sat Apr 24 02:13:18 2021
GPGPU-Sim uArch: Shader 34 finished CTA #0 (140037,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (140104,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #0 (140393,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 329385  inst.: 18374897 (ipc=38.0) sim_rate=16061 (inst/sec) elapsed = 0:0:19:04 / Sat Apr 24 02:13:20 2021
GPGPU-Sim uArch: Shader 38 finished CTA #2 (140512,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 33 finished CTA #0 (140957,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 329885  inst.: 18389801 (ipc=38.0) sim_rate=16060 (inst/sec) elapsed = 0:0:19:05 / Sat Apr 24 02:13:21 2021
GPGPU-Sim uArch: Shader 31 finished CTA #1 (141200,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 330385  inst.: 18403735 (ipc=37.9) sim_rate=16045 (inst/sec) elapsed = 0:0:19:07 / Sat Apr 24 02:13:23 2021
GPGPU-Sim uArch: Shader 28 finished CTA #2 (141607,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 40 finished CTA #2 (141651,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 330885  inst.: 18419639 (ipc=37.9) sim_rate=16031 (inst/sec) elapsed = 0:0:19:09 / Sat Apr 24 02:13:25 2021
GPGPU-Sim uArch: Shader 39 finished CTA #1 (142298,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 331385  inst.: 18433493 (ipc=37.9) sim_rate=16015 (inst/sec) elapsed = 0:0:19:11 / Sat Apr 24 02:13:27 2021
GPGPU-Sim uArch: cycles simulated: 331885  inst.: 18447909 (ipc=37.8) sim_rate=16013 (inst/sec) elapsed = 0:0:19:12 / Sat Apr 24 02:13:28 2021
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(228,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 332385  inst.: 18466768 (ipc=37.8) sim_rate=16002 (inst/sec) elapsed = 0:0:19:14 / Sat Apr 24 02:13:30 2021
GPGPU-Sim uArch: Shader 16 finished CTA #0 (143596,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 332885  inst.: 18483322 (ipc=37.8) sim_rate=15989 (inst/sec) elapsed = 0:0:19:16 / Sat Apr 24 02:13:32 2021
GPGPU-Sim uArch: Shader 31 finished CTA #2 (144098,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 31 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 60 finished CTA #0 (144134,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (144263,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #0 (144309,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 333385  inst.: 18501241 (ipc=37.8) sim_rate=15990 (inst/sec) elapsed = 0:0:19:17 / Sat Apr 24 02:13:33 2021
GPGPU-Sim uArch: cycles simulated: 333885  inst.: 18516407 (ipc=37.8) sim_rate=15976 (inst/sec) elapsed = 0:0:19:19 / Sat Apr 24 02:13:35 2021
GPGPU-Sim uArch: Shader 6 finished CTA #0 (145113,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #0 (145178,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 334385  inst.: 18530120 (ipc=37.7) sim_rate=15960 (inst/sec) elapsed = 0:0:19:21 / Sat Apr 24 02:13:37 2021
GPGPU-Sim uArch: Shader 27 finished CTA #2 (145991,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 334885  inst.: 18544140 (ipc=37.7) sim_rate=15958 (inst/sec) elapsed = 0:0:19:22 / Sat Apr 24 02:13:38 2021
GPGPU-Sim uArch: Shader 39 finished CTA #2 (146262,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 39 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(155,0,0) tid=(173,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (146325,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 335385  inst.: 18555468 (ipc=37.7) sim_rate=15941 (inst/sec) elapsed = 0:0:19:24 / Sat Apr 24 02:13:40 2021
GPGPU-Sim uArch: cycles simulated: 335885  inst.: 18569954 (ipc=37.6) sim_rate=15926 (inst/sec) elapsed = 0:0:19:26 / Sat Apr 24 02:13:42 2021
GPGPU-Sim uArch: Shader 26 finished CTA #1 (147254,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 336385  inst.: 18581866 (ipc=37.6) sim_rate=15909 (inst/sec) elapsed = 0:0:19:28 / Sat Apr 24 02:13:44 2021
GPGPU-Sim uArch: cycles simulated: 336885  inst.: 18596115 (ipc=37.6) sim_rate=15907 (inst/sec) elapsed = 0:0:19:29 / Sat Apr 24 02:13:45 2021
GPGPU-Sim uArch: Shader 32 finished CTA #1 (148007,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (148315,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 337385  inst.: 18609843 (ipc=37.5) sim_rate=15892 (inst/sec) elapsed = 0:0:19:31 / Sat Apr 24 02:13:47 2021
GPGPU-Sim uArch: Shader 26 finished CTA #2 (148537,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (148705,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (148711,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 337885  inst.: 18622716 (ipc=37.5) sim_rate=15876 (inst/sec) elapsed = 0:0:19:33 / Sat Apr 24 02:13:49 2021
GPGPU-Sim uArch: cycles simulated: 338385  inst.: 18636880 (ipc=37.5) sim_rate=15874 (inst/sec) elapsed = 0:0:19:34 / Sat Apr 24 02:13:50 2021
GPGPU-Sim uArch: Shader 62 finished CTA #0 (149589,188885), 3 CTAs running
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(24,0,0) tid=(226,0,0)
GPGPU-Sim uArch: cycles simulated: 338885  inst.: 18650847 (ipc=37.4) sim_rate=15859 (inst/sec) elapsed = 0:0:19:36 / Sat Apr 24 02:13:52 2021
GPGPU-Sim uArch: cycles simulated: 339385  inst.: 18665732 (ipc=37.4) sim_rate=15858 (inst/sec) elapsed = 0:0:19:37 / Sat Apr 24 02:13:53 2021
GPGPU-Sim uArch: Shader 32 finished CTA #2 (150516,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 30 finished CTA #0 (150884,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 339885  inst.: 18677669 (ipc=37.3) sim_rate=15841 (inst/sec) elapsed = 0:0:19:39 / Sat Apr 24 02:13:55 2021
GPGPU-Sim uArch: Shader 34 finished CTA #1 (151003,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 340385  inst.: 18693041 (ipc=37.3) sim_rate=15828 (inst/sec) elapsed = 0:0:19:41 / Sat Apr 24 02:13:57 2021
GPGPU-Sim uArch: Shader 52 finished CTA #0 (151689,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #1 (151771,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 340885  inst.: 18704193 (ipc=37.3) sim_rate=15824 (inst/sec) elapsed = 0:0:19:42 / Sat Apr 24 02:13:58 2021
GPGPU-Sim uArch: Shader 24 finished CTA #0 (152019,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #0 (152021,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #0 (152267,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 341385  inst.: 18716703 (ipc=37.2) sim_rate=15808 (inst/sec) elapsed = 0:0:19:44 / Sat Apr 24 02:14:00 2021
GPGPU-Sim uArch: Shader 30 finished CTA #1 (152699,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #1 (152756,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 341885  inst.: 18728092 (ipc=37.2) sim_rate=15804 (inst/sec) elapsed = 0:0:19:45 / Sat Apr 24 02:14:01 2021
GPGPU-Sim uArch: Shader 33 finished CTA #1 (153029,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #2 (153085,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 54 finished CTA #0 (153475,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 342385  inst.: 18738505 (ipc=37.1) sim_rate=15786 (inst/sec) elapsed = 0:0:19:47 / Sat Apr 24 02:14:03 2021
GPGPU-Sim uArch: Shader 36 finished CTA #2 (153547,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 36 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(241,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 47 finished CTA #0 (153862,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (153877,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 342885  inst.: 18751877 (ipc=37.1) sim_rate=15771 (inst/sec) elapsed = 0:0:19:49 / Sat Apr 24 02:14:05 2021
GPGPU-Sim uArch: cycles simulated: 343385  inst.: 18765950 (ipc=37.1) sim_rate=15769 (inst/sec) elapsed = 0:0:19:50 / Sat Apr 24 02:14:06 2021
GPGPU-Sim uArch: Shader 34 finished CTA #2 (154754,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 343885  inst.: 18777001 (ipc=37.0) sim_rate=15752 (inst/sec) elapsed = 0:0:19:52 / Sat Apr 24 02:14:08 2021
GPGPU-Sim uArch: Shader 35 finished CTA #1 (155073,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #2 (155367,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 344385  inst.: 18789210 (ipc=37.0) sim_rate=15736 (inst/sec) elapsed = 0:0:19:54 / Sat Apr 24 02:14:10 2021
GPGPU-Sim uArch: Shader 37 finished CTA #0 (155555,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 344885  inst.: 18800671 (ipc=36.9) sim_rate=15732 (inst/sec) elapsed = 0:0:19:55 / Sat Apr 24 02:14:11 2021
GPGPU-Sim uArch: Shader 16 finished CTA #1 (156220,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 345385  inst.: 18812684 (ipc=36.9) sim_rate=15716 (inst/sec) elapsed = 0:0:19:57 / Sat Apr 24 02:14:13 2021
GPGPU-Sim uArch: Shader 30 finished CTA #2 (156560,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 345885  inst.: 18827005 (ipc=36.9) sim_rate=15715 (inst/sec) elapsed = 0:0:19:58 / Sat Apr 24 02:14:14 2021
GPGPU-Sim uArch: Shader 4 finished CTA #1 (157348,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 346385  inst.: 18837305 (ipc=36.8) sim_rate=15710 (inst/sec) elapsed = 0:0:19:59 / Sat Apr 24 02:14:15 2021
GPGPU-Sim uArch: Shader 2 finished CTA #0 (157602,188885), 3 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(108,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 346885  inst.: 18847652 (ipc=36.8) sim_rate=15693 (inst/sec) elapsed = 0:0:20:01 / Sat Apr 24 02:14:17 2021
GPGPU-Sim uArch: cycles simulated: 347385  inst.: 18859040 (ipc=36.7) sim_rate=15689 (inst/sec) elapsed = 0:0:20:02 / Sat Apr 24 02:14:18 2021
GPGPU-Sim uArch: Shader 29 finished CTA #0 (158947,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 347885  inst.: 18870370 (ipc=36.7) sim_rate=15686 (inst/sec) elapsed = 0:0:20:03 / Sat Apr 24 02:14:19 2021
GPGPU-Sim uArch: cycles simulated: 348385  inst.: 18880702 (ipc=36.6) sim_rate=15681 (inst/sec) elapsed = 0:0:20:04 / Sat Apr 24 02:14:20 2021
GPGPU-Sim uArch: Shader 4 finished CTA #3 (159552,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (159684,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 66 finished CTA #0 (159741,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #0 (159782,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 348885  inst.: 18894170 (ipc=36.6) sim_rate=15679 (inst/sec) elapsed = 0:0:20:05 / Sat Apr 24 02:14:21 2021
GPGPU-Sim uArch: Shader 55 finished CTA #0 (160058,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 349385  inst.: 18905730 (ipc=36.6) sim_rate=15676 (inst/sec) elapsed = 0:0:20:06 / Sat Apr 24 02:14:22 2021
GPGPU-Sim uArch: Shader 60 finished CTA #1 (160989,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 349885  inst.: 18922183 (ipc=36.5) sim_rate=15664 (inst/sec) elapsed = 0:0:20:08 / Sat Apr 24 02:14:24 2021
GPGPU-Sim uArch: cycles simulated: 350385  inst.: 18935200 (ipc=36.5) sim_rate=15648 (inst/sec) elapsed = 0:0:20:10 / Sat Apr 24 02:14:26 2021
GPGPU-Sim uArch: Shader 25 finished CTA #0 (161637,188885), 2 CTAs running
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(179,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 350885  inst.: 18949344 (ipc=36.5) sim_rate=15647 (inst/sec) elapsed = 0:0:20:11 / Sat Apr 24 02:14:27 2021
GPGPU-Sim uArch: Shader 8 finished CTA #2 (162125,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (162240,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 351385  inst.: 18964829 (ipc=36.5) sim_rate=15647 (inst/sec) elapsed = 0:0:20:12 / Sat Apr 24 02:14:28 2021
GPGPU-Sim uArch: Shader 53 finished CTA #0 (162957,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 351885  inst.: 18977322 (ipc=36.4) sim_rate=15644 (inst/sec) elapsed = 0:0:20:13 / Sat Apr 24 02:14:29 2021
GPGPU-Sim uArch: Shader 46 finished CTA #0 (163213,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (163256,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #1 (163341,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 352385  inst.: 18989660 (ipc=36.4) sim_rate=15642 (inst/sec) elapsed = 0:0:20:14 / Sat Apr 24 02:14:30 2021
GPGPU-Sim uArch: cycles simulated: 352885  inst.: 19003687 (ipc=36.4) sim_rate=15640 (inst/sec) elapsed = 0:0:20:15 / Sat Apr 24 02:14:31 2021
GPGPU-Sim uArch: Shader 7 finished CTA #0 (164188,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (164441,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 353385  inst.: 19017200 (ipc=36.3) sim_rate=15626 (inst/sec) elapsed = 0:0:20:17 / Sat Apr 24 02:14:33 2021
GPGPU-Sim uArch: cycles simulated: 353885  inst.: 19030825 (ipc=36.3) sim_rate=15624 (inst/sec) elapsed = 0:0:20:18 / Sat Apr 24 02:14:34 2021
GPGPU-Sim uArch: Shader 18 finished CTA #0 (165092,188885), 3 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(97,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 58 finished CTA #0 (165391,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 354385  inst.: 19047247 (ipc=36.3) sim_rate=15625 (inst/sec) elapsed = 0:0:20:19 / Sat Apr 24 02:14:35 2021
GPGPU-Sim uArch: Shader 48 finished CTA #1 (165636,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #2 (165717,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #0 (165958,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 354885  inst.: 19061916 (ipc=36.3) sim_rate=15611 (inst/sec) elapsed = 0:0:20:21 / Sat Apr 24 02:14:37 2021
GPGPU-Sim uArch: Shader 23 finished CTA #1 (166017,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (166123,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 50 finished CTA #0 (166221,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 355385  inst.: 19076739 (ipc=36.3) sim_rate=15598 (inst/sec) elapsed = 0:0:20:23 / Sat Apr 24 02:14:39 2021
GPGPU-Sim uArch: Shader 37 finished CTA #2 (166650,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 37 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 355885  inst.: 19091561 (ipc=36.2) sim_rate=15597 (inst/sec) elapsed = 0:0:20:24 / Sat Apr 24 02:14:40 2021
GPGPU-Sim uArch: Shader 56 finished CTA #3 (167376,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 356385  inst.: 19103577 (ipc=36.2) sim_rate=15582 (inst/sec) elapsed = 0:0:20:26 / Sat Apr 24 02:14:42 2021
GPGPU-Sim uArch: Shader 29 finished CTA #2 (167745,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (167836,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (167935,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 356885  inst.: 19115211 (ipc=36.2) sim_rate=15553 (inst/sec) elapsed = 0:0:20:29 / Sat Apr 24 02:14:45 2021
GPGPU-Sim uArch: Shader 47 finished CTA #1 (168088,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #1 (168268,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 357385  inst.: 19127177 (ipc=36.1) sim_rate=15537 (inst/sec) elapsed = 0:0:20:31 / Sat Apr 24 02:14:47 2021
GPGPU-Sim uArch: Shader 44 finished CTA #1 (168553,188885), 2 CTAs running
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(166,0,0) tid=(124,0,0)
GPGPU-Sim uArch: cycles simulated: 357885  inst.: 19138947 (ipc=36.1) sim_rate=15509 (inst/sec) elapsed = 0:0:20:34 / Sat Apr 24 02:14:50 2021
GPGPU-Sim uArch: Shader 25 finished CTA #2 (169247,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #2 (169317,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #3 (169341,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (169402,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 358385  inst.: 19151376 (ipc=36.1) sim_rate=15494 (inst/sec) elapsed = 0:0:20:36 / Sat Apr 24 02:14:52 2021
GPGPU-Sim uArch: Shader 25 finished CTA #1 (169535,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (169741,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #2 (169911,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #0 (169954,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 358885  inst.: 19163835 (ipc=36.0) sim_rate=15479 (inst/sec) elapsed = 0:0:20:38 / Sat Apr 24 02:14:54 2021
GPGPU-Sim uArch: Shader 20 finished CTA #2 (170043,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 48 finished CTA #2 (170064,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (170086,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 359385  inst.: 19175684 (ipc=36.0) sim_rate=15464 (inst/sec) elapsed = 0:0:20:40 / Sat Apr 24 02:14:56 2021
GPGPU-Sim uArch: Shader 62 finished CTA #1 (170536,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #2 (170545,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #0 (170605,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #1 (170813,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #1 (170890,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 359885  inst.: 19186571 (ipc=36.0) sim_rate=15448 (inst/sec) elapsed = 0:0:20:42 / Sat Apr 24 02:14:58 2021
GPGPU-Sim uArch: Shader 42 finished CTA #3 (171214,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 54 finished CTA #1 (171354,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 360385  inst.: 19198674 (ipc=35.9) sim_rate=15445 (inst/sec) elapsed = 0:0:20:43 / Sat Apr 24 02:14:59 2021
GPGPU-Sim uArch: Shader 24 finished CTA #2 (171759,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 360885  inst.: 19208927 (ipc=35.9) sim_rate=15441 (inst/sec) elapsed = 0:0:20:44 / Sat Apr 24 02:15:00 2021
GPGPU-Sim uArch: Shader 60 finished CTA #3 (172031,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 60 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #2 (172035,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #1 (172048,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (172103,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #3 (172185,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 44 finished CTA #2 (172350,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (172391,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (172392,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #3 (172430,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (172450,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 361385  inst.: 19219347 (ipc=35.8) sim_rate=15424 (inst/sec) elapsed = 0:0:20:46 / Sat Apr 24 02:15:02 2021
GPGPU-Sim uArch: Shader 12 finished CTA #2 (172589,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #0 (172592,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #1 (172653,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (172667,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #2 (172878,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 361885  inst.: 19232060 (ipc=35.8) sim_rate=15410 (inst/sec) elapsed = 0:0:20:48 / Sat Apr 24 02:15:04 2021
GPGPU-Sim uArch: Shader 24 finished CTA #3 (173002,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(173,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 47 finished CTA #3 (173171,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #0 (173353,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #1 (173409,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (173463,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 362385  inst.: 19241274 (ipc=35.8) sim_rate=15405 (inst/sec) elapsed = 0:0:20:49 / Sat Apr 24 02:15:05 2021
GPGPU-Sim uArch: Shader 44 finished CTA #3 (173612,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 46 finished CTA #2 (173647,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (173677,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #1 (173829,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (173964,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 362885  inst.: 19253200 (ipc=35.7) sim_rate=15402 (inst/sec) elapsed = 0:0:20:50 / Sat Apr 24 02:15:06 2021
GPGPU-Sim uArch: Shader 19 finished CTA #2 (174345,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #3 (174404,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 363385  inst.: 19265301 (ipc=35.7) sim_rate=15399 (inst/sec) elapsed = 0:0:20:51 / Sat Apr 24 02:15:07 2021
GPGPU-Sim uArch: Shader 41 finished CTA #0 (174547,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #3 (174629,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (174712,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (174959,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 363885  inst.: 19276535 (ipc=35.6) sim_rate=15384 (inst/sec) elapsed = 0:0:20:53 / Sat Apr 24 02:15:09 2021
GPGPU-Sim uArch: Shader 16 finished CTA #3 (175025,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 43 finished CTA #2 (175183,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 64 finished CTA #2 (175249,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #2 (175266,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (175490,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 364385  inst.: 19286530 (ipc=35.6) sim_rate=15367 (inst/sec) elapsed = 0:0:20:55 / Sat Apr 24 02:15:11 2021
GPGPU-Sim uArch: Shader 66 finished CTA #2 (175649,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (175666,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (175780,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #3 (175805,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (175867,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 54 finished CTA #2 (175901,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 364885  inst.: 19297760 (ipc=35.6) sim_rate=15352 (inst/sec) elapsed = 0:0:20:57 / Sat Apr 24 02:15:13 2021
GPGPU-Sim uArch: Shader 2 finished CTA #1 (176006,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #1 (176042,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #2 (176097,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #3 (176115,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 66 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #0 (176134,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (176182,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 18 finished CTA #2 (176197,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #1 (176221,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (176351,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #2 (176494,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 365385  inst.: 19308206 (ipc=35.5) sim_rate=15348 (inst/sec) elapsed = 0:0:20:58 / Sat Apr 24 02:15:14 2021
GPGPU-Sim uArch: Shader 14 finished CTA #3 (176655,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 59 finished CTA #1 (176668,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #3 (176688,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 52 finished CTA #2 (176709,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #3 (176829,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 62 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 18 finished CTA #3 (176915,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 365885  inst.: 19316603 (ipc=35.5) sim_rate=15342 (inst/sec) elapsed = 0:0:20:59 / Sat Apr 24 02:15:15 2021
GPGPU-Sim uArch: Shader 9 finished CTA #0 (177021,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #3 (177360,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 52 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 366385  inst.: 19326606 (ipc=35.4) sim_rate=15338 (inst/sec) elapsed = 0:0:21:00 / Sat Apr 24 02:15:16 2021
GPGPU-Sim uArch: Shader 64 finished CTA #3 (177509,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 64 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 49 finished CTA #0 (177521,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (177522,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #2 (177578,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #1 (177803,188885), 2 CTAs running
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(248,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 55 finished CTA #2 (178140,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (178297,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #3 (178326,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 67 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 50 finished CTA #1 (178331,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (178390,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #3 (178497,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 367385  inst.: 19346497 (ipc=35.3) sim_rate=15342 (inst/sec) elapsed = 0:0:21:01 / Sat Apr 24 02:15:17 2021
GPGPU-Sim uArch: Shader 55 finished CTA #3 (178682,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (178913,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #0 (178921,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (178968,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #2 (179245,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #1 (179337,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (179429,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 368385  inst.: 19363705 (ipc=35.2) sim_rate=15343 (inst/sec) elapsed = 0:0:21:02 / Sat Apr 24 02:15:18 2021
GPGPU-Sim uArch: Shader 63 finished CTA #3 (179591,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 63 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #1 (179739,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #2 (180196,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (180206,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (180238,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 369385  inst.: 19380676 (ipc=35.1) sim_rate=15344 (inst/sec) elapsed = 0:0:21:03 / Sat Apr 24 02:15:19 2021
GPGPU-Sim uArch: Shader 51 finished CTA #3 (180603,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 59 finished CTA #3 (181212,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 50 finished CTA #2 (181358,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #1 (181373,188885), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 370385  inst.: 19396477 (ipc=35.0) sim_rate=15345 (inst/sec) elapsed = 0:0:21:04 / Sat Apr 24 02:15:20 2021
GPGPU-Sim uArch: Shader 15 finished CTA #3 (181591,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #1 (181616,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (181686,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (181936,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #2 (181990,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (181997,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (182024,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 49 finished CTA #1 (182057,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #2 (182207,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #1 (182212,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (182298,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #2 (182367,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (182428,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (182491,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (182806,188885), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 371885  inst.: 19417053 (ipc=34.9) sim_rate=15349 (inst/sec) elapsed = 0:0:21:05 / Sat Apr 24 02:15:21 2021
GPGPU-Sim uArch: Shader 50 finished CTA #3 (183097,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #3 (183266,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 58 finished CTA #3 (183292,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 45 finished CTA #0 (183300,188885), 3 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #2 (183389,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #3 (183563,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 61 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (183626,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (183662,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (183709,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (183761,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (183770,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #3 (183792,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (183854,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (183936,188885), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 372885  inst.: 19427520 (ipc=34.7) sim_rate=15345 (inst/sec) elapsed = 0:0:21:06 / Sat Apr 24 02:15:22 2021
GPGPU-Sim uArch: Shader 53 finished CTA #3 (184113,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (184172,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #2 (184232,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #3 (184246,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (184285,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (184304,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #1 (184537,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (184538,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 53 finished CTA #2 (184638,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(208,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (184934,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #2 (185182,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #1 (185192,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #3 (185213,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #3 (185269,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (185461,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (185499,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (185504,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 374885  inst.: 19436877 (ipc=34.4) sim_rate=15340 (inst/sec) elapsed = 0:0:21:07 / Sat Apr 24 02:15:23 2021
GPGPU-Sim uArch: Shader 13 finished CTA #2 (186383,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 65 finished CTA #3 (186952,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #2 (186984,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 65 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 45 finished CTA #1 (187297,188885), 2 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #2 (187357,188885), 1 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #3 (187836,188885), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 45.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 187837
gpu_sim_insn = 6401135
gpu_ipc =      34.0781
gpu_tot_sim_cycle = 376722
gpu_tot_sim_insn = 19438971
gpu_tot_ipc =      51.6003
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 701464
gpu_stall_icnt2sh    = 3661925
gpu_total_sim_rate=15342

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 933037
	L1I_total_cache_misses = 6454
	L1I_total_cache_miss_rate = 0.0069
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17322, Miss = 13429, Miss_rate = 0.775, Pending_hits = 1182, Reservation_fails = 292325
	L1D_cache_core[1]: Access = 16888, Miss = 13025, Miss_rate = 0.771, Pending_hits = 1150, Reservation_fails = 295093
	L1D_cache_core[2]: Access = 17648, Miss = 13499, Miss_rate = 0.765, Pending_hits = 1148, Reservation_fails = 293048
	L1D_cache_core[3]: Access = 17064, Miss = 13005, Miss_rate = 0.762, Pending_hits = 1083, Reservation_fails = 292879
	L1D_cache_core[4]: Access = 17891, Miss = 13894, Miss_rate = 0.777, Pending_hits = 1206, Reservation_fails = 270761
	L1D_cache_core[5]: Access = 17698, Miss = 13814, Miss_rate = 0.781, Pending_hits = 1277, Reservation_fails = 307816
	L1D_cache_core[6]: Access = 16537, Miss = 12577, Miss_rate = 0.761, Pending_hits = 1061, Reservation_fails = 273200
	L1D_cache_core[7]: Access = 18357, Miss = 14168, Miss_rate = 0.772, Pending_hits = 1189, Reservation_fails = 293064
	L1D_cache_core[8]: Access = 16433, Miss = 12631, Miss_rate = 0.769, Pending_hits = 1221, Reservation_fails = 260221
	L1D_cache_core[9]: Access = 17943, Miss = 13943, Miss_rate = 0.777, Pending_hits = 1191, Reservation_fails = 306161
	L1D_cache_core[10]: Access = 17999, Miss = 13841, Miss_rate = 0.769, Pending_hits = 1112, Reservation_fails = 296510
	L1D_cache_core[11]: Access = 18705, Miss = 14289, Miss_rate = 0.764, Pending_hits = 1160, Reservation_fails = 303722
	L1D_cache_core[12]: Access = 16593, Miss = 12715, Miss_rate = 0.766, Pending_hits = 1194, Reservation_fails = 274695
	L1D_cache_core[13]: Access = 17704, Miss = 13827, Miss_rate = 0.781, Pending_hits = 1309, Reservation_fails = 309288
	L1D_cache_core[14]: Access = 17473, Miss = 13471, Miss_rate = 0.771, Pending_hits = 1154, Reservation_fails = 292059
	L1D_cache_core[15]: Access = 17694, Miss = 13583, Miss_rate = 0.768, Pending_hits = 1167, Reservation_fails = 299298
	L1D_cache_core[16]: Access = 17799, Miss = 13944, Miss_rate = 0.783, Pending_hits = 1216, Reservation_fails = 279112
	L1D_cache_core[17]: Access = 17205, Miss = 13258, Miss_rate = 0.771, Pending_hits = 1192, Reservation_fails = 305766
	L1D_cache_core[18]: Access = 16666, Miss = 12662, Miss_rate = 0.760, Pending_hits = 1056, Reservation_fails = 289127
	L1D_cache_core[19]: Access = 17854, Miss = 13555, Miss_rate = 0.759, Pending_hits = 1102, Reservation_fails = 294026
	L1D_cache_core[20]: Access = 18548, Miss = 14467, Miss_rate = 0.780, Pending_hits = 1273, Reservation_fails = 287215
	L1D_cache_core[21]: Access = 17543, Miss = 13532, Miss_rate = 0.771, Pending_hits = 1299, Reservation_fails = 308121
	L1D_cache_core[22]: Access = 17908, Miss = 13557, Miss_rate = 0.757, Pending_hits = 1167, Reservation_fails = 289733
	L1D_cache_core[23]: Access = 18531, Miss = 14267, Miss_rate = 0.770, Pending_hits = 1209, Reservation_fails = 286446
	L1D_cache_core[24]: Access = 18278, Miss = 14255, Miss_rate = 0.780, Pending_hits = 1323, Reservation_fails = 288982
	L1D_cache_core[25]: Access = 15759, Miss = 12030, Miss_rate = 0.763, Pending_hits = 1087, Reservation_fails = 291049
	L1D_cache_core[26]: Access = 16377, Miss = 12232, Miss_rate = 0.747, Pending_hits = 1052, Reservation_fails = 257800
	L1D_cache_core[27]: Access = 15694, Miss = 11769, Miss_rate = 0.750, Pending_hits = 951, Reservation_fails = 255102
	L1D_cache_core[28]: Access = 16390, Miss = 12510, Miss_rate = 0.763, Pending_hits = 1096, Reservation_fails = 258217
	L1D_cache_core[29]: Access = 15477, Miss = 11844, Miss_rate = 0.765, Pending_hits = 1041, Reservation_fails = 288582
	L1D_cache_core[30]: Access = 15657, Miss = 11823, Miss_rate = 0.755, Pending_hits = 1045, Reservation_fails = 264475
	L1D_cache_core[31]: Access = 15320, Miss = 11639, Miss_rate = 0.760, Pending_hits = 969, Reservation_fails = 255707
	L1D_cache_core[32]: Access = 16078, Miss = 12440, Miss_rate = 0.774, Pending_hits = 1144, Reservation_fails = 261200
	L1D_cache_core[33]: Access = 15268, Miss = 11708, Miss_rate = 0.767, Pending_hits = 1055, Reservation_fails = 274143
	L1D_cache_core[34]: Access = 15734, Miss = 11923, Miss_rate = 0.758, Pending_hits = 986, Reservation_fails = 269846
	L1D_cache_core[35]: Access = 15466, Miss = 11633, Miss_rate = 0.752, Pending_hits = 937, Reservation_fails = 266560
	L1D_cache_core[36]: Access = 15875, Miss = 12362, Miss_rate = 0.779, Pending_hits = 1064, Reservation_fails = 256527
	L1D_cache_core[37]: Access = 15609, Miss = 11997, Miss_rate = 0.769, Pending_hits = 1112, Reservation_fails = 285243
	L1D_cache_core[38]: Access = 15404, Miss = 11423, Miss_rate = 0.742, Pending_hits = 949, Reservation_fails = 253510
	L1D_cache_core[39]: Access = 15338, Miss = 11437, Miss_rate = 0.746, Pending_hits = 968, Reservation_fails = 249893
	L1D_cache_core[40]: Access = 15429, Miss = 11612, Miss_rate = 0.753, Pending_hits = 1067, Reservation_fails = 249581
	L1D_cache_core[41]: Access = 14653, Miss = 11217, Miss_rate = 0.766, Pending_hits = 1104, Reservation_fails = 271664
	L1D_cache_core[42]: Access = 15290, Miss = 11633, Miss_rate = 0.761, Pending_hits = 1008, Reservation_fails = 255397
	L1D_cache_core[43]: Access = 15503, Miss = 11844, Miss_rate = 0.764, Pending_hits = 1073, Reservation_fails = 260598
	L1D_cache_core[44]: Access = 16371, Miss = 12731, Miss_rate = 0.778, Pending_hits = 1171, Reservation_fails = 257512
	L1D_cache_core[45]: Access = 14977, Miss = 11424, Miss_rate = 0.763, Pending_hits = 1097, Reservation_fails = 288190
	L1D_cache_core[46]: Access = 14653, Miss = 11092, Miss_rate = 0.757, Pending_hits = 960, Reservation_fails = 263087
	L1D_cache_core[47]: Access = 14596, Miss = 10982, Miss_rate = 0.752, Pending_hits = 920, Reservation_fails = 237547
	L1D_cache_core[48]: Access = 15149, Miss = 11725, Miss_rate = 0.774, Pending_hits = 1079, Reservation_fails = 242297
	L1D_cache_core[49]: Access = 15319, Miss = 11729, Miss_rate = 0.766, Pending_hits = 1120, Reservation_fails = 284405
	L1D_cache_core[50]: Access = 15367, Miss = 11474, Miss_rate = 0.747, Pending_hits = 999, Reservation_fails = 266069
	L1D_cache_core[51]: Access = 15430, Miss = 11817, Miss_rate = 0.766, Pending_hits = 1039, Reservation_fails = 261151
	L1D_cache_core[52]: Access = 14950, Miss = 11489, Miss_rate = 0.768, Pending_hits = 1086, Reservation_fails = 244801
	L1D_cache_core[53]: Access = 15799, Miss = 12064, Miss_rate = 0.764, Pending_hits = 1119, Reservation_fails = 270342
	L1D_cache_core[54]: Access = 15760, Miss = 12061, Miss_rate = 0.765, Pending_hits = 1056, Reservation_fails = 264237
	L1D_cache_core[55]: Access = 15968, Miss = 11901, Miss_rate = 0.745, Pending_hits = 963, Reservation_fails = 264953
	L1D_cache_core[56]: Access = 15404, Miss = 11809, Miss_rate = 0.767, Pending_hits = 1087, Reservation_fails = 243790
	L1D_cache_core[57]: Access = 17110, Miss = 13384, Miss_rate = 0.782, Pending_hits = 1242, Reservation_fails = 299516
	L1D_cache_core[58]: Access = 17913, Miss = 13896, Miss_rate = 0.776, Pending_hits = 1157, Reservation_fails = 298616
	L1D_cache_core[59]: Access = 17397, Miss = 13380, Miss_rate = 0.769, Pending_hits = 1130, Reservation_fails = 293525
	L1D_cache_core[60]: Access = 17081, Miss = 13252, Miss_rate = 0.776, Pending_hits = 1227, Reservation_fails = 262768
	L1D_cache_core[61]: Access = 17029, Miss = 13066, Miss_rate = 0.767, Pending_hits = 1173, Reservation_fails = 307841
	L1D_cache_core[62]: Access = 17661, Miss = 13636, Miss_rate = 0.772, Pending_hits = 1115, Reservation_fails = 290408
	L1D_cache_core[63]: Access = 17504, Miss = 13224, Miss_rate = 0.755, Pending_hits = 1084, Reservation_fails = 290702
	L1D_cache_core[64]: Access = 17777, Miss = 13917, Miss_rate = 0.783, Pending_hits = 1214, Reservation_fails = 277855
	L1D_cache_core[65]: Access = 18291, Miss = 14167, Miss_rate = 0.775, Pending_hits = 1214, Reservation_fails = 306729
	L1D_cache_core[66]: Access = 17805, Miss = 13738, Miss_rate = 0.772, Pending_hits = 1099, Reservation_fails = 289793
	L1D_cache_core[67]: Access = 16939, Miss = 12950, Miss_rate = 0.765, Pending_hits = 1075, Reservation_fails = 281244
	L1D_total_cache_accesses = 1128852
	L1D_total_cache_misses = 865192
	L1D_total_cache_miss_rate = 0.7664
	L1D_total_cache_pending_hits = 75775
	L1D_total_cache_reservation_fails = 18901140
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 100352
	L1C_total_cache_misses = 2176
	L1C_total_cache_miss_rate = 0.0217
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 30668
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 184889
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 75666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 513993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12962408
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 98176
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 30668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2996
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 351199
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5938732
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 926583
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
680, 736, 840, 894, 506, 736, 934, 718, 752, 886, 600, 982, 830, 822, 1006, 710, 1078, 814, 990, 838, 1070, 862, 1006, 744, 718, 704, 640, 608, 592, 640, 560, 672, 
gpgpu_n_tot_thrd_icount = 55113920
gpgpu_n_tot_w_icount = 1722310
gpgpu_n_stall_shd_mem = 19620268
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 513993
gpgpu_n_mem_write_global = 354304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 68
gpgpu_n_load_insn  = 2070385
gpgpu_n_store_insn = 552555
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3211264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 30668
gpgpu_stall_shd_mem[c_mem][bk_conf] = 30668
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 19589600
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:32723858	W0_Idle:4315377	W0_Scoreboard:5572133	W1:411730	W2:188576	W3:124380	W4:99894	W5:78740	W6:56910	W7:43030	W8:31074	W9:23916	W10:19716	W11:17670	W12:17074	W13:17740	W14:19624	W15:20640	W16:23056	W17:24730	W18:22474	W19:20834	W20:17486	W21:14346	W22:8958	W23:6078	W24:4150	W25:3376	W26:1964	W27:1334	W28:756	W29:538	W30:46	W31:62	W32:401408
traffic_breakdown_coretomem[CONST_ACC_R] = 544 {8:68,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4111944 {8:513993,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14180064 {40:354195,72:40,136:69,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4896 {72:68,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 69903048 {136:513993,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2834432 {8:354304,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
maxmrqlatency = 222 
maxdqlatency = 0 
maxmflatency = 4188 
averagemflatency = 646 
max_icnt2mem_latency = 4032 
max_icnt2sh_latency = 376346 
mrq_lat_table:21714 	2484 	964 	1374 	2211 	822 	423 	64 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107916 	241757 	392619 	123705 	2367 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	54744 	16555 	75570 	67492 	97851 	246470 	249018 	60138 	867 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	59130 	209078 	194381 	50186 	1286 	0 	0 	1 	4 	37 	915 	12147 	32825 	72256 	150737 	85382 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	84 	599 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        25        24        32        32        29        18        15        13        15        15        12        17        18        16        14 
dram[1]:        22        24        24        48        37        30        12        17        16        19        17        10        18        22        12        11 
dram[2]:        20        24        30        40        33        34        21        17        14        14        14        14        17        25        15        12 
dram[3]:        38        22        37        27        34        26        14        13        15        13        12        17        19        25        12        12 
dram[4]:        22        23        24        31        34        36        15        12        13        13        10        16        17        22        14        18 
dram[5]:        32        24        32        34        30        37        16        19        13        16        15        12        26        17        15        15 
dram[6]:        19        24        33        40        39        30        19        16        11        12        11        14        22        18        17        11 
dram[7]:        19        33        36        42        34        32        19        19        12        13         9        11        20        17        11        10 
dram[8]:        20        19        26        35        48        34        16        18        12        16        16        11        21        25        19         9 
dram[9]:        18        21        38        41        36        29        12        18        16        15        14        17        20        19        14        12 
dram[10]:        25        25        42        41        41        35        25        23        18        16        14        12        18        24        16        17 
dram[11]:        21        30        42        30        26        32        13        11        18        16        15        15        18        22         9        15 
dram[12]:        19        27        24        29        20        22        17        14        15        13        15        12        20        25        10        16 
dram[13]:        17        24        28        28        30        27        13        16        17        13        15        11        19        22        13        11 
dram[14]:        25        23        33        38        32        30        12        15        14        13        16        12        22        21        16        16 
dram[15]:        17        20        36        45        40        32        15        16        13        12        12        14        21        16        15        12 
maximum service time to same row:
dram[0]:     34121      4878     11099      3240     17078     39144     51452     18813     36447     29230     53480     43640     46600     38041     56430     66668 
dram[1]:     46093    102631     59832     59305     87327     80390     49319     44156     71493     51991     63663     78288     40438     38027     55812     52042 
dram[2]:     50202     40362    102590     15457     32673     46148     60372     79991     31372     16416     57207     68114     41641     35893     57957     45422 
dram[3]:     71719     55626     85592     89747     55569     39603    118630     88977     53084     27390     57320     77800     51043     34526     55533     44194 
dram[4]:      7279     60721     71515      7563     27900     25286     56092     53741     25887     38145     51870     50947     33705     34396     68402     59241 
dram[5]:     76486      9276     85634     42156     58660     77396    103159     99914     42456     89063     50483     39556     71040     35564     69255     53709 
dram[6]:     22444     40312      4659     84057     47604     17344     48660     39878     40064     29419     61072     71966     62432     53305     69461     35659 
dram[7]:     78688     63765     32703     34766     78935     60242    116718     25134     47144     49866     76685     34277     57976     50548     57042     48158 
dram[8]:      6750     43774      5694      4219     31795     25473     55684     90969     42844     21940     49394     52553     51953     36403     49575     56881 
dram[9]:     37049     36996     67302     55476     60727     25554     76654     64833     55854     27332     49442     48667     43338     43787     57114     56714 
dram[10]:     60837     37059     78405     69444     17780     23525    104379     82307     35601     42180     55407     52650     22457     33607     51924     64395 
dram[11]:     44125     43516     49949     70884     46146     65028     59200     44086     94716     59626     30850     48927     40471     32319     61800     51721 
dram[12]:     47092     29879      4144     68564     18862     12477     40054     72539     24100     42288     69873     50019     48165     35187     51332     48559 
dram[13]:     72272     67759     40023     41554     76983     85826    112425     28722     94191     91104     28715     35007     59725     50549     67661     48113 
dram[14]:     74537     13180      1122     16043     21100     20091     59680     49168     47397     39547     35314     42708     37448     44761     68103     56430 
dram[15]:     68384     44451     77687     75531     49832     41122    105783    102018     62047     76821     34876     42740     59488     48555     53462     56253 
average row accesses per activate:
dram[0]:  6.600000  9.642858 12.727273 14.000000  4.918919  6.200000  5.666667  3.772727  4.107143  4.068965  4.777778  3.178571  5.090909  5.450000  5.388889  4.476191 
dram[1]:  6.210526  7.800000  5.538462 11.153846  4.820513  6.000000  5.000000  3.846154  5.050000  4.952381  5.642857  4.722222  5.888889  6.166667  4.777778  3.370370 
dram[2]:  5.071429  8.000000  8.937500 10.769231  4.951220  5.000000  6.307693  7.750000  4.200000  4.107143  4.777778  3.708333  4.500000  8.923077  5.500000  3.863636 
dram[3]:  8.642858  6.833333  5.518518  7.526316  6.266667  5.000000  6.117647  3.500000  5.611111  4.950000  5.312500  5.312500  6.352941 10.900000  4.136364  3.518518 
dram[4]:  7.058824  7.235294  9.000000 10.846154  4.947369  6.275862  9.000000  5.625000  5.000000  4.625000  3.480000  4.350000  5.850000  6.333333  4.428571  4.272727 
dram[5]: 11.363636 10.363636  4.966667  9.117647  4.575000  6.032258  8.076923  6.312500  4.636364  5.000000  3.666667  3.521739 11.555555  7.214286  4.823529  3.565217 
dram[6]:  8.250000  9.500000 11.583333  8.750000  6.607143  4.500000  7.083333  8.181818  6.500000  3.294118  3.727273  4.210526  6.052631  6.250000  6.785714  3.310345 
dram[7]:  5.727273  7.800000  7.238095  7.550000  5.400000  6.064516  8.153846  5.142857  5.625000  3.500000  4.142857  5.117647  7.266667  7.142857  3.750000  3.370370 
dram[8]: 10.076923  8.333333  6.666667 13.600000  9.611111  7.041667  5.500000  5.000000  4.500000  4.920000  4.150000  4.000000  5.833333  4.791667  5.166667  4.090909 
dram[9]:  7.500000  7.937500  8.437500  5.880000  5.277778  4.377778  3.592592  7.071429  4.909091  4.476191  5.125000  5.000000  7.928571  6.875000  3.916667  3.875000 
dram[10]:  8.933333  8.666667  9.466666  9.437500  5.742857  6.653846  8.700000  8.900000  4.259259  4.913043  3.863636  4.238095  5.700000  6.105263  5.055555  5.000000 
dram[11]:  6.526316  9.000000  5.066667 10.214286  6.703704  4.805555  4.619048  4.260870  6.200000  5.263158  4.100000  4.777778  4.954545  5.777778  3.782609  4.631579 
dram[12]:  7.368421  9.571428 10.538462 10.769231  4.900000  5.162162  4.200000  4.045455  4.200000  3.600000  4.277778  2.965517  6.823529  4.653846  3.666667  3.653846 
dram[13]:  7.375000  9.076923  4.800000  6.500000  7.080000  5.812500  3.800000  3.692308  7.615385  5.050000  5.062500  4.200000  6.176471  8.333333  3.739130  3.346154 
dram[14]:  8.928572 10.500000 11.583333 12.454545  6.464286  5.451613  3.809524  6.285714  4.074074  5.300000  4.263158  3.708333  5.600000  4.423077  4.650000  4.000000 
dram[15]:  7.058824  5.857143  5.100000  8.588235  6.172414  4.789474  3.962963  3.840000  3.535714  5.157895  3.900000  5.312500  6.117647  5.666667  4.190476  4.285714 
average row locality = 30056/5391 = 5.575218
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       131       133       108       108       138       139        84        83       115       118        86        89       112       109        97        94 
dram[1]:       118       117       111       111       151       146       105       100       101       104        79        85       106       111        86        91 
dram[2]:       142       128       110       108       151       147        82        93       126       115        86        89       117       116        88        85 
dram[3]:       121       123       116       110       154       149       104        98       101        99        85        85       108       109        91        95 
dram[4]:       120       123       110       106       142       146        90        90       110       111        87        87       117       114        93        94 
dram[5]:       125       114       117       123       148       151       105       101       102        95        77        81       104       101        82        82 
dram[6]:       132       133       106       106       142       150        85        90       104       112        82        80       115       100        95        96 
dram[7]:       126       117       118       117       150       154       106       108        90        91        87        87       109       100        90        91 
dram[8]:       131       125       107       101       134       130        88        80       117       123        83        84       105       115        93        90 
dram[9]:       120       127       103       113       153       159        97        99       108        94        82        85       111       110        94        93 
dram[10]:       134       128       108       114       143       133        87        89       115       113        85        89       114       116        91        95 
dram[11]:       124       117       118       111       149       139        97        98        93       100        82        86       109       104        87        88 
dram[12]:       138       134       105       106       148       148        84        89       126       126        77        86       116       121        88        95 
dram[13]:       118       118       112       111       145       149        95        96        99       101        81        84       105       100        86        87 
dram[14]:       125       126       106       104       143       133        80        88       110       106        81        89       112       115        93        92 
dram[15]:       120       123       121       113       147       147       107        96        99        98        78        85       104       102        88        90 
total reads: 27719
bank skew: 159/77 = 2.06
chip skew: 1787/1687 = 1.06
number of total write accesses:
dram[0]:         1         2        32        32        44        47         1         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        33        34        37        34         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        33        32        52        48         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        33        33        34        36         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        34        35        46        36         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        32        32        35        36         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        33        34        43        48         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        34        34        39        34         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        33        35        39        39         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        32        34        37        38         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         2        34        37        58        40         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        34        32        32        34         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         0        32        34        48        43         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        32        32        32        37         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        33        33        38        36         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        32        33        32        35         0         0         0         0         0         0         0         0         0         0 
total reads: 2337
min_bank_accesses = 0!
chip skew: 171/132 = 1.30
average mf latency per bank:
dram[0]:     105810     67068     26298     16559     20759     13607    512262      7404      6037      3781      8217      4849      6164      3675      7303      4581
dram[1]:      72248     76314     16210     17279     12980     14223      4144      4393      3775      4129      4449      4925      3563      3595      4666      4816
dram[2]:      61062     70310     17040     17255     13114     13379      8161      6459      3281      3853      4762      4333      3551      3488      4461      4982
dram[3]:      72525     73478     16863     16896     12525     13452      4250      4082      4239      4234      4471      4361      3843      3873      4383      4427
dram[4]:      76441     75781     15652     15915     13549     13334      7769      6717      4068      3945      4678      4925      3626      3809      4605      4295
dram[5]:      71644     76718     14528     14096     12613     12731      3843      3917      4358      4306      5364      4873      4100      3898      5052      5046
dram[6]:      67097     68200     16788     15433     13742     12583      7961      6805      4397      3705      4953      5145      3935      4143      4355      4386
dram[7]:      68868     77214     14403     15153     11724     11882      3839      3458      4540      4442      4577      4454      3857      3854      4350      4433
dram[8]:      68367     74244     14911     16042     14108     14686      6643      8012      4085      3803      5249      4813      4012      3293      4271      4260
dram[9]:      73550     71906     15839     16154     12372     12169      4756      5035      3937      4553      5066      4571      3525      3625      4394      3983
dram[10]:      66246     68628     15164     15172     12065     14568      6516      7455      3762      3836      4582      4763      3606      3591      4627      3627
dram[11]:      71847     77333     14861     16801     13084     14149      4235      4817      4802      3923      4660      5083      4036      4037      4522      4110
dram[12]:      63849     69143     16254     16280     12104     13322      7382      7368      4152      3463      5492      4931      3714      3578      4608      3882
dram[13]:      74774     76127     15993     16343     13774     13473      4187      4546      4424      3878      5263      5216      4007      4356      4989      4907
dram[14]:      70674     71709     16793     17739     13517     14991      7319      7671      3956      4859      5587      5450      3795      4823      4375      5503
dram[15]:      73567     74529     15295     16934     12958     13276      3732      5344      4046      5953      5606      6400      3608      5977      4661      6014
maximum mf latency per bank:
dram[0]:       3423      3313      2947      2373      4188      2600      3813      2125      2578      2363      2479      2799      2595      1856      2592      2092
dram[1]:       2959      3192      2658      2306      3645      2804      3014      1719      1877      2373      1766      2251      1665      1846      2438      2555
dram[2]:       2535      3263      2700      2261      4044      2857      2301      2095      1925      2467      1825      2032      1671      2103      2448      2564
dram[3]:       2577      3287      2600      2979      2687      2864      3346      1835      2017      2408      2533      2012      1754      2098      2428      2414
dram[4]:       2969      2701      3010      2465      2729      2400      2703      2540      2261      2482      2617      1889      2155      2131      2661      2532
dram[5]:       2508      2628      2653      2691      2797      2480      1928      2633      2558      2080      2605      1907      2491      2558      2676      1974
dram[6]:       3252      2360      2542      2649      2868      2357      2232      2601      2542      2067      2318      1863      2745      2547      2106      2014
dram[7]:       3424      2622      2490      2418      2514      2177      2282      2473      2549      1980      1925      2334      2754      1845      2086      2169
dram[8]:       3141      3281      2414      2553      2541      2553      2269      1919      2569      2313      2286      2318      2180      1671      2028      1697
dram[9]:       3585      2731      2727      2258      2491      2698      2627      2281      2021      2379      3026      2248      2257      2104      2096      1904
dram[10]:       2391      2877      2464      2398      2519      2492      2465      2115      1977      2499      2633      2028      2263      2176      2101      1877
dram[11]:       2626      2492      2265      2407      2197      2407      2181      2198      2052      2437      2596      2099      2234      2179      2097      1899
dram[12]:       2482      2843      2507      2169      2439      2358      1912      2521      2449      1917      1936      1639      2058      2018      2068      2265
dram[13]:       2897      2658      2386      2177      2407      2198      2427      2132      2445      1970      2029      2117      2060      1777      2104      2702
dram[14]:       2599      3018      2425      2603      2309      2415      2041      1949      2469      2548      2804      2260      2689      2437      2123      2616
dram[15]:       2728      3609      2180      2648      2399      2542      2090      2277      2545      2578      2683      2327      2789      2589      2135      2570
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=492939 n_act=343 n_pre=327 n_req=1903 n_rd=3488 n_write=171 bw_util=0.01472
n_activity=27464 dram_eff=0.2665
bk0: 262a 496088i bk1: 266a 495904i bk2: 216a 495836i bk3: 216a 495652i bk4: 276a 494833i bk5: 278a 494895i bk6: 168a 495994i bk7: 166a 495632i bk8: 230a 495863i bk9: 236a 495581i bk10: 172a 496149i bk11: 178a 495704i bk12: 224a 495859i bk13: 218a 495789i bk14: 194a 496008i bk15: 188a 495871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.031106
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=493014 n_act=343 n_pre=327 n_req=1860 n_rd=3444 n_write=140 bw_util=0.01441
n_activity=26763 dram_eff=0.2678
bk0: 236a 496188i bk1: 234a 496107i bk2: 222a 495648i bk3: 222a 495860i bk4: 302a 495104i bk5: 292a 495165i bk6: 210a 496077i bk7: 200a 495955i bk8: 202a 496165i bk9: 208a 496028i bk10: 158a 496320i bk11: 170a 496150i bk12: 212a 496052i bk13: 222a 495975i bk14: 172a 496108i bk15: 182a 495959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0183442
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=492824 n_act=355 n_pre=339 n_req=1948 n_rd=3566 n_write=184 bw_util=0.01508
n_activity=27305 dram_eff=0.2747
bk0: 284a 495815i bk1: 256a 495934i bk2: 220a 495830i bk3: 216a 495883i bk4: 302a 494522i bk5: 294a 494562i bk6: 164a 495987i bk7: 186a 496089i bk8: 252a 495849i bk9: 230a 495869i bk10: 172a 496129i bk11: 178a 495958i bk12: 234a 495692i bk13: 232a 495734i bk14: 176a 495832i bk15: 170a 495949i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0283469
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=492977 n_act=336 n_pre=320 n_req=1884 n_rd=3496 n_write=139 bw_util=0.01462
n_activity=26383 dram_eff=0.2756
bk0: 242a 496204i bk1: 246a 495955i bk2: 232a 495507i bk3: 220a 495682i bk4: 308a 495108i bk5: 298a 494772i bk6: 208a 496012i bk7: 196a 495821i bk8: 202a 496180i bk9: 198a 496057i bk10: 170a 496283i bk11: 170a 496119i bk12: 216a 496085i bk13: 218a 495947i bk14: 182a 495858i bk15: 190a 495453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0287632
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=492988 n_act=328 n_pre=312 n_req=1891 n_rd=3480 n_write=160 bw_util=0.01464
n_activity=25616 dram_eff=0.2842
bk0: 240a 496172i bk1: 246a 496025i bk2: 220a 495722i bk3: 212a 495622i bk4: 284a 494770i bk5: 292a 494991i bk6: 180a 496342i bk7: 180a 496253i bk8: 220a 496028i bk9: 222a 495887i bk10: 174a 495985i bk11: 174a 496046i bk12: 234a 495850i bk13: 228a 495959i bk14: 186a 496005i bk15: 188a 495844i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0205101
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=493096 n_act=317 n_pre=301 n_req=1843 n_rd=3416 n_write=138 bw_util=0.01429
n_activity=26005 dram_eff=0.2733
bk0: 250a 496220i bk1: 228a 496124i bk2: 234a 495264i bk3: 246a 495473i bk4: 296a 495072i bk5: 302a 495018i bk6: 210a 496150i bk7: 202a 495957i bk8: 204a 496119i bk9: 190a 496111i bk10: 154a 496003i bk11: 162a 495990i bk12: 208a 496187i bk13: 202a 496075i bk14: 164a 495953i bk15: 164a 495738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0246969
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=493013 n_act=322 n_pre=306 n_req=1886 n_rd=3456 n_write=171 bw_util=0.01459
n_activity=26271 dram_eff=0.2761
bk0: 264a 496119i bk1: 266a 496102i bk2: 212a 495999i bk3: 212a 495822i bk4: 284a 495075i bk5: 300a 494457i bk6: 170a 496243i bk7: 180a 496188i bk8: 208a 496163i bk9: 224a 495638i bk10: 164a 495966i bk11: 160a 496058i bk12: 230a 495870i bk13: 200a 496006i bk14: 190a 496122i bk15: 192a 495805i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.028361
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=492981 n_act=338 n_pre=322 n_req=1882 n_rd=3482 n_write=145 bw_util=0.01459
n_activity=27174 dram_eff=0.2669
bk0: 252a 496050i bk1: 234a 496127i bk2: 236a 495762i bk3: 234a 495672i bk4: 300a 495151i bk5: 308a 495190i bk6: 212a 496336i bk7: 216a 496061i bk8: 180a 496336i bk9: 182a 495992i bk10: 174a 496089i bk11: 174a 496097i bk12: 218a 496049i bk13: 200a 496253i bk14: 180a 495870i bk15: 182a 495830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0164539
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=493103 n_act=307 n_pre=291 n_req=1852 n_rd=3412 n_write=155 bw_util=0.01435
n_activity=24995 dram_eff=0.2854
bk0: 262a 496248i bk1: 250a 496055i bk2: 214a 495648i bk3: 202a 495831i bk4: 268a 495542i bk5: 260a 495252i bk6: 176a 496159i bk7: 160a 496177i bk8: 234a 495858i bk9: 246a 495758i bk10: 166a 496118i bk11: 168a 496132i bk12: 210a 495893i bk13: 230a 495603i bk14: 186a 495931i bk15: 180a 495762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0246125
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=492946 n_act=349 n_pre=333 n_req=1889 n_rd=3496 n_write=144 bw_util=0.01464
n_activity=27222 dram_eff=0.2674
bk0: 240a 496265i bk1: 254a 496074i bk2: 206a 495737i bk3: 226a 495350i bk4: 306a 494956i bk5: 318a 494490i bk6: 194a 495769i bk7: 198a 496058i bk8: 216a 495914i bk9: 188a 496037i bk10: 164a 496277i bk11: 170a 496193i bk12: 222a 495946i bk13: 220a 495725i bk14: 188a 495660i bk15: 186a 495817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0263439
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=492963 n_act=311 n_pre=295 n_req=1925 n_rd=3508 n_write=191 bw_util=0.01488
n_activity=25307 dram_eff=0.2923
bk0: 268a 496149i bk1: 256a 495933i bk2: 216a 495593i bk3: 228a 495587i bk4: 286a 494778i bk5: 266a 494906i bk6: 174a 496053i bk7: 178a 496006i bk8: 230a 495806i bk9: 226a 495763i bk10: 170a 495935i bk11: 178a 495752i bk12: 228a 495834i bk13: 232a 495610i bk14: 182a 495978i bk15: 190a 495726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0315182
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=493072 n_act=337 n_pre=321 n_req=1834 n_rd=3404 n_write=134 bw_util=0.01423
n_activity=26329 dram_eff=0.2688
bk0: 248a 496130i bk1: 234a 496147i bk2: 236a 495311i bk3: 222a 495703i bk4: 298a 495282i bk5: 278a 494914i bk6: 194a 496005i bk7: 196a 495909i bk8: 186a 496201i bk9: 200a 495921i bk10: 164a 496057i bk11: 172a 496064i bk12: 218a 495725i bk13: 208a 495878i bk14: 174a 496019i bk15: 176a 495880i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0259176
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=492769 n_act=383 n_pre=367 n_req=1946 n_rd=3574 n_write=175 bw_util=0.01508
n_activity=26802 dram_eff=0.2798
bk0: 276a 496028i bk1: 268a 495952i bk2: 210a 495892i bk3: 212a 495860i bk4: 296a 494716i bk5: 296a 494579i bk6: 168a 496040i bk7: 178a 495698i bk8: 252a 495618i bk9: 252a 495506i bk10: 154a 496039i bk11: 172a 495732i bk12: 232a 495762i bk13: 242a 495671i bk14: 176a 495919i bk15: 190a 495864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0290407
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=493103 n_act=336 n_pre=320 n_req=1820 n_rd=3374 n_write=135 bw_util=0.01411
n_activity=26441 dram_eff=0.2654
bk0: 236a 496215i bk1: 236a 496138i bk2: 224a 495462i bk3: 222a 495504i bk4: 290a 495385i bk5: 298a 495037i bk6: 190a 495985i bk7: 192a 495889i bk8: 198a 496230i bk9: 202a 496016i bk10: 162a 496224i bk11: 168a 495987i bk12: 210a 495940i bk13: 200a 496273i bk14: 172a 495992i bk15: 174a 495673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0260202
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=493089 n_act=322 n_pre=306 n_req=1843 n_rd=3406 n_write=145 bw_util=0.01428
n_activity=25301 dram_eff=0.2807
bk0: 250a 496233i bk1: 252a 496154i bk2: 212a 495877i bk3: 208a 495822i bk4: 286a 495281i bk5: 266a 494889i bk6: 160a 495909i bk7: 176a 496059i bk8: 220a 495872i bk9: 212a 496015i bk10: 162a 496150i bk11: 178a 495924i bk12: 224a 496013i bk13: 230a 495760i bk14: 186a 496059i bk15: 184a 496037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0257909
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=497268 n_nop=492987 n_act=364 n_pre=348 n_req=1850 n_rd=3436 n_write=133 bw_util=0.01435
n_activity=27810 dram_eff=0.2567
bk0: 240a 496207i bk1: 246a 496027i bk2: 242a 495476i bk3: 226a 495835i bk4: 294a 495310i bk5: 294a 495137i bk6: 214a 495875i bk7: 192a 495985i bk8: 198a 495951i bk9: 196a 496136i bk10: 156a 496138i bk11: 170a 496237i bk12: 208a 496007i bk13: 204a 496050i bk14: 176a 496021i bk15: 180a 496213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0165685

========= L2 cache stats =========
L2_cache_bank[0]: Access = 72153, Miss = 871, Miss_rate = 0.012, Pending_hits = 12, Reservation_fails = 374
L2_cache_bank[1]: Access = 25841, Miss = 873, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 101
L2_cache_bank[2]: Access = 25635, Miss = 857, Miss_rate = 0.033, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 26021, Miss = 865, Miss_rate = 0.033, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 25771, Miss = 902, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 223
L2_cache_bank[5]: Access = 26178, Miss = 881, Miss_rate = 0.034, Pending_hits = 2, Reservation_fails = 77
L2_cache_bank[6]: Access = 25930, Miss = 880, Miss_rate = 0.034, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 25998, Miss = 868, Miss_rate = 0.033, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 26031, Miss = 869, Miss_rate = 0.033, Pending_hits = 4, Reservation_fails = 105
L2_cache_bank[9]: Access = 26037, Miss = 871, Miss_rate = 0.033, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 25598, Miss = 860, Miss_rate = 0.034, Pending_hits = 1, Reservation_fails = 106
L2_cache_bank[11]: Access = 25262, Miss = 848, Miss_rate = 0.034, Pending_hits = 3, Reservation_fails = 129
L2_cache_bank[12]: Access = 25855, Miss = 861, Miss_rate = 0.033, Pending_hits = 7, Reservation_fails = 176
L2_cache_bank[13]: Access = 25669, Miss = 867, Miss_rate = 0.034, Pending_hits = 1, Reservation_fails = 74
L2_cache_bank[14]: Access = 25068, Miss = 876, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[15]: Access = 25254, Miss = 865, Miss_rate = 0.034, Pending_hits = 3, Reservation_fails = 63
L2_cache_bank[16]: Access = 25279, Miss = 858, Miss_rate = 0.034, Pending_hits = 1, Reservation_fails = 95
L2_cache_bank[17]: Access = 25728, Miss = 848, Miss_rate = 0.033, Pending_hits = 3, Reservation_fails = 37
L2_cache_bank[18]: Access = 25306, Miss = 868, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 25819, Miss = 880, Miss_rate = 0.034, Pending_hits = 4, Reservation_fails = 1
L2_cache_bank[20]: Access = 25389, Miss = 877, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 65
L2_cache_bank[21]: Access = 25633, Miss = 877, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[22]: Access = 25478, Miss = 859, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 25725, Miss = 843, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 25710, Miss = 882, Miss_rate = 0.034, Pending_hits = 2, Reservation_fails = 117
L2_cache_bank[25]: Access = 26140, Miss = 905, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 25650, Miss = 841, Miss_rate = 0.033, Pending_hits = 1, Reservation_fails = 67
L2_cache_bank[27]: Access = 25593, Miss = 846, Miss_rate = 0.033, Pending_hits = 2, Reservation_fails = 53
L2_cache_bank[28]: Access = 25819, Miss = 850, Miss_rate = 0.033, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[29]: Access = 25977, Miss = 853, Miss_rate = 0.033, Pending_hits = 2, Reservation_fails = 33
L2_cache_bank[30]: Access = 25505, Miss = 864, Miss_rate = 0.034, Pending_hits = 2, Reservation_fails = 35
L2_cache_bank[31]: Access = 25653, Miss = 854, Miss_rate = 0.033, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 868705
L2_total_cache_misses = 27719
L2_total_cache_miss_rate = 0.0319
L2_total_cache_pending_hits = 102
L2_total_cache_reservation_fails = 1931
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 488404
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1433
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352090
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2161
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 326
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.191
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=2926173
icnt_total_pkts_simt_to_mem=1223256
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 157.491
	minimum = 6
	maximum = 3017
Network latency average = 82.7577
	minimum = 6
	maximum = 2456
Slowest packet = 745649
Flit latency average = 50.1346
	minimum = 6
	maximum = 2455
Slowest flit = 2962169
Fragmentation average = 0.0469609
	minimum = 0
	maximum = 344
Injected packet rate average = 0.0532616
	minimum = 0.0294724 (at node 38)
	maximum = 0.171846 (at node 68)
Accepted packet rate average = 0.0532616
	minimum = 0.0294724 (at node 38)
	maximum = 0.171846 (at node 68)
Injected flit rate average = 0.13386
	minimum = 0.0397153 (at node 38)
	maximum = 0.39604 (at node 68)
Accepted flit rate average= 0.13386
	minimum = 0.099975 (at node 82)
	maximum = 0.287675 (at node 68)
Injected packet length average = 2.51326
Accepted packet length average = 2.51326
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 84.1287 (7 samples)
	minimum = 6 (7 samples)
	maximum = 1054 (7 samples)
Network latency average = 47.9761 (7 samples)
	minimum = 6 (7 samples)
	maximum = 846.286 (7 samples)
Flit latency average = 34.437 (7 samples)
	minimum = 6 (7 samples)
	maximum = 845.286 (7 samples)
Fragmentation average = 0.0125721 (7 samples)
	minimum = 0 (7 samples)
	maximum = 116.143 (7 samples)
Injected packet rate average = 0.0236381 (7 samples)
	minimum = 0.00881611 (7 samples)
	maximum = 0.14423 (7 samples)
Accepted packet rate average = 0.0236381 (7 samples)
	minimum = 0.00881611 (7 samples)
	maximum = 0.14423 (7 samples)
Injected flit rate average = 0.0542235 (7 samples)
	minimum = 0.0125251 (7 samples)
	maximum = 0.239539 (7 samples)
Accepted flit rate average = 0.0542235 (7 samples)
	minimum = 0.027335 (7 samples)
	maximum = 0.264365 (7 samples)
Injected packet size average = 2.29391 (7 samples)
Accepted packet size average = 2.29391 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 21 min, 7 sec (1267 sec)
gpgpu_simulation_rate = 15342 (inst/sec)
gpgpu_simulation_rate = 297 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 30, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 31, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 32, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 33, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 34, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 35, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 36, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 37, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 38, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 39, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 40, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 41, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 42, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 43, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 44, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 45, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 46, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 47, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 48, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 49, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 50, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 51, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 52, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 53, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 54, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 55, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 56, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 57, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 58, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 59, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 60, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 61, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 62, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 63, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 64, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 65, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 66, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 67, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,376722)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 30, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 31, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 32, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 33, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 34, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 35, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 36, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 37, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 38, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 39, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 40, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 41, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 42, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 43, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 44, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 45, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 46, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 47, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 48, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 49, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 50, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 51, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 52, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 53, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 54, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 55, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 56, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 57, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 58, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 59, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 60, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 61, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 62, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 63, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 64, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 65, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 66, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 67, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(2,376722)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 30, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 31, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 32, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 33, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 34, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 35, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 36, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 37, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 38, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 39, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 40, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 41, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 42, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 43, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 44, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 45, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 46, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 47, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 48, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 49, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 50, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 51, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 52, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 53, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 54, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 55, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 56, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 57, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 58, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 59, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 60, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 61, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 62, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 63, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 64, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 65, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 66, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 67, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(3,376722)
GPGPU-Sim uArch: core: 25, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 26, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 27, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 28, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 29, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 30, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 31, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 32, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 33, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 34, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 35, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 36, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 37, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 38, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 39, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 40, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 41, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 42, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 43, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 44, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 45, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 46, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 47, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 48, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 49, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 50, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 51, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 52, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 53, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 54, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 55, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 56, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 57, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 58, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 59, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 60, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 61, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 62, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 63, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 64, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 65, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 66, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core: 67, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,376722)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,376722)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(95,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(39,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(105,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(72,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(24,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(76,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(184,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(68,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(192,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(58,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(233,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(40,0,0) tid=(118,0,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(6,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(197,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 377222  inst.: 20843988 (ipc=2810.0) sim_rate=16399 (inst/sec) elapsed = 0:0:21:11 / Sat Apr 24 02:15:27 2021
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(101,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(14,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 377722  inst.: 20950369 (ipc=1511.4) sim_rate=16457 (inst/sec) elapsed = 0:0:21:13 / Sat Apr 24 02:15:29 2021
GPGPU-Sim uArch: cycles simulated: 378222  inst.: 20998069 (ipc=1039.4) sim_rate=16456 (inst/sec) elapsed = 0:0:21:16 / Sat Apr 24 02:15:32 2021
GPGPU-Sim uArch: cycles simulated: 378722  inst.: 21020777 (ipc=790.9) sim_rate=16461 (inst/sec) elapsed = 0:0:21:17 / Sat Apr 24 02:15:33 2021
GPGPU-Sim uArch: cycles simulated: 379222  inst.: 21032085 (ipc=637.2) sim_rate=16444 (inst/sec) elapsed = 0:0:21:19 / Sat Apr 24 02:15:35 2021
GPGPU-Sim uArch: cycles simulated: 379722  inst.: 21044015 (ipc=535.0) sim_rate=16440 (inst/sec) elapsed = 0:0:21:20 / Sat Apr 24 02:15:36 2021
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(243,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 380222  inst.: 21058849 (ipc=462.8) sim_rate=16426 (inst/sec) elapsed = 0:0:21:22 / Sat Apr 24 02:15:38 2021
GPGPU-Sim uArch: cycles simulated: 380722  inst.: 21080212 (ipc=410.3) sim_rate=16430 (inst/sec) elapsed = 0:0:21:23 / Sat Apr 24 02:15:39 2021
GPGPU-Sim uArch: cycles simulated: 381222  inst.: 21106535 (ipc=370.6) sim_rate=16438 (inst/sec) elapsed = 0:0:21:24 / Sat Apr 24 02:15:40 2021
GPGPU-Sim uArch: cycles simulated: 381722  inst.: 21127773 (ipc=337.8) sim_rate=16429 (inst/sec) elapsed = 0:0:21:26 / Sat Apr 24 02:15:42 2021
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(67,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 382222  inst.: 21149807 (ipc=311.1) sim_rate=16433 (inst/sec) elapsed = 0:0:21:27 / Sat Apr 24 02:15:43 2021
GPGPU-Sim uArch: cycles simulated: 382722  inst.: 21167525 (ipc=288.1) sim_rate=16434 (inst/sec) elapsed = 0:0:21:28 / Sat Apr 24 02:15:44 2021
GPGPU-Sim uArch: cycles simulated: 383222  inst.: 21185607 (ipc=268.7) sim_rate=16422 (inst/sec) elapsed = 0:0:21:30 / Sat Apr 24 02:15:46 2021
GPGPU-Sim uArch: cycles simulated: 383722  inst.: 21201220 (ipc=251.7) sim_rate=16422 (inst/sec) elapsed = 0:0:21:31 / Sat Apr 24 02:15:47 2021
GPGPU-Sim uArch: cycles simulated: 384222  inst.: 21218571 (ipc=237.3) sim_rate=16423 (inst/sec) elapsed = 0:0:21:32 / Sat Apr 24 02:15:48 2021
GPGPU-Sim uArch: cycles simulated: 384722  inst.: 21236454 (ipc=224.7) sim_rate=16411 (inst/sec) elapsed = 0:0:21:34 / Sat Apr 24 02:15:50 2021
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(226,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 385222  inst.: 21254988 (ipc=213.6) sim_rate=16413 (inst/sec) elapsed = 0:0:21:35 / Sat Apr 24 02:15:51 2021
GPGPU-Sim uArch: cycles simulated: 385722  inst.: 21272572 (ipc=203.7) sim_rate=16414 (inst/sec) elapsed = 0:0:21:36 / Sat Apr 24 02:15:52 2021
GPGPU-Sim uArch: cycles simulated: 386222  inst.: 21288699 (ipc=194.7) sim_rate=16401 (inst/sec) elapsed = 0:0:21:38 / Sat Apr 24 02:15:54 2021
GPGPU-Sim uArch: cycles simulated: 386722  inst.: 21306069 (ipc=186.7) sim_rate=16401 (inst/sec) elapsed = 0:0:21:39 / Sat Apr 24 02:15:55 2021
GPGPU-Sim uArch: cycles simulated: 387222  inst.: 21322376 (ipc=179.4) sim_rate=16401 (inst/sec) elapsed = 0:0:21:40 / Sat Apr 24 02:15:56 2021
GPGPU-Sim uArch: cycles simulated: 387722  inst.: 21336748 (ipc=172.5) sim_rate=16387 (inst/sec) elapsed = 0:0:21:42 / Sat Apr 24 02:15:58 2021
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(121,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 388222  inst.: 21352799 (ipc=166.4) sim_rate=16387 (inst/sec) elapsed = 0:0:21:43 / Sat Apr 24 02:15:59 2021
GPGPU-Sim uArch: cycles simulated: 388722  inst.: 21369518 (ipc=160.9) sim_rate=16387 (inst/sec) elapsed = 0:0:21:44 / Sat Apr 24 02:16:00 2021
GPGPU-Sim uArch: cycles simulated: 389222  inst.: 21385002 (ipc=155.7) sim_rate=16374 (inst/sec) elapsed = 0:0:21:46 / Sat Apr 24 02:16:02 2021
GPGPU-Sim uArch: cycles simulated: 389722  inst.: 21400983 (ipc=150.9) sim_rate=16374 (inst/sec) elapsed = 0:0:21:47 / Sat Apr 24 02:16:03 2021
GPGPU-Sim uArch: cycles simulated: 390222  inst.: 21416583 (ipc=146.5) sim_rate=16361 (inst/sec) elapsed = 0:0:21:49 / Sat Apr 24 02:16:05 2021
GPGPU-Sim uArch: cycles simulated: 390722  inst.: 21432439 (ipc=142.4) sim_rate=16360 (inst/sec) elapsed = 0:0:21:50 / Sat Apr 24 02:16:06 2021
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(7,0,0) tid=(212,0,0)
GPGPU-Sim uArch: cycles simulated: 391222  inst.: 21448269 (ipc=138.6) sim_rate=16360 (inst/sec) elapsed = 0:0:21:51 / Sat Apr 24 02:16:07 2021
GPGPU-Sim uArch: cycles simulated: 391722  inst.: 21464465 (ipc=135.0) sim_rate=16347 (inst/sec) elapsed = 0:0:21:53 / Sat Apr 24 02:16:09 2021
GPGPU-Sim uArch: cycles simulated: 392222  inst.: 21479316 (ipc=131.6) sim_rate=16346 (inst/sec) elapsed = 0:0:21:54 / Sat Apr 24 02:16:10 2021
GPGPU-Sim uArch: cycles simulated: 392722  inst.: 21495098 (ipc=128.5) sim_rate=16346 (inst/sec) elapsed = 0:0:21:55 / Sat Apr 24 02:16:11 2021
GPGPU-Sim uArch: cycles simulated: 393222  inst.: 21512586 (ipc=125.7) sim_rate=16334 (inst/sec) elapsed = 0:0:21:57 / Sat Apr 24 02:16:13 2021
GPGPU-Sim uArch: cycles simulated: 393722  inst.: 21526962 (ipc=122.8) sim_rate=16333 (inst/sec) elapsed = 0:0:21:58 / Sat Apr 24 02:16:14 2021
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(117,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 394222  inst.: 21541625 (ipc=120.2) sim_rate=16319 (inst/sec) elapsed = 0:0:22:00 / Sat Apr 24 02:16:16 2021
GPGPU-Sim uArch: cycles simulated: 394722  inst.: 21558190 (ipc=117.7) sim_rate=16319 (inst/sec) elapsed = 0:0:22:01 / Sat Apr 24 02:16:17 2021
GPGPU-Sim uArch: cycles simulated: 395222  inst.: 21573664 (ipc=115.4) sim_rate=16306 (inst/sec) elapsed = 0:0:22:03 / Sat Apr 24 02:16:19 2021
GPGPU-Sim uArch: cycles simulated: 395722  inst.: 21590990 (ipc=113.3) sim_rate=16307 (inst/sec) elapsed = 0:0:22:04 / Sat Apr 24 02:16:20 2021
GPGPU-Sim uArch: cycles simulated: 396222  inst.: 21606922 (ipc=111.2) sim_rate=16307 (inst/sec) elapsed = 0:0:22:05 / Sat Apr 24 02:16:21 2021
GPGPU-Sim uArch: cycles simulated: 396722  inst.: 21625248 (ipc=109.3) sim_rate=16296 (inst/sec) elapsed = 0:0:22:07 / Sat Apr 24 02:16:23 2021
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(191,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 397222  inst.: 21645917 (ipc=107.7) sim_rate=16287 (inst/sec) elapsed = 0:0:22:09 / Sat Apr 24 02:16:25 2021
GPGPU-Sim uArch: cycles simulated: 397722  inst.: 21661288 (ipc=105.8) sim_rate=16286 (inst/sec) elapsed = 0:0:22:10 / Sat Apr 24 02:16:26 2021
GPGPU-Sim uArch: cycles simulated: 398222  inst.: 21677559 (ipc=104.1) sim_rate=16286 (inst/sec) elapsed = 0:0:22:11 / Sat Apr 24 02:16:27 2021
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21573,376722), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 398722  inst.: 21695735 (ipc=102.6) sim_rate=16275 (inst/sec) elapsed = 0:0:22:13 / Sat Apr 24 02:16:29 2021
GPGPU-Sim uArch: cycles simulated: 399222  inst.: 21718246 (ipc=101.3) sim_rate=16280 (inst/sec) elapsed = 0:0:22:14 / Sat Apr 24 02:16:30 2021
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(56,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 399722  inst.: 21740313 (ipc=100.1) sim_rate=16272 (inst/sec) elapsed = 0:0:22:16 / Sat Apr 24 02:16:32 2021
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23457,376722), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 400222  inst.: 21760488 (ipc=98.8) sim_rate=16263 (inst/sec) elapsed = 0:0:22:18 / Sat Apr 24 02:16:34 2021
GPGPU-Sim uArch: cycles simulated: 400722  inst.: 21783421 (ipc=97.7) sim_rate=16268 (inst/sec) elapsed = 0:0:22:19 / Sat Apr 24 02:16:35 2021
GPGPU-Sim uArch: cycles simulated: 401222  inst.: 21815449 (ipc=97.0) sim_rate=16268 (inst/sec) elapsed = 0:0:22:21 / Sat Apr 24 02:16:37 2021
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(23,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 401722  inst.: 21840392 (ipc=96.1) sim_rate=16274 (inst/sec) elapsed = 0:0:22:22 / Sat Apr 24 02:16:38 2021
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25361,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 402222  inst.: 21864573 (ipc=95.1) sim_rate=16268 (inst/sec) elapsed = 0:0:22:24 / Sat Apr 24 02:16:40 2021
GPGPU-Sim uArch: cycles simulated: 402722  inst.: 21894557 (ipc=94.4) sim_rate=16278 (inst/sec) elapsed = 0:0:22:25 / Sat Apr 24 02:16:41 2021
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26229,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26243,376722), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 403222  inst.: 21923040 (ipc=93.7) sim_rate=16275 (inst/sec) elapsed = 0:0:22:27 / Sat Apr 24 02:16:43 2021
GPGPU-Sim uArch: Shader 17 finished CTA #0 (26502,376722), 2 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(186,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 23 finished CTA #0 (26755,376722), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 403722  inst.: 21948814 (ipc=93.0) sim_rate=16282 (inst/sec) elapsed = 0:0:22:28 / Sat Apr 24 02:16:44 2021
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27079,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27288,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (27370,376722), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 404222  inst.: 21978933 (ipc=92.4) sim_rate=16280 (inst/sec) elapsed = 0:0:22:30 / Sat Apr 24 02:16:46 2021
GPGPU-Sim uArch: Shader 23 finished CTA #1 (27608,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (27622,376722), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 404722  inst.: 22005810 (ipc=91.7) sim_rate=16288 (inst/sec) elapsed = 0:0:22:31 / Sat Apr 24 02:16:47 2021
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28061,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #1 (28128,376722), 1 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(153,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 19 finished CTA #1 (28497,376722), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 405222  inst.: 22035123 (ipc=91.1) sim_rate=16286 (inst/sec) elapsed = 0:0:22:33 / Sat Apr 24 02:16:49 2021
GPGPU-Sim uArch: Shader 28 finished CTA #0 (28643,376722), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 405722  inst.: 22066756 (ipc=90.6) sim_rate=16297 (inst/sec) elapsed = 0:0:22:34 / Sat Apr 24 02:16:50 2021
GPGPU-Sim uArch: Shader 17 finished CTA #1 (29335,376722), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 406222  inst.: 22097437 (ipc=90.1) sim_rate=16308 (inst/sec) elapsed = 0:0:22:35 / Sat Apr 24 02:16:51 2021
GPGPU-Sim uArch: Shader 17 finished CTA #2 (29690,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #0 (29774,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #0 (29838,376722), 3 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(209,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 406722  inst.: 22128086 (ipc=89.6) sim_rate=16306 (inst/sec) elapsed = 0:0:22:37 / Sat Apr 24 02:16:53 2021
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30161,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (30213,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 43 finished CTA #0 (30467,376722), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 407222  inst.: 22152190 (ipc=89.0) sim_rate=16312 (inst/sec) elapsed = 0:0:22:38 / Sat Apr 24 02:16:54 2021
GPGPU-Sim uArch: Shader 24 finished CTA #0 (30690,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (30852,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (30998,376722), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 407722  inst.: 22174839 (ipc=88.3) sim_rate=16317 (inst/sec) elapsed = 0:0:22:39 / Sat Apr 24 02:16:55 2021
GPGPU-Sim uArch: Shader 40 finished CTA #0 (31410,376722), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 408222  inst.: 22197194 (ipc=87.6) sim_rate=16321 (inst/sec) elapsed = 0:0:22:40 / Sat Apr 24 02:16:56 2021
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31581,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #0 (31648,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (31757,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #0 (31810,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31865,376722), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 408722  inst.: 22220553 (ipc=86.9) sim_rate=16314 (inst/sec) elapsed = 0:0:22:42 / Sat Apr 24 02:16:58 2021
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(171,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32104,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #0 (32322,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #0 (32448,376722), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 409222  inst.: 22241330 (ipc=86.2) sim_rate=16317 (inst/sec) elapsed = 0:0:22:43 / Sat Apr 24 02:16:59 2021
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32500,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (32568,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #0 (32659,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32686,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 18 finished CTA #0 (32786,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (32793,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (32805,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 52 finished CTA #0 (32836,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #0 (32929,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #0 (32933,376722), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 409722  inst.: 22267360 (ipc=85.7) sim_rate=16325 (inst/sec) elapsed = 0:0:22:44 / Sat Apr 24 02:17:00 2021
GPGPU-Sim uArch: Shader 38 finished CTA #0 (33048,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (33185,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 37 finished CTA #0 (33196,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #3 (33223,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (33258,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #0 (33447,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #0 (33489,376722), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 410222  inst.: 22291658 (ipc=85.2) sim_rate=16330 (inst/sec) elapsed = 0:0:22:45 / Sat Apr 24 02:17:01 2021
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33600,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 32 finished CTA #3 (33686,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #3 (33891,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (33904,376722), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(133,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 59 finished CTA #3 (33921,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (33978,376722), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 410722  inst.: 22324442 (ipc=84.9) sim_rate=16342 (inst/sec) elapsed = 0:0:22:46 / Sat Apr 24 02:17:02 2021
GPGPU-Sim uArch: Shader 37 finished CTA #3 (34032,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #0 (34130,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #3 (34153,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #0 (34236,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #0 (34285,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #3 (34287,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (34354,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (34365,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #1 (34375,376722), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 411222  inst.: 22350610 (ipc=84.4) sim_rate=16350 (inst/sec) elapsed = 0:0:22:47 / Sat Apr 24 02:17:03 2021
GPGPU-Sim uArch: Shader 40 finished CTA #3 (34546,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #0 (34562,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (34568,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #3 (34657,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (34713,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (34729,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 24 finished CTA #2 (34761,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 38 finished CTA #1 (34780,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34802,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #2 (34829,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #2 (34984,376722), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 411722  inst.: 22373931 (ipc=83.9) sim_rate=16343 (inst/sec) elapsed = 0:0:22:49 / Sat Apr 24 02:17:05 2021
GPGPU-Sim uArch: Shader 16 finished CTA #0 (35045,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #0 (35163,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (35190,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 28 finished CTA #2 (35235,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 54 finished CTA #0 (35299,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #1 (35305,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #0 (35309,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #0 (35328,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (35408,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (35423,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #2 (35441,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 60 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 412222  inst.: 22398245 (ipc=83.4) sim_rate=16349 (inst/sec) elapsed = 0:0:22:50 / Sat Apr 24 02:17:06 2021
GPGPU-Sim uArch: Shader 47 finished CTA #2 (35576,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (35581,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (35582,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #3 (35584,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #2 (35607,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #1 (35626,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #2 (35701,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 55 finished CTA #3 (35735,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #3 (35741,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #1 (35827,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #0 (35834,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #3 (35858,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 62 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(73,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 63 finished CTA #0 (35916,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #0 (35941,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #3 (35966,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #1 (36031,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #1 (36033,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #2 (36096,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 34 finished CTA #1 (36100,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #2 (36106,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #1 (36224,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (36275,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (36375,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (36440,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (36482,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #2 (36497,376722), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 413222  inst.: 22456580 (ipc=82.7) sim_rate=16379 (inst/sec) elapsed = 0:0:22:51 / Sat Apr 24 02:17:07 2021
GPGPU-Sim uArch: Shader 52 finished CTA #2 (36519,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #3 (36561,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 52 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 63 finished CTA #1 (36573,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (36600,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #1 (36610,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (36695,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36723,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (36791,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #1 (36802,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 34 finished CTA #3 (36828,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (36928,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #2 (36929,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (36945,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #2 (36966,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 413722  inst.: 22481074 (ipc=82.2) sim_rate=16385 (inst/sec) elapsed = 0:0:22:52 / Sat Apr 24 02:17:08 2021
GPGPU-Sim uArch: Shader 44 finished CTA #3 (37030,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #2 (37041,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 43 finished CTA #1 (37057,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #2 (37077,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 67 finished CTA #3 (37078,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37131,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #3 (37168,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #3 (37168,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #3 (37177,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #1 (37256,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 36 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 32 finished CTA #2 (37340,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 54 finished CTA #2 (37349,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37368,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #1 (37384,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37393,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (37406,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #2 (37424,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #0 (37480,376722), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 414222  inst.: 22498699 (ipc=81.6) sim_rate=16386 (inst/sec) elapsed = 0:0:22:53 / Sat Apr 24 02:17:09 2021
GPGPU-Sim uArch: Shader 30 finished CTA #3 (37517,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #3 (37541,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37695,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37702,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #0 (37726,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #1 (37853,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37911,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37931,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 66 finished CTA #3 (37940,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #2 (37987,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #2 (38043,376722), 2 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(94,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 67 finished CTA #1 (38136,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 67 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 40 finished CTA #1 (38149,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38241,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #0 (38264,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #1 (38352,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 42 finished CTA #0 (38393,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #2 (38464,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 37 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 415222  inst.: 22530719 (ipc=80.3) sim_rate=16397 (inst/sec) elapsed = 0:0:22:54 / Sat Apr 24 02:17:10 2021
GPGPU-Sim uArch: Shader 50 finished CTA #3 (38509,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #2 (38580,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 63 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 46 finished CTA #3 (38711,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #1 (38774,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #1 (38828,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 30 finished CTA #2 (38830,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #3 (38834,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #2 (38891,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38918,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (38937,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 44 finished CTA #1 (38947,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #1 (38978,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #3 (39167,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (39201,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 31 finished CTA #1 (39216,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (39245,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #2 (39278,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 66 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 64 finished CTA #2 (39298,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 64 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 34 finished CTA #2 (39309,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 42 finished CTA #3 (39316,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39317,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 46 finished CTA #2 (39347,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 48 finished CTA #3 (39358,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #2 (39383,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #2 (39438,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39455,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 416222  inst.: 22552274 (ipc=78.8) sim_rate=16401 (inst/sec) elapsed = 0:0:22:55 / Sat Apr 24 02:17:11 2021
GPGPU-Sim uArch: Shader 42 finished CTA #1 (39584,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39626,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #1 (39674,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 35 finished CTA #2 (39691,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #2 (39748,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #3 (39765,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39899,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #2 (39941,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #2 (40049,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 31 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40053,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #1 (40059,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #1 (40207,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 65 finished CTA #3 (40236,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #0 (40309,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40338,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 51 finished CTA #1 (40359,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40455,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #0 (40483,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #3 (40510,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 39 finished CTA #0 (40602,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #0 (40640,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #3 (40644,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (40656,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #3 (40657,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #0 (40751,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #0 (40830,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #3 (40997,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #1 (41018,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #2 (41062,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41106,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #1 (41149,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #3 (41180,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (41207,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #3 (41324,376722), 3 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #0 (41416,376722), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 418222  inst.: 22585557 (ipc=75.8) sim_rate=16413 (inst/sec) elapsed = 0:0:22:56 / Sat Apr 24 02:17:12 2021
GPGPU-Sim uArch: Shader 45 finished CTA #0 (41509,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #1 (41528,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (41716,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (41765,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 33 finished CTA #3 (41766,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #2 (41905,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41909,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #0 (41920,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (41931,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #3 (41984,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #3 (42059,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (42108,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 65 finished CTA #2 (42245,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 65 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 53 finished CTA #3 (42251,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #1 (42318,376722), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #2 (42392,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #1 (42400,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 49 finished CTA #2 (42445,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #1 (42484,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #3 (42605,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #2 (42611,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 39 finished CTA #2 (42653,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 39 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #1 (42863,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #1 (43021,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (43327,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 53 finished CTA #1 (43487,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #2 (43641,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 49 finished CTA #1 (44370,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 61 finished CTA #2 (44703,376722), 1 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #1 (45131,376722), 0 CTAs running
GPGPU-Sim uArch: Shader 61 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 61.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 45132
gpu_sim_insn = 3156653
gpu_ipc =      69.9427
gpu_tot_sim_cycle = 421854
gpu_tot_sim_insn = 22595624
gpu_tot_ipc =      53.5627
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1049909
gpu_stall_icnt2sh    = 4499273
gpu_total_sim_rate=16421

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1134657
	L1I_total_cache_misses = 6454
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20241, Miss = 15416, Miss_rate = 0.762, Pending_hits = 1562, Reservation_fails = 317386
	L1D_cache_core[1]: Access = 19969, Miss = 15173, Miss_rate = 0.760, Pending_hits = 1519, Reservation_fails = 328602
	L1D_cache_core[2]: Access = 20859, Miss = 15702, Miss_rate = 0.753, Pending_hits = 1531, Reservation_fails = 324782
	L1D_cache_core[3]: Access = 20041, Miss = 15063, Miss_rate = 0.752, Pending_hits = 1486, Reservation_fails = 320066
	L1D_cache_core[4]: Access = 20904, Miss = 15939, Miss_rate = 0.762, Pending_hits = 1573, Reservation_fails = 301328
	L1D_cache_core[5]: Access = 20787, Miss = 15999, Miss_rate = 0.770, Pending_hits = 1644, Reservation_fails = 343473
	L1D_cache_core[6]: Access = 19462, Miss = 14575, Miss_rate = 0.749, Pending_hits = 1423, Reservation_fails = 302804
	L1D_cache_core[7]: Access = 21125, Miss = 16061, Miss_rate = 0.760, Pending_hits = 1534, Reservation_fails = 315880
	L1D_cache_core[8]: Access = 19484, Miss = 14741, Miss_rate = 0.757, Pending_hits = 1617, Reservation_fails = 290235
	L1D_cache_core[9]: Access = 20329, Miss = 15594, Miss_rate = 0.767, Pending_hits = 1491, Reservation_fails = 335667
	L1D_cache_core[10]: Access = 20082, Miss = 15260, Miss_rate = 0.760, Pending_hits = 1392, Reservation_fails = 313253
	L1D_cache_core[11]: Access = 20868, Miss = 15751, Miss_rate = 0.755, Pending_hits = 1444, Reservation_fails = 322652
	L1D_cache_core[12]: Access = 19158, Miss = 14453, Miss_rate = 0.754, Pending_hits = 1524, Reservation_fails = 297734
	L1D_cache_core[13]: Access = 20152, Miss = 15472, Miss_rate = 0.768, Pending_hits = 1619, Reservation_fails = 338770
	L1D_cache_core[14]: Access = 20018, Miss = 15247, Miss_rate = 0.762, Pending_hits = 1482, Reservation_fails = 320219
	L1D_cache_core[15]: Access = 20090, Miss = 15238, Miss_rate = 0.758, Pending_hits = 1476, Reservation_fails = 321426
	L1D_cache_core[16]: Access = 20471, Miss = 15818, Miss_rate = 0.773, Pending_hits = 1573, Reservation_fails = 307491
	L1D_cache_core[17]: Access = 19271, Miss = 14640, Miss_rate = 0.760, Pending_hits = 1458, Reservation_fails = 327581
	L1D_cache_core[18]: Access = 19088, Miss = 14305, Miss_rate = 0.749, Pending_hits = 1374, Reservation_fails = 317572
	L1D_cache_core[19]: Access = 20312, Miss = 15234, Miss_rate = 0.750, Pending_hits = 1428, Reservation_fails = 317777
	L1D_cache_core[20]: Access = 20909, Miss = 16090, Miss_rate = 0.770, Pending_hits = 1576, Reservation_fails = 308316
	L1D_cache_core[21]: Access = 20109, Miss = 15313, Miss_rate = 0.761, Pending_hits = 1616, Reservation_fails = 338129
	L1D_cache_core[22]: Access = 20310, Miss = 15267, Miss_rate = 0.752, Pending_hits = 1463, Reservation_fails = 318554
	L1D_cache_core[23]: Access = 21004, Miss = 15952, Miss_rate = 0.759, Pending_hits = 1519, Reservation_fails = 306608
	L1D_cache_core[24]: Access = 20872, Miss = 16003, Miss_rate = 0.767, Pending_hits = 1610, Reservation_fails = 313443
	L1D_cache_core[25]: Access = 18990, Miss = 14296, Miss_rate = 0.753, Pending_hits = 1478, Reservation_fails = 327150
	L1D_cache_core[26]: Access = 19766, Miss = 14587, Miss_rate = 0.738, Pending_hits = 1438, Reservation_fails = 292328
	L1D_cache_core[27]: Access = 18559, Miss = 13651, Miss_rate = 0.736, Pending_hits = 1290, Reservation_fails = 281109
	L1D_cache_core[28]: Access = 19405, Miss = 14545, Miss_rate = 0.750, Pending_hits = 1486, Reservation_fails = 283720
	L1D_cache_core[29]: Access = 18346, Miss = 13830, Miss_rate = 0.754, Pending_hits = 1401, Reservation_fails = 323313
	L1D_cache_core[30]: Access = 18662, Miss = 13866, Miss_rate = 0.743, Pending_hits = 1415, Reservation_fails = 294767
	L1D_cache_core[31]: Access = 18538, Miss = 13852, Miss_rate = 0.747, Pending_hits = 1363, Reservation_fails = 286931
	L1D_cache_core[32]: Access = 19089, Miss = 14451, Miss_rate = 0.757, Pending_hits = 1519, Reservation_fails = 287554
	L1D_cache_core[33]: Access = 18301, Miss = 13796, Miss_rate = 0.754, Pending_hits = 1433, Reservation_fails = 308820
	L1D_cache_core[34]: Access = 18674, Miss = 13852, Miss_rate = 0.742, Pending_hits = 1326, Reservation_fails = 297324
	L1D_cache_core[35]: Access = 18728, Miss = 13902, Miss_rate = 0.742, Pending_hits = 1321, Reservation_fails = 299508
	L1D_cache_core[36]: Access = 19122, Miss = 14623, Miss_rate = 0.765, Pending_hits = 1486, Reservation_fails = 285048
	L1D_cache_core[37]: Access = 18121, Miss = 13652, Miss_rate = 0.753, Pending_hits = 1428, Reservation_fails = 313628
	L1D_cache_core[38]: Access = 18039, Miss = 13218, Miss_rate = 0.733, Pending_hits = 1294, Reservation_fails = 281112
	L1D_cache_core[39]: Access = 18912, Miss = 13931, Miss_rate = 0.737, Pending_hits = 1368, Reservation_fails = 285141
	L1D_cache_core[40]: Access = 18669, Miss = 13821, Miss_rate = 0.740, Pending_hits = 1472, Reservation_fails = 276555
	L1D_cache_core[41]: Access = 17752, Miss = 13361, Miss_rate = 0.753, Pending_hits = 1468, Reservation_fails = 305013
	L1D_cache_core[42]: Access = 18404, Miss = 13765, Miss_rate = 0.748, Pending_hits = 1392, Reservation_fails = 287178
	L1D_cache_core[43]: Access = 18486, Miss = 13865, Miss_rate = 0.750, Pending_hits = 1449, Reservation_fails = 288824
	L1D_cache_core[44]: Access = 19592, Miss = 14964, Miss_rate = 0.764, Pending_hits = 1566, Reservation_fails = 287423
	L1D_cache_core[45]: Access = 17892, Miss = 13479, Miss_rate = 0.753, Pending_hits = 1441, Reservation_fails = 323744
	L1D_cache_core[46]: Access = 17783, Miss = 13203, Miss_rate = 0.742, Pending_hits = 1337, Reservation_fails = 293684
	L1D_cache_core[47]: Access = 17294, Miss = 12831, Miss_rate = 0.742, Pending_hits = 1257, Reservation_fails = 264690
	L1D_cache_core[48]: Access = 18533, Miss = 14063, Miss_rate = 0.759, Pending_hits = 1483, Reservation_fails = 271866
	L1D_cache_core[49]: Access = 18507, Miss = 13980, Miss_rate = 0.755, Pending_hits = 1513, Reservation_fails = 320563
	L1D_cache_core[50]: Access = 18426, Miss = 13583, Miss_rate = 0.737, Pending_hits = 1369, Reservation_fails = 295452
	L1D_cache_core[51]: Access = 18514, Miss = 13979, Miss_rate = 0.755, Pending_hits = 1416, Reservation_fails = 293429
	L1D_cache_core[52]: Access = 18169, Miss = 13750, Miss_rate = 0.757, Pending_hits = 1479, Reservation_fails = 270196
	L1D_cache_core[53]: Access = 18773, Miss = 14059, Miss_rate = 0.749, Pending_hits = 1498, Reservation_fails = 305912
	L1D_cache_core[54]: Access = 18793, Miss = 14089, Miss_rate = 0.750, Pending_hits = 1442, Reservation_fails = 293325
	L1D_cache_core[55]: Access = 18639, Miss = 13724, Miss_rate = 0.736, Pending_hits = 1307, Reservation_fails = 292420
	L1D_cache_core[56]: Access = 18445, Miss = 13890, Miss_rate = 0.753, Pending_hits = 1470, Reservation_fails = 270230
	L1D_cache_core[57]: Access = 20015, Miss = 15383, Miss_rate = 0.769, Pending_hits = 1592, Reservation_fails = 333928
	L1D_cache_core[58]: Access = 20875, Miss = 15945, Miss_rate = 0.764, Pending_hits = 1525, Reservation_fails = 326424
	L1D_cache_core[59]: Access = 20422, Miss = 15479, Miss_rate = 0.758, Pending_hits = 1489, Reservation_fails = 321537
	L1D_cache_core[60]: Access = 19973, Miss = 15251, Miss_rate = 0.764, Pending_hits = 1596, Reservation_fails = 289605
	L1D_cache_core[61]: Access = 20363, Miss = 15381, Miss_rate = 0.755, Pending_hits = 1564, Reservation_fails = 344689
	L1D_cache_core[62]: Access = 20505, Miss = 15589, Miss_rate = 0.760, Pending_hits = 1489, Reservation_fails = 316587
	L1D_cache_core[63]: Access = 20274, Miss = 15095, Miss_rate = 0.745, Pending_hits = 1405, Reservation_fails = 320391
	L1D_cache_core[64]: Access = 21119, Miss = 16225, Miss_rate = 0.768, Pending_hits = 1634, Reservation_fails = 308613
	L1D_cache_core[65]: Access = 21279, Miss = 16206, Miss_rate = 0.762, Pending_hits = 1595, Reservation_fails = 341441
	L1D_cache_core[66]: Access = 20809, Miss = 15806, Miss_rate = 0.760, Pending_hits = 1427, Reservation_fails = 318471
	L1D_cache_core[67]: Access = 19944, Miss = 15063, Miss_rate = 0.755, Pending_hits = 1433, Reservation_fails = 311209
	L1D_total_cache_accesses = 1325416
	L1D_total_cache_misses = 1000187
	L1D_total_cache_miss_rate = 0.7546
	L1D_total_cache_pending_hits = 100088
	L1D_total_cache_reservation_fails = 20870600
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 114688
	L1C_total_cache_misses = 2176
	L1C_total_cache_miss_rate = 0.0190
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 30668
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 221334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 99967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 640993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14903198
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 112512
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 30668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3807
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 359194
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5967402
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1128203
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
890, 826, 1026, 1080, 660, 858, 1056, 912, 922, 1048, 778, 1168, 968, 1008, 1168, 880, 1232, 976, 1168, 1040, 1240, 1064, 1144, 946, 960, 842, 898, 666, 770, 778, 666, 746, 
gpgpu_n_tot_thrd_icount = 66234048
gpgpu_n_tot_w_icount = 2069814
gpgpu_n_stall_shd_mem = 21707676
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 640993
gpgpu_n_mem_write_global = 363122
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 68
gpgpu_n_load_insn  = 2470240
gpgpu_n_store_insn = 587500
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 30668
gpgpu_stall_shd_mem[c_mem][bk_conf] = 30668
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21677008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36353144	W0_Idle:4548776	W0_Scoreboard:6529808	W1:481406	W2:227552	W3:152834	W4:125394	W5:100532	W6:78832	W7:62374	W8:48454	W9:38004	W10:28766	W11:23944	W12:20538	W13:20508	W14:21016	W15:21538	W16:24054	W17:25826	W18:23520	W19:21652	W20:18486	W21:15378	W22:9810	W23:6638	W24:4864	W25:3842	W26:2318	W27:1488	W28:848	W29:538	W30:46	W31:62	W32:458752
traffic_breakdown_coretomem[CONST_ACC_R] = 544 {8:68,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5127944 {8:640993,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14532912 {40:363011,72:41,136:70,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4896 {72:68,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87175048 {136:640993,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2904976 {8:363122,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
maxmrqlatency = 222 
maxdqlatency = 0 
maxmflatency = 4188 
averagemflatency = 630 
max_icnt2mem_latency = 4032 
max_icnt2sh_latency = 419467 
mrq_lat_table:26607 	2824 	1186 	1677 	2753 	1000 	612 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	133746 	293877 	440146 	133759 	2654 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	82147 	22188 	83269 	83654 	122528 	277920 	267977 	63852 	988 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	65824 	287886 	233609 	52438 	1304 	0 	0 	1 	4 	37 	915 	12147 	32825 	72256 	150737 	94200 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	87 	103 	656 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        25        24        32        32        29        18        15        15        15        15        12        19        21        16        14 
dram[1]:        22        24        24        48        37        30        26        17        16        19        17        10        18        22        12        11 
dram[2]:        20        27        30        40        33        34        21        17        14        14        14        14        17        25        15        12 
dram[3]:        38        22        37        27        34        26        23        13        15        16        14        17        19        32        13        12 
dram[4]:        22        23        24        31        34        36        15        17        17        13        10        16        21        22        14        18 
dram[5]:        32        26        32        34        30        37        22        19        16        16        15        12        29        27        15        15 
dram[6]:        22        24        33        40        39        30        19        16        14        12        11        14        22        23        17        11 
dram[7]:        19        33        36        42        34        32        25        19        12        13        19        18        20        20        16        10 
dram[8]:        24        29        26        35        48        34        17        18        12        16        16        15        21        25        19        17 
dram[9]:        18        21        38        41        36        29        12        18        16        15        14        17        20        19        16        14 
dram[10]:        27        26        42        41        41        35        25        23        18        16        14        12        24        24        16        18 
dram[11]:        21        30        42        30        26        32        13        12        19        16        15        18        18        22         9        15 
dram[12]:        24        27        24        29        20        22        17        14        15        13        15        12        20        25        10        16 
dram[13]:        22        24        28        28        30        27        13        16        17        13        16        18        19        22        13        11 
dram[14]:        25        24        33        38        32        30        17        15        14        15        18        12        22        21        17        16 
dram[15]:        17        20        36        45        40        32        15        16        13        15        18        14        21        19        15        12 
maximum service time to same row:
dram[0]:     34121     28319     21019      5946     17078     39144     51452     18813     36447     29230     53480     43640     46600     38041     56430     66668 
dram[1]:     46093    102631     59832     59305     87327     80390     49319     44156     71493     51991     63663     78288     40438     38027     55812     52042 
dram[2]:     50202     40362    102590     15457     32673     46148     60372     79991     31372     16416     57207     68114     41641     35893     57957     45422 
dram[3]:     71719     55626     85592     89747     55569     39603    118630     88977     53084     27390     57320     77800     51043     34526     55533     44194 
dram[4]:     14062     60721     71515     22946     27900     25286     56092     53741     25887     38145     51870     50947     33705     34396     68402     59241 
dram[5]:     76486      9276     85634     42156     58660     77396    103159     99914     42456     89063     50483     39556     71040     35564     69255     53709 
dram[6]:     22444     40312      8449     84057     47604     19765     48660     39878     40064     29419     61072     71966     62432     53305     69461     35659 
dram[7]:     78688     63765     32703     34766     78935     60242    116718     25134     47144     49866     76685     34277     57976     50548     57042     48158 
dram[8]:      9474     43774      6613     12887     31795     25473     55684     90969     42844     21940     49394     52553     51953     36403     49575     56881 
dram[9]:     37049     36996     67302     55476     60727     25554     76654     64833     55854     27332     49442     48667     43338     43787     57114     56714 
dram[10]:     60837     37059     78405     69444     17780     23525    104379     82307     35601     42180     55407     52650     22457     33607     51924     64395 
dram[11]:     44125     43516     49949     70884     46146     65028     59200     44086     94716     59626     30850     48927     40471     32319     61800     51721 
dram[12]:     47092     29879     17332     68564     18862     12477     40054     72539     24100     42288     69873     50019     48165     35187     51332     48559 
dram[13]:     72272     67759     40023     41554     76983     85826    112425     28722     94191     91104     28715     35007     59725     50549     67661     48113 
dram[14]:     74537     13935     19832     24935     21100     20091     59680     49168     47397     39547     35314     42708     37448     44761     68103     56430 
dram[15]:     68384     44451     77687     75531     49832     41122    105783    102018     62047     76821     34876     42740     59488     48555     53462     56253 
average row accesses per activate:
dram[0]:  4.868421  9.000000 10.062500 10.933333  4.612245  4.891304  5.529412  3.653846  4.000000  4.081081  4.666667  3.083333  5.066667  5.423077  4.875000  4.480000 
dram[1]:  6.380952  8.625000  5.642857 12.153846  4.072727  4.428571  4.680000  3.964286  5.346154  4.962963  5.100000  4.333333  5.666667  5.500000  4.454545  3.406250 
dram[2]:  5.382353  6.846154  6.750000  8.000000  3.951613  4.471698  6.500000  6.733333  4.075000  4.055555  4.375000  3.750000  4.437500  7.095238  5.142857  4.208333 
dram[3]:  8.235294  6.000000  5.433333  7.850000  4.433962  4.103448  5.333333  3.700000  4.700000  4.533333  5.888889  4.583333  4.962963  7.833333  4.142857  3.424242 
dram[4]:  6.640000  6.720000  8.526316  9.812500  3.825397  4.647059  6.857143  5.944445  4.264706  4.303030  3.827586  4.000000  5.692307  6.363636  4.541667  4.192307 
dram[5]:  7.650000  8.866667  4.405406  8.190476  3.703125  4.560000  7.666667  6.052631  4.666667  4.193548  3.321429  3.517241  8.176471  7.000000  4.714286  3.333333 
dram[6]:  8.333333  9.210526  7.272727  7.900000  5.108696  4.250000  6.857143  7.923077  5.071429  3.525000  3.785714  4.454545  5.560000  6.400000  6.470588  3.222222 
dram[7]:  5.407407  7.421052  5.896552  6.071429  4.396226  4.017241  7.733333  5.086957  5.454545  4.172414  4.200000  4.434783  6.894737  6.833333  3.750000  3.352941 
dram[8]:  7.541667  7.333333  6.615385 11.142858  6.135135  7.033333  4.950000  4.526316  4.157895  4.636364  4.230769  3.960000  5.791667  5.392857  4.913043  4.192307 
dram[9]:  6.772727  7.190476  5.961538  5.785714  3.806452  3.806452  3.375000  6.812500  4.733333  4.518518  4.291667  4.608696  7.050000  5.826087  3.892857  3.793103 
dram[10]:  8.761905  7.541667  8.526316  8.380953  4.500000  4.808511  8.250000  7.285714  4.483871  4.142857  4.038462  3.851852  5.384615  5.592593  4.772727  4.666667 
dram[11]:  6.250000  8.733334  4.969697  9.647058  4.625000  3.406250  4.782609  4.259259  5.521739  4.062500  4.125000  4.458333  4.821429  5.000000  3.750000  4.280000 
dram[12]:  5.906250  9.421053  9.117647 10.066667  3.983333  4.122807  4.409091  3.846154  3.975000  3.644444  4.650000  3.096774  6.478261  4.441176  3.892857  3.322581 
dram[13]:  6.950000  7.500000  4.297297  6.320000  5.088889  4.303571  3.620690  3.387097  5.307693  5.178571  4.850000  3.846154  5.956522  6.750000  3.703704  3.090909 
dram[14]:  8.842105  6.807693  9.588235  9.750000  4.750000  4.092593  4.304348  5.875000  3.891892  4.928571  4.041667  3.500000  5.269231  4.593750  4.458333  4.153846 
dram[15]:  5.535714  5.000000  5.058824  8.315789  4.666667  3.912281  4.000000  3.655172  3.473684  5.280000  3.916667  5.050000  6.476191  6.318182  4.000000  3.961539 
average row locality = 36765/7278 = 5.051525
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       177       176       125       128       167       168        93        95       152       151       112       111       152       141       117       112 
dram[1]:       134       138       124       124       177       168       117       111       139       134       102       104       136       132        98       109 
dram[2]:       179       174       126       134       176       174        91       101       163       146       105       105       142       149       108       101 
dram[3]:       139       142       129       121       186       183       112       111       141       136       106       110       134       141       116       113 
dram[4]:       163       166       123       121       180       183        96       107       145       142       111       104       148       140       109       109 
dram[5]:       151       133       129       138       182       179       115       115       140       130        93       102       139       126        99       100 
dram[6]:       173       169       124       123       168       179        96       103       142       141       106        98       139       128       110       116 
dram[7]:       144       138       134       133       177       180       116       117       120       121       105       102       131       123       105       114 
dram[8]:       177       174       133       120       174       162        99        86       158       153       110        99       139       151       113       109 
dram[9]:       147       149       119       124       185       188       108       109       142       122       103       106       141       134       109       110 
dram[10]:       181       176       125       137       173       168        99       102       139       145       105       104       140       151       105       112 
dram[11]:       147       131       129       127       177       170       110       115       127       130        99       107       135       130       105       107 
dram[12]:       182       176       120       117       178       177        97       100       159       164        93        96       149       151       109       103 
dram[13]:       136       144       125       125       180       184       105       105       138       145        97       100       137       135       100       102 
dram[14]:       166       171       126       121       173       168        99        94       144       138        97       105       137       147       107       108 
dram[15]:       152       146       138       122       174       178       116       106       132       132        94       101       136       139       100       103 
total reads: 33771
bank skew: 188/86 = 2.19
chip skew: 2177/2046 = 1.06
number of total write accesses:
dram[0]:         8         4        36        36        59        57         1         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        34        34        47        49         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4        36        34        69        63         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         2        34        36        49        55         0         0         0         0         0         0         0         0         0         0 
dram[4]:         3         2        39        36        61        54         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         0        34        34        55        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         6        36        35        67        59         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         3        37        37        56        53         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         2        39        36        53        49         0         0         0         0         0         0         0         0         0         0 
dram[9]:         2         2        36        38        51        48         0         0         0         0         0         0         0         0         0         0 
dram[10]:         3         5        37        39        70        58         0         0         0         0         0         0         0         0         0         0 
dram[11]:         3         0        35        37        45        48         0         0         0         0         0         0         0         0         0         0 
dram[12]:         7         3        35        34        61        58         0         0         0         0         0         0         0         0         0         0 
dram[13]:         3         6        34        33        49        57         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         6        37        35        55        53         0         0         0         0         0         0         0         0         0         0 
dram[15]:         3         4        34        36        50        45         0         0         0         0         0         0         0         0         0         0 
total reads: 2994
min_bank_accesses = 0!
chip skew: 212/164 = 1.29
average mf latency per bank:
dram[0]:      86312     57065     24873     15314     18367     12088    481143      8304      5710      3661      7878      4849      5715      3493      7497      4659
dram[1]:      72053     73129     15956     17169     11531     12298      4128      4495      3417      3956      4547      4864      3355      3645      4845      4692
dram[2]:      54436     57428     16702     15699     11845     11791      9415      7552      3245      3673      4903      4611      3548      3393      4499      5152
dram[3]:      71449     71450     16682     16645     10539     10970      4464      4108      3782      3852      4715      4338      3848      3709      4393      4396
dram[4]:      63261     63545     15401     15707     11572     11209      9018      7188      3737      3895      4637      5250      3513      3786      4945      4423
dram[5]:      67006     74448     14287     13630     10262     11030      4186      4092      4036      3804      5402      4811      3811      3651      5082      4932
dram[6]:      58144     59376     16012     15181     11864     11333      8653      7613      3843      3600      4838      5365      3892      4028      4638      4464
dram[7]:      66674     71539     13586     14403      9851      9949      3952      3736      4168      4150      4519      4786      3710      3695      4436      4331
dram[8]:      57374     60355     13306     15309     11753     12748      7850      9582      3866      3778      5290      5364      3701      3394      4465      4460
dram[9]:      68117     69264     14887     15804     10634     10935      5004      5380      3765      4291      5245      4645      3382      3687      4678      4371
dram[10]:      55719     56910     14667     14381     10919     12295      7745      8168      3783      3768      4666      5063      3709      3723      4881      3946
dram[11]:      67193     79202     14906     15894     11167     11862      4338      4799      4334      3672      4592      5030      3984      4060      4778      4232
dram[12]:      54097     58674     15739     16361     10829     11675      8082      8162      4070      3204      5559      5442      3657      3403      4775      4269
dram[13]:      71682     68225     15552     15804     11121     10968      4474      4826      3916      3481      5266      5350      3749      4041      5099      5023
dram[14]:      60383     57980     15566     16930     11801     12373      7395      8607      3747      4744      5745      5588      3800      4814      4614      5490
dram[15]:      65141     69646     14536     16726     10788     11369      4168      5744      3672      5392      5661      6641      3472      5393      4807      6395
maximum mf latency per bank:
dram[0]:       3483      3313      2947      2373      4188      3102      3813      2125      2991      2363      2479      2799      2595      1856      2592      2092
dram[1]:       3093      3192      2658      2306      3645      2804      3014      1719      2493      2373      2163      2369      1705      1846      2438      2555
dram[2]:       2828      3263      2700      2261      4044      2857      3161      2502      2521      2467      2094      2032      1671      2103      2448      2564
dram[3]:       2577      3287      2600      2979      2687      2864      3346      1835      2017      2408      2533      2473      1754      2098      2428      2414
dram[4]:       2969      2961      3010      2465      2729      2400      2703      2540      2261      2482      2617      2352      2155      2131      2661      2545
dram[5]:       2508      2628      2653      2691      2797      2480      1928      2633      2558      2080      2605      2405      2491      2558      2676      1974
dram[6]:       3252      2613      2542      2649      2868      2357      2656      2601      2542      2067      2318      2339      2745      2547      2106      2014
dram[7]:       3424      2622      2490      2418      2514      2177      2282      2473      2549      1980      1925      2465      2754      1845      2086      2169
dram[8]:       3141      3281      2414      2553      2541      2553      2269      2239      2569      2313      2286      2318      2180      1671      2125      1908
dram[9]:       3585      2731      2727      2258      2491      2698      2627      2281      2021      2379      3026      2248      2257      2104      2143      1904
dram[10]:       2950      2877      2464      2398      2519      2771      2465      2115      1977      2499      2633      2028      2263      2176      2173      1877
dram[11]:       2626      3029      2265      2407      2197      2407      2181      2198      2052      2437      2596      2099      2234      2179      2142      1899
dram[12]:       2704      2843      2507      2169      2439      2358      2351      2521      2449      1917      1936      1856      2058      2018      2784      2265
dram[13]:       2897      2658      2386      2177      3241      2198      2427      2132      2445      1970      2029      2117      2060      1804      2104      2702
dram[14]:       2599      3018      2425      2603      3231      2415      2041      1949      2469      2548      2804      2260      2689      2437      2123      2616
dram[15]:       2728      3609      2180      2648      3076      2542      2090      2277      2545      2578      2683      2327      2789      2589      2135      2570
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551320 n_act=467 n_pre=451 n_req=2378 n_rd=4354 n_write=249 bw_util=0.01653
n_activity=34798 dram_eff=0.2646
bk0: 354a 554916i bk1: 352a 554925i bk2: 250a 555024i bk3: 256a 554930i bk4: 334a 553772i bk5: 336a 553615i bk6: 186a 555437i bk7: 190a 555023i bk8: 304a 554907i bk9: 302a 554689i bk10: 224a 555288i bk11: 222a 554865i bk12: 304a 554795i bk13: 282a 554776i bk14: 234a 555049i bk15: 224a 555051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.042355
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551707 n_act=434 n_pre=418 n_req=2211 n_rd=4094 n_write=188 bw_util=0.01538
n_activity=32610 dram_eff=0.2626
bk0: 268a 555594i bk1: 276a 555530i bk2: 248a 555077i bk3: 248a 555338i bk4: 354a 554007i bk5: 336a 553938i bk6: 234a 555480i bk7: 222a 555412i bk8: 278a 555353i bk9: 268a 555252i bk10: 204a 555530i bk11: 208a 555377i bk12: 272a 555246i bk13: 264a 555223i bk14: 196a 555485i bk15: 218a 555277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.019018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551292 n_act=475 n_pre=459 n_req=2384 n_rd=4348 n_write=267 bw_util=0.01658
n_activity=34284 dram_eff=0.2692
bk0: 358a 555022i bk1: 348a 554844i bk2: 252a 555063i bk3: 268a 555050i bk4: 352a 553090i bk5: 348a 553254i bk6: 182a 555458i bk7: 202a 555537i bk8: 326a 554897i bk9: 292a 554998i bk10: 210a 555408i bk11: 210a 555299i bk12: 284a 554889i bk13: 298a 554825i bk14: 216a 554967i bk15: 202a 555206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0326161
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551480 n_act=461 n_pre=445 n_req=2297 n_rd=4240 n_write=215 bw_util=0.016
n_activity=33068 dram_eff=0.2694
bk0: 278a 555597i bk1: 284a 555294i bk2: 258a 554903i bk3: 242a 555160i bk4: 372a 553581i bk5: 366a 553369i bk6: 224a 555376i bk7: 222a 555205i bk8: 282a 555154i bk9: 272a 555047i bk10: 212a 555669i bk11: 220a 555258i bk12: 268a 555264i bk13: 282a 555038i bk14: 232a 555094i bk15: 226a 554660i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.029732
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551419 n_act=451 n_pre=435 n_req=2342 n_rd=4294 n_write=242 bw_util=0.01629
n_activity=32627 dram_eff=0.2781
bk0: 326a 555304i bk1: 332a 555024i bk2: 246a 554986i bk3: 242a 554968i bk4: 360a 553163i bk5: 366a 553346i bk6: 192a 555724i bk7: 214a 555557i bk8: 290a 555048i bk9: 284a 554888i bk10: 222a 555261i bk11: 208a 555267i bk12: 296a 554954i bk13: 280a 555136i bk14: 218a 555280i bk15: 218a 554923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0296997
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551614 n_act=445 n_pre=429 n_req=2245 n_rd=4142 n_write=211 bw_util=0.01563
n_activity=33141 dram_eff=0.2627
bk0: 302a 555434i bk1: 266a 555484i bk2: 258a 554585i bk3: 276a 554847i bk4: 364a 553549i bk5: 358a 553671i bk6: 230a 555581i bk7: 230a 555335i bk8: 280a 555220i bk9: 260a 555062i bk10: 186a 555156i bk11: 204a 555196i bk12: 278a 555328i bk13: 252a 555324i bk14: 198a 555322i bk15: 200a 555015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0252855
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551518 n_act=427 n_pre=411 n_req=2320 n_rd=4230 n_write=255 bw_util=0.01611
n_activity=33012 dram_eff=0.2717
bk0: 346a 555307i bk1: 338a 555210i bk2: 248a 555191i bk3: 246a 555162i bk4: 336a 553659i bk5: 358a 553468i bk6: 192a 555695i bk7: 206a 555660i bk8: 284a 555238i bk9: 282a 554869i bk10: 212a 555247i bk11: 196a 555376i bk12: 278a 555051i bk13: 256a 555184i bk14: 220a 555512i bk15: 232a 555012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0294411
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551606 n_act=450 n_pre=434 n_req=2248 n_rd=4120 n_write=231 bw_util=0.01563
n_activity=33516 dram_eff=0.2596
bk0: 288a 555379i bk1: 276a 555447i bk2: 268a 554961i bk3: 266a 554901i bk4: 354a 553622i bk5: 360a 553608i bk6: 232a 555740i bk7: 234a 555498i bk8: 240a 555568i bk9: 242a 555316i bk10: 210a 555457i bk11: 204a 555441i bk12: 262a 555345i bk13: 246a 555551i bk14: 210a 555248i bk15: 228a 555123i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0172509
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551484 n_act=417 n_pre=401 n_req=2340 n_rd=4314 n_write=225 bw_util=0.0163
n_activity=32101 dram_eff=0.2828
bk0: 354a 555242i bk1: 348a 554934i bk2: 266a 554682i bk3: 240a 555076i bk4: 348a 554280i bk5: 324a 554232i bk6: 198a 555497i bk7: 172a 555601i bk8: 316a 554868i bk9: 306a 554846i bk10: 220a 555189i bk11: 198a 555471i bk12: 278a 554917i bk13: 302a 554643i bk14: 226a 555101i bk15: 218a 554845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.03735
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551509 n_act=473 n_pre=457 n_req=2273 n_rd=4192 n_write=210 bw_util=0.01581
n_activity=34125 dram_eff=0.258
bk0: 294a 555548i bk1: 298a 555314i bk2: 238a 554734i bk3: 248a 554757i bk4: 370a 553275i bk5: 376a 553316i bk6: 216a 555108i bk7: 218a 555517i bk8: 284a 555065i bk9: 244a 555259i bk10: 206a 555483i bk11: 212a 555462i bk12: 282a 555101i bk13: 268a 554828i bk14: 218a 554947i bk15: 220a 555041i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0297518
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551407 n_act=430 n_pre=414 n_req=2374 n_rd=4324 n_write=266 bw_util=0.01649
n_activity=32282 dram_eff=0.2844
bk0: 362a 555302i bk1: 352a 554835i bk2: 250a 554820i bk3: 274a 554764i bk4: 346a 553326i bk5: 336a 553524i bk6: 198a 555468i bk7: 204a 555391i bk8: 278a 555130i bk9: 290a 554810i bk10: 210a 555147i bk11: 208a 554986i bk12: 280a 554903i bk13: 302a 554600i bk14: 210a 555373i bk15: 224a 554926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0396594
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551640 n_act=461 n_pre=445 n_req=2214 n_rd=4092 n_write=203 bw_util=0.01543
n_activity=33123 dram_eff=0.2593
bk0: 294a 555434i bk1: 262a 555575i bk2: 258a 554771i bk3: 254a 555076i bk4: 354a 553981i bk5: 340a 553339i bk6: 220a 555424i bk7: 230a 555247i bk8: 254a 555401i bk9: 260a 554977i bk10: 198a 555416i bk11: 214a 555310i bk12: 270a 554959i bk13: 260a 554998i bk14: 210a 555246i bk15: 214a 555170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0254274
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551267 n_act=500 n_pre=484 n_req=2369 n_rd=4342 n_write=248 bw_util=0.01649
n_activity=33540 dram_eff=0.2737
bk0: 364a 555037i bk1: 352a 555003i bk2: 240a 555176i bk3: 234a 555334i bk4: 356a 553423i bk5: 354a 553322i bk6: 194a 555471i bk7: 200a 555033i bk8: 318a 554725i bk9: 328a 554582i bk10: 186a 555401i bk11: 192a 555133i bk12: 298a 554932i bk13: 302a 554801i bk14: 218a 555240i bk15: 206a 555282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0311453
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551584 n_act=466 n_pre=450 n_req=2240 n_rd=4116 n_write=225 bw_util=0.01559
n_activity=33444 dram_eff=0.2596
bk0: 272a 555543i bk1: 288a 555318i bk2: 250a 554757i bk3: 250a 554907i bk4: 360a 553987i bk5: 368a 553622i bk6: 210a 555349i bk7: 210a 555240i bk8: 276a 555169i bk9: 290a 554970i bk10: 194a 555528i bk11: 200a 555176i bk12: 274a 554997i bk13: 270a 555258i bk14: 200a 555339i bk15: 204a 554927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0286096
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551528 n_act=446 n_pre=430 n_req=2289 n_rd=4202 n_write=235 bw_util=0.01594
n_activity=32299 dram_eff=0.2747
bk0: 332a 555455i bk1: 342a 554970i bk2: 252a 555050i bk3: 242a 555103i bk4: 346a 553770i bk5: 336a 553391i bk6: 198a 555282i bk7: 188a 555542i bk8: 288a 554893i bk9: 276a 554985i bk10: 194a 555349i bk11: 210a 555163i bk12: 274a 555160i bk13: 294a 554747i bk14: 214a 555341i bk15: 216a 555133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0356583
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=556841 n_nop=551561 n_act=475 n_pre=459 n_req=2241 n_rd=4138 n_write=208 bw_util=0.01561
n_activity=34083 dram_eff=0.255
bk0: 304a 555356i bk1: 292a 555211i bk2: 276a 554774i bk3: 244a 555265i bk4: 348a 554026i bk5: 356a 553848i bk6: 232a 555324i bk7: 212a 555401i bk8: 264a 555078i bk9: 264a 555321i bk10: 188a 555440i bk11: 202a 555535i bk12: 272a 555259i bk13: 278a 555214i bk14: 200a 555363i bk15: 206a 555525i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0186427

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78067, Miss = 1095, Miss_rate = 0.014, Pending_hits = 12, Reservation_fails = 412
L2_cache_bank[1]: Access = 30092, Miss = 1082, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 142
L2_cache_bank[2]: Access = 29732, Miss = 1027, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 30052, Miss = 1020, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 30169, Miss = 1090, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 223
L2_cache_bank[5]: Access = 30447, Miss = 1084, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 77
L2_cache_bank[6]: Access = 30104, Miss = 1063, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 30191, Miss = 1057, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 30344, Miss = 1075, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 105
L2_cache_bank[9]: Access = 30327, Miss = 1072, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 29724, Miss = 1048, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 106
L2_cache_bank[11]: Access = 29363, Miss = 1023, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 129
L2_cache_bank[12]: Access = 30120, Miss = 1058, Miss_rate = 0.035, Pending_hits = 7, Reservation_fails = 176
L2_cache_bank[13]: Access = 29960, Miss = 1057, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 102
L2_cache_bank[14]: Access = 28942, Miss = 1032, Miss_rate = 0.036, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[15]: Access = 29195, Miss = 1028, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 63
L2_cache_bank[16]: Access = 29740, Miss = 1103, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 95
L2_cache_bank[17]: Access = 30052, Miss = 1054, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 37
L2_cache_bank[18]: Access = 29562, Miss = 1054, Miss_rate = 0.036, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 30034, Miss = 1042, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 1
L2_cache_bank[20]: Access = 29664, Miss = 1067, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 65
L2_cache_bank[21]: Access = 29958, Miss = 1095, Miss_rate = 0.037, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[22]: Access = 29554, Miss = 1029, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 29899, Miss = 1017, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 29983, Miss = 1087, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 117
L2_cache_bank[25]: Access = 30326, Miss = 1084, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29599, Miss = 1018, Miss_rate = 0.034, Pending_hits = 1, Reservation_fails = 67
L2_cache_bank[27]: Access = 29660, Miss = 1040, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 53
L2_cache_bank[28]: Access = 30148, Miss = 1049, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 41
L2_cache_bank[29]: Access = 30220, Miss = 1052, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 54
L2_cache_bank[30]: Access = 29539, Miss = 1042, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 35
L2_cache_bank[31]: Access = 29756, Miss = 1027, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1004523
L2_total_cache_misses = 33771
L2_total_cache_miss_rate = 0.0336
L2_total_cache_pending_hits = 102
L2_total_cache_reservation_fails = 2100
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 609448
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1602
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 360812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2257
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 326
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.208
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3569991
icnt_total_pkts_simt_to_mem=1367896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 110.218
	minimum = 6
	maximum = 2780
Network latency average = 62.8092
	minimum = 6
	maximum = 2050
Slowest packet = 1769646
Flit latency average = 31.8431
	minimum = 6
	maximum = 2049
Slowest flit = 4616729
Fragmentation average = 0.0381761
	minimum = 0
	maximum = 376
Injected packet rate average = 0.060187
	minimum = 0.0307764 (at node 17)
	maximum = 0.131038 (at node 68)
Accepted packet rate average = 0.060187
	minimum = 0.0307764 (at node 17)
	maximum = 0.131038 (at node 68)
Injected flit rate average = 0.1747
	minimum = 0.0327484 (at node 17)
	maximum = 0.501684 (at node 68)
Accepted flit rate average= 0.1747
	minimum = 0.0908225 (at node 82)
	maximum = 0.265266 (at node 39)
Injected packet length average = 2.90263
Accepted packet length average = 2.90263
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 87.3899 (8 samples)
	minimum = 6 (8 samples)
	maximum = 1269.75 (8 samples)
Network latency average = 49.8303 (8 samples)
	minimum = 6 (8 samples)
	maximum = 996.75 (8 samples)
Flit latency average = 34.1128 (8 samples)
	minimum = 6 (8 samples)
	maximum = 995.75 (8 samples)
Fragmentation average = 0.0157726 (8 samples)
	minimum = 0 (8 samples)
	maximum = 148.625 (8 samples)
Injected packet rate average = 0.0282067 (8 samples)
	minimum = 0.0115611 (8 samples)
	maximum = 0.142581 (8 samples)
Accepted packet rate average = 0.0282067 (8 samples)
	minimum = 0.0115611 (8 samples)
	maximum = 0.142581 (8 samples)
Injected flit rate average = 0.0692831 (8 samples)
	minimum = 0.015053 (8 samples)
	maximum = 0.272308 (8 samples)
Accepted flit rate average = 0.0692831 (8 samples)
	minimum = 0.0352709 (8 samples)
	maximum = 0.264477 (8 samples)
Injected packet size average = 2.45627 (8 samples)
Accepted packet size average = 2.45627 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 56 sec (1376 sec)
gpgpu_simulation_rate = 16421 (inst/sec)
gpgpu_simulation_rate = 306 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 30, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 31, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 32, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 33, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 34, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 35, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 36, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 37, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 38, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 39, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 40, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 41, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 42, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 43, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 44, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 45, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 46, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 47, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 48, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 49, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 50, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 51, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 52, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 53, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 54, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 55, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 56, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 57, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 58, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 59, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 60, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 61, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 62, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 63, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 64, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 65, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 66, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 67, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,421854)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 30, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 31, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 32, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 33, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 34, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 35, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 36, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 37, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 38, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 39, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 40, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 41, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 42, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 43, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 44, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 45, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 46, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 47, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 48, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 49, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 50, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 51, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 52, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 53, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 54, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 55, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 56, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 57, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 58, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 59, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 60, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 61, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 62, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 63, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 64, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 65, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 66, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core: 67, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,421854)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 30, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 31, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 32, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 33, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 34, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 35, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 36, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 37, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 38, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 39, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 40, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 41, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 42, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 43, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 44, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 45, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 46, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 47, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 48, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 49, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 50, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 51, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 52, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 53, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 54, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 55, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 56, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 57, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 58, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 59, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 60, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 61, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 62, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 63, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 64, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 65, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 66, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core: 67, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,421854)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 15, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 16, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 17, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 18, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 19, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 20, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 21, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 22, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 23, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 24, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 25, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 26, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 27, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 28, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 29, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 30, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 31, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 32, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 33, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 34, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 35, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 36, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 37, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 38, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 39, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 40, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 41, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 42, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 43, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 44, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 45, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 46, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 47, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 48, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 49, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 50, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 51, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 52, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 53, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 54, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 55, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 56, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 57, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 58, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 59, cta: 3 initialized @(4,421854)
GPGPU-Sim uArch: core: 60, cta: 3 initialized @(4,421854)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(71,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(35,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(26,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(100,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(38,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(79,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(131,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(102,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(167,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(164,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(173,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(215,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(127,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 64 finished CTA #0 (328,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #0 (332,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #0 (334,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #0 (348,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #0 (349,421854), 3 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(229,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 25 finished CTA #0 (355,421854), 3 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(232,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 64 finished CTA #1 (397,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #1 (410,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #1 (411,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (412,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (413,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (413,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (416,421854), 2 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(237,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 20 finished CTA #0 (434,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #0 (457,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (460,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #0 (460,421854), 3 CTAs running
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(164,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 16 finished CTA #0 (464,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #0 (464,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #0 (465,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #0 (467,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #0 (472,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (474,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (476,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #0 (478,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #1 (479,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (482,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #2 (484,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (487,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #2 (487,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (488,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (488,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (488,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #2 (490,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #2 (491,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #2 (491,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #2 (493,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #2 (494,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #2 (497,421854), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 422354  inst.: 24218241 (ipc=3245.2) sim_rate=17549 (inst/sec) elapsed = 0:0:23:00 / Sat Apr 24 02:17:16 2021
GPGPU-Sim uArch: Shader 42 finished CTA #2 (501,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #2 (503,421854), 2 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(122,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 62 finished CTA #1 (513,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (514,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #1 (516,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (576,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #3 (595,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #3 (596,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #3 (608,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #3 (611,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #3 (611,421854), 3 CTAs running
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(149,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (621,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #3 (622,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #3 (622,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (623,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #3 (623,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #3 (624,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #3 (631,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (640,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #3 (647,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #3 (671,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #0 (824,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (894,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #0 (895,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #0 (932,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (945,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (950,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (960,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #0 (961,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #0 (962,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #0 (963,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (967,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (968,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (970,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #0 (973,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (974,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (977,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #1 (979,421854), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 422854  inst.: 24366513 (ipc=1770.9) sim_rate=17631 (inst/sec) elapsed = 0:0:23:02 / Sat Apr 24 02:17:18 2021
GPGPU-Sim uArch: Shader 65 finished CTA #1 (1004,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1011,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #1 (1012,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1016,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #0 (1024,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #2 (1037,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #3 (1075,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (1087,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1089,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #0 (1093,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #2 (1094,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #0 (1102,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #0 (1131,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #2 (1133,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #1 (1146,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #2 (1154,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1155,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (1167,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1192,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 61 finished CTA #0 (1201,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1204,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #2 (1209,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #3 (1210,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #0 (1212,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1213,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #0 (1223,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #0 (1228,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1251,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (1253,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #3 (1272,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #1 (1323,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #2 (1331,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #0 (1335,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1350,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (1353,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #0 (1356,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #2 (1364,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (1390,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1397,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #3 (1403,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #0 (1412,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #0 (1414,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #3 (1416,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1427,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #0 (1429,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1436,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #0 (1453,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #2 (1468,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #1 (1470,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #0 (1475,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #0 (1486,421854), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 423354  inst.: 24385592 (ipc=1193.3) sim_rate=17632 (inst/sec) elapsed = 0:0:23:03 / Sat Apr 24 02:17:19 2021
GPGPU-Sim uArch: Shader 44 finished CTA #0 (1501,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #0 (1510,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (1511,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1523,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 37 finished CTA #3 (1617,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (1626,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1644,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 55 finished CTA #2 (1644,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #3 (1672,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (1673,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (1715,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #2 (1736,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #0 (1738,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #1 (1780,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #3 (1796,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (1802,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #3 (1831,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #1 (1836,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #2 (1839,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 66 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 59 finished CTA #3 (1868,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #1 (1933,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 54 finished CTA #2 (1933,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1940,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 40 finished CTA #2 (1969,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #3 (1975,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1982,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #3 (1984,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1991,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1998,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (2042,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 32 finished CTA #2 (2054,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (2083,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #2 (2104,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2106,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (2117,421854), 3 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #2 (2122,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2138,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #0 (2152,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #2 (2190,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #3 (2224,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #1 (2235,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #3 (2240,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 53 finished CTA #2 (2252,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (2260,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #2 (2269,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #3 (2275,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #2 (2276,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #3 (2276,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #1 (2282,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #3 (2288,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #2 (2312,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 62 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 28 finished CTA #2 (2317,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #3 (2321,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #1 (2354,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 28 finished CTA #3 (2387,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 36 finished CTA #3 (2430,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #2 (2448,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 67 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 58 finished CTA #2 (2450,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 55 finished CTA #3 (2453,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 51 finished CTA #3 (2469,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #3 (2478,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 60 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2480,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #3 (2481,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (2493,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 424354  inst.: 24409140 (ipc=725.4) sim_rate=17636 (inst/sec) elapsed = 0:0:23:04 / Sat Apr 24 02:17:20 2021
GPGPU-Sim uArch: Shader 57 finished CTA #3 (2519,421854), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (2535,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 52 finished CTA #3 (2546,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2554,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #2 (2597,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #1 (2623,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (2637,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 51 finished CTA #1 (2640,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 36 finished CTA #1 (2653,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 36 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 26 finished CTA #1 (2695,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 42 finished CTA #1 (2696,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 64 finished CTA #2 (2698,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 64 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 61 finished CTA #2 (2714,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 61 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 37 finished CTA #1 (2725,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 37 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 44 finished CTA #1 (2737,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2740,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 53 finished CTA #1 (2740,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 31 finished CTA #1 (2752,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 31 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #3 (2798,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #3 (2798,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 15 finished CTA #3 (2803,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2804,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #1 (2816,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 39 finished CTA #3 (2831,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 39 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2836,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #2 (2836,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #2 (2841,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 41 finished CTA #1 (2855,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 54 finished CTA #1 (2872,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2883,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2889,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (2894,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 32 finished CTA #3 (2901,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2908,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2915,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #1 (2931,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #1 (2955,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2960,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2998,421854), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 424854  inst.: 24413963 (ipc=606.1) sim_rate=17627 (inst/sec) elapsed = 0:0:23:05 / Sat Apr 24 02:17:21 2021
GPGPU-Sim uArch: Shader 30 finished CTA #1 (3042,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 52 finished CTA #1 (3113,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 52 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 49 finished CTA #1 (3117,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #1 (3133,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 47 finished CTA #1 (3137,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #2 (3156,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 63 finished CTA #2 (3186,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 63 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #0 (3229,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3249,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 40 finished CTA #1 (3260,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 43 finished CTA #1 (3277,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 33 finished CTA #1 (3292,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #3 (3359,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 24 finished CTA #1 (3400,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 18 finished CTA #2 (3409,421854), 1 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #2 (3410,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3415,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 50 finished CTA #3 (3461,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 65 finished CTA #2 (3557,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 65 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 45 finished CTA #1 (3689,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 21 finished CTA #1 (3739,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 15 finished CTA #2 (3849,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #2 (3956,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 54 finished CTA #3 (4088,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 18 finished CTA #1 (4393,421854), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 18.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 4394
gpu_sim_insn = 1820229
gpu_ipc =     414.2533
gpu_tot_sim_cycle = 426248
gpu_tot_sim_insn = 24415853
gpu_tot_ipc =      57.2809
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1049912
gpu_stall_icnt2sh    = 4502648
gpu_total_sim_rate=17628

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1182083
	L1I_total_cache_misses = 6454
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20289, Miss = 15431, Miss_rate = 0.761, Pending_hits = 1581, Reservation_fails = 317386
	L1D_cache_core[1]: Access = 20037, Miss = 15197, Miss_rate = 0.758, Pending_hits = 1540, Reservation_fails = 328602
	L1D_cache_core[2]: Access = 21049, Miss = 15767, Miss_rate = 0.749, Pending_hits = 1557, Reservation_fails = 324782
	L1D_cache_core[3]: Access = 20253, Miss = 15126, Miss_rate = 0.747, Pending_hits = 1513, Reservation_fails = 320066
	L1D_cache_core[4]: Access = 20982, Miss = 15967, Miss_rate = 0.761, Pending_hits = 1595, Reservation_fails = 301328
	L1D_cache_core[5]: Access = 20839, Miss = 16016, Miss_rate = 0.769, Pending_hits = 1665, Reservation_fails = 343473
	L1D_cache_core[6]: Access = 19534, Miss = 14598, Miss_rate = 0.747, Pending_hits = 1446, Reservation_fails = 302804
	L1D_cache_core[7]: Access = 21315, Miss = 16119, Miss_rate = 0.756, Pending_hits = 1559, Reservation_fails = 315880
	L1D_cache_core[8]: Access = 19605, Miss = 14783, Miss_rate = 0.754, Pending_hits = 1640, Reservation_fails = 290235
	L1D_cache_core[9]: Access = 20471, Miss = 15646, Miss_rate = 0.764, Pending_hits = 1519, Reservation_fails = 335667
	L1D_cache_core[10]: Access = 20329, Miss = 15344, Miss_rate = 0.755, Pending_hits = 1421, Reservation_fails = 313253
	L1D_cache_core[11]: Access = 21089, Miss = 15834, Miss_rate = 0.751, Pending_hits = 1478, Reservation_fails = 322652
	L1D_cache_core[12]: Access = 19449, Miss = 14552, Miss_rate = 0.748, Pending_hits = 1559, Reservation_fails = 297734
	L1D_cache_core[13]: Access = 20347, Miss = 15539, Miss_rate = 0.764, Pending_hits = 1645, Reservation_fails = 338770
	L1D_cache_core[14]: Access = 20243, Miss = 15323, Miss_rate = 0.757, Pending_hits = 1510, Reservation_fails = 320219
	L1D_cache_core[15]: Access = 20395, Miss = 15350, Miss_rate = 0.753, Pending_hits = 1508, Reservation_fails = 321426
	L1D_cache_core[16]: Access = 20615, Miss = 15863, Miss_rate = 0.769, Pending_hits = 1599, Reservation_fails = 307491
	L1D_cache_core[17]: Access = 19601, Miss = 14756, Miss_rate = 0.753, Pending_hits = 1492, Reservation_fails = 327581
	L1D_cache_core[18]: Access = 19398, Miss = 14406, Miss_rate = 0.743, Pending_hits = 1406, Reservation_fails = 317572
	L1D_cache_core[19]: Access = 20504, Miss = 15292, Miss_rate = 0.746, Pending_hits = 1457, Reservation_fails = 317777
	L1D_cache_core[20]: Access = 21021, Miss = 16122, Miss_rate = 0.767, Pending_hits = 1602, Reservation_fails = 308316
	L1D_cache_core[21]: Access = 20308, Miss = 15375, Miss_rate = 0.757, Pending_hits = 1647, Reservation_fails = 338129
	L1D_cache_core[22]: Access = 20350, Miss = 15279, Miss_rate = 0.751, Pending_hits = 1488, Reservation_fails = 318554
	L1D_cache_core[23]: Access = 21153, Miss = 16005, Miss_rate = 0.757, Pending_hits = 1544, Reservation_fails = 306608
	L1D_cache_core[24]: Access = 21119, Miss = 16099, Miss_rate = 0.762, Pending_hits = 1642, Reservation_fails = 313443
	L1D_cache_core[25]: Access = 19105, Miss = 14337, Miss_rate = 0.750, Pending_hits = 1504, Reservation_fails = 327150
	L1D_cache_core[26]: Access = 20043, Miss = 14676, Miss_rate = 0.732, Pending_hits = 1469, Reservation_fails = 292328
	L1D_cache_core[27]: Access = 18742, Miss = 13714, Miss_rate = 0.732, Pending_hits = 1317, Reservation_fails = 281109
	L1D_cache_core[28]: Access = 19613, Miss = 14622, Miss_rate = 0.746, Pending_hits = 1517, Reservation_fails = 283720
	L1D_cache_core[29]: Access = 18528, Miss = 13898, Miss_rate = 0.750, Pending_hits = 1428, Reservation_fails = 323313
	L1D_cache_core[30]: Access = 18926, Miss = 13961, Miss_rate = 0.738, Pending_hits = 1449, Reservation_fails = 294767
	L1D_cache_core[31]: Access = 18764, Miss = 13928, Miss_rate = 0.742, Pending_hits = 1393, Reservation_fails = 286931
	L1D_cache_core[32]: Access = 19333, Miss = 14537, Miss_rate = 0.752, Pending_hits = 1555, Reservation_fails = 287554
	L1D_cache_core[33]: Access = 18643, Miss = 13928, Miss_rate = 0.747, Pending_hits = 1467, Reservation_fails = 308820
	L1D_cache_core[34]: Access = 18759, Miss = 13883, Miss_rate = 0.740, Pending_hits = 1350, Reservation_fails = 297324
	L1D_cache_core[35]: Access = 18834, Miss = 13938, Miss_rate = 0.740, Pending_hits = 1348, Reservation_fails = 299508
	L1D_cache_core[36]: Access = 19288, Miss = 14679, Miss_rate = 0.761, Pending_hits = 1516, Reservation_fails = 285048
	L1D_cache_core[37]: Access = 18291, Miss = 13703, Miss_rate = 0.749, Pending_hits = 1456, Reservation_fails = 313628
	L1D_cache_core[38]: Access = 18150, Miss = 13264, Miss_rate = 0.731, Pending_hits = 1321, Reservation_fails = 281112
	L1D_cache_core[39]: Access = 19164, Miss = 14018, Miss_rate = 0.731, Pending_hits = 1400, Reservation_fails = 285141
	L1D_cache_core[40]: Access = 18867, Miss = 13887, Miss_rate = 0.736, Pending_hits = 1502, Reservation_fails = 276555
	L1D_cache_core[41]: Access = 17990, Miss = 13438, Miss_rate = 0.747, Pending_hits = 1497, Reservation_fails = 305013
	L1D_cache_core[42]: Access = 18624, Miss = 13851, Miss_rate = 0.744, Pending_hits = 1422, Reservation_fails = 287178
	L1D_cache_core[43]: Access = 18844, Miss = 13988, Miss_rate = 0.742, Pending_hits = 1486, Reservation_fails = 288824
	L1D_cache_core[44]: Access = 19834, Miss = 15043, Miss_rate = 0.758, Pending_hits = 1596, Reservation_fails = 287423
	L1D_cache_core[45]: Access = 18185, Miss = 13580, Miss_rate = 0.747, Pending_hits = 1472, Reservation_fails = 323744
	L1D_cache_core[46]: Access = 17882, Miss = 13229, Miss_rate = 0.740, Pending_hits = 1360, Reservation_fails = 293684
	L1D_cache_core[47]: Access = 17574, Miss = 12934, Miss_rate = 0.736, Pending_hits = 1292, Reservation_fails = 264690
	L1D_cache_core[48]: Access = 18725, Miss = 14126, Miss_rate = 0.754, Pending_hits = 1512, Reservation_fails = 271866
	L1D_cache_core[49]: Access = 18752, Miss = 14071, Miss_rate = 0.750, Pending_hits = 1539, Reservation_fails = 320563
	L1D_cache_core[50]: Access = 18659, Miss = 13658, Miss_rate = 0.732, Pending_hits = 1399, Reservation_fails = 295452
	L1D_cache_core[51]: Access = 18710, Miss = 14045, Miss_rate = 0.751, Pending_hits = 1445, Reservation_fails = 293429
	L1D_cache_core[52]: Access = 18341, Miss = 13807, Miss_rate = 0.753, Pending_hits = 1504, Reservation_fails = 270196
	L1D_cache_core[53]: Access = 19010, Miss = 14142, Miss_rate = 0.744, Pending_hits = 1526, Reservation_fails = 305912
	L1D_cache_core[54]: Access = 19171, Miss = 14214, Miss_rate = 0.741, Pending_hits = 1480, Reservation_fails = 293325
	L1D_cache_core[55]: Access = 18775, Miss = 13778, Miss_rate = 0.734, Pending_hits = 1336, Reservation_fails = 292420
	L1D_cache_core[56]: Access = 18659, Miss = 13966, Miss_rate = 0.748, Pending_hits = 1499, Reservation_fails = 270230
	L1D_cache_core[57]: Access = 20319, Miss = 15503, Miss_rate = 0.763, Pending_hits = 1624, Reservation_fails = 333928
	L1D_cache_core[58]: Access = 21083, Miss = 16019, Miss_rate = 0.760, Pending_hits = 1557, Reservation_fails = 326424
	L1D_cache_core[59]: Access = 20566, Miss = 15529, Miss_rate = 0.755, Pending_hits = 1516, Reservation_fails = 321537
	L1D_cache_core[60]: Access = 20089, Miss = 15292, Miss_rate = 0.761, Pending_hits = 1623, Reservation_fails = 289605
	L1D_cache_core[61]: Access = 20463, Miss = 15416, Miss_rate = 0.753, Pending_hits = 1588, Reservation_fails = 344689
	L1D_cache_core[62]: Access = 20577, Miss = 15610, Miss_rate = 0.759, Pending_hits = 1510, Reservation_fails = 316587
	L1D_cache_core[63]: Access = 20393, Miss = 15138, Miss_rate = 0.742, Pending_hits = 1428, Reservation_fails = 320391
	L1D_cache_core[64]: Access = 21239, Miss = 16258, Miss_rate = 0.765, Pending_hits = 1655, Reservation_fails = 308613
	L1D_cache_core[65]: Access = 21416, Miss = 16249, Miss_rate = 0.759, Pending_hits = 1617, Reservation_fails = 341441
	L1D_cache_core[66]: Access = 20929, Miss = 15846, Miss_rate = 0.757, Pending_hits = 1451, Reservation_fails = 318471
	L1D_cache_core[67]: Access = 20034, Miss = 15091, Miss_rate = 0.753, Pending_hits = 1455, Reservation_fails = 311209
	L1D_total_cache_accesses = 1338188
	L1D_total_cache_misses = 1004583
	L1D_total_cache_miss_rate = 0.7507
	L1D_total_cache_pending_hits = 101994
	L1D_total_cache_reservation_fails = 20870600
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 129024
	L1C_total_cache_misses = 2176
	L1C_total_cache_miss_rate = 0.0169
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 30668
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 227501
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 101873
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 644958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14903198
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126848
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 30668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 359625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5967402
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1175629
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
918, 854, 1054, 1108, 688, 886, 1084, 1002, 950, 1076, 806, 1226, 996, 1036, 1196, 908, 1260, 1004, 1196, 1068, 1268, 1092, 1172, 974, 960, 842, 898, 666, 770, 778, 666, 746, 
gpgpu_n_tot_thrd_icount = 68994496
gpgpu_n_tot_w_icount = 2156078
gpgpu_n_stall_shd_mem = 21710984
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 644958
gpgpu_n_mem_write_global = 363856
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 68
gpgpu_n_load_insn  = 2547980
gpgpu_n_store_insn = 588796
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4128768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 30668
gpgpu_stall_shd_mem[c_mem][bk_conf] = 30668
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21680316
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36358211	W0_Idle:4628856	W0_Scoreboard:6735181	W1:498930	W2:233132	W3:155204	W4:127000	W5:101626	W6:79344	W7:62452	W8:48470	W9:38144	W10:28766	W11:23944	W12:20538	W13:20508	W14:21016	W15:21538	W16:24054	W17:25826	W18:23520	W19:21652	W20:18486	W21:15378	W22:9810	W23:6638	W24:4864	W25:3842	W26:2318	W27:1488	W28:848	W29:538	W30:46	W31:62	W32:516096
traffic_breakdown_coretomem[CONST_ACC_R] = 544 {8:68,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5159664 {8:644958,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14562272 {40:363745,72:41,136:70,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4896 {72:68,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87714288 {136:644958,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2910848 {8:363856,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
maxmrqlatency = 222 
maxdqlatency = 0 
maxmflatency = 4188 
averagemflatency = 628 
max_icnt2mem_latency = 4032 
max_icnt2sh_latency = 423458 
mrq_lat_table:26715 	2827 	1186 	1678 	2755 	1000 	612 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	138352 	293970 	440146 	133759 	2654 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	86614 	22404 	83285 	83654 	122528 	277920 	267977 	63852 	988 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	67771 	289668 	233838 	52445 	1304 	0 	0 	1 	4 	37 	915 	12147 	32825 	72256 	150737 	94934 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	96 	103 	656 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        25        24        32        32        29        18        15        15        15        15        12        19        21        16        14 
dram[1]:        22        24        24        48        37        30        26        17        16        19        17        10        18        22        12        11 
dram[2]:        20        27        30        40        33        34        21        17        14        14        14        14        17        25        15        12 
dram[3]:        38        22        37        27        34        26        23        13        15        16        14        17        19        32        13        12 
dram[4]:        22        23        24        31        34        36        15        17        17        13        10        16        21        22        14        18 
dram[5]:        32        26        32        34        30        37        22        19        16        16        15        12        29        27        15        15 
dram[6]:        22        24        33        40        39        30        19        16        14        12        11        14        22        23        17        11 
dram[7]:        19        33        36        42        34        32        25        19        12        13        19        18        20        20        16        10 
dram[8]:        24        29        26        35        48        34        17        18        12        16        16        15        21        25        19        17 
dram[9]:        18        21        38        41        36        29        12        18        16        15        14        17        20        19        16        14 
dram[10]:        27        26        42        41        41        35        25        23        18        16        14        12        24        24        16        18 
dram[11]:        21        30        42        30        26        32        13        12        19        16        15        18        18        22         9        15 
dram[12]:        24        27        24        29        20        22        17        14        15        13        15        12        20        25        10        16 
dram[13]:        22        24        28        28        30        27        13        16        17        13        16        18        19        22        13        11 
dram[14]:        25        24        33        38        32        30        17        15        14        15        18        12        22        21        17        16 
dram[15]:        17        20        36        45        40        32        15        16        13        15        18        14        21        19        15        12 
maximum service time to same row:
dram[0]:     34121     28319     21019      5946     17078     39144     51452     18813     36447     29230     53480     43640     46600     38041     56430     66668 
dram[1]:     46093    102631     59832     59305     87327     80390     49319     44156     71493     51991     63663     78288     40438     38027     55812     52042 
dram[2]:     50202     40362    102590     15457     32673     46148     60372     79991     31372     16416     57207     68114     41641     35893     57957     45422 
dram[3]:     71719     55626     85592     89747     55569     39603    118630     88977     53084     27390     57320     77800     51043     34526     55533     44194 
dram[4]:     14062     60721     71515     22946     27900     25286     56092     53741     25887     38145     51870     50947     33705     34396     68402     59241 
dram[5]:     76486      9276     85634     42156     58660     77396    103159     99914     42456     89063     50483     39556     71040     35564     69255     53709 
dram[6]:     22444     40312      8449     84057     47604     19765     48660     39878     40064     29419     61072     71966     62432     53305     69461     35659 
dram[7]:     78688     63765     32703     34766     78935     60242    116718     25134     47144     49866     76685     34277     57976     50548     57042     48158 
dram[8]:      9474     43774      6613     12887     31795     25473     55684     90969     42844     21940     49394     52553     51953     36403     49575     56881 
dram[9]:     37049     36996     67302     55476     60727     25554     76654     64833     55854     27332     49442     48667     43338     43787     57114     56714 
dram[10]:     60837     37059     78405     69444     17780     23525    104379     82307     35601     42180     55407     52650     22457     33607     51924     64395 
dram[11]:     44125     43516     49949     70884     46146     65028     59200     44086     94716     59626     30850     48927     40471     32319     61800     51721 
dram[12]:     47092     29879     17332     68564     18862     12477     40054     72539     24100     42288     69873     50019     48165     35187     51332     48559 
dram[13]:     72272     67759     40023     41554     76983     85826    112425     28722     94191     91104     28715     35007     59725     50549     67661     48113 
dram[14]:     74537     13935     19832     24935     21100     20091     59680     49168     47397     39547     35314     42708     37448     44761     68103     56430 
dram[15]:     68384     44451     77687     75531     49832     41122    105783    102018     62047     76821     34876     42740     59488     48555     53462     56253 
average row accesses per activate:
dram[0]:  4.725000  9.100000 10.125000 11.000000  4.540000  4.808511  5.529412  3.653846  3.850000  3.923077  4.666667  3.027027  5.066667  5.423077  4.916667  4.520000 
dram[1]:  6.380952  8.687500  5.642857 12.153846  4.072727  4.428571  4.680000  3.964286  5.346154  4.962963  5.100000  4.333333  5.708333  5.500000  4.454545  3.333333 
dram[2]:  5.441176  6.629630  6.750000  8.000000  3.951613  4.471698  6.500000  6.733333  4.075000  4.055555  4.416667  3.750000  4.437500  7.095238  5.142857  4.208333 
dram[3]:  7.833333  5.653846  5.433333  7.850000  4.370370  4.067797  5.333333  3.700000  4.700000  4.533333  5.888889  4.625000  4.962963  7.473684  4.142857  3.424242 
dram[4]:  6.680000  6.720000  8.526316  9.812500  3.825397  4.647059  6.857143  5.944445  4.264706  4.235294  3.827586  4.000000  5.518518  6.363636  4.541667  4.192307 
dram[5]:  7.380952  8.866667  4.405406  8.190476  3.703125  4.490196  7.666667  6.052631  4.666667  4.258065  3.321429  3.517241  8.176471  7.000000  4.714286  3.333333 
dram[6]:  8.333333  8.800000  7.272727  7.666667  5.108696  4.137931  6.857143  8.000000  5.071429  3.525000  3.785714  4.454545  5.384615  6.400000  6.470588  3.222222 
dram[7]:  5.481482  7.473684  5.896552  6.071429  4.333333  4.017241  7.733333  5.086957  5.454545  4.172414  4.200000  4.434783  6.894737  6.833333  3.750000  3.352941 
dram[8]:  7.666667  7.416667  6.615385 11.142858  6.052631  6.656250  4.950000  4.526316  4.157895  4.636364  4.230769  3.960000  5.791667  5.392857  4.913043  4.192307 
dram[9]:  6.565217  7.000000  6.000000  5.785714  3.806452  3.806452  3.375000  6.812500  4.733333  4.518518  4.160000  4.608696  7.050000  5.826087  3.892857  3.793103 
dram[10]:  8.409091  7.360000  8.526316  8.380953  4.500000  4.829787  8.250000  7.285714  4.483871  4.142857  4.076923  3.851852  5.384615  5.592593  4.772727  4.666667 
dram[11]:  6.375000  8.733334  4.969697  9.647058  4.551021  3.406250  4.782609  4.259259  5.521739  4.062500  4.125000  4.320000  4.821429  4.851852  3.750000  4.280000 
dram[12]:  5.757576  9.421053  9.117647 10.066667  4.000000  4.122807  4.409091  3.846154  4.000000  3.586957  4.650000  3.096774  6.478261  4.342857  3.892857  3.322581 
dram[13]:  6.500000  7.285714  4.297297  6.320000  5.133333  4.303571  3.620690  3.387097  5.148148  5.178571  4.850000  3.846154  5.956522  6.750000  3.703704  3.090909 
dram[14]:  8.947369  6.846154  9.588235  9.750000  4.750000  4.092593  4.304348  5.875000  3.918919  4.964286  4.041667  3.500000  5.269231  4.593750  4.458333  4.153846 
dram[15]:  5.413793  5.066667  5.058824  8.315789  4.591837  3.830508  4.000000  3.655172  3.473684  5.280000  3.916667  5.100000  6.476191  6.363636  4.000000  4.000000 
average row locality = 36879/7327 = 5.033301
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       181       178       125       128       168       168        93        95       154       153       112       112       152       141       118       113 
dram[1]:       134       139       124       124       177       168       117       111       139       134       102       104       137       132        98       110 
dram[2]:       181       175       126       134       176       174        91       101       163       146       106       105       142       149       108       101 
dram[3]:       140       145       129       121       186       184       112       111       141       136       106       111       134       142       116       113 
dram[4]:       164       166       123       121       180       183        96       107       145       144       111       104       149       140       109       109 
dram[5]:       153       133       129       138       182       180       115       115       140       132        93       102       139       126        99       100 
dram[6]:       173       170       124       124       168       180        96       104       142       141       106        98       140       128       110       116 
dram[7]:       146       139       134       133       177       180       116       117       120       121       105       102       131       123       105       114 
dram[8]:       180       176       133       120       175       163        99        86       158       153       110        99       139       151       113       109 
dram[9]:       149       152       119       124       185       188       108       109       142       122       104       106       141       134       109       110 
dram[10]:       182       179       125       137       173       168        99       102       139       145       106       104       140       151       105       112 
dram[11]:       150       131       129       127       177       170       110       115       127       130        99       108       135       131       105       107 
dram[12]:       183       176       120       117       178       177        97       100       160       165        93        96       149       152       109       103 
dram[13]:       140       147       125       125       180       184       105       105       139       145        97       100       137       135       100       102 
dram[14]:       168       172       126       121       173       168        99        94       145       139        97       105       137       147       107       108 
dram[15]:       154       148       138       122       175       179       116       106       132       132        94       102       136       140       100       104 
total reads: 33865
bank skew: 188/86 = 2.19
chip skew: 2191/2050 = 1.07
number of total write accesses:
dram[0]:         8         4        37        37        59        58         1         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        34        34        47        49         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4        36        34        69        63         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         2        34        36        50        56         0         0         0         0         0         0         0         0         0         0 
dram[4]:         3         2        39        36        61        54         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         0        34        34        55        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         6        36        37        67        60         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         3        37        37        57        53         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         2        39        36        55        50         0         0         0         0         0         0         0         0         0         0 
dram[9]:         2         2        37        38        51        48         0         0         0         0         0         0         0         0         0         0 
dram[10]:         3         5        37        39        70        59         0         0         0         0         0         0         0         0         0         0 
dram[11]:         3         0        35        37        46        48         0         0         0         0         0         0         0         0         0         0 
dram[12]:         7         3        35        34        62        58         0         0         0         0         0         0         0         0         0         0 
dram[13]:         3         6        34        33        51        57         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         6        37        35        55        53         0         0         0         0         0         0         0         0         0         0 
dram[15]:         3         4        34        36        50        47         0         0         0         0         0         0         0         0         0         0 
total reads: 3014
min_bank_accesses = 0!
chip skew: 213/164 = 1.30
average mf latency per bank:
dram[0]:      84574     56547     24723     15224     18289     12039    481150      8322      5639      3620      7881      4811      5715      3497      7437      4627
dram[1]:      72179     72719     15963     17175     11538     12304      4131      4498      3420      3958      4554      4866      3335      3649      4850      4656
dram[2]:      53946     57199     16705     15702     11847     11793      9423      7564      3247      3677      4863      4618      3549      3396      4504      5161
dram[3]:      71051     70104     16695     16655     10500     10884      4468      4115      3783      3855      4721      4303      3849      3686      4400      4401
dram[4]:      62993     63651     15408     15714     11575     11212      9031      7196      3740      3848      4640      5256      3493      3789      4949      4427
dram[5]:      66267     74598     14306     13646     10263     10990      4188      4105      4037      3753      5407      4811      3811      3652      5089      4950
dram[6]:      58251     59155     16017     14904     11864     11242      8663      7553      3847      3604      4846      5365      3867      4031      4647      4473
dram[7]:      65919     71137     13605     14418      9811      9952      3953      3739      4172      4151      4522      4793      3710      3700      4445      4337
dram[8]:      56546     59769     13310     15315     11603     12630      7857      9587      3869      3779      5296      5369      3701      3399      4467      4464
dram[9]:      67332     68032     14795     15808     10644     10948      5006      5384      3770      4291      5202      4647      3386      3691      4683      4374
dram[10]:      55521     56073     14671     14384     10920     12245      7763      8178      3785      3770      4624      5065      3711      3724      4884      3950
dram[11]:      65978     79341     14915     15902     11120     11868      4344      4804      4334      3673      4593      4988      3986      4034      4782      4240
dram[12]:      53909     58766     15744     16364     10784     11678      8090      8176      4047      3189      5562      5446      3657      3383      4779      4270
dram[13]:      69802     66999     15568     15814     11030     10972      4478      4827      3893      3482      5266      5352      3751      4046      5105      5028
dram[14]:      59795     57753     15570     16930     11805     12377      7410      8622      3728      4715      5752      5591      3805      4816      4619      5493
dram[15]:      64441     68860     14551     16741     10744     11224      4173      5744      3676      5394      5664      6580      3478      5358      4811      6342
maximum mf latency per bank:
dram[0]:       3483      3313      2947      2373      4188      3102      3813      2125      2991      2363      2479      2799      2595      1856      2592      2092
dram[1]:       3093      3192      2658      2306      3645      2804      3014      1719      2493      2373      2163      2369      1705      1846      2438      2555
dram[2]:       2828      3263      2700      2261      4044      2857      3161      2502      2521      2467      2094      2032      1671      2103      2448      2564
dram[3]:       2577      3287      2600      2979      2687      2864      3346      1835      2017      2408      2533      2473      1754      2098      2428      2414
dram[4]:       2969      2961      3010      2465      2729      2400      2703      2540      2261      2482      2617      2352      2155      2131      2661      2545
dram[5]:       2508      2628      2653      2691      2797      2480      1928      2633      2558      2080      2605      2405      2491      2558      2676      1974
dram[6]:       3252      2613      2542      2649      2868      2357      2656      2601      2542      2067      2318      2339      2745      2547      2106      2014
dram[7]:       3424      2622      2490      2418      2514      2177      2282      2473      2549      1980      1925      2465      2754      1845      2086      2169
dram[8]:       3141      3281      2414      2553      2541      2553      2269      2239      2569      2313      2286      2318      2180      1671      2125      1908
dram[9]:       3585      2731      2727      2258      2491      2698      2627      2281      2021      2379      3026      2248      2257      2104      2143      1904
dram[10]:       2950      2877      2464      2398      2519      2771      2465      2115      1977      2499      2633      2028      2263      2176      2173      1877
dram[11]:       2626      3029      2265      2407      2197      2407      2181      2198      2052      2437      2596      2099      2234      2179      2142      1899
dram[12]:       2704      2843      2507      2169      2439      2358      2351      2521      2449      1917      1936      1856      2058      2018      2784      2265
dram[13]:       2897      2658      2386      2177      3241      2198      2427      2132      2445      1970      2029      2117      2060      1804      2104      2702
dram[14]:       2599      3018      2425      2603      3231      2415      2041      1949      2469      2548      2804      2260      2689      2437      2123      2616
dram[15]:       2728      3609      2180      2648      3076      2542      2090      2277      2545      2578      2683      2327      2789      2589      2135      2570
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557067 n_act=476 n_pre=460 n_req=2395 n_rd=4382 n_write=255 bw_util=0.01648
n_activity=35169 dram_eff=0.2637
bk0: 362a 560650i bk1: 356a 560715i bk2: 250a 560807i bk3: 256a 560713i bk4: 336a 559545i bk5: 336a 559357i bk6: 186a 561234i bk7: 190a 560822i bk8: 308a 560649i bk9: 306a 560428i bk10: 224a 561083i bk11: 224a 560626i bk12: 304a 560591i bk13: 282a 560576i bk14: 236a 560845i bk15: 226a 560847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0419185
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557498 n_act=435 n_pre=419 n_req=2214 n_rd=4100 n_write=188 bw_util=0.01524
n_activity=32692 dram_eff=0.2623
bk0: 268a 561392i bk1: 278a 561324i bk2: 248a 560875i bk3: 248a 561136i bk4: 354a 559805i bk5: 336a 559736i bk6: 234a 561278i bk7: 222a 561211i bk8: 278a 561152i bk9: 268a 561052i bk10: 204a 561330i bk11: 208a 561177i bk12: 274a 561042i bk13: 264a 561023i bk14: 196a 561285i bk15: 220a 561048i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.018822
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557081 n_act=476 n_pre=460 n_req=2388 n_rd=4356 n_write=267 bw_util=0.01643
n_activity=34367 dram_eff=0.269
bk0: 362a 560814i bk1: 350a 560614i bk2: 252a 560860i bk3: 268a 560848i bk4: 352a 558888i bk5: 348a 559052i bk6: 182a 561256i bk7: 202a 561335i bk8: 326a 560695i bk9: 292a 560796i bk10: 212a 561204i bk11: 210a 561099i bk12: 284a 560689i bk13: 298a 560625i bk14: 216a 560767i bk15: 202a 561006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.03228
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557249 n_act=467 n_pre=451 n_req=2306 n_rd=4254 n_write=219 bw_util=0.0159
n_activity=33363 dram_eff=0.2681
bk0: 280a 561369i bk1: 290a 561029i bk2: 258a 560699i bk3: 242a 560956i bk4: 372a 559335i bk5: 368a 559118i bk6: 224a 561172i bk7: 222a 561001i bk8: 282a 560952i bk9: 272a 560846i bk10: 212a 561470i bk11: 222a 561055i bk12: 268a 561065i bk13: 284a 560812i bk14: 232a 560895i bk15: 226a 560462i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0294256
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557206 n_act=453 n_pre=437 n_req=2346 n_rd=4302 n_write=242 bw_util=0.01615
n_activity=32746 dram_eff=0.2775
bk0: 328a 561098i bk1: 332a 560822i bk2: 246a 560784i bk3: 242a 560766i bk4: 360a 558962i bk5: 366a 559145i bk6: 192a 561525i bk7: 214a 561358i bk8: 290a 560849i bk9: 288a 560656i bk10: 222a 561060i bk11: 208a 561066i bk12: 298a 560724i bk13: 280a 560932i bk14: 218a 561078i bk15: 218a 560721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0293936
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557399 n_act=447 n_pre=431 n_req=2250 n_rd=4152 n_write=211 bw_util=0.01551
n_activity=33275 dram_eff=0.2622
bk0: 306a 561199i bk1: 266a 561282i bk2: 258a 560383i bk3: 276a 560646i bk4: 364a 559348i bk5: 360a 559441i bk6: 230a 561379i bk7: 230a 561133i bk8: 280a 561018i bk9: 264a 560853i bk10: 186a 560955i bk11: 204a 560995i bk12: 278a 561128i bk13: 252a 561124i bk14: 198a 561122i bk15: 200a 560815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0250267
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557292 n_act=432 n_pre=416 n_req=2328 n_rd=4240 n_write=260 bw_util=0.016
n_activity=33212 dram_eff=0.271
bk0: 346a 561107i bk1: 340a 560981i bk2: 248a 560989i bk3: 248a 560914i bk4: 336a 559457i bk5: 360a 559179i bk6: 192a 561490i bk7: 208a 561454i bk8: 284a 561035i bk9: 282a 560668i bk10: 212a 561047i bk11: 196a 561177i bk12: 280a 560822i bk13: 256a 560982i bk14: 220a 561311i bk15: 232a 560812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0291679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557395 n_act=451 n_pre=435 n_req=2252 n_rd=4126 n_write=233 bw_util=0.01549
n_activity=33576 dram_eff=0.2596
bk0: 292a 561160i bk1: 278a 561242i bk2: 268a 560760i bk3: 266a 560700i bk4: 354a 559397i bk5: 360a 559406i bk6: 232a 561539i bk7: 234a 561297i bk8: 240a 561367i bk9: 242a 561115i bk10: 210a 561256i bk11: 204a 561240i bk12: 262a 561144i bk13: 246a 561350i bk14: 210a 561047i bk15: 228a 560922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0170731
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557257 n_act=420 n_pre=404 n_req=2350 n_rd=4328 n_write=231 bw_util=0.01621
n_activity=32313 dram_eff=0.2822
bk0: 360a 561027i bk1: 352a 560710i bk2: 266a 560483i bk3: 240a 560878i bk4: 350a 560015i bk5: 326a 559979i bk6: 198a 561293i bk7: 172a 561398i bk8: 316a 560665i bk9: 306a 560643i bk10: 220a 560988i bk11: 198a 561270i bk12: 278a 560716i bk13: 302a 560442i bk14: 226a 560900i bk15: 218a 560644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0369686
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557288 n_act=476 n_pre=460 n_req=2280 n_rd=4204 n_write=212 bw_util=0.0157
n_activity=34296 dram_eff=0.2575
bk0: 298a 561314i bk1: 304a 561066i bk2: 238a 560526i bk3: 248a 560555i bk4: 370a 559074i bk5: 376a 559116i bk6: 216a 560908i bk7: 218a 561317i bk8: 284a 560865i bk9: 244a 561059i bk10: 208a 561254i bk11: 212a 561259i bk12: 282a 560899i bk13: 268a 560626i bk14: 218a 560746i bk15: 220a 560841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0294451
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557190 n_act=432 n_pre=416 n_req=2380 n_rd=4334 n_write=268 bw_util=0.01636
n_activity=32400 dram_eff=0.2841
bk0: 364a 561074i bk1: 358a 560591i bk2: 250a 560617i bk3: 274a 560562i bk4: 346a 559124i bk5: 336a 559298i bk6: 198a 561266i bk7: 204a 561189i bk8: 278a 560929i bk9: 290a 560609i bk10: 212a 560942i bk11: 208a 560785i bk12: 280a 560703i bk13: 302a 560400i bk14: 210a 561173i bk15: 224a 560727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0392507
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557421 n_act=464 n_pre=448 n_req=2220 n_rd=4102 n_write=205 bw_util=0.01531
n_activity=33265 dram_eff=0.259
bk0: 300a 561217i bk1: 262a 561374i bk2: 258a 560570i bk3: 254a 560875i bk4: 354a 559756i bk5: 340a 559137i bk6: 220a 561222i bk7: 230a 561046i bk8: 254a 561200i bk9: 260a 560778i bk10: 198a 561217i bk11: 216a 561082i bk12: 270a 560758i bk13: 262a 560768i bk14: 210a 561043i bk15: 214a 560968i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0251688
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557050 n_act=503 n_pre=487 n_req=2374 n_rd=4350 n_write=250 bw_util=0.01635
n_activity=33665 dram_eff=0.2733
bk0: 366a 560806i bk1: 352a 560798i bk2: 240a 560974i bk3: 234a 561132i bk4: 356a 559217i bk5: 354a 559121i bk6: 194a 561272i bk7: 200a 560834i bk8: 320a 560522i bk9: 330a 560353i bk10: 186a 561200i bk11: 192a 560932i bk12: 298a 560732i bk13: 304a 560573i bk14: 218a 561037i bk15: 206a 561080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0308243
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557355 n_act=470 n_pre=454 n_req=2250 n_rd=4132 n_write=229 bw_util=0.0155
n_activity=33651 dram_eff=0.2592
bk0: 280a 561276i bk1: 294a 561076i bk2: 250a 560555i bk3: 250a 560706i bk4: 360a 559778i bk5: 368a 559422i bk6: 210a 561149i bk7: 210a 561040i bk8: 278a 560940i bk9: 290a 560768i bk10: 194a 561326i bk11: 200a 560974i bk12: 274a 560795i bk13: 270a 561057i bk14: 200a 561138i bk15: 204a 560727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0283609
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557317 n_act=446 n_pre=430 n_req=2294 n_rd=4212 n_write=235 bw_util=0.01581
n_activity=32374 dram_eff=0.2747
bk0: 336a 561246i bk1: 344a 560765i bk2: 252a 560849i bk3: 242a 560902i bk4: 346a 559569i bk5: 336a 559190i bk6: 198a 561081i bk7: 188a 561341i bk8: 290a 560688i bk9: 278a 560780i bk10: 194a 561148i bk11: 210a 560962i bk12: 274a 560959i bk13: 294a 560546i bk14: 214a 561140i bk15: 216a 560932i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0352908
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=562640 n_nop=557330 n_act=479 n_pre=463 n_req=2252 n_rd=4156 n_write=212 bw_util=0.01553
n_activity=34294 dram_eff=0.2547
bk0: 308a 561123i bk1: 296a 560996i bk2: 276a 560573i bk3: 244a 561064i bk4: 350a 559794i bk5: 358a 559568i bk6: 232a 561118i bk7: 212a 561197i bk8: 264a 560876i bk9: 264a 561120i bk10: 188a 561239i bk11: 204a 561331i bk12: 272a 561059i bk13: 280a 561011i bk14: 200a 561164i bk15: 208a 561322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0184914

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78194, Miss = 1103, Miss_rate = 0.014, Pending_hits = 12, Reservation_fails = 412
L2_cache_bank[1]: Access = 30251, Miss = 1088, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 142
L2_cache_bank[2]: Access = 29879, Miss = 1028, Miss_rate = 0.034, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 30187, Miss = 1022, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 30312, Miss = 1093, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 223
L2_cache_bank[5]: Access = 30588, Miss = 1085, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 77
L2_cache_bank[6]: Access = 30241, Miss = 1064, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 30332, Miss = 1063, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 30492, Miss = 1077, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 105
L2_cache_bank[9]: Access = 30480, Miss = 1074, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 29880, Miss = 1050, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 106
L2_cache_bank[11]: Access = 29536, Miss = 1026, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 129
L2_cache_bank[12]: Access = 30270, Miss = 1059, Miss_rate = 0.035, Pending_hits = 7, Reservation_fails = 176
L2_cache_bank[13]: Access = 30126, Miss = 1061, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 102
L2_cache_bank[14]: Access = 29112, Miss = 1034, Miss_rate = 0.036, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[15]: Access = 29326, Miss = 1029, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 63
L2_cache_bank[16]: Access = 29889, Miss = 1107, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 95
L2_cache_bank[17]: Access = 30181, Miss = 1057, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 37
L2_cache_bank[18]: Access = 29707, Miss = 1057, Miss_rate = 0.036, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 30173, Miss = 1045, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 1
L2_cache_bank[20]: Access = 29814, Miss = 1069, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 65
L2_cache_bank[21]: Access = 30089, Miss = 1098, Miss_rate = 0.036, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[22]: Access = 29680, Miss = 1032, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 30054, Miss = 1019, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 30125, Miss = 1089, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 117
L2_cache_bank[25]: Access = 30461, Miss = 1086, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29750, Miss = 1023, Miss_rate = 0.034, Pending_hits = 1, Reservation_fails = 67
L2_cache_bank[27]: Access = 29798, Miss = 1043, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 53
L2_cache_bank[28]: Access = 30315, Miss = 1052, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 41
L2_cache_bank[29]: Access = 30359, Miss = 1054, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 54
L2_cache_bank[30]: Access = 29704, Miss = 1045, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 35
L2_cache_bank[31]: Access = 29917, Miss = 1033, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1009222
L2_total_cache_misses = 33865
L2_total_cache_miss_rate = 0.0336
L2_total_cache_pending_hits = 102
L2_total_cache_reservation_fails = 2100
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 613320
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1602
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361545
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2258
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 326
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.207
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3590550
icnt_total_pkts_simt_to_mem=1373329
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.6455
	minimum = 6
	maximum = 77
Network latency average = 10.7597
	minimum = 6
	maximum = 70
Slowest packet = 2012983
Flit latency average = 9.59876
	minimum = 6
	maximum = 66
Slowest flit = 4946872
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0213883
	minimum = 0.00295858 (at node 22)
	maximum = 0.0393719 (at node 79)
Accepted packet rate average = 0.0213883
	minimum = 0.00295858 (at node 22)
	maximum = 0.0393719 (at node 79)
Injected flit rate average = 0.0591534
	minimum = 0.00341375 (at node 22)
	maximum = 0.17137 (at node 79)
Accepted flit rate average= 0.0591534
	minimum = 0.0129722 (at node 22)
	maximum = 0.144288 (at node 33)
Injected packet length average = 2.76569
Accepted packet length average = 2.76569
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 78.9739 (9 samples)
	minimum = 6 (9 samples)
	maximum = 1137.22 (9 samples)
Network latency average = 45.4891 (9 samples)
	minimum = 6 (9 samples)
	maximum = 893.778 (9 samples)
Flit latency average = 31.389 (9 samples)
	minimum = 6 (9 samples)
	maximum = 892.444 (9 samples)
Fragmentation average = 0.0140201 (9 samples)
	minimum = 0 (9 samples)
	maximum = 132.111 (9 samples)
Injected packet rate average = 0.0274491 (9 samples)
	minimum = 0.0106053 (9 samples)
	maximum = 0.131113 (9 samples)
Accepted packet rate average = 0.0274491 (9 samples)
	minimum = 0.0106053 (9 samples)
	maximum = 0.131113 (9 samples)
Injected flit rate average = 0.0681576 (9 samples)
	minimum = 0.0137597 (9 samples)
	maximum = 0.261092 (9 samples)
Accepted flit rate average = 0.0681576 (9 samples)
	minimum = 0.0327933 (9 samples)
	maximum = 0.251123 (9 samples)
Injected packet size average = 2.48306 (9 samples)
Accepted packet size average = 2.48306 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 5 sec (1385 sec)
gpgpu_simulation_rate = 17628 (inst/sec)
gpgpu_simulation_rate = 307 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x4039b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 61, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 62, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 63, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 64, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 65, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 66, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 67, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 15, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 16, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 17, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 18, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 19, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 20, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 21, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 22, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 23, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 24, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 25, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 26, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 27, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 28, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 29, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 30, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 31, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 32, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 33, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 34, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 35, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 36, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 37, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 38, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 39, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 40, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 41, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 42, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 43, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 44, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 45, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 46, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 47, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 48, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 49, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 50, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 51, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 52, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 53, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 54, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 55, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 56, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 57, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 58, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 59, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 60, cta: 0 initialized @(1,426248)
GPGPU-Sim uArch: core: 61, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 62, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 63, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 64, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 65, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 66, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 67, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 15, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 16, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 17, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 18, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 19, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 20, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 21, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 22, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 23, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 24, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 25, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 26, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 27, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 28, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 29, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 30, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 31, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 32, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 33, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 34, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 35, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 36, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 37, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 38, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 39, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 40, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 41, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 42, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 43, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 44, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 45, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 46, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 47, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 48, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 49, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 50, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 51, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 52, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 53, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 54, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 55, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 56, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 57, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 58, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 59, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 60, cta: 1 initialized @(2,426248)
GPGPU-Sim uArch: core: 61, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 62, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 63, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 64, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 65, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 66, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 67, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 15, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 16, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 17, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 18, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 19, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 20, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 21, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 22, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 23, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 24, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 25, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 26, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 27, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 28, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 29, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 30, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 31, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 32, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 33, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 34, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 35, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 36, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 37, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 38, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 39, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 40, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 41, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 42, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 43, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 44, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 45, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 46, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 47, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 48, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 49, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 50, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 51, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 52, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 53, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 54, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 55, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 56, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 57, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 58, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 59, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 60, cta: 2 initialized @(3,426248)
GPGPU-Sim uArch: core: 61, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 62, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 63, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 64, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 65, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 66, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 67, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 15, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 16, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 17, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 18, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 19, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 20, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 21, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 22, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 23, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 24, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 25, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 26, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 27, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 28, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 29, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 30, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 31, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 32, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 33, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 34, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 35, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 36, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 37, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 38, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 39, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 40, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 41, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 42, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 43, cta: 3 initialized @(4,426248)
GPGPU-Sim uArch: core: 44, cta: 3 initialized @(4,426248)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(199,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(57,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(48,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(37,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(115,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(72,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(134,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(180,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(111,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(252,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(195,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(196,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 56 finished CTA #0 (325,426248), 2 CTAs running
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(241,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 45 finished CTA #0 (327,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #0 (327,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #0 (327,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #0 (329,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #0 (329,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #0 (330,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #0 (330,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #0 (330,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #0 (331,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #0 (331,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #0 (331,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #0 (331,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #0 (331,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #0 (332,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #0 (332,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (345,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #0 (345,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #0 (346,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #0 (346,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #0 (346,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #0 (347,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #0 (347,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #0 (347,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #0 (347,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (348,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (348,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #0 (348,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #0 (348,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (349,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (349,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #0 (349,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #0 (349,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #0 (349,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #0 (349,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (350,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (350,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (350,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #0 (350,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #0 (350,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #0 (350,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #0 (351,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #0 (351,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #0 (351,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #0 (352,426248), 3 CTAs running
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(169,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 37 finished CTA #0 (352,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (353,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #0 (353,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #0 (353,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #0 (353,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #0 (353,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #0 (353,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #0 (353,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #0 (353,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #0 (354,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #0 (355,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #0 (355,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #0 (355,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #0 (355,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (356,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (357,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #0 (357,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #0 (357,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #0 (362,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (363,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (363,426248), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (366,426248), 3 CTAs running
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(76,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 53 finished CTA #1 (395,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 54 finished CTA #1 (395,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 50 finished CTA #1 (396,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 59 finished CTA #1 (396,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 47 finished CTA #1 (397,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #1 (397,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #1 (397,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #1 (398,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 49 finished CTA #1 (398,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 52 finished CTA #1 (398,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 56 finished CTA #1 (398,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #1 (398,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 60 finished CTA #1 (398,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 57 finished CTA #1 (399,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 51 finished CTA #1 (401,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #1 (402,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #1 (405,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #1 (406,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (408,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #1 (408,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (409,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #1 (409,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #1 (410,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (411,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #1 (411,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #1 (411,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #1 (411,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #1 (411,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #1 (411,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #1 (411,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 63 finished CTA #1 (411,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (412,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #1 (412,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #1 (412,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #1 (412,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #1 (412,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #1 (412,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #1 (412,426248), 2 CTAs running
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(204,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #1 (413,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #1 (413,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 61 finished CTA #1 (413,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #1 (413,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #1 (413,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #1 (414,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #1 (414,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #1 (414,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #1 (414,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 65 finished CTA #1 (414,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (415,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (415,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (415,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (415,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #1 (415,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #1 (415,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (416,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (416,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 27 finished CTA #1 (416,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #1 (416,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #1 (416,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #1 (417,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (420,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #1 (420,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #1 (420,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #1 (421,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (423,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (427,426248), 2 CTAs running
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(194,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 59 finished CTA #2 (468,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 59 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 57 finished CTA #2 (475,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 57 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 54 finished CTA #2 (477,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 54 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 47 finished CTA #2 (479,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 47 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #2 (480,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 45 finished CTA #2 (480,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 45 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 49 finished CTA #2 (480,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 49 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 50 finished CTA #2 (480,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 50 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 51 finished CTA #2 (480,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 51 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 52 finished CTA #2 (480,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 52 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 56 finished CTA #2 (480,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 56 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (481,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 48 finished CTA #2 (481,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 48 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 60 finished CTA #2 (481,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 60 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (482,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 30 finished CTA #2 (483,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 35 finished CTA #2 (483,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 32 finished CTA #2 (484,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 44 finished CTA #2 (484,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 55 finished CTA #2 (484,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 55 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 61 finished CTA #2 (484,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #2 (485,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 22 finished CTA #2 (485,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 46 finished CTA #2 (485,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 46 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 63 finished CTA #2 (485,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 29 finished CTA #2 (486,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 53 finished CTA #2 (486,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 53 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (487,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 15 finished CTA #2 (487,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (488,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (488,426248), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (488,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (488,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (488,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 18 finished CTA #2 (488,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 24 finished CTA #2 (488,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 36 finished CTA #2 (488,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 62 finished CTA #2 (488,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (489,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #2 (489,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 66 finished CTA #2 (489,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 16 finished CTA #2 (490,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 19 finished CTA #2 (490,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 25 finished CTA #2 (490,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 41 finished CTA #2 (490,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 42 finished CTA #2 (490,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (491,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (491,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (491,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 28 finished CTA #2 (491,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 34 finished CTA #2 (491,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 39 finished CTA #2 (491,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 40 finished CTA #2 (491,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 43 finished CTA #2 (491,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 67 finished CTA #2 (491,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 37 finished CTA #2 (492,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 58 finished CTA #2 (492,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 58 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 65 finished CTA #2 (492,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 38 finished CTA #2 (493,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (495,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 17 finished CTA #2 (495,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 23 finished CTA #2 (495,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 64 finished CTA #2 (495,426248), 1 CTAs running
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(247,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (497,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 31 finished CTA #2 (497,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 33 finished CTA #2 (497,426248), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 426748  inst.: 26078419 (ipc=3325.1) sim_rate=18788 (inst/sec) elapsed = 0:0:23:08 / Sat Apr 24 02:17:24 2021
GPGPU-Sim uArch: Shader 3 finished CTA #2 (502,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 20 finished CTA #2 (503,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 21 finished CTA #3 (592,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 21 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 32 finished CTA #3 (592,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 32 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 65 finished CTA #3 (592,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 65 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 28 finished CTA #3 (595,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 28 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 66 finished CTA #3 (595,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 66 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (597,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (598,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (598,426248), 1 CTAs running
GPGPU-Sim uArch: Shader 26 finished CTA #3 (598,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 26 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 29 finished CTA #3 (598,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 29 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (600,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 16 finished CTA #3 (600,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 16 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 39 finished CTA #3 (600,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 39 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 63 finished CTA #3 (600,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 63 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 30 finished CTA #3 (601,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 30 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (602,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 19 finished CTA #3 (602,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 19 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 20 finished CTA #3 (602,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 20 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 41 finished CTA #3 (602,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 41 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 67 finished CTA #3 (602,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 67 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 25 finished CTA #3 (603,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 25 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 37 finished CTA #3 (603,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 37 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 34 finished CTA #3 (604,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 34 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 35 finished CTA #3 (604,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 35 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 62 finished CTA #3 (604,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 62 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 44 finished CTA #3 (605,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 44 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 64 finished CTA #3 (605,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 64 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 15 finished CTA #3 (606,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 15 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 38 finished CTA #3 (606,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 38 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (609,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (609,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (609,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (609,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (609,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 22 finished CTA #3 (609,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 22 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 42 finished CTA #3 (609,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 42 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 61 finished CTA #3 (609,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 61 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (610,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (610,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (610,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 43 finished CTA #3 (611,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 43 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (612,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 18 finished CTA #3 (613,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 18 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 17 finished CTA #3 (614,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 17 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 23 finished CTA #3 (615,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 23 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 24 finished CTA #3 (615,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 24 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 31 finished CTA #3 (615,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 31 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 36 finished CTA #3 (615,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 36 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 40 finished CTA #3 (615,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 40 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 33 finished CTA #3 (616,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 33 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (621,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 427248  inst.: 26185301 (ipc=1769.4) sim_rate=18851 (inst/sec) elapsed = 0:0:23:09 / Sat Apr 24 02:17:25 2021
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1011,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 27 finished CTA #3 (1333,426248), 0 CTAs running
GPGPU-Sim uArch: Shader 27 empty (release kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 27.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 1334
gpu_sim_insn = 1769526
gpu_ipc =    1326.4812
gpu_tot_sim_cycle = 427582
gpu_tot_sim_insn = 26185379
gpu_tot_ipc =      61.2406
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1049912
gpu_stall_icnt2sh    = 4502648
gpu_total_sim_rate=18851

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1212833
	L1I_total_cache_misses = 6454
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20321, Miss = 15439, Miss_rate = 0.760, Pending_hits = 1604, Reservation_fails = 317386
	L1D_cache_core[1]: Access = 20069, Miss = 15205, Miss_rate = 0.758, Pending_hits = 1564, Reservation_fails = 328602
	L1D_cache_core[2]: Access = 21089, Miss = 15779, Miss_rate = 0.748, Pending_hits = 1582, Reservation_fails = 324782
	L1D_cache_core[3]: Access = 20285, Miss = 15134, Miss_rate = 0.746, Pending_hits = 1537, Reservation_fails = 320066
	L1D_cache_core[4]: Access = 21014, Miss = 15975, Miss_rate = 0.760, Pending_hits = 1619, Reservation_fails = 301328
	L1D_cache_core[5]: Access = 20871, Miss = 16024, Miss_rate = 0.768, Pending_hits = 1688, Reservation_fails = 343473
	L1D_cache_core[6]: Access = 19566, Miss = 14606, Miss_rate = 0.746, Pending_hits = 1469, Reservation_fails = 302804
	L1D_cache_core[7]: Access = 21347, Miss = 16127, Miss_rate = 0.755, Pending_hits = 1582, Reservation_fails = 315880
	L1D_cache_core[8]: Access = 19637, Miss = 14791, Miss_rate = 0.753, Pending_hits = 1663, Reservation_fails = 290235
	L1D_cache_core[9]: Access = 20503, Miss = 15654, Miss_rate = 0.763, Pending_hits = 1542, Reservation_fails = 335667
	L1D_cache_core[10]: Access = 20361, Miss = 15352, Miss_rate = 0.754, Pending_hits = 1445, Reservation_fails = 313253
	L1D_cache_core[11]: Access = 21121, Miss = 15842, Miss_rate = 0.750, Pending_hits = 1500, Reservation_fails = 322652
	L1D_cache_core[12]: Access = 19481, Miss = 14560, Miss_rate = 0.747, Pending_hits = 1583, Reservation_fails = 297734
	L1D_cache_core[13]: Access = 20379, Miss = 15547, Miss_rate = 0.763, Pending_hits = 1668, Reservation_fails = 338770
	L1D_cache_core[14]: Access = 20275, Miss = 15331, Miss_rate = 0.756, Pending_hits = 1534, Reservation_fails = 320219
	L1D_cache_core[15]: Access = 20427, Miss = 15358, Miss_rate = 0.752, Pending_hits = 1530, Reservation_fails = 321426
	L1D_cache_core[16]: Access = 20647, Miss = 15871, Miss_rate = 0.769, Pending_hits = 1623, Reservation_fails = 307491
	L1D_cache_core[17]: Access = 19633, Miss = 14764, Miss_rate = 0.752, Pending_hits = 1516, Reservation_fails = 327581
	L1D_cache_core[18]: Access = 19430, Miss = 14414, Miss_rate = 0.742, Pending_hits = 1430, Reservation_fails = 317572
	L1D_cache_core[19]: Access = 20536, Miss = 15300, Miss_rate = 0.745, Pending_hits = 1481, Reservation_fails = 317777
	L1D_cache_core[20]: Access = 21053, Miss = 16130, Miss_rate = 0.766, Pending_hits = 1626, Reservation_fails = 308316
	L1D_cache_core[21]: Access = 20340, Miss = 15383, Miss_rate = 0.756, Pending_hits = 1671, Reservation_fails = 338129
	L1D_cache_core[22]: Access = 20382, Miss = 15287, Miss_rate = 0.750, Pending_hits = 1511, Reservation_fails = 318554
	L1D_cache_core[23]: Access = 21185, Miss = 16013, Miss_rate = 0.756, Pending_hits = 1567, Reservation_fails = 306608
	L1D_cache_core[24]: Access = 21151, Miss = 16107, Miss_rate = 0.762, Pending_hits = 1665, Reservation_fails = 313443
	L1D_cache_core[25]: Access = 19137, Miss = 14345, Miss_rate = 0.750, Pending_hits = 1527, Reservation_fails = 327150
	L1D_cache_core[26]: Access = 20075, Miss = 14684, Miss_rate = 0.731, Pending_hits = 1493, Reservation_fails = 292328
	L1D_cache_core[27]: Access = 18782, Miss = 13726, Miss_rate = 0.731, Pending_hits = 1342, Reservation_fails = 281109
	L1D_cache_core[28]: Access = 19645, Miss = 14630, Miss_rate = 0.745, Pending_hits = 1541, Reservation_fails = 283720
	L1D_cache_core[29]: Access = 18560, Miss = 13906, Miss_rate = 0.749, Pending_hits = 1452, Reservation_fails = 323313
	L1D_cache_core[30]: Access = 18958, Miss = 13969, Miss_rate = 0.737, Pending_hits = 1473, Reservation_fails = 294767
	L1D_cache_core[31]: Access = 18796, Miss = 13936, Miss_rate = 0.741, Pending_hits = 1416, Reservation_fails = 286931
	L1D_cache_core[32]: Access = 19365, Miss = 14545, Miss_rate = 0.751, Pending_hits = 1579, Reservation_fails = 287554
	L1D_cache_core[33]: Access = 18675, Miss = 13936, Miss_rate = 0.746, Pending_hits = 1490, Reservation_fails = 308820
	L1D_cache_core[34]: Access = 18791, Miss = 13891, Miss_rate = 0.739, Pending_hits = 1374, Reservation_fails = 297324
	L1D_cache_core[35]: Access = 18866, Miss = 13946, Miss_rate = 0.739, Pending_hits = 1370, Reservation_fails = 299508
	L1D_cache_core[36]: Access = 19320, Miss = 14687, Miss_rate = 0.760, Pending_hits = 1539, Reservation_fails = 285048
	L1D_cache_core[37]: Access = 18323, Miss = 13711, Miss_rate = 0.748, Pending_hits = 1480, Reservation_fails = 313628
	L1D_cache_core[38]: Access = 18182, Miss = 13272, Miss_rate = 0.730, Pending_hits = 1345, Reservation_fails = 281112
	L1D_cache_core[39]: Access = 19196, Miss = 14026, Miss_rate = 0.731, Pending_hits = 1424, Reservation_fails = 285141
	L1D_cache_core[40]: Access = 18899, Miss = 13895, Miss_rate = 0.735, Pending_hits = 1526, Reservation_fails = 276555
	L1D_cache_core[41]: Access = 18022, Miss = 13446, Miss_rate = 0.746, Pending_hits = 1521, Reservation_fails = 305013
	L1D_cache_core[42]: Access = 18656, Miss = 13859, Miss_rate = 0.743, Pending_hits = 1445, Reservation_fails = 287178
	L1D_cache_core[43]: Access = 18876, Miss = 13996, Miss_rate = 0.741, Pending_hits = 1509, Reservation_fails = 288824
	L1D_cache_core[44]: Access = 19866, Miss = 15051, Miss_rate = 0.758, Pending_hits = 1620, Reservation_fails = 287423
	L1D_cache_core[45]: Access = 18209, Miss = 13586, Miss_rate = 0.746, Pending_hits = 1490, Reservation_fails = 323744
	L1D_cache_core[46]: Access = 17906, Miss = 13235, Miss_rate = 0.739, Pending_hits = 1378, Reservation_fails = 293684
	L1D_cache_core[47]: Access = 17598, Miss = 12940, Miss_rate = 0.735, Pending_hits = 1310, Reservation_fails = 264690
	L1D_cache_core[48]: Access = 18749, Miss = 14132, Miss_rate = 0.754, Pending_hits = 1530, Reservation_fails = 271866
	L1D_cache_core[49]: Access = 18776, Miss = 14077, Miss_rate = 0.750, Pending_hits = 1557, Reservation_fails = 320563
	L1D_cache_core[50]: Access = 18683, Miss = 13664, Miss_rate = 0.731, Pending_hits = 1417, Reservation_fails = 295452
	L1D_cache_core[51]: Access = 18734, Miss = 14051, Miss_rate = 0.750, Pending_hits = 1463, Reservation_fails = 293429
	L1D_cache_core[52]: Access = 18365, Miss = 13813, Miss_rate = 0.752, Pending_hits = 1522, Reservation_fails = 270196
	L1D_cache_core[53]: Access = 19034, Miss = 14148, Miss_rate = 0.743, Pending_hits = 1544, Reservation_fails = 305912
	L1D_cache_core[54]: Access = 19195, Miss = 14220, Miss_rate = 0.741, Pending_hits = 1498, Reservation_fails = 293325
	L1D_cache_core[55]: Access = 18799, Miss = 13784, Miss_rate = 0.733, Pending_hits = 1354, Reservation_fails = 292420
	L1D_cache_core[56]: Access = 18683, Miss = 13972, Miss_rate = 0.748, Pending_hits = 1517, Reservation_fails = 270230
	L1D_cache_core[57]: Access = 20343, Miss = 15509, Miss_rate = 0.762, Pending_hits = 1642, Reservation_fails = 333928
	L1D_cache_core[58]: Access = 21107, Miss = 16025, Miss_rate = 0.759, Pending_hits = 1575, Reservation_fails = 326424
	L1D_cache_core[59]: Access = 20590, Miss = 15535, Miss_rate = 0.754, Pending_hits = 1534, Reservation_fails = 321537
	L1D_cache_core[60]: Access = 20113, Miss = 15298, Miss_rate = 0.761, Pending_hits = 1641, Reservation_fails = 289605
	L1D_cache_core[61]: Access = 20495, Miss = 15424, Miss_rate = 0.753, Pending_hits = 1611, Reservation_fails = 344689
	L1D_cache_core[62]: Access = 20609, Miss = 15618, Miss_rate = 0.758, Pending_hits = 1534, Reservation_fails = 316587
	L1D_cache_core[63]: Access = 20425, Miss = 15146, Miss_rate = 0.742, Pending_hits = 1450, Reservation_fails = 320391
	L1D_cache_core[64]: Access = 21271, Miss = 16266, Miss_rate = 0.765, Pending_hits = 1679, Reservation_fails = 308613
	L1D_cache_core[65]: Access = 21448, Miss = 16257, Miss_rate = 0.758, Pending_hits = 1641, Reservation_fails = 341441
	L1D_cache_core[66]: Access = 20961, Miss = 15854, Miss_rate = 0.756, Pending_hits = 1474, Reservation_fails = 318471
	L1D_cache_core[67]: Access = 20066, Miss = 15099, Miss_rate = 0.752, Pending_hits = 1479, Reservation_fails = 311209
	L1D_total_cache_accesses = 1340252
	L1D_total_cache_misses = 1005103
	L1D_total_cache_miss_rate = 0.7499
	L1D_total_cache_pending_hits = 103506
	L1D_total_cache_reservation_fails = 20870600
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.026
L1C_cache:
	L1C_total_cache_accesses = 143360
	L1C_total_cache_misses = 2176
	L1C_total_cache_miss_rate = 0.0152
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 30668
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 227531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103385
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 645476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 14903198
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 141184
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 30668
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4112
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 359627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5967402
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1206379
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
946, 882, 1082, 1136, 716, 914, 1112, 1030, 978, 1104, 834, 1254, 1024, 1064, 1224, 936, 1288, 1032, 1224, 1096, 1296, 1120, 1200, 1002, 988, 870, 926, 694, 798, 806, 694, 774, 
gpgpu_n_tot_thrd_icount = 70831424
gpgpu_n_tot_w_icount = 2213482
gpgpu_n_stall_shd_mem = 21710984
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 645476
gpgpu_n_mem_write_global = 363860
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 68
gpgpu_n_load_insn  = 2613528
gpgpu_n_store_insn = 588800
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4587520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 30668
gpgpu_stall_shd_mem[c_mem][bk_conf] = 30668
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21680316
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:36363124	W0_Idle:4631585	W0_Scoreboard:6750879	W1:498990	W2:233132	W3:155204	W4:127000	W5:101626	W6:79344	W7:62452	W8:48470	W9:38144	W10:28766	W11:23944	W12:20538	W13:20508	W14:21016	W15:21538	W16:24054	W17:25826	W18:23520	W19:21652	W20:18486	W21:15378	W22:9810	W23:6638	W24:4864	W25:3842	W26:2318	W27:1488	W28:848	W29:538	W30:46	W31:62	W32:573440
traffic_breakdown_coretomem[CONST_ACC_R] = 544 {8:68,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5163808 {8:645476,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14562432 {40:363749,72:41,136:70,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4896 {72:68,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87784736 {136:645476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2910880 {8:363860,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
maxmrqlatency = 222 
maxdqlatency = 0 
maxmflatency = 4188 
averagemflatency = 627 
max_icnt2mem_latency = 4032 
max_icnt2sh_latency = 427005 
mrq_lat_table:26716 	2827 	1186 	1678 	2755 	1000 	612 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	138873 	293971 	440146 	133759 	2654 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	87136 	22404 	83285 	83654 	122528 	277920 	267977 	63852 	988 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	68288 	289669 	233838 	52445 	1304 	0 	0 	1 	4 	37 	915 	12147 	32825 	72256 	150737 	94938 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	103 	656 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        25        25        24        32        32        29        18        15        15        15        15        12        19        21        16        14 
dram[1]:        22        24        24        48        37        30        26        17        16        19        17        10        18        22        12        11 
dram[2]:        20        27        30        40        33        34        21        17        14        14        14        14        17        25        15        12 
dram[3]:        38        22        37        27        34        26        23        13        15        16        14        17        19        32        13        12 
dram[4]:        22        23        24        31        34        36        15        17        17        13        10        16        21        22        14        18 
dram[5]:        32        26        32        34        30        37        22        19        16        16        15        12        29        27        15        15 
dram[6]:        22        24        33        40        39        30        19        16        14        12        11        14        22        23        17        11 
dram[7]:        19        33        36        42        34        32        25        19        12        13        19        18        20        20        16        10 
dram[8]:        24        29        26        35        48        34        17        18        12        16        16        15        21        25        19        17 
dram[9]:        18        21        38        41        36        29        12        18        16        15        14        17        20        19        16        14 
dram[10]:        27        26        42        41        41        35        25        23        18        16        14        12        24        24        16        18 
dram[11]:        21        30        42        30        26        32        13        12        19        16        15        18        18        22         9        15 
dram[12]:        24        27        24        29        20        22        17        14        15        13        15        12        20        25        10        16 
dram[13]:        22        24        28        28        30        27        13        16        17        13        16        18        19        22        13        11 
dram[14]:        25        24        33        38        32        30        17        15        14        15        18        12        22        21        17        16 
dram[15]:        17        20        36        45        40        32        15        16        13        15        18        14        21        19        15        12 
maximum service time to same row:
dram[0]:     34121     28319     21019      5946     17078     39144     51452     18813     36447     29230     53480     43640     46600     38041     56430     66668 
dram[1]:     46093    102631     59832     59305     87327     80390     49319     44156     71493     51991     63663     78288     40438     38027     55812     52042 
dram[2]:     50202     40362    102590     15457     32673     46148     60372     79991     31372     16416     57207     68114     41641     35893     57957     45422 
dram[3]:     71719     55626     85592     89747     55569     39603    118630     88977     53084     27390     57320     77800     51043     34526     55533     44194 
dram[4]:     14062     60721     71515     22946     27900     25286     56092     53741     25887     38145     51870     50947     33705     34396     68402     59241 
dram[5]:     76486      9276     85634     42156     58660     77396    103159     99914     42456     89063     50483     39556     71040     35564     69255     53709 
dram[6]:     22444     40312      8449     84057     47604     19765     48660     39878     40064     29419     61072     71966     62432     53305     69461     35659 
dram[7]:     78688     63765     32703     34766     78935     60242    116718     25134     47144     49866     76685     34277     57976     50548     57042     48158 
dram[8]:      9474     43774      6613     12887     31795     25473     55684     90969     42844     21940     49394     52553     51953     36403     49575     56881 
dram[9]:     37049     36996     67302     55476     60727     25554     76654     64833     55854     27332     49442     48667     43338     43787     57114     56714 
dram[10]:     60837     37059     78405     69444     17780     23525    104379     82307     35601     42180     55407     52650     22457     33607     51924     64395 
dram[11]:     44125     43516     49949     70884     46146     65028     59200     44086     94716     59626     30850     48927     40471     32319     61800     51721 
dram[12]:     47092     29879     17332     68564     18862     12477     40054     72539     24100     42288     69873     50019     48165     35187     51332     48559 
dram[13]:     72272     67759     40023     41554     76983     85826    112425     28722     94191     91104     28715     35007     59725     50549     67661     48113 
dram[14]:     74537     13935     19832     24935     21100     20091     59680     49168     47397     39547     35314     42708     37448     44761     68103     56430 
dram[15]:     68384     44451     77687     75531     49832     41122    105783    102018     62047     76821     34876     42740     59488     48555     53462     56253 
average row accesses per activate:
dram[0]:  4.725000  9.100000 10.125000 11.000000  4.540000  4.808511  5.529412  3.653846  3.850000  3.923077  4.666667  3.027027  5.066667  5.423077  4.916667  4.520000 
dram[1]:  6.380952  8.687500  5.642857 12.153846  4.072727  4.428571  4.680000  3.964286  5.346154  4.962963  5.100000  4.333333  5.708333  5.500000  4.454545  3.333333 
dram[2]:  5.441176  6.629630  6.750000  8.000000  3.951613  4.471698  6.500000  6.733333  4.075000  4.055555  4.416667  3.750000  4.437500  7.095238  5.142857  4.208333 
dram[3]:  7.833333  5.653846  5.433333  7.850000  4.370370  4.067797  5.333333  3.700000  4.700000  4.533333  5.888889  4.625000  4.962963  7.473684  4.142857  3.424242 
dram[4]:  6.680000  6.720000  8.526316  9.812500  3.825397  4.647059  6.857143  5.944445  4.264706  4.235294  3.827586  4.000000  5.518518  6.363636  4.541667  4.192307 
dram[5]:  7.380952  8.866667  4.405406  8.190476  3.703125  4.490196  7.666667  6.052631  4.666667  4.258065  3.321429  3.517241  8.176471  7.000000  4.714286  3.333333 
dram[6]:  8.333333  8.800000  7.272727  7.666667  5.108696  4.137931  6.857143  8.000000  5.071429  3.525000  3.785714  4.454545  5.384615  6.400000  6.470588  3.222222 
dram[7]:  5.481482  7.473684  5.896552  6.071429  4.333333  4.017241  7.733333  5.086957  5.454545  4.172414  4.200000  4.434783  6.894737  6.833333  3.750000  3.352941 
dram[8]:  7.666667  7.416667  6.615385 11.142858  6.052631  6.656250  4.950000  4.526316  4.157895  4.636364  4.230769  3.960000  5.791667  5.392857  4.913043  4.192307 
dram[9]:  6.565217  7.000000  6.000000  5.785714  3.806452  3.806452  3.375000  6.812500  4.733333  4.518518  4.160000  4.608696  7.050000  5.826087  3.892857  3.793103 
dram[10]:  8.409091  7.360000  8.526316  8.380953  4.500000  4.829787  8.250000  7.285714  4.483871  4.142857  4.076923  3.851852  5.384615  5.592593  4.772727  4.666667 
dram[11]:  6.375000  8.733334  4.969697  9.647058  4.551021  3.406250  4.782609  4.259259  5.521739  4.062500  4.125000  4.320000  4.821429  4.851852  3.750000  4.280000 
dram[12]:  5.757576  9.421053  9.117647 10.066667  4.000000  4.122807  4.409091  3.846154  4.000000  3.586957  4.650000  3.096774  6.478261  4.342857  3.892857  3.322581 
dram[13]:  6.500000  7.285714  4.297297  6.320000  5.133333  4.303571  3.620690  3.387097  5.148148  5.178571  4.850000  3.846154  5.956522  6.750000  3.703704  3.090909 
dram[14]:  8.947369  6.846154  9.588235  9.750000  4.750000  4.092593  4.304348  5.875000  3.918919  4.964286  4.041667  3.500000  5.269231  4.593750  4.458333  4.037037 
dram[15]:  5.413793  5.066667  5.058824  8.315789  4.591837  3.830508  4.000000  3.655172  3.473684  5.280000  3.916667  5.100000  6.476191  6.363636  4.000000  4.000000 
average row locality = 36880/7328 = 5.032751
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       181       178       125       128       168       168        93        95       154       153       112       112       152       141       118       113 
dram[1]:       134       139       124       124       177       168       117       111       139       134       102       104       137       132        98       110 
dram[2]:       181       175       126       134       176       174        91       101       163       146       106       105       142       149       108       101 
dram[3]:       140       145       129       121       186       184       112       111       141       136       106       111       134       142       116       113 
dram[4]:       164       166       123       121       180       183        96       107       145       144       111       104       149       140       109       109 
dram[5]:       153       133       129       138       182       180       115       115       140       132        93       102       139       126        99       100 
dram[6]:       173       170       124       124       168       180        96       104       142       141       106        98       140       128       110       116 
dram[7]:       146       139       134       133       177       180       116       117       120       121       105       102       131       123       105       114 
dram[8]:       180       176       133       120       175       163        99        86       158       153       110        99       139       151       113       109 
dram[9]:       149       152       119       124       185       188       108       109       142       122       104       106       141       134       109       110 
dram[10]:       182       179       125       137       173       168        99       102       139       145       106       104       140       151       105       112 
dram[11]:       150       131       129       127       177       170       110       115       127       130        99       108       135       131       105       107 
dram[12]:       183       176       120       117       178       177        97       100       160       165        93        96       149       152       109       103 
dram[13]:       140       147       125       125       180       184       105       105       139       145        97       100       137       135       100       102 
dram[14]:       168       172       126       121       173       168        99        94       145       139        97       105       137       147       107       109 
dram[15]:       154       148       138       122       175       179       116       106       132       132        94       102       136       140       100       104 
total reads: 33866
bank skew: 188/86 = 2.19
chip skew: 2191/2050 = 1.07
number of total write accesses:
dram[0]:         8         4        37        37        59        58         1         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        34        34        47        49         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4        36        34        69        63         0         0         0         0         0         0         0         0         0         0 
dram[3]:         1         2        34        36        50        56         0         0         0         0         0         0         0         0         0         0 
dram[4]:         3         2        39        36        61        54         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         0        34        34        55        49         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         6        36        37        67        60         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         3        37        37        57        53         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         2        39        36        55        50         0         0         0         0         0         0         0         0         0         0 
dram[9]:         2         2        37        38        51        48         0         0         0         0         0         0         0         0         0         0 
dram[10]:         3         5        37        39        70        59         0         0         0         0         0         0         0         0         0         0 
dram[11]:         3         0        35        37        46        48         0         0         0         0         0         0         0         0         0         0 
dram[12]:         7         3        35        34        62        58         0         0         0         0         0         0         0         0         0         0 
dram[13]:         3         6        34        33        51        57         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         6        37        35        55        53         0         0         0         0         0         0         0         0         0         0 
dram[15]:         3         4        34        36        50        47         0         0         0         0         0         0         0         0         0         0 
total reads: 3014
min_bank_accesses = 0!
chip skew: 213/164 = 1.30
average mf latency per bank:
dram[0]:      84586     56559     24723     15224     18289     12039    481150      8322      5639      3620      7881      4811      5715      3497      7437      4627
dram[1]:      72196     72736     15963     17175     11538     12304      4131      4498      3420      3958      4554      4866      3335      3649      4850      4656
dram[2]:      53959     57212     16705     15702     11847     11793      9423      7564      3247      3677      4863      4618      3549      3396      4504      5161
dram[3]:      71067     70121     16695     16655     10500     10884      4468      4115      3783      3855      4721      4303      3849      3686      4400      4401
dram[4]:      63007     63665     15408     15714     11575     11212      9031      7198      3740      3848      4640      5256      3493      3789      4951      4427
dram[5]:      66282     74616     14306     13646     10263     10990      4188      4105      4037      3753      5407      4811      3811      3652      5089      4950
dram[6]:      58264     59169     16017     14904     11864     11242      8663      7553      3847      3604      4846      5365      3867      4031      4647      4473
dram[7]:      65934     71153     13605     14418      9811      9952      3953      3739      4172      4151      4522      4793      3710      3700      4445      4337
dram[8]:      56558     59781     13310     15315     11603     12630      7857      9587      3869      3779      5296      5369      3701      3399      4467      4464
dram[9]:      67348     68047     14795     15808     10644     10948      5006      5384      3770      4291      5202      4647      3386      3691      4683      4374
dram[10]:      55534     56085     14671     14384     10920     12245      7763      8178      3785      3770      4624      5065      3711      3724      4884      3950
dram[11]:      65993     79359     14915     15902     11120     11868      4344      4804      4334      3673      4593      4988      3986      4034      4782      4240
dram[12]:      53922     58779     15745     16364     10784     11678      8090      8176      4047      3189      5562      5446      3657      3383      4779      4270
dram[13]:      69820     67014     15568     15814     11030     10972      4478      4827      3893      3482      5266      5352      3751      4046      5105      5028
dram[14]:      59810     57766     15570     16930     11805     12377      7410      8622      3728      4715      5752      5591      3805      4816      4619      5445
dram[15]:      64456     68875     14551     16741     10744     11224      4173      5744      3676      5394      5664      6580      3478      5358      4811      6342
maximum mf latency per bank:
dram[0]:       3483      3313      2947      2373      4188      3102      3813      2125      2991      2363      2479      2799      2595      1856      2592      2092
dram[1]:       3093      3192      2658      2306      3645      2804      3014      1719      2493      2373      2163      2369      1705      1846      2438      2555
dram[2]:       2828      3263      2700      2261      4044      2857      3161      2502      2521      2467      2094      2032      1671      2103      2448      2564
dram[3]:       2577      3287      2600      2979      2687      2864      3346      1835      2017      2408      2533      2473      1754      2098      2428      2414
dram[4]:       2969      2961      3010      2465      2729      2400      2703      2540      2261      2482      2617      2352      2155      2131      2661      2545
dram[5]:       2508      2628      2653      2691      2797      2480      1928      2633      2558      2080      2605      2405      2491      2558      2676      1974
dram[6]:       3252      2613      2542      2649      2868      2357      2656      2601      2542      2067      2318      2339      2745      2547      2106      2014
dram[7]:       3424      2622      2490      2418      2514      2177      2282      2473      2549      1980      1925      2465      2754      1845      2086      2169
dram[8]:       3141      3281      2414      2553      2541      2553      2269      2239      2569      2313      2286      2318      2180      1671      2125      1908
dram[9]:       3585      2731      2727      2258      2491      2698      2627      2281      2021      2379      3026      2248      2257      2104      2143      1904
dram[10]:       2950      2877      2464      2398      2519      2771      2465      2115      1977      2499      2633      2028      2263      2176      2173      1877
dram[11]:       2626      3029      2265      2407      2197      2407      2181      2198      2052      2437      2596      2099      2234      2179      2142      1899
dram[12]:       2704      2843      2507      2169      2439      2358      2351      2521      2449      1917      1936      1856      2058      2018      2784      2265
dram[13]:       2897      2658      2386      2177      3241      2198      2427      2132      2445      1970      2029      2117      2060      1804      2104      2702
dram[14]:       2599      3018      2425      2603      3231      2415      2041      1949      2469      2548      2804      2260      2689      2437      2123      2616
dram[15]:       2728      3609      2180      2648      3076      2542      2090      2277      2545      2578      2683      2327      2789      2589      2135      2570
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=558827 n_act=476 n_pre=460 n_req=2395 n_rd=4382 n_write=255 bw_util=0.01643
n_activity=35169 dram_eff=0.2637
bk0: 362a 562410i bk1: 356a 562475i bk2: 250a 562567i bk3: 256a 562473i bk4: 336a 561305i bk5: 336a 561117i bk6: 186a 562994i bk7: 190a 562582i bk8: 308a 562409i bk9: 306a 562188i bk10: 224a 562843i bk11: 224a 562386i bk12: 304a 562351i bk13: 282a 562336i bk14: 236a 562605i bk15: 226a 562607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0417877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=559258 n_act=435 n_pre=419 n_req=2214 n_rd=4100 n_write=188 bw_util=0.01519
n_activity=32692 dram_eff=0.2623
bk0: 268a 563152i bk1: 278a 563084i bk2: 248a 562635i bk3: 248a 562896i bk4: 354a 561565i bk5: 336a 561496i bk6: 234a 563038i bk7: 222a 562971i bk8: 278a 562912i bk9: 268a 562812i bk10: 204a 563090i bk11: 208a 562937i bk12: 274a 562802i bk13: 264a 562783i bk14: 196a 563045i bk15: 220a 562808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0187633
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=558841 n_act=476 n_pre=460 n_req=2388 n_rd=4356 n_write=267 bw_util=0.01638
n_activity=34367 dram_eff=0.269
bk0: 362a 562574i bk1: 350a 562374i bk2: 252a 562620i bk3: 268a 562608i bk4: 352a 560648i bk5: 348a 560812i bk6: 182a 563016i bk7: 202a 563095i bk8: 326a 562455i bk9: 292a 562556i bk10: 212a 562964i bk11: 210a 562859i bk12: 284a 562449i bk13: 298a 562385i bk14: 216a 562527i bk15: 202a 562766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0321793
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=559009 n_act=467 n_pre=451 n_req=2306 n_rd=4254 n_write=219 bw_util=0.01585
n_activity=33363 dram_eff=0.2681
bk0: 280a 563129i bk1: 290a 562789i bk2: 258a 562459i bk3: 242a 562716i bk4: 372a 561095i bk5: 368a 560878i bk6: 224a 562932i bk7: 222a 562761i bk8: 282a 562712i bk9: 272a 562606i bk10: 212a 563230i bk11: 222a 562815i bk12: 268a 562825i bk13: 284a 562572i bk14: 232a 562655i bk15: 226a 562222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0293338
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=558966 n_act=453 n_pre=437 n_req=2346 n_rd=4302 n_write=242 bw_util=0.0161
n_activity=32746 dram_eff=0.2775
bk0: 328a 562858i bk1: 332a 562582i bk2: 246a 562544i bk3: 242a 562526i bk4: 360a 560722i bk5: 366a 560905i bk6: 192a 563285i bk7: 214a 563118i bk8: 290a 562609i bk9: 288a 562416i bk10: 222a 562820i bk11: 208a 562826i bk12: 298a 562484i bk13: 280a 562692i bk14: 218a 562838i bk15: 218a 562481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0293019
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=559159 n_act=447 n_pre=431 n_req=2250 n_rd=4152 n_write=211 bw_util=0.01546
n_activity=33275 dram_eff=0.2622
bk0: 306a 562959i bk1: 266a 563042i bk2: 258a 562143i bk3: 276a 562406i bk4: 364a 561108i bk5: 360a 561201i bk6: 230a 563139i bk7: 230a 562893i bk8: 280a 562778i bk9: 264a 562613i bk10: 186a 562715i bk11: 204a 562755i bk12: 278a 562888i bk13: 252a 562884i bk14: 198a 562882i bk15: 200a 562575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0249486
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=559052 n_act=432 n_pre=416 n_req=2328 n_rd=4240 n_write=260 bw_util=0.01595
n_activity=33212 dram_eff=0.271
bk0: 346a 562867i bk1: 340a 562741i bk2: 248a 562749i bk3: 248a 562674i bk4: 336a 561217i bk5: 360a 560939i bk6: 192a 563250i bk7: 208a 563214i bk8: 284a 562795i bk9: 282a 562428i bk10: 212a 562807i bk11: 196a 562937i bk12: 280a 562582i bk13: 256a 562742i bk14: 220a 563071i bk15: 232a 562572i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0290769
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=559155 n_act=451 n_pre=435 n_req=2252 n_rd=4126 n_write=233 bw_util=0.01545
n_activity=33576 dram_eff=0.2596
bk0: 292a 562920i bk1: 278a 563002i bk2: 268a 562520i bk3: 266a 562460i bk4: 354a 561157i bk5: 360a 561166i bk6: 232a 563299i bk7: 234a 563057i bk8: 240a 563127i bk9: 242a 562875i bk10: 210a 563016i bk11: 204a 563000i bk12: 262a 562904i bk13: 246a 563110i bk14: 210a 562807i bk15: 228a 562682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0170198
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=559017 n_act=420 n_pre=404 n_req=2350 n_rd=4328 n_write=231 bw_util=0.01616
n_activity=32313 dram_eff=0.2822
bk0: 360a 562787i bk1: 352a 562470i bk2: 266a 562243i bk3: 240a 562638i bk4: 350a 561775i bk5: 326a 561739i bk6: 198a 563053i bk7: 172a 563158i bk8: 316a 562425i bk9: 306a 562403i bk10: 220a 562748i bk11: 198a 563030i bk12: 278a 562476i bk13: 302a 562202i bk14: 226a 562660i bk15: 218a 562404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0368533
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=559048 n_act=476 n_pre=460 n_req=2280 n_rd=4204 n_write=212 bw_util=0.01565
n_activity=34296 dram_eff=0.2575
bk0: 298a 563074i bk1: 304a 562826i bk2: 238a 562286i bk3: 248a 562315i bk4: 370a 560834i bk5: 376a 560876i bk6: 216a 562668i bk7: 218a 563077i bk8: 284a 562625i bk9: 244a 562819i bk10: 208a 563014i bk11: 212a 563019i bk12: 282a 562659i bk13: 268a 562386i bk14: 218a 562506i bk15: 220a 562601i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0293533
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=558950 n_act=432 n_pre=416 n_req=2380 n_rd=4334 n_write=268 bw_util=0.01631
n_activity=32400 dram_eff=0.2841
bk0: 364a 562834i bk1: 358a 562351i bk2: 250a 562377i bk3: 274a 562322i bk4: 346a 560884i bk5: 336a 561058i bk6: 198a 563026i bk7: 204a 562949i bk8: 278a 562689i bk9: 290a 562369i bk10: 212a 562702i bk11: 208a 562545i bk12: 280a 562463i bk13: 302a 562160i bk14: 210a 562933i bk15: 224a 562487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0391283
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=559181 n_act=464 n_pre=448 n_req=2220 n_rd=4102 n_write=205 bw_util=0.01526
n_activity=33265 dram_eff=0.259
bk0: 300a 562977i bk1: 262a 563134i bk2: 258a 562330i bk3: 254a 562635i bk4: 354a 561516i bk5: 340a 560897i bk6: 220a 562982i bk7: 230a 562806i bk8: 254a 562960i bk9: 260a 562538i bk10: 198a 562977i bk11: 216a 562842i bk12: 270a 562518i bk13: 262a 562528i bk14: 210a 562803i bk15: 214a 562728i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0250904
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=558810 n_act=503 n_pre=487 n_req=2374 n_rd=4350 n_write=250 bw_util=0.0163
n_activity=33665 dram_eff=0.2733
bk0: 366a 562566i bk1: 352a 562558i bk2: 240a 562734i bk3: 234a 562892i bk4: 356a 560977i bk5: 354a 560881i bk6: 194a 563032i bk7: 200a 562594i bk8: 320a 562282i bk9: 330a 562113i bk10: 186a 562960i bk11: 192a 562692i bk12: 298a 562492i bk13: 304a 562333i bk14: 218a 562797i bk15: 206a 562840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0307282
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=559115 n_act=470 n_pre=454 n_req=2250 n_rd=4132 n_write=229 bw_util=0.01545
n_activity=33651 dram_eff=0.2592
bk0: 280a 563036i bk1: 294a 562836i bk2: 250a 562315i bk3: 250a 562466i bk4: 360a 561538i bk5: 368a 561182i bk6: 210a 562909i bk7: 210a 562800i bk8: 278a 562700i bk9: 290a 562528i bk10: 194a 563086i bk11: 200a 562734i bk12: 274a 562555i bk13: 270a 562817i bk14: 200a 562898i bk15: 204a 562487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0282725
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=559073 n_act=447 n_pre=431 n_req=2295 n_rd=4214 n_write=235 bw_util=0.01577
n_activity=32426 dram_eff=0.2744
bk0: 336a 563005i bk1: 344a 562525i bk2: 252a 562609i bk3: 242a 562662i bk4: 346a 561329i bk5: 336a 560950i bk6: 198a 562841i bk7: 188a 563101i bk8: 290a 562448i bk9: 278a 562540i bk10: 194a 562908i bk11: 210a 562722i bk12: 274a 562719i bk13: 294a 562306i bk14: 214a 562900i bk15: 218a 562664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0351807
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=564400 n_nop=559090 n_act=479 n_pre=463 n_req=2252 n_rd=4156 n_write=212 bw_util=0.01548
n_activity=34294 dram_eff=0.2547
bk0: 308a 562883i bk1: 296a 562756i bk2: 276a 562333i bk3: 244a 562824i bk4: 350a 561554i bk5: 358a 561328i bk6: 232a 562878i bk7: 212a 562957i bk8: 264a 562636i bk9: 264a 562880i bk10: 188a 562999i bk11: 204a 563091i bk12: 272a 562819i bk13: 280a 562771i bk14: 200a 562924i bk15: 208a 563082i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0184337

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78210, Miss = 1103, Miss_rate = 0.014, Pending_hits = 12, Reservation_fails = 412
L2_cache_bank[1]: Access = 30267, Miss = 1088, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 142
L2_cache_bank[2]: Access = 29895, Miss = 1028, Miss_rate = 0.034, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 30203, Miss = 1022, Miss_rate = 0.034, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 30328, Miss = 1093, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 223
L2_cache_bank[5]: Access = 30604, Miss = 1085, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 77
L2_cache_bank[6]: Access = 30257, Miss = 1064, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 30349, Miss = 1063, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 30509, Miss = 1077, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 105
L2_cache_bank[9]: Access = 30497, Miss = 1074, Miss_rate = 0.035, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[10]: Access = 29896, Miss = 1050, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 106
L2_cache_bank[11]: Access = 29552, Miss = 1026, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 129
L2_cache_bank[12]: Access = 30286, Miss = 1059, Miss_rate = 0.035, Pending_hits = 7, Reservation_fails = 176
L2_cache_bank[13]: Access = 30143, Miss = 1061, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 102
L2_cache_bank[14]: Access = 29128, Miss = 1034, Miss_rate = 0.035, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[15]: Access = 29342, Miss = 1029, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 63
L2_cache_bank[16]: Access = 29905, Miss = 1107, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 95
L2_cache_bank[17]: Access = 30197, Miss = 1057, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 37
L2_cache_bank[18]: Access = 29723, Miss = 1057, Miss_rate = 0.036, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 30189, Miss = 1045, Miss_rate = 0.035, Pending_hits = 4, Reservation_fails = 1
L2_cache_bank[20]: Access = 29830, Miss = 1069, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 65
L2_cache_bank[21]: Access = 30105, Miss = 1098, Miss_rate = 0.036, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[22]: Access = 29696, Miss = 1032, Miss_rate = 0.035, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 30070, Miss = 1019, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 30142, Miss = 1089, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 117
L2_cache_bank[25]: Access = 30477, Miss = 1086, Miss_rate = 0.036, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29768, Miss = 1023, Miss_rate = 0.034, Pending_hits = 1, Reservation_fails = 67
L2_cache_bank[27]: Access = 29814, Miss = 1043, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 53
L2_cache_bank[28]: Access = 30333, Miss = 1052, Miss_rate = 0.035, Pending_hits = 3, Reservation_fails = 41
L2_cache_bank[29]: Access = 30376, Miss = 1055, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 54
L2_cache_bank[30]: Access = 29720, Miss = 1045, Miss_rate = 0.035, Pending_hits = 2, Reservation_fails = 35
L2_cache_bank[31]: Access = 29933, Miss = 1033, Miss_rate = 0.035, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1009744
L2_total_cache_misses = 33866
L2_total_cache_miss_rate = 0.0335
L2_total_cache_pending_hits = 102
L2_total_cache_reservation_fails = 2100
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 613837
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31602
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1602
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 64
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 361549
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 53
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2258
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 326
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 369
L2_cache_data_port_util = 0.206
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=3593144
icnt_total_pkts_simt_to_mem=1373855
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.38889
	minimum = 6
	maximum = 14
Network latency average = 8.26628
	minimum = 6
	maximum = 12
Slowest packet = 2018793
Flit latency average = 6.27628
	minimum = 6
	maximum = 9
Slowest flit = 4966044
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00782609
	minimum = 0.00449775 (at node 45)
	maximum = 0.0134933 (at node 94)
Accepted packet rate average = 0.00782609
	minimum = 0.00449775 (at node 45)
	maximum = 0.0134933 (at node 94)
Injected flit rate average = 0.0233883
	minimum = 0.00449775 (at node 45)
	maximum = 0.0637181 (at node 75)
Accepted flit rate average= 0.0233883
	minimum = 0.011994 (at node 68)
	maximum = 0.0427286 (at node 2)
Injected packet length average = 2.98851
Accepted packet length average = 2.98851
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 71.9154 (10 samples)
	minimum = 6 (10 samples)
	maximum = 1024.9 (10 samples)
Network latency average = 41.7668 (10 samples)
	minimum = 6 (10 samples)
	maximum = 805.6 (10 samples)
Flit latency average = 28.8777 (10 samples)
	minimum = 6 (10 samples)
	maximum = 804.1 (10 samples)
Fragmentation average = 0.0126181 (10 samples)
	minimum = 0 (10 samples)
	maximum = 118.9 (10 samples)
Injected packet rate average = 0.0254868 (10 samples)
	minimum = 0.00999455 (10 samples)
	maximum = 0.119351 (10 samples)
Accepted packet rate average = 0.0254868 (10 samples)
	minimum = 0.00999455 (10 samples)
	maximum = 0.119351 (10 samples)
Injected flit rate average = 0.0636806 (10 samples)
	minimum = 0.0128335 (10 samples)
	maximum = 0.241355 (10 samples)
Accepted flit rate average = 0.0636806 (10 samples)
	minimum = 0.0307134 (10 samples)
	maximum = 0.230284 (10 samples)
Injected packet size average = 2.49858 (10 samples)
Accepted packet size average = 2.49858 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 9 sec (1389 sec)
gpgpu_simulation_rate = 18851 (inst/sec)
gpgpu_simulation_rate = 307 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 10 times
Processing time: 1388689.125000 (ms)
Result stored in result.txt
