DIV_ROUND_UP,FUNC_0
SPI_ADJUST_CFG0_CS_HOLD_OFFSET,VAR_0
SPI_ADJUST_CFG0_CS_SETUP_OFFSET,VAR_1
SPI_ADJUST_CFG0_SCK_LOW_OFFSET,VAR_2
SPI_CFG0_CS_HOLD_OFFSET,VAR_3
SPI_CFG0_CS_SETUP_OFFSET,VAR_4
SPI_CFG0_REG,VAR_5
SPI_CFG0_SCK_HIGH_OFFSET,VAR_6
SPI_CFG0_SCK_LOW_OFFSET,VAR_7
SPI_CFG1_CS_IDLE_MASK,VAR_8
SPI_CFG1_CS_IDLE_OFFSET,VAR_9
SPI_CFG1_REG,VAR_10
SPI_CFG2_REG,VAR_11
clk_get_rate,FUNC_1
readl,FUNC_2
spi_master_get_devdata,FUNC_3
writel,FUNC_4
mtk_spi_prepare_transfer,FUNC_5
master,VAR_12
xfer,VAR_13
spi_clk_hz,VAR_14
div,VAR_15
sck_time,VAR_16
cs_time,VAR_17
reg_val,VAR_18
mdata,VAR_19
