;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB @121, 106
	ADD 11, 0
	ADD 30, 9
	SPL 0, <-101
	SPL 0, <402
	SLT 81, @300
	CMP -7, <-129
	SLT 81, @300
	SPL 0, <-101
	ADD -207, <-120
	ADD 30, 9
	ADD 30, 9
	CMP @-127, 100
	MOV 970, 60
	SPL <-127, 100
	JMP -1, @-20
	SUB @121, 106
	SUB @121, 106
	SPL 0, <402
	MOV -7, <-20
	ADD 30, 9
	SLT 30, 9
	SLT 30, 9
	ADD 210, 60
	ADD 210, 60
	SUB @-127, 100
	SUB @-127, 100
	CMP 270, 80
	MOV -130, 9
	JMN 0, <402
	SUB -7, <-70
	MOV -7, 27
	SPL -207, @-120
	ADD #270, <1
	SLT 30, 9
	ADD #270, <1
	ADD #200, <5
	ADD #270, <1
	SUB #72, @209
	MOV 970, 61
	SUB @121, 106
	DJN 50, @402
	SPL 0, <402
	MOV -7, <-20
	CMP -207, <-120
	SUB @121, 106
