<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.07.25.21:08:03"
 outputDirectory="C:/Users/dave/Documents/WORKSPACES/FFT/fft_fifo/fft_fifo/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_FFT_FIFO_IN_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_FFT_FIFO_IN_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_FFT_FIFO_IN_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_FFT_FIFO_OUT_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_FFT_FIFO_OUT_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_FFT_FIFO_OUT_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="fft_fifo_in" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="fft_fifo_in_clk" />
   <property name="associatedReset" value="fft_fifo_in_clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="14" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="fft_fifo_in_data" direction="input" role="data" width="14" />
   <port name="fft_fifo_in_valid" direction="input" role="valid" width="1" />
   <port name="fft_fifo_in_ready" direction="output" role="ready" width="1" />
   <port
       name="fft_fifo_in_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="fft_fifo_in_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
  </interface>
  <interface name="fft_fifo_in_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="fft_fifo_in_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="fft_fifo_in_clk_reset" kind="reset" start="0">
   <property name="associatedClock" value="fft_fifo_in_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="fft_fifo_in_clk_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="fft_fifo_out" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="fft_fifo_out_clk" />
   <property name="associatedReset" value="fft_fifo_out_clk_reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="14" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="fft_fifo_out_data" direction="output" role="data" width="14" />
   <port name="fft_fifo_out_valid" direction="output" role="valid" width="1" />
   <port name="fft_fifo_out_ready" direction="input" role="ready" width="1" />
   <port
       name="fft_fifo_out_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="fft_fifo_out_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
  </interface>
  <interface name="fft_fifo_out_clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="fft_fifo_out_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="fft_fifo_out_clk_reset" kind="reset" start="0">
   <property name="associatedClock" value="fft_fifo_out_clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port
       name="fft_fifo_out_clk_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="fft_fifo:1.0:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_FFT_FIFO_IN_CLK_CLOCK_DOMAIN=-1,AUTO_FFT_FIFO_IN_CLK_CLOCK_RATE=-1,AUTO_FFT_FIFO_IN_CLK_RESET_DOMAIN=-1,AUTO_FFT_FIFO_OUT_CLK_CLOCK_DOMAIN=-1,AUTO_FFT_FIFO_OUT_CLK_CLOCK_RATE=-1,AUTO_FFT_FIFO_OUT_CLK_RESET_DOMAIN=-1,AUTO_GENERATION_ID=1627261683,AUTO_UNIQUE_ID=(altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=14,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=1024,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3)"
   instancePathKey="fft_fifo"
   kind="fft_fifo"
   version="1.0"
   name="fft_fifo">
  <parameter name="AUTO_FFT_FIFO_OUT_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_FFT_FIFO_IN_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_FFT_FIFO_OUT_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_FFT_FIFO_OUT_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1627261683" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_FFT_FIFO_IN_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_FFT_FIFO_IN_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/dave/Documents/WORKSPACES/FFT/fft_fifo/fft_fifo/synthesis/fft_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/dave/Documents/WORKSPACES/FFT/fft_fifo/fft_fifo/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dave/Documents/WORKSPACES/FFT/fft_fifo/fft_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dave/Documents/WORKSPACES/FFT/fft_fifo/fft_fifo/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dave/Documents/WORKSPACES/FFT/fft_fifo/fft_fifo/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/dave/Documents/WORKSPACES/FFT/fft_fifo/fft_fifo.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="fft_fifo">queue size: 0 starting:fft_fifo "fft_fifo"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="fft_fifo"><![CDATA["<b>fft_fifo</b>" reuses <b>altera_avalon_dc_fifo</b> "<b>submodules/altera_avalon_dc_fifo</b>"]]></message>
   <message level="Debug" culprit="fft_fifo">queue size: 0 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="fft_fifo"><![CDATA["<b>fft_fifo</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>fft_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dc_fifo:18.1:BITS_PER_SYMBOL=14,CHANNEL_WIDTH=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=1024,RD_SYNC_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_IN_FILL_LEVEL=0,USE_OUT_FILL_LEVEL=0,USE_PACKETS=1,WR_SYNC_DEPTH=3"
   instancePathKey="fft_fifo:.:fft_fifo"
   kind="altera_avalon_dc_fifo"
   version="18.1"
   name="altera_avalon_dc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/dave/Documents/WORKSPACES/FFT/fft_fifo/fft_fifo/synthesis/submodules/altera_avalon_dc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dave/Documents/WORKSPACES/FFT/fft_fifo/fft_fifo/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dave/Documents/WORKSPACES/FFT/fft_fifo/fft_fifo/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/dave/Documents/WORKSPACES/FFT/fft_fifo/fft_fifo/synthesis/submodules/altera_avalon_dc_fifo.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/18.1/ip/altera/sopc_builder_ip/altera_avalon_dc_fifo/altera_avalon_dc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fft_fifo" as="fft_fifo" />
  <messages>
   <message level="Debug" culprit="fft_fifo">queue size: 0 starting:altera_avalon_dc_fifo "submodules/altera_avalon_dc_fifo"</message>
   <message level="Info" culprit="fft_fifo"><![CDATA["<b>fft_fifo</b>" instantiated <b>altera_avalon_dc_fifo</b> "<b>fft_fifo</b>"]]></message>
  </messages>
 </entity>
</deploy>
