/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  reg [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [4:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  reg [9:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_8z ^ celloutsig_0_38z;
  assign celloutsig_0_40z = celloutsig_0_29z ^ celloutsig_0_20z[0];
  assign celloutsig_0_41z = celloutsig_0_10z ^ celloutsig_0_2z;
  assign celloutsig_0_43z = celloutsig_0_25z ^ celloutsig_0_14z;
  assign celloutsig_0_5z = celloutsig_0_4z ^ celloutsig_0_1z;
  assign celloutsig_1_5z = celloutsig_1_10z ^ in_data[110];
  assign celloutsig_1_14z = celloutsig_1_5z ^ celloutsig_1_9z;
  assign celloutsig_1_16z = celloutsig_1_0z ^ celloutsig_1_10z;
  assign celloutsig_1_17z = celloutsig_1_12z ^ celloutsig_1_16z;
  assign celloutsig_0_7z = celloutsig_0_6z ^ celloutsig_0_1z;
  assign celloutsig_1_19z = celloutsig_1_5z ^ celloutsig_1_0z;
  assign celloutsig_0_8z = celloutsig_0_7z ^ celloutsig_0_4z;
  assign celloutsig_0_9z = celloutsig_0_6z ^ celloutsig_0_7z;
  assign celloutsig_0_10z = celloutsig_0_0z ^ celloutsig_0_4z;
  assign celloutsig_0_11z = celloutsig_0_8z ^ in_data[43];
  assign celloutsig_0_1z = in_data[67] ^ in_data[38];
  assign celloutsig_0_12z = celloutsig_0_3z ^ celloutsig_0_8z;
  assign celloutsig_0_14z = in_data[39] ^ celloutsig_0_8z;
  assign celloutsig_0_16z = celloutsig_0_15z ^ celloutsig_0_13z;
  assign celloutsig_0_17z = celloutsig_0_11z ^ celloutsig_0_4z;
  assign celloutsig_0_24z = celloutsig_0_18z ^ celloutsig_0_17z;
  assign celloutsig_0_28z = in_data[43] ^ celloutsig_0_13z;
  assign celloutsig_0_33z = celloutsig_0_4z ^ celloutsig_0_8z;
  assign celloutsig_0_35z = celloutsig_0_18z ^ celloutsig_0_15z;
  assign celloutsig_0_0z = ! in_data[84:77];
  assign celloutsig_0_4z = ! { in_data[27:13], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_38z = ! { celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_23z };
  assign celloutsig_0_45z = ! { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_39z, celloutsig_0_9z, celloutsig_0_43z, celloutsig_0_36z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_43z, celloutsig_0_39z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_40z, celloutsig_0_16z, celloutsig_0_37z, celloutsig_0_35z, celloutsig_0_36z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_24z };
  assign celloutsig_1_0z = ! in_data[185:182];
  assign celloutsig_1_10z = ! { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = ! { in_data[120:115], celloutsig_1_0z };
  assign celloutsig_1_13z = ! in_data[111:101];
  assign celloutsig_1_8z = ! { in_data[100:99], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_9z = ! { in_data[183], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_6z = ! { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_12z = ! in_data[149:147];
  assign celloutsig_1_18z = ! { in_data[157:152], celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_13z };
  assign celloutsig_0_13z = ! { in_data[56:24], celloutsig_0_7z };
  assign celloutsig_0_15z = ! { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_18z = ! { celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_13z };
  assign celloutsig_0_21z = ! { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_2z = ! { in_data[84:72], celloutsig_0_0z };
  assign celloutsig_0_23z = ! { celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_16z };
  assign celloutsig_0_25z = ! { celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_15z };
  assign celloutsig_0_27z = ! { celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_20z };
  assign celloutsig_0_29z = ! { in_data[95], celloutsig_0_23z, celloutsig_0_16z };
  assign celloutsig_0_3z = ! { in_data[35:32], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_31z = ! in_data[66:57];
  assign celloutsig_0_36z = ! { celloutsig_0_30z[3], celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_33z, celloutsig_0_17z };
  assign celloutsig_0_37z = ! { in_data[93], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_31z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_46z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_46z = { celloutsig_0_41z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_40z, celloutsig_0_38z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_13z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_20z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_20z = { celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_6z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_30z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_30z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z };
  assign { out_data[128], out_data[96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
