
istflow -prj "C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/Rvl1.rvl" -design "SDI2_impl1.rvp" 
-- all messages logged in file C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_error.log
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd(9): INFO: analyzing package 'standard' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(15): INFO: analyzing package 'std_logic_1164' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(178): INFO: analyzing package body 'std_logic_1164' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(18): INFO: analyzing package 'qsim_logic' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(753): INFO: analyzing package body 'qsim_logic' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(54): INFO: analyzing package 'numeric_bit' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(834): INFO: analyzing package body 'numeric_bit' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(57): INFO: analyzing package 'numeric_std' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(874): INFO: analyzing package body 'numeric_std' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd(13): INFO: analyzing package 'textio' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd(114): INFO: analyzing package body 'textio' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd(26): INFO: analyzing package 'std_logic_textio' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd(72): INFO: analyzing package body 'std_logic_textio' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd(30): INFO: analyzing package 'std_logic_misc' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd(182): INFO: analyzing package body 'std_logic_misc' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/math_real.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/math_real.vhd(56): INFO: analyzing package 'math_real' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/math_real.vhd(685): INFO: analyzing package body 'math_real' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): INFO: analyzing package 'vl_types' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): INFO: analyzing package body 'vl_types' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd(25): INFO: analyzing package 'std_logic_arith' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd(206): INFO: analyzing package body 'std_logic_arith' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd(39): INFO: analyzing package 'attributes' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd(35): INFO: analyzing package 'std_logic_signed' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd(96): INFO: analyzing package body 'std_logic_signed' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd(35): INFO: analyzing package 'std_logic_unsigned' (VHDL-1014)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd(94): INFO: analyzing package body 'std_logic_unsigned' (VHDL-1013)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.vhd(27): INFO: analyzing package 'components' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd(35): INFO: analyzing package 'orcacomp' (VHDL-1014)
-- Analyzing VHDL file 'C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd' (VHDL-1481)
C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd(50): INFO: analyzing package 'attributes' (VHDL-1014)
-- Analyzing VHDL file 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd' (VHDL-1481)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd(32): INFO: analyzing entity 'top_level' (VHDL-1012)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd(42): INFO: analyzing architecture 'arc' (VHDL-1010)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd(161): INFO: input pin 'fpga_txrefclk' has no actual or default value (VHDL-9000)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd(79): INFO: 'fpga_txrefclk' is declared here (VHDL-1259)
-- Analyzing VHDL file 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd' (VHDL-1481)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1528): INFO: analyzing entity 'pcs_iprx_reset_sm' (VHDL-1012)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1541): INFO: analyzing architecture 'rx_reset_sm_arch' (VHDL-1010)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1738): INFO: analyzing entity 'pcs_ip' (VHDL-1012)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1767): INFO: analyzing architecture 'pcs_ip_arch' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd' (VHDL-1481)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd(14): INFO: analyzing entity 'pll_1' (VHDL-1012)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd(21): INFO: analyzing architecture 'structure' (VHDL-1010)
-- Analyzing VHDL file 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_2.vhd' (VHDL-1481)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_2.vhd(14): INFO: analyzing entity 'pll_2' (VHDL-1012)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_2.vhd(21): INFO: analyzing architecture 'structure' (VHDL-1010)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd(32): INFO: elaborating 'TOP_LEVEL(arc)' (VHDL-1067)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd(14): INFO: elaborating 'PLL_1_uniq_0(Structure)' (VHDL-1067)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd(14): INFO: elaborating 'PLL_1_uniq_1(Structure)' (VHDL-1067)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1738): INFO: elaborating 'PCS_IP_uniq_0(PCS_IP_arch)' (VHDL-1067)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1528): INFO: elaborating 'PCS_IPrx_reset_sm_uniq_0(rx_reset_sm_arch)' (VHDL-1067)
C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1759): INFO: input port 'fpga_txrefclk' has no actual or default value (VHDL-9001)
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="28"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/lscc/diamond/3.12/tcltk/bin/tclsh" "C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/tmpreveal/Rvl1_generate.tcl".
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1767,14-1767,25) (VHDL-1201) re-analyze unit &apos;pcs_ip_arch&apos; since unit &apos;rx_reset_sm_arch&apos; is overwritten or removed" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd" arg2="1767"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd(42,14-42,17) (VHDL-1201) re-analyze unit &apos;arc&apos; since unit &apos;pcs_ip_arch&apos; is overwritten or removed" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd" arg2="42"  />
all messages logged in file C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_error.log
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package &apos;standard&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd" arg2="9"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package &apos;std_logic_1164&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body &apos;std_logic_1164&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd" arg2="178"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package &apos;qsim_logic&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body &apos;qsim_logic&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="753"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package &apos;numeric_bit&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="54"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body &apos;numeric_bit&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="834"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package &apos;numeric_std&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd" arg2="57"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body &apos;numeric_std&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd" arg2="874"  />
(VHDL-1481) Analyzing VHDL file 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/Rvl1/top_level_la0_sim.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/Rvl1/top_level_la0_sim.vhd(13,8-13,21) (VHDL-1012) analyzing entity &apos;top_level_la0&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/Rvl1/top_level_la0_sim.vhd" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/Rvl1/top_level_la0_sim.vhd(32,14-32,29) (VHDL-1010) analyzing architecture &apos;top_level_la0_u&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/Rvl1/top_level_la0_sim.vhd" arg2="32"  />
all messages logged in file C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_error.log
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package &apos;standard&apos;" arg1="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd" arg2="9"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package &apos;std_logic_1164&apos;" arg1="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body &apos;std_logic_1164&apos;" arg1="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd" arg2="178"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package &apos;qsim_logic&apos;" arg1="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body &apos;qsim_logic&apos;" arg1="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="753"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package &apos;numeric_bit&apos;" arg1="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd" arg2="54"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body &apos;numeric_bit&apos;" arg1="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd" arg2="834"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package &apos;numeric_std&apos;" arg1="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd" arg2="57"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body &apos;numeric_std&apos;" arg1="C:/lscc/diamond/3.12/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd" arg2="874"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package &apos;textio&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body &apos;textio&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd" arg2="114"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package &apos;std_logic_textio&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd" arg2="26"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body &apos;std_logic_textio&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd" arg2="72"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package &apos;std_logic_misc&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd" arg2="30"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body &apos;std_logic_misc&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd" arg2="182"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(56,9-56,18) (VHDL-1014) analyzing package &apos;math_real&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd" arg2="56"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(685,14-685,23) (VHDL-1013) analyzing package body &apos;math_real&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd" arg2="685"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package &apos;vl_types&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body &apos;vl_types&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg2="88"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package &apos;std_logic_arith&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd" arg2="25"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body &apos;std_logic_arith&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd" arg2="206"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package &apos;attributes&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd" arg2="39"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package &apos;std_logic_signed&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd" arg2="35"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body &apos;std_logic_signed&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd" arg2="96"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package &apos;std_logic_unsigned&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd" arg2="35"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body &apos;std_logic_unsigned&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd" arg2="94"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.vhd(27,9-27,19) (VHDL-1014) analyzing package &apos;components&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp3.vhd" arg2="27"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/orca4.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/orca4.vhd(35,9-35,17) (VHDL-1014) analyzing package &apos;orcacomp&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/orca4.vhd" arg2="35"  />
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package &apos;attributes&apos;" arg1="C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd" arg2="50"  />
(VHDL-1481) Analyzing VHDL file 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/tmpreveal/TOP_LEVEL_reveal_coretop.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/tmpreveal/TOP_LEVEL_reveal_coretop.vhd(6,8-6,22) (VHDL-1012) analyzing entity &apos;reveal_coretop&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/tmpreveal/TOP_LEVEL_reveal_coretop.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/tmpreveal/TOP_LEVEL_reveal_coretop.vhd(22,14-22,17) (VHDL-1010) analyzing architecture &apos;one&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/tmpreveal/TOP_LEVEL_reveal_coretop.vhd" arg2="22"  />
(VHDL-1481) Analyzing VHDL file 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd(32,8-32,17) (VHDL-1012) analyzing entity &apos;top_level&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd" arg2="32"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd(42,14-42,17) (VHDL-1010) analyzing architecture &apos;arc&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd" arg2="42"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd(145,3-161,7) (VHDL-9000) input pin &apos;fpga_txrefclk&apos; has no actual or default value" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd" arg2="145"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd(79,5-79,18) (VHDL-1259) &apos;fpga_txrefclk&apos; is declared here" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd" arg2="79"  />
(VHDL-1481) Analyzing VHDL file 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1528,8-1528,25) (VHDL-1012) analyzing entity &apos;pcs_iprx_reset_sm&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd" arg2="1528"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1541,14-1541,30) (VHDL-1010) analyzing architecture &apos;rx_reset_sm_arch&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd" arg2="1541"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1738,8-1738,14) (VHDL-1012) analyzing entity &apos;pcs_ip&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd" arg2="1738"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1767,14-1767,25) (VHDL-1010) analyzing architecture &apos;pcs_ip_arch&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd" arg2="1767"  />
(VHDL-1481) Analyzing VHDL file 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd(14,8-14,13) (VHDL-1012) analyzing entity &apos;pll_1&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd(21,14-21,23) (VHDL-1010) analyzing architecture &apos;structure&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd" arg2="21"  />
(VHDL-1481) Analyzing VHDL file 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_2.vhd'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_2.vhd(14,8-14,13) (VHDL-1012) analyzing entity &apos;pll_2&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_2.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_2.vhd(21,14-21,23) (VHDL-1010) analyzing architecture &apos;structure&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_2.vhd" arg2="21"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd(32,8-32,17) (VHDL-1067) elaborating &apos;TOP_LEVEL(arc)&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/TOP_LEVEL/TOP_LEVEL.vhd" arg2="32"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd(14,8-14,13) (VHDL-1067) elaborating &apos;PLL_1_uniq_0(Structure)&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd(14,8-14,13) (VHDL-1067) elaborating &apos;PLL_1_uniq_1(Structure)&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PLL_1.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1738,8-1738,14) (VHDL-1067) elaborating &apos;PCS_IP_uniq_0(PCS_IP_arch)&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd" arg2="1738"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1528,8-1528,25) (VHDL-1067) elaborating &apos;PCS_IPrx_reset_sm_uniq_0(rx_reset_sm_arch)&apos;" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd" arg2="1528"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd(1759,5-1759,18) (VHDL-9001) input port &apos;fpga_txrefclk&apos; has no actual or default value" arg1="C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/PCS_IP.vhd" arg2="1759"  />
(VHDL-1490) Pretty printing all units in library 'work' to file 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/tmpreveal/TOP_LEVEL_rvl_top.vhd'
Lpf file 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/SDI2.lpf' is updated.

synpwrap -msg -prj "SDI2_impl1_synplify.tcl" -log "SDI2_impl1.srf"
Copyright (C) 1992-2020 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.12.0.240.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of SDI2_impl1.srf
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-QU0RURPA

# Tue Jan 26 07:54:50 2021

#Implementation: impl1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys VHDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@N:"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":3235:7:3235:11|Top entity is set to PLL_2.
@W: CD266 :"C:\lscc\diamond\3.12\synpbase\lib\vhd\std_textio.vhd":208:6:208:9|good is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 88MB peak: 89MB)


Process completed successfully.
# Tue Jan 26 07:54:50 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys Verilog Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v" (library work)
@I::"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)


Process completed successfully.
# Tue Jan 26 07:54:50 2021

###########################################################]
###########################################################[
@N:"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":112:7:112:15|Top entity is set to TOP_LEVEL.
File C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd changed - recompiling
File C:\lscc\diamond\3.12\synpbase\lib\vhd\std_textio.vhd changed - recompiling
@W: CD266 :"C:\lscc\diamond\3.12\synpbase\lib\vhd\std_textio.vhd":208:6:208:9|good is not readable.  This may cause a simulation mismatch.
VHDL syntax check successful!
File C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd changed - recompiling
@N: CD630 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":112:7:112:15|Synthesizing work.top_level.arc.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1779:17:1779:34|Port refclk2fpga of entity work.pcs_ip_uniq_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1779:17:1779:34|Port rxd_ldr_ch3 of entity work.pcs_ip_uniq_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1779:17:1779:34|Port rx_cdr_lol_ch3_s of entity work.pcs_ip_uniq_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1779:17:1779:34|Port rx_los_low_ch3_s of entity work.pcs_ip_uniq_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1779:17:1779:34|Port rx_full_clk_ch3 of entity work.pcs_ip_uniq_0 is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Port c1_crc_error of entity work.sdi_ip is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Port y1_crc_error of entity work.sdi_ip is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Port sav_error of entity work.sdi_ip is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Port eav_error of entity work.sdi_ip is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Port ln1_out of entity work.sdi_ip is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Port hblank of entity work.sdi_ip is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Port vblank of entity work.sdi_ip is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Port field of entity work.sdi_ip is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Port frame_format of entity work.sdi_ip is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Port rx_hd_sdn of entity work.sdi_ip is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Port rx_tg_hdn of entity work.sdi_ip is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Port trs_out of entity work.sdi_ip is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Port vid_active of entity work.sdi_ip is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Port pd_out of entity work.sdi_ip is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1710:18:1710:25|Signal pll_lock is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1713:11:1713:19|Signal rx_hlfclk is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":4:7:4:20|Synthesizing work.reveal_coretop.one.
@W: CD638 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":19:11:19:21|Signal trigger_out is undriven. Either assign the signal a value or remove the signal declaration.
Running optimization stage 1 on jtagconn16 .......
Running optimization stage 1 on top_level_la0 .......
Post processing for work.reveal_coretop.one
Running optimization stage 1 on reveal_coretop .......
Running optimization stage 1 on SDI_IP .......
@N: CD630 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":377:7:377:19|Synthesizing work.pcs_ip_uniq_0.pcs_ip_arch.
@W: CD638 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1125:11:1125:24|Signal refclk_from_nq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1128:11:1128:13|Signal cin is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1129:11:1129:14|Signal cout is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1131:11:1131:27|Signal tx_pll_lol_qd_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1132:11:1132:28|Signal rx_los_low_ch0_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1133:11:1133:28|Signal rx_los_low_ch1_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1134:11:1134:28|Signal rx_los_low_ch2_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1136:11:1136:28|Signal rx_cdr_lol_ch0_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1137:11:1137:28|Signal rx_cdr_lol_ch1_sig is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1138:11:1138:28|Signal rx_cdr_lol_ch2_sig is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":407:7:407:30|Synthesizing work.pcs_iprx_reset_sm_uniq_0.rx_reset_sm_arch.
@N: CD231 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":421:19:421:20|Using onehot encoding for type statetype. For example, enumeration wait_for_plol is mapped to "100000".
@N: CD604 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":568:12:568:25|OTHERS clause is not synthesized.
@W: CG296 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":513:4:513:10|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":547:37:547:50|Referenced variable rx_lol_los_del is not in sensitivity list.
@W: CD638 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":429:11:429:22|Signal plol_los_int is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pcs_iprx_reset_sm_uniq_0.rx_reset_sm_arch
Running optimization stage 1 on PCS_IPrx_reset_sm_uniq_0 .......
Running optimization stage 1 on PCSD .......
Running optimization stage 1 on VHI .......
Running optimization stage 1 on VLO .......
Post processing for work.pcs_ip_uniq_0.pcs_ip_arch
Running optimization stage 1 on PCS_IP_uniq_0 .......
@N: CD630 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":254:7:254:18|Synthesizing work.pll_1_uniq_1.structure.
Running optimization stage 1 on EHXPLLF .......
Post processing for work.pll_1_uniq_1.structure
Running optimization stage 1 on PLL_1_uniq_1 .......
@N: CD630 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":132:7:132:18|Synthesizing work.pll_1_uniq_0.structure.
Post processing for work.pll_1_uniq_0.structure
Running optimization stage 1 on PLL_1_uniq_0 .......
Post processing for work.top_level.arc
Running optimization stage 1 on TOP_LEVEL .......
@W: CL240 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1713:11:1713:19|Signal rx_hlfClk is floating; a simulation mismatch is possible.
@W: CL167 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1792:4:1792:6|Input rx_clk of instance SDI is floating
@W: CL167 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1779:17:1779:34|Input rxiclk_ch3 of instance PCS is floating
@W: CL167 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":1779:17:1779:34|Input fpga_txrefclk of instance PCS is floating
Running optimization stage 2 on PLL_1_uniq_0 .......
Running optimization stage 2 on EHXPLLF .......
Running optimization stage 2 on PLL_1_uniq_1 .......
Running optimization stage 2 on VLO .......
Running optimization stage 2 on VHI .......
Running optimization stage 2 on PCSD .......
Running optimization stage 2 on PCS_IPrx_reset_sm_uniq_0_work_top_level_arc_0layer0 .......
@N: CL201 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\TOP_LEVEL_rvl_top.vhd":461:8:461:9|Trying to extract state machine for register cs.
Extracted state machine for register cs
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
Running optimization stage 2 on PCS_IP_uniq_0_work_top_level_arc_0layer0 .......
Running optimization stage 2 on SDI_IP .......
Running optimization stage 2 on top_level_la0 .......
Running optimization stage 2 on jtagconn16 .......
Running optimization stage 2 on reveal_coretop .......
Running optimization stage 2 on TOP_LEVEL .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 93MB)


Process completed successfully.
# Tue Jan 26 07:54:51 2021

###########################################################]
###########################################################[
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\ecp3.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"C:\lscc\diamond\3.12\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v" (library work)
@I::"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v" (library work)
Verilog syntax check successful!
@N: CG364 :"C:\lscc\diamond\3.12\cae_library\synthesis\verilog\pmi_def.v":1162:7:1162:16|Synthesizing module jtagconn16 in library work.
Running optimization stage 1 on jtagconn16 .......
Running optimization stage 1 on rvl_jtag_int_27s_2s_0s_0s_5s_27s_27s .......
Running optimization stage 1 on rvl_decode_1s_1s .......
Running optimization stage 1 on rvl_tu_2s_0s_0s_0s_1s .......
Running optimization stage 1 on pmi_ram_dp_Z2_layer1 .......
Running optimization stage 1 on rvl_te_Z1_layer1 .......
Running optimization stage 1 on rvl_tcnt_1s_3s_1_0s .......
@N: CG364 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":11:7:11:24|Synthesizing module top_level_la0_trig in library work.
Running optimization stage 1 on top_level_la0_trig .......
Running optimization stage 1 on pmi_ram_dp_Z4_layer1 .......
Running optimization stage 1 on rvl_tm_Z3_layer1 .......
@N: CG364 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":12:7:12:19|Synthesizing module top_level_la0 in library work.
Running optimization stage 1 on top_level_la0 .......
Running optimization stage 2 on top_level_la0 .......
@N: CL159 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":51:7:51:13|Input reset_n is unused.
@N: CL159 :"C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":62:7:62:16|Input trigger_en is unused.
Running optimization stage 2 on pmi_ram_dp_Z4_layer1 .......
Running optimization stage 2 on rvl_tm_Z3_layer1 .......
Running optimization stage 2 on top_level_la0_trig .......
Running optimization stage 2 on rvl_tcnt_1s_3s_1_0s .......
Running optimization stage 2 on pmi_ram_dp_Z2_layer1 .......
Running optimization stage 2 on rvl_te_Z1_layer1 .......
Running optimization stage 2 on rvl_tu_2s_0s_0s_0s_1s .......
Running optimization stage 2 on rvl_decode_1s_1s .......
Running optimization stage 2 on rvl_jtag_int_27s_2s_0s_0s_5s_27s_27s .......
Running optimization stage 2 on jtagconn16 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synwork\layer1.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 109MB peak: 114MB)


Process completed successfully.
# Tue Jan 26 07:54:52 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synwork\layer0.srs changed - recompiling
File C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synwork\layer1.srs changed - recompiling
@W: Z198 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":1792:4:1792:6|Unbound component SDI_IP of instance SDI 
@W: Z198 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":204:4:204:17|Unbound component VLO of instance scuba_vlo_inst 
@W: Z198 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":206:4:206:12|Unbound component EHXPLLF of instance PLLInst_0 
@W: Z198 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":326:4:326:17|Unbound component VLO of instance scuba_vlo_inst 
@W: Z198 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":328:4:328:12|Unbound component EHXPLLF of instance PLLInst_0 
@W: Z198 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":1144:4:1144:11|Unbound component VLO of instance vlo_inst 
@W: Z198 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":1146:4:1146:11|Unbound component VHI of instance vhi_inst 
@W: Z198 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":1151:4:1151:12|Unbound component PCSD of instance PCSD_INST 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synwork\SDI2_impl1_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 26 07:54:53 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synwork\SDI2_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 22MB peak: 23MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Tue Jan 26 07:54:53 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synwork\SDI2_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 26 07:54:54 2021

###########################################################]
Premap Report

# Tue Jan 26 07:54:54 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\SDI2_impl1_scck.rpt 
See clock summary report "C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\SDI2_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_2s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_2s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_2s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":95:0:95:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_27s_2s_0s_0s_5s_27s_27s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":95:0:95:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_27s_2s_0s_0s_5s_27s_27s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":95:0:95:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_27s_2s_0s_0s_5s_27s_27s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_2s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_2s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_2s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_2s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_2s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":95:0:95:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_27s_2s_0s_0s_5s_27s_27s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":95:0:95:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_27s_2s_0s_0s_5s_27s_27s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":95:0:95:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_27s_2s_0s_0s_5s_27s_27s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":95:0:95:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_27s_2s_0s_0s_5s_27s_27s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":95:0:95:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_27s_2s_0s_0s_5s_27s_27s(verilog) has no references to its outputs; instance not removed. 
@W: MO129 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":447:8:447:9|Sequential instance PCS.rx_reset_sm_ch3.rstn_m1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":447:8:447:9|Sequential instance PCS.rx_reset_sm_ch3.rstn_m2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":461:8:461:9|Sequential instance PCS.rx_reset_sm_ch3.tx_pll_lol_qd_s_int is reduced to a combinational gate by constant propagation.
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":95:0:95:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_27s_2s_0s_0s_5s_27s_27s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":172:0:172:3|Instance tm_u of partition view:work.rvl_tm_Z3_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_2s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":95:0:95:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_27s_2s_0s_0s_5s_27s_27s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":172:0:172:3|Instance tm_u of partition view:work.rvl_tm_Z3_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_2s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
Encoding state machine cs[0:5] (in view: work.PCS_IPrx_reset_sm_uniq_0_work_top_level_arc_0layer0(rx_reset_sm_arch))
original code -> new code
   000001 -> 000
   000010 -> 001
   000100 -> 010
   001000 -> 011
   010000 -> 100
   100000 -> 101
@N: MO195 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":461:8:461:9|Using syn_encoding = safe, FSM error recovery to reset state is enabled for cs[0:5].  

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)

@W: MO197 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":461:8:461:9|Removing FSM register cs_illegalpipe2 (in view view:work.PCS_IPrx_reset_sm_uniq_0_work_top_level_arc_0layer0(rx_reset_sm_arch)) because its output is a constant.
@W: MO197 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":461:8:461:9|Removing FSM register cs_illegalpipe1 (in view view:work.PCS_IPrx_reset_sm_uniq_0_work_top_level_arc_0layer0(rx_reset_sm_arch)) because its output is a constant.

Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 175MB)

@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":95:0:95:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_27s_2s_0s_0s_5s_27s_27s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":172:0:172:3|Instance tm_u of partition view:work.rvl_tm_Z3_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_2s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":95:0:95:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_27s_2s_0s_0s_5s_27s_27s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_gen.v":172:0:172:3|Instance tm_u of partition view:work.rvl_tm_Z3_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":96:0:96:7|Instance decode_u of partition view:work.rvl_decode_1s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":110:0:110:3|Instance tu_0 of partition view:work.rvl_tu_2s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":130:0:130:3|Instance te_0 of partition view:work.rvl_te_Z1_layer1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_la0_trig_gen.v":162:0:162:5|Instance tcnt_0 of partition view:work.rvl_tcnt_1s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 

Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 175MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist TOP_LEVEL 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 175MB)



Clock Summary
******************

          Start                                                                          Requested     Requested     Clock                                                Clock                   Clock
Level     Clock                                                                          Frequency     Period        Type                                                 Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                                         200.0 MHz     5.000         system                                               system_clkgroup         0    
                                                                                                                                                                                                       
0 -       PLL_1_uniq_1|CLKOP_inferred_clock                                              200.0 MHz     5.000         inferred                                             Inferred_clkgroup_1     269  
1 .         PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     200.0 MHz     5.000         derived (from PLL_1_uniq_1|CLKOP_inferred_clock)     Inferred_clkgroup_1     33   
                                                                                                                                                                                                       
0 -       reveal_coretop|jtck_inferred_clock[0]                                          200.0 MHz     5.000         inferred                                             Inferred_clkgroup_0     215  
=======================================================================================================================================================================================================



Clock Load Summary
***********************

                                                                             Clock     Source                                                       Clock Pin                                                         Non-clock Pin                                                            Non-clock Pin                                                           
Clock                                                                        Load      Pin                                                          Seq Example                                                       Seq Example                                                              Comb Example                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                       0         -                                                            -                                                                 -                                                                        -                                                                       
                                                                                                                                                                                                                                                                                                                                                                       
PLL_1_uniq_1|CLKOP_inferred_clock                                            269       PLL2.PLLInst_0.CLKOP(EHXPLLF)                                top_level_reveal_coretop_instance.core0.tm_u.sample_en_d.C        top_level_reveal_coretop_instance.core0.tm_u.trace_din_d[26:0].D[26]     Clk148_5Mhz.I[0](keepbuf)                                               
PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     33        PCS.refclkdiv2_rx_ch3.Q[0](dff)                              PCS.rx_reset_sm_ch3.rx_lol_los_int.C                              -                                                                        PCS.rx_reset_sm_ch3.cs_4.I[0](inv)                                      
                                                                                                                                                                                                                                                                                                                                                                       
reveal_coretop|jtck_inferred_clock[0]                                        215       top_level_reveal_coretop_instance.jtag0.jtck(jtagconn16)     top_level_reveal_coretop_instance.core0.tm_u.tm_first_rd_d1.C     -                                                                        top_level_reveal_coretop_instance.core0.tm_u.genblk4\.un1_jtck.I[0](inv)
=======================================================================================================================================================================================================================================================================================================================================================================

@W: MT529 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":1637:8:1637:9|Found inferred clock PLL_1_uniq_1|CLKOP_inferred_clock which controls 269 sequential elements including PCS.refclkdiv2_rx_ch3. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 430 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 33 clock pin(s) of sequential element(s)
0 instances converted, 33 sequential instances remain driven by gated/generated clocks

============================================= Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element                                  Drive Element Type     Fanout     Sample Instance      
--------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       PLL2.CLKOP                                       PLL_1_uniq_1           215        PCS.refclkdiv2_rx_ch3
@KP:ckid0_1       top_level_reveal_coretop_instance.jtag0.jtck     jtagconn16             215        ENCRYPTED            
==========================================================================================================================
======================================================================= Gated/Generated Clocks ========================================================================
Clock Tree ID     Driving Element                Drive Element Type     Unconverted Fanout     Sample Instance               Explanation                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_2       PCS.refclkdiv2_rx_ch3.Q[0]     dff                    33                     PCS.rx_reset_sm_ch3.cs[2]     Derived clock on input (not legal for GCC)
=======================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 95MB peak: 177MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jan 26 07:54:55 2021

###########################################################]
Map & Optimize Report

# Tue Jan 26 07:54:55 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 127MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 127MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 177MB peak: 177MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 179MB peak: 179MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 181MB peak: 181MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 183MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 183MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 183MB peak: 183MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 194MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -1.77ns		 547 /       448
   2		0h:00m:02s		    -1.76ns		 542 /       448
   3		0h:00m:02s		    -2.16ns		 543 /       448
   4		0h:00m:02s		    -1.55ns		 542 /       448
   5		0h:00m:02s		    -1.07ns		 544 /       448
   6		0h:00m:02s		    -2.16ns		 543 /       448
   7		0h:00m:02s		    -1.55ns		 543 /       448
   8		0h:00m:02s		    -1.76ns		 542 /       448
   9		0h:00m:02s		    -1.76ns		 544 /       448
Timing driven replication report
Added 4 Registers via timing driven replication
Added 0 LUTs via timing driven replication

  10		0h:00m:02s		    -1.39ns		 545 /       452
  11		0h:00m:02s		    -0.87ns		 551 /       452
  12		0h:00m:02s		    -1.18ns		 551 /       452

Added 15 Registers via timing driven replication
Added 1 LUTs via timing driven replication

  13		0h:00m:02s		    -0.37ns		 560 /       467

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 195MB peak: 195MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 195MB peak: 195MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 160MB peak: 195MB)

Writing Analyst data base C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\synwork\SDI2_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 197MB peak: 197MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1\SDI2_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 203MB peak: 203MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 199MB peak: 203MB)

@W: MT246 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":1792:4:1792:6|Blackbox SDI_IP is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":1151:4:1151:12|Blackbox PCSD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":328:4:328:12|Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\cypri\onedrive\documents\git\pge\10_fpga_analyse\sdi2\impl1\reveal_workspace\tmpreveal\top_level_rvl_top.vhd":99:4:99:8|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z2_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\lscc\diamond\3.12\module\reveal\src\ertl\ertl.v":2162:8:2162:13|Blackbox pmi_ram_dp_Z4_layer1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 5.00ns. Please declare a user-defined clock on net top_level_reveal_coretop_instance.jtck[0].
@W: MT420 |Found inferred clock PLL_1_uniq_1|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL2.Clk148_5Mhz_1.
@N: MT615 |Found clock PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock with period 5.00ns 


##### START OF TIMING REPORT #####[
# Timing report written on Tue Jan 26 07:54:59 2021
#


Top view:               TOP_LEVEL
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.308

                                                                             Requested     Estimated     Requested     Estimated                Clock                                                Clock              
Starting Clock                                                               Frequency     Frequency     Period        Period        Slack      Type                                                 Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     200.0 MHz     510.7 MHz     5.000         1.958         6.084      derived (from PLL_1_uniq_1|CLKOP_inferred_clock)     Inferred_clkgroup_1
PLL_1_uniq_1|CLKOP_inferred_clock                                            200.0 MHz     168.3 MHz     5.000         5.941         -0.941     inferred                                             Inferred_clkgroup_1
reveal_coretop|jtck_inferred_clock[0]                                        200.0 MHz     136.8 MHz     5.000         7.308         -2.308     inferred                                             Inferred_clkgroup_0
System                                                                       200.0 MHz     280.3 MHz     5.000         3.568         1.432      system                                               system_clkgroup    
========================================================================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                                                                              |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                                  Ending                                                                    |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                    System                                                                    |  5.000       1.432   |  No paths    -       |  No paths    -       |  No paths    -     
System                                                                    reveal_coretop|jtck_inferred_clock[0]                                     |  No paths    -       |  No paths    -       |  5.000       -0.623  |  No paths    -     
System                                                                    PLL_1_uniq_1|CLKOP_inferred_clock                                         |  5.000       3.102   |  No paths    -       |  No paths    -       |  No paths    -     
System                                                                    PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock  |  5.000       4.358   |  No paths    -       |  No paths    -       |  No paths    -     
reveal_coretop|jtck_inferred_clock[0]                                     System                                                                    |  No paths    -       |  No paths    -       |  No paths    -       |  5.000       -0.254
reveal_coretop|jtck_inferred_clock[0]                                     reveal_coretop|jtck_inferred_clock[0]                                     |  No paths    -       |  5.000       -2.308  |  No paths    -       |  No paths    -     
reveal_coretop|jtck_inferred_clock[0]                                     PLL_1_uniq_1|CLKOP_inferred_clock                                         |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
PLL_1_uniq_1|CLKOP_inferred_clock                                         System                                                                    |  5.000       0.359   |  No paths    -       |  No paths    -       |  No paths    -     
PLL_1_uniq_1|CLKOP_inferred_clock                                         reveal_coretop|jtck_inferred_clock[0]                                     |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
PLL_1_uniq_1|CLKOP_inferred_clock                                         PLL_1_uniq_1|CLKOP_inferred_clock                                         |  5.000       -0.941  |  No paths    -       |  No paths    -       |  No paths    -     
PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock  System                                                                    |  5.000       4.018   |  No paths    -       |  No paths    -       |  No paths    -     
PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock  PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock  |  5.000       6.084   |  No paths    -       |  2.500       6.433   |  No paths    -     
==============================================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                                                                 Arrival          
Instance                                   Reference                                                                    Type        Pin     Net                     Time        Slack
                                           Clock                                                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PCS.rx_reset_sm_ch3.rx_pcs_rst_ch_c        PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3JX     Q       rx_pcs_rst_ch3_c        0.982       4.018
PCS.rx_reset_sm_ch3.rx_serdes_rst_ch_c     PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3JX     Q       rx_serdes_rst_ch3_c     0.982       4.018
PCS.rx_reset_sm_ch3.counter2[18]           PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     Q       counter2[18]            1.145       6.084
PCS.rx_reset_sm_ch3.counter2[0]            PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     Q       counter2[0]             0.982       6.247
PCS.rx_reset_sm_ch3.counter2[1]            PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     Q       counter2[1]             0.982       6.297
PCS.rx_reset_sm_ch3.counter2[2]            PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     Q       counter2[2]             0.982       6.297
PCS.rx_reset_sm_ch3.counter2[3]            PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     Q       counter2[3]             0.982       6.347
PCS.rx_reset_sm_ch3.counter2[4]            PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     Q       counter2[4]             0.982       6.347
PCS.rx_reset_sm_ch3.counter2[5]            PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     Q       counter2[5]             0.982       6.397
PCS.rx_reset_sm_ch3.counter2[6]            PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     Q       counter2[6]             0.982       6.397
=====================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                                                                                               Required          
Instance                             Reference                                                                    Type        Pin                   Net                     Time         Slack
                                     Clock                                                                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PCS.PCSD_INST                        PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     PCSD        FFC_LANE_RX_RST_3     rx_pcs_rst_ch3_c        5.000        4.018
PCS.PCSD_INST                        PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     PCSD        FFC_RRST_3            rx_serdes_rst_ch3_c     5.000        4.018
PCS.rx_reset_sm_ch3.counter2[17]     PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     D                     un1_counter2_1[18]      9.915        6.084
PCS.rx_reset_sm_ch3.counter2[18]     PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     D                     un1_counter2_1[19]      9.915        6.084
PCS.rx_reset_sm_ch3.counter2[15]     PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     D                     un1_counter2_1[16]      9.915        6.134
PCS.rx_reset_sm_ch3.counter2[16]     PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     D                     un1_counter2_1[17]      9.915        6.134
PCS.rx_reset_sm_ch3.counter2[13]     PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     D                     un1_counter2_1[14]      9.915        6.184
PCS.rx_reset_sm_ch3.counter2[14]     PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     D                     un1_counter2_1[15]      9.915        6.184
PCS.rx_reset_sm_ch3.counter2[11]     PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     D                     un1_counter2_1[12]      9.915        6.234
PCS.rx_reset_sm_ch3.counter2[12]     PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock     FD1S3IX     D                     un1_counter2_1[13]      9.915        6.234
==============================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         5.000

    - Propagation time:                      0.982
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.018

    Number of logic level(s):                0
    Starting point:                          PCS.rx_reset_sm_ch3.rx_pcs_rst_ch_c / Q
    Ending point:                            PCS.PCSD_INST / FFC_LANE_RX_RST_3
    The start point is clocked by            PCS_IP_uniq_0_work_top_level_arc_0layer0|refclkdiv2_rx_ch3_derived_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                      Pin                   Pin               Arrival     No. of    
Name                                    Type        Name                  Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
PCS.rx_reset_sm_ch3.rx_pcs_rst_ch_c     FD1S3JX     Q                     Out     0.982     0.982 r     -         
rx_pcs_rst_ch3_c                        Net         -                     -       -         -           1         
PCS.PCSD_INST                           PCSD        FFC_LANE_RX_RST_3     In      0.000     0.982 r     -         
==================================================================================================================




====================================
Detailed Report for Clock: PLL_1_uniq_1|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                    Starting                                                                         Arrival           
Instance                                                            Reference                             Type        Pin     Net                    Time        Slack 
                                                                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[0]      PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[0]      1.069       -0.941
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[1]      PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[1]      1.069       -0.941
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[2]      PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[2]      1.069       -0.941
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[3]      PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[3]      1.069       -0.941
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[4]      PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[4]      1.069       -0.941
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[5]      PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[5]      1.069       -0.941
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[6]      PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[6]      1.069       -0.941
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[7]      PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[7]      1.069       -0.941
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[9]      PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[9]      1.069       -0.941
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[10]     PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     Q       post_trig_cntr[10]     1.069       -0.941
=======================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                  Starting                                                                     Required           
Instance                                                          Reference                             Type        Pin     Net                Time         Slack 
                                                                  Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[0]     PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     SP      pre_trig_cntre     4.623        -0.941
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[1]     PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     SP      pre_trig_cntre     4.623        -0.941
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[2]     PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     SP      pre_trig_cntre     4.623        -0.941
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[3]     PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     SP      pre_trig_cntre     4.623        -0.941
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[4]     PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     SP      pre_trig_cntre     4.623        -0.941
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[5]     PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     SP      pre_trig_cntre     4.623        -0.941
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[6]     PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     SP      pre_trig_cntre     4.623        -0.941
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[7]     PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     SP      pre_trig_cntre     4.623        -0.941
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[8]     PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     SP      pre_trig_cntre     4.623        -0.941
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[9]     PLL_1_uniq_1|CLKOP_inferred_clock     FD1P3DX     SP      pre_trig_cntre     4.623        -0.941
==================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.377
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.623

    - Propagation time:                      5.564
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.941

    Number of logic level(s):                4
    Starting point:                          top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[0] / Q
    Ending point:                            top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[0] / SP
    The start point is clocked by            PLL_1_uniq_1|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_1_uniq_1|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[0]                   FD1P3DX      Q        Out     1.069     1.069 r     -         
post_trig_cntr[0]                                                                Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNIUNDI1[10]         ORCALUT4     A        In      0.000     1.069 r     -         
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNIUNDI1[10]         ORCALUT4     Z        Out     1.010     2.078 r     -         
post_trig_cntr_0_sqmuxa_1_0_1_o2_9                                               Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0              ORCALUT4     C        In      0.000     2.078 r     -         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0              ORCALUT4     Z        Out     0.923     3.002 r     -         
full_reg_6_u_i_0_o2_x0                                                           Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0_RNI4E751     ORCALUT4     B        In      0.000     3.002 r     -         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0_RNI4E751     ORCALUT4     Z        Out     1.298     4.300 r     -         
full_reg_6_u_i_0_o2_x0_RNI4E751                                                  Net          -        -       -         -           21        
top_level_reveal_coretop_instance.core0.tm_u.sample_en_d_RNIQ3IC2                ORCALUT4     B        In      0.000     4.300 r     -         
top_level_reveal_coretop_instance.core0.tm_u.sample_en_d_RNIQ3IC2                ORCALUT4     Z        Out     1.264     5.564 f     -         
pre_trig_cntre                                                                   Net          -        -       -         -           14        
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[0]                    FD1P3DX      SP       In      0.000     5.564 f     -         
===============================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.377
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.623

    - Propagation time:                      5.564
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.941

    Number of logic level(s):                4
    Starting point:                          top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[1] / Q
    Ending point:                            top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[0] / SP
    The start point is clocked by            PLL_1_uniq_1|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_1_uniq_1|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[1]                   FD1P3DX      Q        Out     1.069     1.069 r     -         
post_trig_cntr[1]                                                                Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNI1RDI1[13]         ORCALUT4     A        In      0.000     1.069 r     -         
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNI1RDI1[13]         ORCALUT4     Z        Out     1.010     2.078 r     -         
post_trig_cntr_0_sqmuxa_1_0_1_o2_8                                               Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0              ORCALUT4     B        In      0.000     2.078 r     -         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0              ORCALUT4     Z        Out     0.923     3.002 r     -         
full_reg_6_u_i_0_o2_x0                                                           Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0_RNI4E751     ORCALUT4     B        In      0.000     3.002 r     -         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0_RNI4E751     ORCALUT4     Z        Out     1.298     4.300 r     -         
full_reg_6_u_i_0_o2_x0_RNI4E751                                                  Net          -        -       -         -           21        
top_level_reveal_coretop_instance.core0.tm_u.sample_en_d_RNIQ3IC2                ORCALUT4     B        In      0.000     4.300 r     -         
top_level_reveal_coretop_instance.core0.tm_u.sample_en_d_RNIQ3IC2                ORCALUT4     Z        Out     1.264     5.564 f     -         
pre_trig_cntre                                                                   Net          -        -       -         -           14        
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[0]                    FD1P3DX      SP       In      0.000     5.564 f     -         
===============================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.377
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.623

    - Propagation time:                      5.564
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.941

    Number of logic level(s):                4
    Starting point:                          top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[2] / Q
    Ending point:                            top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[0] / SP
    The start point is clocked by            PLL_1_uniq_1|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_1_uniq_1|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[2]                   FD1P3DX      Q        Out     1.069     1.069 r     -         
post_trig_cntr[2]                                                                Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNIUNDI1[10]         ORCALUT4     B        In      0.000     1.069 r     -         
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNIUNDI1[10]         ORCALUT4     Z        Out     1.010     2.078 r     -         
post_trig_cntr_0_sqmuxa_1_0_1_o2_9                                               Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0              ORCALUT4     C        In      0.000     2.078 r     -         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0              ORCALUT4     Z        Out     0.923     3.002 r     -         
full_reg_6_u_i_0_o2_x0                                                           Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0_RNI4E751     ORCALUT4     B        In      0.000     3.002 r     -         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0_RNI4E751     ORCALUT4     Z        Out     1.298     4.300 r     -         
full_reg_6_u_i_0_o2_x0_RNI4E751                                                  Net          -        -       -         -           21        
top_level_reveal_coretop_instance.core0.tm_u.sample_en_d_RNIQ3IC2                ORCALUT4     B        In      0.000     4.300 r     -         
top_level_reveal_coretop_instance.core0.tm_u.sample_en_d_RNIQ3IC2                ORCALUT4     Z        Out     1.264     5.564 f     -         
pre_trig_cntre                                                                   Net          -        -       -         -           14        
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[0]                    FD1P3DX      SP       In      0.000     5.564 f     -         
===============================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.377
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.623

    - Propagation time:                      5.564
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.941

    Number of logic level(s):                4
    Starting point:                          top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[3] / Q
    Ending point:                            top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[0] / SP
    The start point is clocked by            PLL_1_uniq_1|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_1_uniq_1|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[3]                   FD1P3DX      Q        Out     1.069     1.069 r     -         
post_trig_cntr[3]                                                                Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNI1RDI1[13]         ORCALUT4     B        In      0.000     1.069 r     -         
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNI1RDI1[13]         ORCALUT4     Z        Out     1.010     2.078 r     -         
post_trig_cntr_0_sqmuxa_1_0_1_o2_8                                               Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0              ORCALUT4     B        In      0.000     2.078 r     -         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0              ORCALUT4     Z        Out     0.923     3.002 r     -         
full_reg_6_u_i_0_o2_x0                                                           Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0_RNI4E751     ORCALUT4     B        In      0.000     3.002 r     -         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0_RNI4E751     ORCALUT4     Z        Out     1.298     4.300 r     -         
full_reg_6_u_i_0_o2_x0_RNI4E751                                                  Net          -        -       -         -           21        
top_level_reveal_coretop_instance.core0.tm_u.sample_en_d_RNIQ3IC2                ORCALUT4     B        In      0.000     4.300 r     -         
top_level_reveal_coretop_instance.core0.tm_u.sample_en_d_RNIQ3IC2                ORCALUT4     Z        Out     1.264     5.564 f     -         
pre_trig_cntre                                                                   Net          -        -       -         -           14        
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[0]                    FD1P3DX      SP       In      0.000     5.564 f     -         
===============================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.377
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.623

    - Propagation time:                      5.564
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.941

    Number of logic level(s):                4
    Starting point:                          top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[4] / Q
    Ending point:                            top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[0] / SP
    The start point is clocked by            PLL_1_uniq_1|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_1_uniq_1|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr[4]                   FD1P3DX      Q        Out     1.069     1.069 r     -         
post_trig_cntr[4]                                                                Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNIA4EI1[12]         ORCALUT4     A        In      0.000     1.069 r     -         
top_level_reveal_coretop_instance.core0.tm_u.post_trig_cntr_RNIA4EI1[12]         ORCALUT4     Z        Out     1.010     2.078 r     -         
post_trig_cntr_0_sqmuxa_1_0_1_o2_10                                              Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0              ORCALUT4     D        In      0.000     2.078 r     -         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0              ORCALUT4     Z        Out     0.923     3.002 r     -         
full_reg_6_u_i_0_o2_x0                                                           Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0_RNI4E751     ORCALUT4     B        In      0.000     3.002 r     -         
top_level_reveal_coretop_instance.core0.tm_u.full_reg_6_u_i_0_o2_x0_RNI4E751     ORCALUT4     Z        Out     1.298     4.300 r     -         
full_reg_6_u_i_0_o2_x0_RNI4E751                                                  Net          -        -       -         -           21        
top_level_reveal_coretop_instance.core0.tm_u.sample_en_d_RNIQ3IC2                ORCALUT4     B        In      0.000     4.300 r     -         
top_level_reveal_coretop_instance.core0.tm_u.sample_en_d_RNIQ3IC2                ORCALUT4     Z        Out     1.264     5.564 f     -         
pre_trig_cntre                                                                   Net          -        -       -         -           14        
top_level_reveal_coretop_instance.core0.tm_u.pre_trig_cntr[0]                    FD1P3DX      SP       In      0.000     5.564 f     -         
===============================================================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

                                                                          Starting                                                                             Arrival           
Instance                                                                  Reference                                 Type        Pin     Net                    Time        Slack 
                                                                          Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.jtag_int_u.bit_cnt[0]             reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       bit_cnt[0]             1.145       -2.308
top_level_reveal_coretop_instance.core0.jtag_int_u.bit_cnt[1]             reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       bit_cnt[1]             1.145       -2.308
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc            reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       parity_calc            1.069       -2.232
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg[16]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[0]                1.423       -1.973
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast         reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       jshift_d1_fast         1.289       -1.912
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg[29]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[13]               1.337       -1.905
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg[28]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[12]               1.318       -1.886
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg_fast[28]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[28]     1.232       -1.759
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg_fast[29]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       shift_reg_fast[29]     1.232       -1.759
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg[19]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       addr[3]                1.337       -1.730
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                    Starting                                                                                Required           
Instance                                                            Reference                                 Type        Pin     Net                       Time         Slack 
                                                                    Clock                                                                                                      
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc      reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       parity_calc_5             4.954        -2.308
top_level_reveal_coretop_instance.core0.jtag_int_u.tm_crc[0]        reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     D       tm_crc_7[0]               4.954        -1.385
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg[0]     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       N_720_i                   4.954        -0.989
top_level_reveal_coretop_instance.core0.tm_u.trace_dout[0]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      trace_dout_1_sqmuxa_i     4.623        -0.965
top_level_reveal_coretop_instance.core0.tm_u.trace_dout[1]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      trace_dout_1_sqmuxa_i     4.623        -0.965
top_level_reveal_coretop_instance.core0.tm_u.trace_dout[2]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      trace_dout_1_sqmuxa_i     4.623        -0.965
top_level_reveal_coretop_instance.core0.tm_u.trace_dout[3]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      trace_dout_1_sqmuxa_i     4.623        -0.965
top_level_reveal_coretop_instance.core0.tm_u.trace_dout[4]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      trace_dout_1_sqmuxa_i     4.623        -0.965
top_level_reveal_coretop_instance.core0.tm_u.trace_dout[5]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      trace_dout_1_sqmuxa_i     4.623        -0.965
top_level_reveal_coretop_instance.core0.tm_u.trace_dout[6]          reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     SP      trace_dout_1_sqmuxa_i     4.623        -0.965
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      7.262
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.308

    Number of logic level(s):                7
    Starting point:                          top_level_reveal_coretop_instance.core0.jtag_int_u.bit_cnt[0] / Q
    Ending point:                            top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.jtag_int_u.bit_cnt[0]                         FD1P3DX      Q        Out     1.145     1.145 r     -         
bit_cnt[0]                                                                            Net          -        -       -         -           3         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNI2KJ01               ORCALUT4     A        In      0.000     1.145 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNI2KJ01               ORCALUT4     Z        Out     0.923     2.069 r     -         
g0_i_m2_0_1_sx                                                                        Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNINDRO1            ORCALUT4     A        In      0.000     2.069 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNINDRO1            ORCALUT4     Z        Out     0.923     2.992 f     -         
jshift_d1_fast_RNINDRO1                                                               Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNIHP833            ORCALUT4     A        In      0.000     2.992 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNIHP833            ORCALUT4     Z        Out     1.010     4.002 f     -         
g0_i_m2_0_1                                                                           Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.jtag_int_u.addr_15_RNIL5VF4                   ORCALUT4     B        In      0.000     4.002 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.addr_15_RNIL5VF4                   ORCALUT4     Z        Out     1.010     5.012 f     -         
jtdo_iv_i_1                                                                           Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4     A        In      0.000     5.012 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4     Z        Out     0.923     5.936 r     -         
parity_calc_5_iv_N_6L11_N_6L10                                                        Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4     D        In      0.000     5.936 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4     Z        Out     0.923     6.859 r     -         
parity_calc_5_iv_N_6L11                                                               Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4     D        In      0.000     6.859 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4     Z        Out     0.403     7.262 f     -         
parity_calc_5                                                                         Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc                        FD1P3DX      D        In      0.000     7.262 f     -         
====================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      7.262
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.308

    Number of logic level(s):                7
    Starting point:                          top_level_reveal_coretop_instance.core0.jtag_int_u.bit_cnt[1] / Q
    Ending point:                            top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.jtag_int_u.bit_cnt[1]                         FD1P3DX      Q        Out     1.145     1.145 r     -         
bit_cnt[1]                                                                            Net          -        -       -         -           3         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNI2KJ01               ORCALUT4     B        In      0.000     1.145 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNI2KJ01               ORCALUT4     Z        Out     0.923     2.069 r     -         
g0_i_m2_0_1_sx                                                                        Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNINDRO1            ORCALUT4     A        In      0.000     2.069 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNINDRO1            ORCALUT4     Z        Out     0.923     2.992 f     -         
jshift_d1_fast_RNINDRO1                                                               Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNIHP833            ORCALUT4     A        In      0.000     2.992 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNIHP833            ORCALUT4     Z        Out     1.010     4.002 f     -         
g0_i_m2_0_1                                                                           Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.jtag_int_u.addr_15_RNIL5VF4                   ORCALUT4     B        In      0.000     4.002 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.addr_15_RNIL5VF4                   ORCALUT4     Z        Out     1.010     5.012 f     -         
jtdo_iv_i_1                                                                           Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4     A        In      0.000     5.012 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4     Z        Out     0.923     5.936 r     -         
parity_calc_5_iv_N_6L11_N_6L10                                                        Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4     D        In      0.000     5.936 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4     Z        Out     0.923     6.859 r     -         
parity_calc_5_iv_N_6L11                                                               Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4     D        In      0.000     6.859 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4     Z        Out     0.403     7.262 f     -         
parity_calc_5                                                                         Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc                        FD1P3DX      D        In      0.000     7.262 f     -         
====================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      7.186
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.232

    Number of logic level(s):                7
    Starting point:                          top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc / Q
    Ending point:                            top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc                        FD1P3DX      Q        Out     1.069     1.069 r     -         
parity_calc                                                                           Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNI2KJ01               ORCALUT4     C        In      0.000     1.069 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNI2KJ01               ORCALUT4     Z        Out     0.923     1.992 r     -         
g0_i_m2_0_1_sx                                                                        Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNINDRO1            ORCALUT4     A        In      0.000     1.992 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNINDRO1            ORCALUT4     Z        Out     0.923     2.916 f     -         
jshift_d1_fast_RNINDRO1                                                               Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNIHP833            ORCALUT4     A        In      0.000     2.916 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNIHP833            ORCALUT4     Z        Out     1.010     3.925 f     -         
g0_i_m2_0_1                                                                           Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.jtag_int_u.addr_15_RNIL5VF4                   ORCALUT4     B        In      0.000     3.925 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.addr_15_RNIL5VF4                   ORCALUT4     Z        Out     1.010     4.935 f     -         
jtdo_iv_i_1                                                                           Net          -        -       -         -           2         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4     A        In      0.000     4.935 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4     Z        Out     0.923     5.859 r     -         
parity_calc_5_iv_N_6L11_N_6L10                                                        Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4     D        In      0.000     5.859 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4     Z        Out     0.923     6.782 r     -         
parity_calc_5_iv_N_6L11                                                               Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4     D        In      0.000     6.782 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4     Z        Out     0.403     7.186 f     -         
parity_calc_5                                                                         Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc                        FD1P3DX      D        In      0.000     7.186 f     -         
====================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      6.927
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.973

    Number of logic level(s):                8
    Starting point:                          top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg[16] / Q
    Ending point:                            top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg[16]                      FD1P3DX      Q        Out     1.423     1.423 r     -         
addr[0]                                                                               Net          -        -       -         -           41        
top_level_reveal_coretop_instance.core0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]             ORCALUT4     A        In      0.000     1.423 r     -         
top_level_reveal_coretop_instance.core0.trig_u.tcnt_0.rd_dout_tcnt_1_0[0]             ORCALUT4     Z        Out     0.923     2.346 r     -         
N_31                                                                                  Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.trig_u.tcnt_0.rd_dout_tcnt_1[0]               ORCALUT4     A        In      0.000     2.346 r     -         
top_level_reveal_coretop_instance.core0.trig_u.tcnt_0.rd_dout_tcnt_1[0]               ORCALUT4     Z        Out     0.242     2.588 r     -         
rd_dout_tcnt[0]                                                                       Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.trig_u.rd_dout_trig_0[0]                      ORCALUT4     A        In      0.000     2.588 r     -         
top_level_reveal_coretop_instance.core0.trig_u.rd_dout_trig_0[0]                      ORCALUT4     Z        Out     0.923     3.512 r     -         
N_9                                                                                   Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.trig_u.rd_dout_trig[0]                        ORCALUT4     A        In      0.000     3.512 r     -         
top_level_reveal_coretop_instance.core0.trig_u.rd_dout_trig[0]                        ORCALUT4     Z        Out     0.242     3.753 r     -         
rd_dout_trig[0]                                                                       Net          -        -       -         -           3         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_5L8      ORCALUT4     D        In      0.000     3.753 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_5L8      ORCALUT4     Z        Out     0.923     4.677 r     -         
parity_calc_5_iv_N_6L11_N_5L8                                                         Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4     D        In      0.000     4.677 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4     Z        Out     0.923     5.601 r     -         
parity_calc_5_iv_N_6L11_N_6L10                                                        Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4     D        In      0.000     5.601 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4     Z        Out     0.923     6.524 r     -         
parity_calc_5_iv_N_6L11                                                               Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4     D        In      0.000     6.524 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4     Z        Out     0.403     6.927 f     -         
parity_calc_5                                                                         Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc                        FD1P3DX      D        In      0.000     6.927 f     -         
====================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      6.866
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.912

    Number of logic level(s):                6
    Starting point:                          top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast / Q
    Ending point:                            top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                     Pin      Pin               Arrival     No. of    
Name                                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast                     FD1P3DX      Q        Out     1.289     1.289 r     -         
jshift_d1_fast                                                                        Net          -        -       -         -           9         
top_level_reveal_coretop_instance.core0.jtag_int_u.capture_dr_0_a2                    ORCALUT4     C        In      0.000     1.289 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.capture_dr_0_a2                    ORCALUT4     Z        Out     1.316     2.605 f     -         
capture_dr                                                                            Net          -        -       -         -           25        
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_2_mb_mb_RNO              ORCALUT4     C        In      0.000     2.605 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_2_mb_mb_RNO              ORCALUT4     Z        Out     0.923     3.529 r     -         
N_110                                                                                 Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_2_mb_mb                  ORCALUT4     B        In      0.000     3.529 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_2_mb_mb                  ORCALUT4     Z        Out     1.087     4.616 f     -         
jtdo_iv_i_2                                                                           Net          -        -       -         -           3         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4     B        In      0.000     4.616 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4     Z        Out     0.923     5.539 r     -         
parity_calc_5_iv_N_6L11_N_6L10                                                        Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4     D        In      0.000     5.539 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4     Z        Out     0.923     6.463 r     -         
parity_calc_5_iv_N_6L11                                                               Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4     D        In      0.000     6.463 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4     Z        Out     0.403     6.866 f     -         
parity_calc_5                                                                         Net          -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc                        FD1P3DX      D        In      0.000     6.866 f     -         
====================================================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                               Starting                                                                      Arrival           
Instance                                                                       Reference     Type                     Pin               Net                  Time        Slack 
                                                                               Clock                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.jtag0                                        System        jtagconn16               jce2              jce2[0]              0.000       -0.623
top_level_reveal_coretop_instance.jtag0                                        System        jtagconn16               jshift            jshift[0]            0.000       -0.623
top_level_reveal_coretop_instance.jtag0                                        System        jtagconn16               ip_enable         ip_enable[0]         0.000       1.694 
top_level_reveal_coretop_instance.jtag0                                        System        jtagconn16               jrstn             jrstn[0]             0.000       3.102 
top_level_reveal_coretop_instance.core0.trig_u.te_0.genblk1\.te_tt_ebr_ram     System        pmi_ram_dp_Z2_layer1     Q[0]              tt_out[0]            0.000       3.541 
top_level_reveal_coretop_instance.jtag0                                        System        jtagconn16               jtdi              jtdi[0]              0.000       3.627 
PCS.PCSD_INST                                                                  System        PCSD                     FFS_RLOL_3        rx_cdr_lol_ch3_s     0.000       4.358 
PCS.PCSD_INST                                                                  System        PCSD                     FFS_RLOS_LO_3     rx_los_low_ch3_s     0.000       4.915 
PCS.PCSD_INST                                                                  System        PCSD                     FF_RX_D_3_0       rxdata_1[0]          0.000       4.915 
PCS.PCSD_INST                                                                  System        PCSD                     FF_RX_D_3_1       rxdata_1[1]          0.000       4.915 
===============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                     Starting                                                     Required           
Instance                                                             Reference     Type           Pin         Net                 Time         Slack 
                                                                     Clock                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc       System        FD1P3DX        D           parity_calc_5       4.954        -0.623
top_level_reveal_coretop_instance.core0.jtag_int_u.tm_crc[0]         System        FD1P3BX        D           tm_crc_7[0]         4.954        0.214 
top_level_reveal_coretop_instance.jtag0                              System        jtagconn16     er2_tdo     er2_tdo[0]          5.000        1.432 
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg[15]     System        FD1P3DX        SP          shift_regce[15]     4.623        1.975 
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg[16]     System        FD1P3DX        SP          shift_regce[15]     4.623        1.975 
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg[17]     System        FD1P3DX        SP          shift_regce[15]     4.623        1.975 
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg[18]     System        FD1P3DX        SP          shift_regce[15]     4.623        1.975 
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg[19]     System        FD1P3DX        SP          shift_regce[15]     4.623        1.975 
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg[20]     System        FD1P3DX        SP          shift_regce[15]     4.623        1.975 
top_level_reveal_coretop_instance.core0.jtag_int_u.shift_reg[21]     System        FD1P3DX        SP          shift_regce[15]     4.623        1.975 
=====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      5.577
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                6
    Starting point:                          top_level_reveal_coretop_instance.jtag0 / jce2
    Ending point:                            top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.jtag0                                               jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                                                               Net            -        -       -         -           17        
top_level_reveal_coretop_instance.core0.jtag_int_u.capture_dr_0_a2                    ORCALUT4       A        In      0.000     0.000 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.capture_dr_0_a2                    ORCALUT4       Z        Out     1.316     1.316 r     -         
capture_dr                                                                            Net            -        -       -         -           25        
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_2_mb_mb_RNO              ORCALUT4       C        In      0.000     1.316 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_2_mb_mb_RNO              ORCALUT4       Z        Out     0.923     2.240 f     -         
N_110                                                                                 Net            -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_2_mb_mb                  ORCALUT4       B        In      0.000     2.240 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_2_mb_mb                  ORCALUT4       Z        Out     1.087     3.326 r     -         
jtdo_iv_i_2                                                                           Net            -        -       -         -           3         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4       B        In      0.000     3.326 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4       Z        Out     0.923     4.250 f     -         
parity_calc_5_iv_N_6L11_N_6L10                                                        Net            -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4       D        In      0.000     4.250 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4       Z        Out     0.923     5.173 r     -         
parity_calc_5_iv_N_6L11                                                               Net            -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4       D        In      0.000     5.173 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4       Z        Out     0.403     5.577 f     -         
parity_calc_5                                                                         Net            -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc                        FD1P3DX        D        In      0.000     5.577 f     -         
======================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      5.577
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                6
    Starting point:                          top_level_reveal_coretop_instance.jtag0 / jshift
    Ending point:                            top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.jtag0                                               jtagconn16     jshift     Out     0.000     0.000 r     -         
jshift[0]                                                                             Net            -          -       -         -           42        
top_level_reveal_coretop_instance.core0.jtag_int_u.capture_dr_0_a2                    ORCALUT4       B          In      0.000     0.000 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.capture_dr_0_a2                    ORCALUT4       Z          Out     1.316     1.316 r     -         
capture_dr                                                                            Net            -          -       -         -           25        
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_2_mb_mb_RNO              ORCALUT4       C          In      0.000     1.316 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_2_mb_mb_RNO              ORCALUT4       Z          Out     0.923     2.240 f     -         
N_110                                                                                 Net            -          -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_2_mb_mb                  ORCALUT4       B          In      0.000     2.240 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_2_mb_mb                  ORCALUT4       Z          Out     1.087     3.326 r     -         
jtdo_iv_i_2                                                                           Net            -          -       -         -           3         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4       B          In      0.000     3.326 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4       Z          Out     0.923     4.250 f     -         
parity_calc_5_iv_N_6L11_N_6L10                                                        Net            -          -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4       D          In      0.000     4.250 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4       Z          Out     0.923     5.173 r     -         
parity_calc_5_iv_N_6L11                                                               Net            -          -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4       D          In      0.000     5.173 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4       Z          Out     0.403     5.577 f     -         
parity_calc_5                                                                         Net            -          -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc                        FD1P3DX        D          In      0.000     5.577 f     -         
========================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      5.194
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.240

    Number of logic level(s):                6
    Starting point:                          top_level_reveal_coretop_instance.jtag0 / jce2
    Ending point:                            top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.jtag0                                               jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                                                               Net            -        -       -         -           17        
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_1_N_3L3_0_x0             ORCALUT4       A        In      0.000     0.000 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_1_N_3L3_0_x0             ORCALUT4       Z        Out     0.923     0.923 r     -         
jtdo_iv_i_1_N_3L3_0_x0                                                                Net            -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_1_N_3L3_0_x0_RNI74SQ     ORCALUT4       B        In      0.000     0.923 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_1_N_3L3_0_x0_RNI74SQ     ORCALUT4       Z        Out     1.010     1.933 r     -         
jtdo_iv_i_1_N_3L3_0_x0_RNI74SQ                                                        Net            -        -       -         -           2         
top_level_reveal_coretop_instance.core0.jtag_int_u.addr_15_RNIL5VF4                   ORCALUT4       D        In      0.000     1.933 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.addr_15_RNIL5VF4                   ORCALUT4       Z        Out     1.010     2.943 r     -         
jtdo_iv_i_1                                                                           Net            -        -       -         -           2         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4       A        In      0.000     2.943 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4       Z        Out     0.923     3.867 f     -         
parity_calc_5_iv_N_6L11_N_6L10                                                        Net            -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4       D        In      0.000     3.867 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4       Z        Out     0.923     4.790 r     -         
parity_calc_5_iv_N_6L11                                                               Net            -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4       D        In      0.000     4.790 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4       Z        Out     0.403     5.194 f     -         
parity_calc_5                                                                         Net            -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc                        FD1P3DX        D        In      0.000     5.194 f     -         
======================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      5.194
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.240

    Number of logic level(s):                6
    Starting point:                          top_level_reveal_coretop_instance.jtag0 / jce2
    Ending point:                            top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                  Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.jtag0                                               jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                                                               Net            -        -       -         -           17        
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNINDRO1            ORCALUT4       B        In      0.000     0.000 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNINDRO1            ORCALUT4       Z        Out     0.923     0.923 f     -         
jshift_d1_fast_RNINDRO1                                                               Net            -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNIHP833            ORCALUT4       A        In      0.000     0.923 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jshift_d1_fast_RNIHP833            ORCALUT4       Z        Out     1.010     1.933 f     -         
g0_i_m2_0_1                                                                           Net            -        -       -         -           2         
top_level_reveal_coretop_instance.core0.jtag_int_u.addr_15_RNIL5VF4                   ORCALUT4       B        In      0.000     1.933 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.addr_15_RNIL5VF4                   ORCALUT4       Z        Out     1.010     2.943 f     -         
jtdo_iv_i_1                                                                           Net            -        -       -         -           2         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4       A        In      0.000     2.943 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4       Z        Out     0.923     3.867 r     -         
parity_calc_5_iv_N_6L11_N_6L10                                                        Net            -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4       D        In      0.000     3.867 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4       Z        Out     0.923     4.790 r     -         
parity_calc_5_iv_N_6L11                                                               Net            -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4       D        In      0.000     4.790 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4       Z        Out     0.403     5.194 f     -         
parity_calc_5                                                                         Net            -        -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc                        FD1P3DX        D        In      0.000     5.194 f     -         
======================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.046
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.954

    - Propagation time:                      5.194
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.240

    Number of logic level(s):                6
    Starting point:                          top_level_reveal_coretop_instance.jtag0 / jshift
    Ending point:                            top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                       Pin        Pin               Arrival     No. of    
Name                                                                                  Type           Name       Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------
top_level_reveal_coretop_instance.jtag0                                               jtagconn16     jshift     Out     0.000     0.000 r     -         
jshift[0]                                                                             Net            -          -       -         -           42        
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_1_N_3L3_0_x0             ORCALUT4       B          In      0.000     0.000 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_1_N_3L3_0_x0             ORCALUT4       Z          Out     0.923     0.923 r     -         
jtdo_iv_i_1_N_3L3_0_x0                                                                Net            -          -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_1_N_3L3_0_x0_RNI74SQ     ORCALUT4       B          In      0.000     0.923 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.jtdo_iv_i_1_N_3L3_0_x0_RNI74SQ     ORCALUT4       Z          Out     1.010     1.933 r     -         
jtdo_iv_i_1_N_3L3_0_x0_RNI74SQ                                                        Net            -          -       -         -           2         
top_level_reveal_coretop_instance.core0.jtag_int_u.addr_15_RNIL5VF4                   ORCALUT4       D          In      0.000     1.933 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.addr_15_RNIL5VF4                   ORCALUT4       Z          Out     1.010     2.943 r     -         
jtdo_iv_i_1                                                                           Net            -          -       -         -           2         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4       A          In      0.000     2.943 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11_N_6L10     ORCALUT4       Z          Out     0.923     3.867 f     -         
parity_calc_5_iv_N_6L11_N_6L10                                                        Net            -          -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4       D          In      0.000     3.867 f     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_5_iv_N_6L11            ORCALUT4       Z          Out     0.923     4.790 r     -         
parity_calc_5_iv_N_6L11                                                               Net            -          -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4       D          In      0.000     4.790 r     -         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc_RNO                    ORCALUT4       Z          Out     0.403     5.194 f     -         
parity_calc_5                                                                         Net            -          -       -         -           1         
top_level_reveal_coretop_instance.core0.jtag_int_u.parity_calc                        FD1P3DX        D          In      0.000     5.194 f     -         
========================================================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 200MB peak: 203MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 200MB peak: 203MB)

---------------------------------------
Resource Usage Report
Part: lfe3_70e-8

Register bits: 467 of 62640 (1%)
PIC Latch:       0
I/O cells:       3


Details:
CCU2C:          58
FD1P3AX:        18
FD1P3BX:        33
FD1P3DX:        325
FD1S3AX:        6
FD1S3BX:        1
FD1S3DX:        59
FD1S3IX:        22
FD1S3JX:        3
GSR:            1
IB:             1
INV:            16
OB:             2
ORCALUT4:       544
PFUMX:          6
PUR:            1
VHI:            12
VLO:            14
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 71MB peak: 203MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Tue Jan 26 07:55:00 2021

###########################################################]


Synthesis exit by 0.

edif2ngd -ip "C:/lscc/diamond/3.12/module" -ic reveal -nopropwarn -l "LatticeECP3" -d LFE3-70E -path "C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1" -path "C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2"   "C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/SDI2_impl1.edi" "SDI2_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to SDI2_impl1.ngo...

Generating edif netlist for IP cell pmi_ram_dpebnonesadr112112p12f3a6c3.edn


C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED   -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr112112p12f3a6c3 -pmi 
SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Tue Jan 26 07:55:02 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 2 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr112112p12f3a6c3 -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr112112p12f3a6c3
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[0:0], RdAddress[0:0], Data[0:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[0:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr112112p12f3a6c3.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr112112p12f3a6c3.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr112112p12f3a6c3.ngo...

Generating edif netlist for IP cell pmi_ram_dpebnonesadr271416384271416384p13baf45e.edn


C:\Users\cypri\OneDrive\Documents\GIT\PGE\10_FPGA_ANALYSE\SDI2\impl1>"C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 27 -num_rows 16384 -rdata_width 27 -read_reg1 outreg -gsr DISABLED   -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr271416384271416384p13baf45e -pmi 
SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Tue Jan 26 07:55:02 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:/lscc/diamond/3.12/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch ep5c00 -type bram -wp 10 -rp 0011 -data_width 27 -num_rows 16384 -rdata_width 27 -read_reg1 outreg -gsr DISABLED -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr271416384271416384p13baf45e -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr271416384271416384p13baf45e
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[13:0], RdAddress[13:0], Data[26:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[26:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr271416384271416384p13baf45e.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr271416384271416384p13baf45e.srp
    Estimated Resource Usage:
            LUT : 54
            EBR : 24
            Reg : 6

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr271416384271416384p13baf45e.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 15 MB


ngdbuild  -a "LatticeECP3" -d LFE3-70E  -p "C:/lscc/diamond/3.12/ispfpga/ep5c00/data"  -p "C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1" -p "C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2" -p "C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/reveal_workspace/Rvl1"  "SDI2_impl1.ngo" "SDI2_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'SDI2_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/sdi_ip.ngo'...
Loading NGO design 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/pmi_distributed_dpramebnoner10416pb3dfa6d_0.ngo'...
Loading NGO design 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/pmi_distributed_dpramebnoner13416pb3e07b7_0.ngo'...
Loading NGO design 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/pmi_distributed_dpramebnoner16416pb3e1501.ngo'...
Loading NGO design 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/pmi_distributed_dpramebnoner13416pb3e07b7.ngo'...
Loading NGO design 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/pmi_distributed_dpramebnoner10416pb3dfa6d.ngo'...
Loading NGO design 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/pmi_ram_dpebnonesadr112112p12f3a6c3.ngo'...
Loading NGO design 'C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/pmi_ram_dpebnonesadr271416384271416384p13baf45e.ngo'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.12/ispfpga/ep5c00/data/ep5chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_level_reveal_coretop_instance/core0/trig_u/GND" arg2="top_level_reveal_coretop_instance/core0/trig_u/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_level_reveal_coretop_instance/core0/trig_u/rd_dout_tcnt[4]" arg2="top_level_reveal_coretop_instance/core0/trig_u/rd_dout_tcnt[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_level_reveal_coretop_instance/core0/trig_u/VCC" arg2="top_level_reveal_coretop_instance/core0/trig_u/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_level_reveal_coretop_instance/core0/trig_u/rd_dout_tu[3]" arg2="top_level_reveal_coretop_instance/core0/trig_u/rd_dout_tu[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_level_reveal_coretop_instance/core0/GND" arg2="top_level_reveal_coretop_instance/core0/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_level_reveal_coretop_instance/core0/VCC" arg2="top_level_reveal_coretop_instance/core0/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/HDOUTN0" arg2="PCS/HDOUTN0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/HDOUTN1" arg2="PCS/HDOUTN1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/HDOUTN2" arg2="PCS/HDOUTN2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/HDOUTN3" arg2="PCS/HDOUTN3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/HDOUTP0" arg2="PCS/HDOUTP0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/HDOUTP1" arg2="PCS/HDOUTP1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/HDOUTP2" arg2="PCS/HDOUTP2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/HDOUTP3" arg2="PCS/HDOUTP3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT0" arg2="PCS/COUT0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT1" arg2="PCS/COUT1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT2" arg2="PCS/COUT2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT3" arg2="PCS/COUT3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT4" arg2="PCS/COUT4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT5" arg2="PCS/COUT5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT6" arg2="PCS/COUT6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT7" arg2="PCS/COUT7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT8" arg2="PCS/COUT8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT9" arg2="PCS/COUT9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT10" arg2="PCS/COUT10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT11" arg2="PCS/COUT11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT12" arg2="PCS/COUT12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT13" arg2="PCS/COUT13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT14" arg2="PCS/COUT14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT15" arg2="PCS/COUT15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT16" arg2="PCS/COUT16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT17" arg2="PCS/COUT17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT18" arg2="PCS/COUT18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/COUT19" arg2="PCS/COUT19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_0" arg2="PCS/FF_RX_D_0_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_1" arg2="PCS/FF_RX_D_0_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_2" arg2="PCS/FF_RX_D_0_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_3" arg2="PCS/FF_RX_D_0_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_4" arg2="PCS/FF_RX_D_0_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_5" arg2="PCS/FF_RX_D_0_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_6" arg2="PCS/FF_RX_D_0_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_7" arg2="PCS/FF_RX_D_0_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_8" arg2="PCS/FF_RX_D_0_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_9" arg2="PCS/FF_RX_D_0_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_10" arg2="PCS/FF_RX_D_0_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_11" arg2="PCS/FF_RX_D_0_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_12" arg2="PCS/FF_RX_D_0_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_13" arg2="PCS/FF_RX_D_0_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_14" arg2="PCS/FF_RX_D_0_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_15" arg2="PCS/FF_RX_D_0_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_16" arg2="PCS/FF_RX_D_0_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_17" arg2="PCS/FF_RX_D_0_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_18" arg2="PCS/FF_RX_D_0_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_19" arg2="PCS/FF_RX_D_0_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_20" arg2="PCS/FF_RX_D_0_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_21" arg2="PCS/FF_RX_D_0_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_22" arg2="PCS/FF_RX_D_0_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_0_23" arg2="PCS/FF_RX_D_0_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_0" arg2="PCS/FF_RX_D_1_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_1" arg2="PCS/FF_RX_D_1_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_2" arg2="PCS/FF_RX_D_1_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_3" arg2="PCS/FF_RX_D_1_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_4" arg2="PCS/FF_RX_D_1_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_5" arg2="PCS/FF_RX_D_1_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_6" arg2="PCS/FF_RX_D_1_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_7" arg2="PCS/FF_RX_D_1_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_8" arg2="PCS/FF_RX_D_1_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_9" arg2="PCS/FF_RX_D_1_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_10" arg2="PCS/FF_RX_D_1_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_11" arg2="PCS/FF_RX_D_1_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_12" arg2="PCS/FF_RX_D_1_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_13" arg2="PCS/FF_RX_D_1_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_14" arg2="PCS/FF_RX_D_1_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_15" arg2="PCS/FF_RX_D_1_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_16" arg2="PCS/FF_RX_D_1_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_17" arg2="PCS/FF_RX_D_1_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_18" arg2="PCS/FF_RX_D_1_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_19" arg2="PCS/FF_RX_D_1_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_20" arg2="PCS/FF_RX_D_1_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_21" arg2="PCS/FF_RX_D_1_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_22" arg2="PCS/FF_RX_D_1_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_1_23" arg2="PCS/FF_RX_D_1_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_0" arg2="PCS/FF_RX_D_2_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_1" arg2="PCS/FF_RX_D_2_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_2" arg2="PCS/FF_RX_D_2_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_3" arg2="PCS/FF_RX_D_2_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_4" arg2="PCS/FF_RX_D_2_4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_5" arg2="PCS/FF_RX_D_2_5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_6" arg2="PCS/FF_RX_D_2_6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_7" arg2="PCS/FF_RX_D_2_7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_8" arg2="PCS/FF_RX_D_2_8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_9" arg2="PCS/FF_RX_D_2_9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_10" arg2="PCS/FF_RX_D_2_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_11" arg2="PCS/FF_RX_D_2_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_12" arg2="PCS/FF_RX_D_2_12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_13" arg2="PCS/FF_RX_D_2_13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_14" arg2="PCS/FF_RX_D_2_14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_15" arg2="PCS/FF_RX_D_2_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_16" arg2="PCS/FF_RX_D_2_16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_17" arg2="PCS/FF_RX_D_2_17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_18" arg2="PCS/FF_RX_D_2_18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_19" arg2="PCS/FF_RX_D_2_19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_20" arg2="PCS/FF_RX_D_2_20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_21" arg2="PCS/FF_RX_D_2_21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_22" arg2="PCS/FF_RX_D_2_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_2_23" arg2="PCS/FF_RX_D_2_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_3_10" arg2="PCS/FF_RX_D_3_10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_3_11" arg2="PCS/FF_RX_D_3_11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_3_22" arg2="PCS/FF_RX_D_3_22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_D_3_23" arg2="PCS/FF_RX_D_3_23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_F_CLK_0" arg2="PCS/FF_RX_F_CLK_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_F_CLK_1" arg2="PCS/FF_RX_F_CLK_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_F_CLK_2" arg2="PCS/FF_RX_F_CLK_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/rx_full_clk_ch3" arg2="PCS/rx_full_clk_ch3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_H_CLK_0" arg2="PCS/FF_RX_H_CLK_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_H_CLK_1" arg2="PCS/FF_RX_H_CLK_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_RX_H_CLK_2" arg2="PCS/FF_RX_H_CLK_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/rx_half_clk_ch3" arg2="PCS/rx_half_clk_ch3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_TX_F_CLK_0" arg2="PCS/FF_TX_F_CLK_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_TX_F_CLK_1" arg2="PCS/FF_TX_F_CLK_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_TX_F_CLK_2" arg2="PCS/FF_TX_F_CLK_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_TX_F_CLK_3" arg2="PCS/FF_TX_F_CLK_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_TX_H_CLK_0" arg2="PCS/FF_TX_H_CLK_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_TX_H_CLK_1" arg2="PCS/FF_TX_H_CLK_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_TX_H_CLK_2" arg2="PCS/FF_TX_H_CLK_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FF_TX_H_CLK_3" arg2="PCS/FF_TX_H_CLK_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_CC_OVERRUN_0" arg2="PCS/FFS_CC_OVERRUN_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_CC_OVERRUN_1" arg2="PCS/FFS_CC_OVERRUN_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_CC_OVERRUN_2" arg2="PCS/FFS_CC_OVERRUN_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_CC_OVERRUN_3" arg2="PCS/FFS_CC_OVERRUN_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_CC_UNDERRUN_0" arg2="PCS/FFS_CC_UNDERRUN_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_CC_UNDERRUN_1" arg2="PCS/FFS_CC_UNDERRUN_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_CC_UNDERRUN_2" arg2="PCS/FFS_CC_UNDERRUN_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_CC_UNDERRUN_3" arg2="PCS/FFS_CC_UNDERRUN_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_LS_SYNC_STATUS_0" arg2="PCS/FFS_LS_SYNC_STATUS_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_LS_SYNC_STATUS_1" arg2="PCS/FFS_LS_SYNC_STATUS_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_LS_SYNC_STATUS_2" arg2="PCS/FFS_LS_SYNC_STATUS_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_LS_SYNC_STATUS_3" arg2="PCS/FFS_LS_SYNC_STATUS_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_CDR_TRAIN_DONE_0" arg2="PCS/FFS_CDR_TRAIN_DONE_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_CDR_TRAIN_DONE_1" arg2="PCS/FFS_CDR_TRAIN_DONE_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_CDR_TRAIN_DONE_2" arg2="PCS/FFS_CDR_TRAIN_DONE_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_CDR_TRAIN_DONE_3" arg2="PCS/FFS_CDR_TRAIN_DONE_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_PCIE_CON_0" arg2="PCS/FFS_PCIE_CON_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_PCIE_CON_1" arg2="PCS/FFS_PCIE_CON_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_PCIE_CON_2" arg2="PCS/FFS_PCIE_CON_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_PCIE_CON_3" arg2="PCS/FFS_PCIE_CON_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_PCIE_DONE_0" arg2="PCS/FFS_PCIE_DONE_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_PCIE_DONE_1" arg2="PCS/FFS_PCIE_DONE_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_PCIE_DONE_2" arg2="PCS/FFS_PCIE_DONE_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_PCIE_DONE_3" arg2="PCS/FFS_PCIE_DONE_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_PLOL" arg2="PCS/FFS_PLOL"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_RLOL_0" arg2="PCS/FFS_RLOL_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_RLOL_1" arg2="PCS/FFS_RLOL_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_RLOL_2" arg2="PCS/FFS_RLOL_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_RLOS_HI_0" arg2="PCS/FFS_RLOS_HI_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_RLOS_HI_1" arg2="PCS/FFS_RLOS_HI_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_RLOS_HI_2" arg2="PCS/FFS_RLOS_HI_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_RLOS_HI_3" arg2="PCS/FFS_RLOS_HI_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_RLOS_LO_0" arg2="PCS/FFS_RLOS_LO_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_RLOS_LO_1" arg2="PCS/FFS_RLOS_LO_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_RLOS_LO_2" arg2="PCS/FFS_RLOS_LO_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_RXFBFIFO_ERROR_0" arg2="PCS/FFS_RXFBFIFO_ERROR_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_RXFBFIFO_ERROR_1" arg2="PCS/FFS_RXFBFIFO_ERROR_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_RXFBFIFO_ERROR_2" arg2="PCS/FFS_RXFBFIFO_ERROR_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_RXFBFIFO_ERROR_3" arg2="PCS/FFS_RXFBFIFO_ERROR_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_TXFBFIFO_ERROR_0" arg2="PCS/FFS_TXFBFIFO_ERROR_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_TXFBFIFO_ERROR_1" arg2="PCS/FFS_TXFBFIFO_ERROR_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_TXFBFIFO_ERROR_2" arg2="PCS/FFS_TXFBFIFO_ERROR_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_TXFBFIFO_ERROR_3" arg2="PCS/FFS_TXFBFIFO_ERROR_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/PCIE_PHYSTATUS_0" arg2="PCS/PCIE_PHYSTATUS_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/PCIE_PHYSTATUS_1" arg2="PCS/PCIE_PHYSTATUS_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/PCIE_PHYSTATUS_2" arg2="PCS/PCIE_PHYSTATUS_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/PCIE_PHYSTATUS_3" arg2="PCS/PCIE_PHYSTATUS_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/PCIE_RXVALID_0" arg2="PCS/PCIE_RXVALID_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/PCIE_RXVALID_1" arg2="PCS/PCIE_RXVALID_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/PCIE_RXVALID_2" arg2="PCS/PCIE_RXVALID_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/PCIE_RXVALID_3" arg2="PCS/PCIE_RXVALID_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_SKP_ADDED_0" arg2="PCS/FFS_SKP_ADDED_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_SKP_ADDED_1" arg2="PCS/FFS_SKP_ADDED_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_SKP_ADDED_2" arg2="PCS/FFS_SKP_ADDED_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_SKP_ADDED_3" arg2="PCS/FFS_SKP_ADDED_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_SKP_DELETED_0" arg2="PCS/FFS_SKP_DELETED_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_SKP_DELETED_1" arg2="PCS/FFS_SKP_DELETED_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_SKP_DELETED_2" arg2="PCS/FFS_SKP_DELETED_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/FFS_SKP_DELETED_3" arg2="PCS/FFS_SKP_DELETED_3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/LDR_RX2CORE_0" arg2="PCS/LDR_RX2CORE_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/LDR_RX2CORE_1" arg2="PCS/LDR_RX2CORE_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/LDR_RX2CORE_2" arg2="PCS/LDR_RX2CORE_2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/rxd_ldr_ch3" arg2="PCS/rxd_ldr_ch3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/refclk2fpga" arg2="PCS/refclk2fpga"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/SCIINT" arg2="PCS/SCIINT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/SCIRDATA0" arg2="PCS/SCIRDATA0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/SCIRDATA1" arg2="PCS/SCIRDATA1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/SCIRDATA2" arg2="PCS/SCIRDATA2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/SCIRDATA3" arg2="PCS/SCIRDATA3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/SCIRDATA4" arg2="PCS/SCIRDATA4"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/SCIRDATA5" arg2="PCS/SCIRDATA5"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/SCIRDATA6" arg2="PCS/SCIRDATA6"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/SCIRDATA7" arg2="PCS/SCIRDATA7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PCS/REFCLK_TO_NQ" arg2="PCS/REFCLK_TO_NQ"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[0]" arg2="pd_out[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[1]" arg2="pd_out[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[2]" arg2="pd_out[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[3]" arg2="pd_out[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[4]" arg2="pd_out[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[5]" arg2="pd_out[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[6]" arg2="pd_out[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[7]" arg2="pd_out[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[8]" arg2="pd_out[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[9]" arg2="pd_out[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[10]" arg2="pd_out[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[11]" arg2="pd_out[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[12]" arg2="pd_out[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[13]" arg2="pd_out[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[14]" arg2="pd_out[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[15]" arg2="pd_out[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[16]" arg2="pd_out[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[17]" arg2="pd_out[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[18]" arg2="pd_out[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="pd_out[19]" arg2="pd_out[19]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="trs_out" arg2="trs_out"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="rx_hd_sdn" arg2="rx_hd_sdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="frame_format[0]" arg2="frame_format[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="frame_format[1]" arg2="frame_format[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="frame_format[2]" arg2="frame_format[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="field" arg2="field"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="vblank" arg2="vblank"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="hblank" arg2="hblank"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ln1_out[0]" arg2="ln1_out[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ln1_out[1]" arg2="ln1_out[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ln1_out[2]" arg2="ln1_out[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ln1_out[3]" arg2="ln1_out[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ln1_out[4]" arg2="ln1_out[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ln1_out[5]" arg2="ln1_out[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ln1_out[6]" arg2="ln1_out[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ln1_out[7]" arg2="ln1_out[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ln1_out[8]" arg2="ln1_out[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ln1_out[9]" arg2="ln1_out[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ln1_out[10]" arg2="ln1_out[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="eav_error" arg2="eav_error"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sav_error" arg2="sav_error"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="y1_crc_error" arg2="y1_crc_error"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="c1_crc_error" arg2="c1_crc_error"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/ychannel" arg2="SDI/ychannel"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/rx_lb_lan" arg2="SDI/rx_lb_lan"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/ln2_out[0]" arg2="SDI/ln2_out[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/ln2_out[1]" arg2="SDI/ln2_out[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/ln2_out[2]" arg2="SDI/ln2_out[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/ln2_out[3]" arg2="SDI/ln2_out[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/ln2_out[4]" arg2="SDI/ln2_out[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/ln2_out[5]" arg2="SDI/ln2_out[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/ln2_out[6]" arg2="SDI/ln2_out[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/ln2_out[7]" arg2="SDI/ln2_out[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/ln2_out[8]" arg2="SDI/ln2_out[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/ln2_out[9]" arg2="SDI/ln2_out[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/ln2_out[10]" arg2="SDI/ln2_out[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/y2_crc_error" arg2="SDI/y2_crc_error"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/c2_crc_error" arg2="SDI/c2_crc_error"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/GND" arg2="SDI/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/SDI_IP_inst/cword_rd[9]" arg2="SDI/SDI_IP_inst/cword_rd[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/SDI_IP_inst/cword_rd[10]" arg2="SDI/SDI_IP_inst/cword_rd[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/SDI_IP_inst/cword_rd[11]" arg2="SDI/SDI_IP_inst/cword_rd[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="SDI/SDI_IP_inst/cword_rd[14]" arg2="SDI/SDI_IP_inst/cword_rd[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/tdoa" arg2="ep5chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/cdn" arg2="ep5chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/ip_enable_15" arg2="ep5chub/ip_enable_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/genblk5_un1_jtage_u_1" arg2="ep5chub/genblk5_un1_jtage_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/genblk5_un1_jtage_u" arg2="ep5chub/genblk5_un1_jtage_u"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="268"  />

Design Results:
   3526 blocks expanded
Complete the first expansion.
Writing 'SDI2_impl1.ngd' ...
Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 47 MB


map -a "LatticeECP3" -p LFE3-70E -t FPBGA672 -s 8 -oc Commercial   "SDI2_impl1.ngd" -o "SDI2_impl1_map.ncd" -pr "SDI2_impl1.prf" -mp "SDI2_impl1.mrp" -lpf "C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/impl1/SDI2_impl1_synplify.lpf" -lpf "C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/SDI2.lpf"             
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: SDI2_impl1.ngd
   Picdevice="LFE3-70E"

   Pictype="FPBGA672"

   Picspeed=8

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE3-70EFPBGA672, Performance used: 8.

Loading device for application map from file 'ep5c97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.65.
Running general design DRC...

Removing unused logic...

Optimizing...

    <postMsg mid="52051479" type="Warning" dynamic="1" navigation="0" arg0="SDI/SDI_IP_inst/genblk11.rx_wraddr[3]"  />
    <postMsg mid="52051479" type="Warning" dynamic="1" navigation="0" arg0="SDI/SDI_IP_inst/u1_multiraterx/u1_rateselect/vid_format[0]"  />
    <postMsg mid="52051479" type="Warning" dynamic="1" navigation="0" arg0="SDI/SDI_IP_inst/u1_multiraterx/u1_rateselect/vid_format[1]"  />
    <postMsg mid="52051479" type="Warning" dynamic="1" navigation="0" arg0="SDI/SDI_IP_inst/u1_multiraterx/u1_rateselect/hdorsd_2"  />
    <postMsg mid="52051479" type="Warning" dynamic="1" navigation="0" arg0="SDI/SDI_IP_inst/u1_multiraterx/y_xyzword/sav_3"  />
    <postMsg mid="52051479" type="Warning" dynamic="1" navigation="0" arg0="SDI/SDI_IP_inst/genblk11.rx_wraddr[0]"  />
    <postMsg mid="52051479" type="Warning" dynamic="1" navigation="0" arg0="SDI/SDI_IP_inst/genblk11.rx_wraddr[1]"  />
    <postMsg mid="52051479" type="Warning" dynamic="1" navigation="0" arg0="SDI/SDI_IP_inst/genblk11.rx_wraddr[2]"  />
280 CCU2 constant inputs absorbed.

logic GND cell PLL2/GND is replaced by device GND cell GND_INST

logic GND cell PLL1/GND is replaced by device GND cell GND_INST

logic GND cell top_level_reveal_coretop_instance/core0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vlo_inst is replaced by device GND cell GND_INST

logic GND cell top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/scuba_vlo_inst is replaced by device GND cell GND_INST

logic VCC cell PCS/rx_reset_sm_ch3/VCC is replaced by device VCC cell VCC_INST

logic VCC cell PCS/VCC is replaced by device VCC cell VCC_INST

logic VCC cell top_level_reveal_coretop_instance/core0/trig_u/te_0/VCC_0 is replaced by device VCC cell VCC_INST

logic VCC cell top_level_reveal_coretop_instance/core0/jtag_int_u/VCC_0 is replaced by device VCC cell VCC_INST

logic VCC cell top_level_reveal_coretop_instance/core0/tm_u/VCC_0 is replaced by device VCC cell VCC_INST

logic VCC cell ep5chub/VCC_0 is replaced by device VCC cell VCC_INST

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="PCS/rx_reset_sm_ch3/cs_illegalpipe2"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="top_level_reveal_coretop_instance/core0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a6c3_0_0_0"  />



Design Summary:
   Number of registers:    517 out of 52176 (1%)
      PFU registers:          517 out of 49896 (1%)
      PIO registers:            0 out of  2280 (0%)
   Number of SLICEs:       574 out of 33264 (2%)
      SLICEs as Logic/ROM:    574 out of 33264 (2%)
      SLICEs as RAM:            0 out of  6804 (0%)
      SLICEs as Carry:         66 out of 33264 (0%)
   Number of LUT4s:        809 out of 66528 (1%)
      Number used as logic LUTs:        677
      Number used as distributed RAM:     0
      Number used as ripple logic:      132
      Number used as shift registers:     0
   Number of PIO sites used: 1 out of 380 (0%)
   Number of PIO FIXEDDELAY:    0
   Number of PCS (SerDes):  1 out of 2 (50%) with bonded PIO sites
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  2 out of 10 (20%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  25 out of 240 (10%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18C          0
   MULT9X9C            0
   ALU54A              0
   ALU24A              0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 256 (0 %)
   Number of Used DSP ALU Sites:  0 out of 128 (0 %)
   Number of clocks:  5
     Net clk_125M_c: 1 loads, 1 rising, 0 falling (Driver: PIO clk_125M )
     Net Clk148_5Mhz: 150 loads, 150 rising, 0 falling (Driver: PLL2/PLLInst_0 )
     Net PCS/refclkdiv2_rx_ch3: 21 loads, 20 rising, 1 falling (Driver: PCS/refclkdiv2_rx_ch3 )
     Net CLKOP1: 2 loads, 2 rising, 0 falling (Driver: PLL1/PLLInst_0 )
     Net jtaghub16_jtck: 198 loads, 0 rising, 198 falling (Driver: ep5chub/genblk5_jtage_u )
   Number of Clock Enables:  43
     Net jtaghub16_ip_enable0: 31 loads, 31 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/tu_0/op_code8: 2 loads, 2 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/tu_0/mask_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/tu_0/compare_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/te_0/tt_wr_addr_cntr_1_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/te_0/un1_tt_end_1_0: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i_0: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/te_0/te_precnte: 8 loads, 8 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/te_0/te_precnt_val_0_sqmuxa: 8 loads, 8 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/te_0/cnt_contig_reg_wen_1: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/te_0/num_then_wen_1: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/te_0/next_then_reg_wen_1: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/tcnt_0/reg2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/tcnt_0/reg1_0_sqmuxa: 2 loads, 2 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/tcnt_0/reg0_read8: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/trig_u/tcnt_0/reg0_0_sqmuxa: 2 loads, 2 LSLICEs
     Net top_level_reveal_coretop_instance/core0/jtag_int_u/un1_jtdo_4_i_0: 8 loads, 8 LSLICEs
     Net top_level_reveal_coretop_instance/core0/jtag_int_u/capture_dr_d4_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/jtag_int_u/N_9_i: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/jtag_int_u/un1_jtdo_1_i: 8 loads, 8 LSLICEs
     Net top_level_reveal_coretop_instance/core0/jtag_int_u/tr_dout_bit_cnte: 3 loads, 3 LSLICEs
     Net top_level_reveal_coretop_instance/core0/jtag_int_u/bit_cnte: 19 loads, 19 LSLICEs
     Net top_level_reveal_coretop_instance/core0/jtag_int_u/shift_regce[15]: 17 loads, 17 LSLICEs
     Net top_level_reveal_coretop_instance/core0/jtag_int_u/addr_15_0_sqmuxa: 3 loads, 3 LSLICEs
     Net top_level_reveal_coretop_instance/core0/jtag_int_u/parity_err_lat_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/jtag_int_u/cmd_block_extend_1_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/tm_u/sample_en_d: 12 loads, 12 LSLICEs
     Net top_level_reveal_coretop_instance/core0/tm_u/N_21_i: 7 loads, 7 LSLICEs
     Net top_level_reveal_coretop_instance/core0/tm_u/N_558_i: 7 loads, 7 LSLICEs
     Net top_level_reveal_coretop_instance/core0/tm_u/trig_enbl_0_sqmuxa: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/tm_u/trace_dout_1_sqmuxa_i: 27 loads, 27 LSLICEs
     Net top_level_reveal_coretop_instance/core0/tm_u/armed_RNITT1M: 7 loads, 7 LSLICEs
     Net top_level_reveal_coretop_instance/core0/tm_u/N_693_i: 7 loads, 7 LSLICEs
     Net top_level_reveal_coretop_instance/core0/tm_u/force_trig_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net top_level_reveal_coretop_instance/core0/tm_u/un1_rd_dout_tm50_i: 8 loads, 8 LSLICEs
     Net top_level_reveal_coretop_instance/core0/tm_u/pre_trig_cntre: 7 loads, 7 LSLICEs
     Net top_level_reveal_coretop_instance/core0/tm_u/armed_RNIB8A02: 7 loads, 7 LSLICEs
     Net top_level_reveal_coretop_instance/core0/tm_u/num_pre_trig_frm_0_sqmuxa: 7 loads, 7 LSLICEs
     Net top_level_reveal_coretop_instance/core0/tm_u/num_post_trig_frm_0_sqmuxa: 7 loads, 7 LSLICEs
     Net top_level_reveal_coretop_instance/core0/tm_u/N_23: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net ep5chub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net ep5chub/N_5_i: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net PCS/rx_reset_sm_ch3/cs_illegalpipe2 merged into GSR:  3
   Number of LSRs:  9
     Net PCS/rx_cdr_lol_ch3_s: 1 loads, 1 LSLICEs
     Net PCS/rx_reset_sm_ch3/cs_d[4]: 2 loads, 2 LSLICEs
     Net PCS/rx_reset_sm_ch3/cs_dup[2]: 1 loads, 1 LSLICEs
     Net PCS/rx_reset_sm_ch3/N_58: 1 loads, 1 LSLICEs
     Net PCS/rx_serdes_rst_ch3_c: 1 loads, 0 LSLICEs
     Net PCS/rx_pcs_rst_ch3_c: 1 loads, 0 LSLICEs
     Net PCS/rx_reset_sm_ch3/i7_mux: 10 loads, 10 LSLICEs
     Net jtaghub16_jrstn: 169 loads, 169 LSLICEs
     Net top_level_reveal_coretop_instance/core0/reset_rvl_n: 161 loads, 113 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net jtaghub16_jrstn: 173 loads
     Net top_level_reveal_coretop_instance/core0/reset_rvl_n: 161 loads
     Net PCS/rx_reset_sm_ch3/VCC: 112 loads
     Net top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/raddr11_ff2: 108 loads
     Net jtaghub16_jshift: 57 loads
     Net top_level_reveal_coretop_instance/core0/tm_u/genblk4.tr_mem/raddr12_ff2: 54 loads
     Net jtaghub16_ip_enable0: 50 loads
     Net top_level_reveal_coretop_instance/core0/addr[0]: 41 loads
     Net top_level_reveal_coretop_instance/core0/addr[1]: 38 loads
     Net top_level_reveal_coretop_instance/core0/addr[2]: 37 loads
    <postMsg mid="51001103" type="Warning" dynamic="2" navigation="0" arg0="PCSB" arg1="PLL2/PLLInst_0"  />
    <postMsg mid="51001103" type="Warning" dynamic="2" navigation="0" arg0="PCSB" arg1="PLL1/PLLInst_0"  />
    <postMsg mid="51001103" type="Warning" dynamic="2" navigation="0" arg0="PCSB" arg1="ep5chub/genblk5_jtage_u"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_0&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_1&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_2&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_3&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_4&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_5&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_6&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_7&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_8&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_9&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_58&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_59&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_60&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_61&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_62&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_63&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_64&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_65&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;SLICE_66&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;SLICE_67&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_68&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_69&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_70&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_71&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_72&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_73&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_74&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_75&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_76&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/rx_reset_sm_ch3/SLICE_77&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_78&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_79&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_80&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_81&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_82&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_83&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_84&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_85&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_86&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_87&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_88&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_89&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_90&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_91&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_92&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_93&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_94&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_95&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_96&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_97&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_98&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/SLICE_392&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PCS/PCSD_INST&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PLL2/PLLInst_0&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103737" type="Warning" dynamic="3" navigation="0" arg0="" arg1="LOCATE COMP &quot;PLL1/PLLInst_0&quot; SITE &quot;PCSB&quot; ;&#xA;" arg2="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
    <postMsg mid="1103741" type="Warning" dynamic="2" navigation="0" arg0="" arg1="LOCATE COMP &quot;ep5chub/genblk5_jtage_u&quot; SITE &quot;PCSB&quot; ;&#xA;"  />
 

   Number of warnings:  69
   Number of errors:    0



Total CPU Time: 2 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 289 MB

Dumping design to file SDI2_impl1_map.ncd.

mpartrce -p "SDI2_impl1.p2t" -f "SDI2_impl1.p3t" -tf "SDI2_impl1.pt" "SDI2_impl1_map.ncd" "SDI2_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "SDI2_impl1_map.ncd"
Tue Jan 26 07:55:06 2021

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1 SDI2_impl1_map.ncd SDI2_impl1.dir/5_1.ncd SDI2_impl1.prf
Preference file: SDI2_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file SDI2_impl1_map.ncd.
Design name: TOP_LEVEL
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application par from file 'ep5c97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)       1/524          <1% used
                      1/380           0% bonded

   SLICE            574/33264         1% used

   APIO               2/54            3% used
   GSR                1/1           100% used
   JTAG               1/1           100% used
   EBR               25/240          10% used
   PLL                2/10           20% used
   PCS                1/3            33% used


    <postMsg mid="70011008" type="Warning" dynamic="1" navigation="0" arg0="PLL1/PLLInst_0"  />
Set delay estimator push_ratio: 95
Number of Signals: 1592
Number of Connections: 5473

Pin Constraint Summary:
   1 out of 1 pins locked (100% locked).

The following 4 signals are selected to use the primary clock routing resources:
    Clk148_5Mhz (driver: PLL2/PLLInst_0, clk load #: 176)
    CLKOP1 (driver: PLL1/PLLInst_0, clk load #: 2)
    jtaghub16_jtck (driver: ep5chub/genblk5_jtage_u, clk load #: 222)
    PCS/refclkdiv2_rx_ch3 (driver: SLICE_66, clk load #: 21)


The following 4 signals are selected to use the secondary clock routing resources:
    jtaghub16_jrstn (driver: ep5chub/genblk5_jtage_u, clk load #: 0, sr load #: 169, ce load #: 0)
    top_level_reveal_coretop_instance/core0/reset_rvl_n (driver: top_level_reveal_coretop_instance/core0/SLICE_522, clk load #: 0, sr load #: 161, ce load #: 0)
    jtaghub16_ip_enable0 (driver: ep5chub/SLICE_98, clk load #: 0, sr load #: 0, ce load #: 31)
    top_level_reveal_coretop_instance/core0/tm_u/trace_dout_1_sqmuxa_i (driver: top_level_reveal_coretop_instance/core0/tm_u/SLICE_413, clk load #: 0, sr load #: 0, ce load #: 27)

Signal PCS/rx_reset_sm_ch3/cs_illegalpipe2 is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 4 secs 

Starting Placer Phase 1.
....................
Placer score = 586784.
Finished Placer Phase 1.  REAL time: 10 secs 

Starting Placer Phase 2.
.
Starting Placer Optimization. REAL time: 10 secs 
..  ..
Placer score =  1753188
Finished Placer Phase 2.  REAL time: 10 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 6 (0%)
  PLL        : 2 out of 10 (20%)
  DCS        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "Clk148_5Mhz" from CLKOP on comp "PLL2/PLLInst_0" on PLL site "PLL_R79C5", clk load = 176
  PRIMARY "CLKOP1" from CLKOP on comp "PLL1/PLLInst_0" on PLL site "PLL_R43C5", clk load = 2
  PRIMARY "jtaghub16_jtck" from JTCK on comp "ep5chub/genblk5_jtage_u" on site "JTAG", clk load = 222
  PRIMARY "PCS/refclkdiv2_rx_ch3" from Q0 on comp "SLICE_66_ppo_0" on site "R41C2A", clk load = 21
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "ep5chub/genblk5_jtage_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 169
  SECONDARY "top_level_reveal_coretop_instance/core0/reset_rvl_n" from F0 on comp "top_level_reveal_coretop_instance/core0/SLICE_522" on site "R87C72C", clk load = 0, ce load = 0, sr load = 161
  SECONDARY "jtaghub16_ip_enable0" from Q0 on comp "ep5chub/SLICE_98" on site "R87C74A", clk load = 0, ce load = 31, sr load = 0
  SECONDARY "top_level_reveal_coretop_instance/core0/tm_u/trace_dout_1_sqmuxa_i" from F1 on comp "top_level_reveal_coretop_instance/core0/tm_u/SLICE_413" on site "R2C75C", clk load = 0, ce load = 27, sr load = 0

  PRIMARY  : 4 out of 8 (50%)
     DCS   : 0 out of 2 (0%)
     DCC   : 4 out of 6 (66%)
  SECONDARY: 4 out of 8 (50%)

Edge Clocks:
  No edge clock selected.

Regional Secondary Clocks:
  No regional secondary clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   1 out of 524 (0.2%) PIO sites used.
   1 out of 380 (0.3%) bonded PIO sites used.
   Number of PIO comps: 1; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
----------+------------------+-------+-----------------+----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2  |  Vtt
----------+------------------+-------+-----------------+----------------
    0     |   0 / 60  (  0%) |  OFF  |    OFF / OFF    |               
    1     |   0 / 48  (  0%) |  OFF  |    OFF / OFF    |               
    2     |   0 / 42  (  0%) |  OFF  |    OFF / OFF    |               
    3     |   0 / 71  (  0%) |  OFF  |    OFF / OFF    |               
    6     |   0 / 79  (  0%) |  OFF  |    OFF / OFF    |               
    7     |   1 / 56  (  1%) | 2.5V  |    OFF / OFF    |               
    8     |   0 / 24  (  0%) |  OFF  |    OFF / OFF    |               
----------+------------------+-------+-----------------+----------------

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

DSP Slice #:          33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 10 secs 

Dumping design to file SDI2_impl1.dir/5_1.ncd.

0 connections routed; 5473 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 24 secs 

Start NBR router at 07:55:30 01/26/21

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 07:55:30 01/26/21

Start NBR section for initial routing at 07:55:30 01/26/21
Level 1, iteration 1
0(0.00%) conflict; 4256(77.76%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.631ns/0.000ns; real time: 24 secs 
Level 2, iteration 1
6(0.00%) conflicts; 4229(77.27%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.730ns/0.000ns; real time: 25 secs 
Level 3, iteration 1
98(0.00%) conflicts; 2998(54.78%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.392ns/0.000ns; real time: 25 secs 
Level 4, iteration 1
400(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.401ns/0.000ns; real time: 26 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 07:55:32 01/26/21
Level 1, iteration 1
19(0.00%) conflicts; 544(9.94%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.511ns/0.000ns; real time: 26 secs 
Level 2, iteration 1
10(0.00%) conflicts; 552(10.09%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.511ns/0.000ns; real time: 26 secs 
Level 3, iteration 1
23(0.00%) conflicts; 527(9.63%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.509ns/0.000ns; real time: 26 secs 
Level 4, iteration 1
239(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.509ns/0.000ns; real time: 26 secs 
Level 4, iteration 2
140(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.509ns/0.000ns; real time: 27 secs 
Level 4, iteration 3
59(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.509ns/0.000ns; real time: 27 secs 
Level 4, iteration 4
27(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.509ns/0.000ns; real time: 27 secs 
Level 4, iteration 5
11(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.509ns/0.000ns; real time: 27 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.509ns/0.000ns; real time: 27 secs 
Level 4, iteration 7
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.422ns/0.000ns; real time: 27 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.422ns/0.000ns; real time: 27 secs 
Level 4, iteration 9
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.332ns/0.000ns; real time: 27 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 07:55:33 01/26/21

Start NBR section for re-routing at 07:55:34 01/26/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.332ns/0.000ns; real time: 28 secs 

Start NBR section for post-routing at 07:55:34 01/26/21

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 1.332ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 28 secs 
Total REAL time: 29 secs 
Completely routed.
End of route.  5473 routed (100.00%); 0 unrouted.
Signal named: ep5chub/ip_enable_12 has no loads so was not routed.
Signal named: ep5chub/ip_enable_13 has no loads so was not routed.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file SDI2_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 1.332
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.129
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 29 secs 
Total REAL time to completion: 30 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "SDI2_impl1.pt" -o "SDI2_impl1.twr" "SDI2_impl1.ncd" "SDI2_impl1.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file sdi2_impl1.ncd.
Design name: TOP_LEVEL
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ep5c97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Tue Jan 26 07:55:38 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o SDI2_impl1.twr -gui SDI2_impl1.ncd SDI2_impl1.prf 
Design file:     sdi2_impl1.ncd
Preference file: sdi2_impl1.prf
Device,speed:    LFE3-70E,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

    <postMsg mid="70011008" type="Warning" dynamic="1" navigation="0" arg0="PLL1/PLLInst_0"  />
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2832 paths, 4 nets, and 5320 connections (97.20% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Tue Jan 26 07:55:39 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o SDI2_impl1.twr -gui SDI2_impl1.ncd SDI2_impl1.prf 
Design file:     sdi2_impl1.ncd
Preference file: sdi2_impl1.prf
Device,speed:    LFE3-70E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2832 paths, 4 nets, and 5320 connections (97.20% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 383 MB


ltxt2ptxt  -path "C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2" "SDI2_impl1.ncd"

Loading design for application ltxt2ptxt from file sdi2_impl1.ncd.
Design name: TOP_LEVEL
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application ltxt2ptxt from file 'ep5c97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.

tmcheck -par "SDI2_impl1.par" 

bitgen -w "SDI2_impl1.ncd" -f "SDI2_impl1.t2b" -e -s "C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/SDI2.sec" -k "C:/Users/cypri/OneDrive/Documents/GIT/PGE/10_FPGA_ANALYSE/SDI2/SDI2.bek" "SDI2_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file SDI2_impl1.ncd.
Design name: TOP_LEVEL
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application Bitgen from file 'ep5c97x146.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.

Running DRC.
    <postMsg mid="71031197" type="Warning" dynamic="1" navigation="0" arg0="ep5chub/ip_enable_12"  />
    <postMsg mid="71031197" type="Warning" dynamic="1" navigation="0" arg0="ep5chub/ip_enable_13"  />
    <postMsg mid="71031180" type="Warning" dynamic="2" navigation="0" arg0="Q1" arg1="ep5chub/SLICE_95"  />
    <postMsg mid="71031180" type="Warning" dynamic="2" navigation="0" arg0="Q0" arg1="ep5chub/SLICE_96"  />
DRC detected 0 errors and 4 warnings.
Reading Preference File from SDI2_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.5**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                          SPI**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                     PERSISTENT  |                          OFF**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     ENABLE_NDR  |                          OFF**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                         STRTUP  |                     EXTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
PCSD PCS/PCSD_INST: Reading CONFIG_FILE 'PCS_IP.ptx' which is created from 'PCS_IP.txt'...
 
Bitstream Status: Final           Version 1.133 (Final).
 
Saving bit stream in "SDI2_impl1.bit".
Total CPU Time: 17 secs 
Total REAL Time: 17 secs 
Peak Memory Usage: 1300 MB
