
Test_Io1_Plained.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004678  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000064  20000000  00004678  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000a8  20000064  000046dc  00020064  2**2
                  ALLOC
  3 .stack        00002004  2000010c  00004784  00020064  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
  6 .debug_info   000269bd  00000000  00000000  000200e5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000345b  00000000  00000000  00046aa2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000c0e9  00000000  00000000  00049efd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000cb8  00000000  00000000  00055fe6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000d38  00000000  00000000  00056c9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001a93d  00000000  00000000  000579d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00011840  00000000  00000000  00072313  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008057c  00000000  00000000  00083b53  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002a8c  00000000  00000000  001040d0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	10 21 00 20 2d 01 00 00 29 01 00 00 29 01 00 00     .!. -...)...)...
	...
      2c:	29 01 00 00 00 00 00 00 00 00 00 00 29 01 00 00     )...........)...
      3c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      4c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      5c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      6c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      7c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      8c:	29 01 00 00 29 01 00 00 29 01 00 00 29 01 00 00     )...)...)...)...
      9c:	89 0c 00 00 29 01 00 00 29 01 00 00 29 01 00 00     ....)...)...)...
	...

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000064 	.word	0x20000064
      d4:	00000000 	.word	0x00000000
      d8:	00004678 	.word	0x00004678

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000068 	.word	0x20000068
     108:	00004678 	.word	0x00004678
     10c:	00004678 	.word	0x00004678
     110:	00000000 	.word	0x00000000

00000114 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     114:	b510      	push	{r4, lr}
	system_init();
     116:	4b02      	ldr	r3, [pc, #8]	; (120 <atmel_start_init+0xc>)
     118:	4798      	blx	r3
	stdio_redirect_init();
     11a:	4b02      	ldr	r3, [pc, #8]	; (124 <atmel_start_init+0x10>)
     11c:	4798      	blx	r3
}
     11e:	bd10      	pop	{r4, pc}
     120:	00000335 	.word	0x00000335
     124:	00001291 	.word	0x00001291

00000128 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     128:	e7fe      	b.n	128 <Dummy_Handler>
	...

0000012c <Reset_Handler>:
{
     12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     12e:	4a23      	ldr	r2, [pc, #140]	; (1bc <Reset_Handler+0x90>)
     130:	4b23      	ldr	r3, [pc, #140]	; (1c0 <Reset_Handler+0x94>)
     132:	429a      	cmp	r2, r3
     134:	d009      	beq.n	14a <Reset_Handler+0x1e>
     136:	4b22      	ldr	r3, [pc, #136]	; (1c0 <Reset_Handler+0x94>)
     138:	4a20      	ldr	r2, [pc, #128]	; (1bc <Reset_Handler+0x90>)
     13a:	e003      	b.n	144 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
     13c:	6811      	ldr	r1, [r2, #0]
     13e:	6019      	str	r1, [r3, #0]
     140:	3304      	adds	r3, #4
     142:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     144:	491f      	ldr	r1, [pc, #124]	; (1c4 <Reset_Handler+0x98>)
     146:	428b      	cmp	r3, r1
     148:	d3f8      	bcc.n	13c <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
     14a:	4b1f      	ldr	r3, [pc, #124]	; (1c8 <Reset_Handler+0x9c>)
     14c:	e002      	b.n	154 <Reset_Handler+0x28>
                *pDest++ = 0;
     14e:	2200      	movs	r2, #0
     150:	601a      	str	r2, [r3, #0]
     152:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     154:	4a1d      	ldr	r2, [pc, #116]	; (1cc <Reset_Handler+0xa0>)
     156:	4293      	cmp	r3, r2
     158:	d3f9      	bcc.n	14e <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     15a:	4a1d      	ldr	r2, [pc, #116]	; (1d0 <Reset_Handler+0xa4>)
     15c:	21ff      	movs	r1, #255	; 0xff
     15e:	4b1d      	ldr	r3, [pc, #116]	; (1d4 <Reset_Handler+0xa8>)
     160:	438b      	bics	r3, r1
     162:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     164:	39fd      	subs	r1, #253	; 0xfd
     166:	2390      	movs	r3, #144	; 0x90
     168:	005b      	lsls	r3, r3, #1
     16a:	4a1b      	ldr	r2, [pc, #108]	; (1d8 <Reset_Handler+0xac>)
     16c:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     16e:	4a1b      	ldr	r2, [pc, #108]	; (1dc <Reset_Handler+0xb0>)
     170:	78d3      	ldrb	r3, [r2, #3]
     172:	2503      	movs	r5, #3
     174:	43ab      	bics	r3, r5
     176:	2402      	movs	r4, #2
     178:	4323      	orrs	r3, r4
     17a:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     17c:	78d3      	ldrb	r3, [r2, #3]
     17e:	270c      	movs	r7, #12
     180:	43bb      	bics	r3, r7
     182:	2608      	movs	r6, #8
     184:	4333      	orrs	r3, r6
     186:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     188:	4b15      	ldr	r3, [pc, #84]	; (1e0 <Reset_Handler+0xb4>)
     18a:	7b98      	ldrb	r0, [r3, #14]
     18c:	2230      	movs	r2, #48	; 0x30
     18e:	4390      	bics	r0, r2
     190:	2220      	movs	r2, #32
     192:	4310      	orrs	r0, r2
     194:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     196:	7b99      	ldrb	r1, [r3, #14]
     198:	43b9      	bics	r1, r7
     19a:	4331      	orrs	r1, r6
     19c:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     19e:	7b9a      	ldrb	r2, [r3, #14]
     1a0:	43aa      	bics	r2, r5
     1a2:	4322      	orrs	r2, r4
     1a4:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     1a6:	4a0f      	ldr	r2, [pc, #60]	; (1e4 <Reset_Handler+0xb8>)
     1a8:	6851      	ldr	r1, [r2, #4]
     1aa:	2380      	movs	r3, #128	; 0x80
     1ac:	430b      	orrs	r3, r1
     1ae:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     1b0:	4b0d      	ldr	r3, [pc, #52]	; (1e8 <Reset_Handler+0xbc>)
     1b2:	4798      	blx	r3
        main();
     1b4:	4b0d      	ldr	r3, [pc, #52]	; (1ec <Reset_Handler+0xc0>)
     1b6:	4798      	blx	r3
     1b8:	e7fe      	b.n	1b8 <Reset_Handler+0x8c>
     1ba:	46c0      	nop			; (mov r8, r8)
     1bc:	00004678 	.word	0x00004678
     1c0:	20000000 	.word	0x20000000
     1c4:	20000064 	.word	0x20000064
     1c8:	20000064 	.word	0x20000064
     1cc:	2000010c 	.word	0x2000010c
     1d0:	e000ed00 	.word	0xe000ed00
     1d4:	00000000 	.word	0x00000000
     1d8:	41007000 	.word	0x41007000
     1dc:	41005000 	.word	0x41005000
     1e0:	41004800 	.word	0x41004800
     1e4:	41004000 	.word	0x41004000
     1e8:	00003001 	.word	0x00003001
     1ec:	00001159 	.word	0x00001159

000001f0 <Light_sensor_ADC_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void Light_sensor_ADC_init(void)
{
     1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1f2:	b085      	sub	sp, #20
			peripheral = (uint32_t)_pm_get_apbb_index(module);
			PM->APBBMASK.reg |= 1 << peripheral;
		}
		break;
	case PM_BUS_APBC:
		PM->APBCMASK.reg |= 1 << peripheral;
     1f4:	4a1b      	ldr	r2, [pc, #108]	; (264 <Light_sensor_ADC_init+0x74>)
     1f6:	6a11      	ldr	r1, [r2, #32]
     1f8:	2380      	movs	r3, #128	; 0x80
     1fa:	025b      	lsls	r3, r3, #9
     1fc:	430b      	orrs	r3, r1
     1fe:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_CLKCTRL_reg(const void *const hw, hri_gclk_clkctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->CLKCTRL.reg = data;
     200:	4a19      	ldr	r2, [pc, #100]	; (268 <Light_sensor_ADC_init+0x78>)
     202:	4b1a      	ldr	r3, [pc, #104]	; (26c <Light_sensor_ADC_init+0x7c>)
     204:	805a      	strh	r2, [r3, #2]
	_pm_enable_bus_clock(PM_BUS_APBC, ADC);
	_gclk_enable_channel(ADC_GCLK_ID, CONF_GCLK_ADC_SRC);
	adc_async_init(&Light_sensor_ADC,
     206:	4c1a      	ldr	r4, [pc, #104]	; (270 <Light_sensor_ADC_init+0x80>)
     208:	4e1a      	ldr	r6, [pc, #104]	; (274 <Light_sensor_ADC_init+0x84>)
     20a:	2300      	movs	r3, #0
     20c:	9302      	str	r3, [sp, #8]
     20e:	4b1a      	ldr	r3, [pc, #104]	; (278 <Light_sensor_ADC_init+0x88>)
     210:	9301      	str	r3, [sp, #4]
     212:	2501      	movs	r5, #1
     214:	9500      	str	r5, [sp, #0]
     216:	2300      	movs	r3, #0
     218:	0022      	movs	r2, r4
     21a:	4918      	ldr	r1, [pc, #96]	; (27c <Light_sensor_ADC_init+0x8c>)
     21c:	0030      	movs	r0, r6
     21e:	4f18      	ldr	r7, [pc, #96]	; (280 <Light_sensor_ADC_init+0x90>)
     220:	47b8      	blx	r7
	               Light_sensor_ADC_map,
	               LIGHT_SENSOR_ADC_CH_MAX,
	               LIGHT_SENSOR_ADC_CH_AMOUNT,
	               &Light_sensor_ADC_ch[0],
	               (void *)NULL);
	adc_async_register_channel_buffer(&Light_sensor_ADC, 0, Light_sensor_ADC_buffer, LIGHT_SENSOR_ADC_BUFFER_SIZE);
     222:	1d22      	adds	r2, r4, #4
     224:	2310      	movs	r3, #16
     226:	2100      	movs	r1, #0
     228:	0030      	movs	r0, r6
     22a:	4c16      	ldr	r4, [pc, #88]	; (284 <Light_sensor_ADC_init+0x94>)
     22c:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     22e:	2240      	movs	r2, #64	; 0x40
     230:	23c0      	movs	r3, #192	; 0xc0
     232:	05db      	lsls	r3, r3, #23
     234:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     236:	4914      	ldr	r1, [pc, #80]	; (288 <Light_sensor_ADC_init+0x98>)
     238:	4b14      	ldr	r3, [pc, #80]	; (28c <Light_sensor_ADC_init+0x9c>)
     23a:	628b      	str	r3, [r1, #40]	; 0x28
     23c:	23c0      	movs	r3, #192	; 0xc0
     23e:	061b      	lsls	r3, r3, #24
     240:	628b      	str	r3, [r1, #40]	; 0x28
static inline void hri_port_write_PINCFG_PMUXEN_bit(const void *const hw, uint8_t submodule_index, uint8_t index,
                                                    bool value)
{
	uint8_t tmp;
	PORT_CRITICAL_SECTION_ENTER();
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     242:	2346      	movs	r3, #70	; 0x46
     244:	5cca      	ldrb	r2, [r1, r3]
	tmp &= ~PORT_PINCFG_PMUXEN;
     246:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     248:	2001      	movs	r0, #1
     24a:	4302      	orrs	r2, r0
     24c:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     24e:	54ca      	strb	r2, [r1, r3]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     250:	2233      	movs	r2, #51	; 0x33
     252:	5c8b      	ldrb	r3, [r1, r2]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     254:	240f      	movs	r4, #15
     256:	43a3      	bics	r3, r4
	tmp |= PORT_PMUX_PMUXE(data);
     258:	4303      	orrs	r3, r0
     25a:	b2db      	uxtb	r3, r3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     25c:	548b      	strb	r3, [r1, r2]

	// Disable digital pin circuitry
	gpio_set_pin_direction(PA06, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PA06, PINMUX_PA06B_ADC_AIN6);
}
     25e:	b005      	add	sp, #20
     260:	bdf0      	pop	{r4, r5, r6, r7, pc}
     262:	46c0      	nop			; (mov r8, r8)
     264:	40000400 	.word	0x40000400
     268:	0000401e 	.word	0x0000401e
     26c:	40000c00 	.word	0x40000c00
     270:	20000080 	.word	0x20000080
     274:	200000c8 	.word	0x200000c8
     278:	200000b0 	.word	0x200000b0
     27c:	42004000 	.word	0x42004000
     280:	000003fd 	.word	0x000003fd
     284:	000004b1 	.word	0x000004b1
     288:	41004400 	.word	0x41004400
     28c:	40000040 	.word	0x40000040

00000290 <USART_debug_PORT_init>:

void USART_debug_PORT_init(void)
{
     290:	b530      	push	{r4, r5, lr}
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     292:	4b0f      	ldr	r3, [pc, #60]	; (2d0 <USART_debug_PORT_init+0x40>)
     294:	2244      	movs	r2, #68	; 0x44
     296:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
     298:	2501      	movs	r5, #1
     29a:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     29c:	2401      	movs	r4, #1
     29e:	4321      	orrs	r1, r4
     2a0:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     2a2:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     2a4:	2032      	movs	r0, #50	; 0x32
     2a6:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     2a8:	3a35      	subs	r2, #53	; 0x35
     2aa:	4391      	bics	r1, r2
	tmp |= PORT_PMUX_PMUXE(data);
     2ac:	2203      	movs	r2, #3
     2ae:	4311      	orrs	r1, r2
     2b0:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     2b2:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     2b4:	2145      	movs	r1, #69	; 0x45
     2b6:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     2b8:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     2ba:	4322      	orrs	r2, r4
     2bc:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     2be:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     2c0:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     2c2:	3936      	subs	r1, #54	; 0x36
     2c4:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     2c6:	2130      	movs	r1, #48	; 0x30
     2c8:	430a      	orrs	r2, r1
     2ca:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     2cc:	541a      	strb	r2, [r3, r0]

	gpio_set_pin_function(PA04, PINMUX_PA04D_SERCOM0_PAD0);

	gpio_set_pin_function(PA05, PINMUX_PA05D_SERCOM0_PAD1);
}
     2ce:	bd30      	pop	{r4, r5, pc}
     2d0:	41004400 	.word	0x41004400

000002d4 <USART_debug_CLOCK_init>:
     2d4:	4a04      	ldr	r2, [pc, #16]	; (2e8 <USART_debug_CLOCK_init+0x14>)
     2d6:	6a13      	ldr	r3, [r2, #32]
     2d8:	2104      	movs	r1, #4
     2da:	430b      	orrs	r3, r1
     2dc:	6213      	str	r3, [r2, #32]
     2de:	4a03      	ldr	r2, [pc, #12]	; (2ec <USART_debug_CLOCK_init+0x18>)
     2e0:	4b03      	ldr	r3, [pc, #12]	; (2f0 <USART_debug_CLOCK_init+0x1c>)
     2e2:	805a      	strh	r2, [r3, #2]

void USART_debug_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM0);
	_gclk_enable_channel(SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC);
}
     2e4:	4770      	bx	lr
     2e6:	46c0      	nop			; (mov r8, r8)
     2e8:	40000400 	.word	0x40000400
     2ec:	00004014 	.word	0x00004014
     2f0:	40000c00 	.word	0x40000c00

000002f4 <USART_debug_init>:

void USART_debug_init(void)
{
     2f4:	b510      	push	{r4, lr}
	USART_debug_CLOCK_init();
     2f6:	4b05      	ldr	r3, [pc, #20]	; (30c <USART_debug_init+0x18>)
     2f8:	4798      	blx	r3
	usart_sync_init(&USART_debug, SERCOM0, (void *)NULL);
     2fa:	2200      	movs	r2, #0
     2fc:	4904      	ldr	r1, [pc, #16]	; (310 <USART_debug_init+0x1c>)
     2fe:	4805      	ldr	r0, [pc, #20]	; (314 <USART_debug_init+0x20>)
     300:	4b05      	ldr	r3, [pc, #20]	; (318 <USART_debug_init+0x24>)
     302:	4798      	blx	r3
	USART_debug_PORT_init();
     304:	4b05      	ldr	r3, [pc, #20]	; (31c <USART_debug_init+0x28>)
     306:	4798      	blx	r3
}
     308:	bd10      	pop	{r4, pc}
     30a:	46c0      	nop			; (mov r8, r8)
     30c:	000002d5 	.word	0x000002d5
     310:	42000800 	.word	0x42000800
     314:	200000f4 	.word	0x200000f4
     318:	000008c5 	.word	0x000008c5
     31c:	00000291 	.word	0x00000291

00000320 <delay_driver_init>:

void delay_driver_init(void)
{
     320:	b510      	push	{r4, lr}
	delay_init(SysTick);
     322:	4802      	ldr	r0, [pc, #8]	; (32c <delay_driver_init+0xc>)
     324:	4b02      	ldr	r3, [pc, #8]	; (330 <delay_driver_init+0x10>)
     326:	4798      	blx	r3
}
     328:	bd10      	pop	{r4, pc}
     32a:	46c0      	nop			; (mov r8, r8)
     32c:	e000e010 	.word	0xe000e010
     330:	00000741 	.word	0x00000741

00000334 <system_init>:

void system_init(void)
{
     334:	b510      	push	{r4, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     336:	4b0d      	ldr	r3, [pc, #52]	; (36c <system_init+0x38>)
     338:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     33a:	23c0      	movs	r3, #192	; 0xc0
     33c:	05db      	lsls	r3, r3, #23
     33e:	2280      	movs	r2, #128	; 0x80
     340:	02d2      	lsls	r2, r2, #11
     342:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     344:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     346:	4b0a      	ldr	r3, [pc, #40]	; (370 <system_init+0x3c>)
     348:	2280      	movs	r2, #128	; 0x80
     34a:	05d2      	lsls	r2, r2, #23
     34c:	629a      	str	r2, [r3, #40]	; 0x28
     34e:	4a09      	ldr	r2, [pc, #36]	; (374 <system_init+0x40>)
     350:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     352:	2152      	movs	r1, #82	; 0x52
     354:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     356:	2001      	movs	r0, #1
     358:	4382      	bics	r2, r0
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     35a:	545a      	strb	r2, [r3, r1]
	// Set pin direction to output
	gpio_set_pin_direction(LED, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(LED, GPIO_PIN_FUNCTION_OFF);

	Light_sensor_ADC_init();
     35c:	4b06      	ldr	r3, [pc, #24]	; (378 <system_init+0x44>)
     35e:	4798      	blx	r3

	USART_debug_init();
     360:	4b06      	ldr	r3, [pc, #24]	; (37c <system_init+0x48>)
     362:	4798      	blx	r3

	delay_driver_init();
     364:	4b06      	ldr	r3, [pc, #24]	; (380 <system_init+0x4c>)
     366:	4798      	blx	r3
}
     368:	bd10      	pop	{r4, pc}
     36a:	46c0      	nop			; (mov r8, r8)
     36c:	00000cdd 	.word	0x00000cdd
     370:	41004400 	.word	0x41004400
     374:	c0000004 	.word	0xc0000004
     378:	000001f1 	.word	0x000001f1
     37c:	000002f5 	.word	0x000002f5
     380:	00000321 	.word	0x00000321

00000384 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
     384:	b510      	push	{r4, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
     386:	6983      	ldr	r3, [r0, #24]
     388:	2b00      	cmp	r3, #0
     38a:	d000      	beq.n	38e <adc_async_window_threshold_reached+0xa>
		descr->adc_async_cb.monitor(descr, channel);
     38c:	4798      	blx	r3
	}
}
     38e:	bd10      	pop	{r4, pc}

00000390 <adc_async_error_occured>:

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
     390:	b510      	push	{r4, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
     392:	69c3      	ldr	r3, [r0, #28]
     394:	2b00      	cmp	r3, #0
     396:	d000      	beq.n	39a <adc_async_error_occured+0xa>
		descr->adc_async_cb.error(descr, channel);
     398:	4798      	blx	r3
	}
}
     39a:	bd10      	pop	{r4, pc}

0000039c <adc_async_channel_conversion_done>:
{
     39c:	b5f0      	push	{r4, r5, r6, r7, lr}
     39e:	b083      	sub	sp, #12
     3a0:	0005      	movs	r5, r0
     3a2:	000e      	movs	r6, r1
     3a4:	0011      	movs	r1, r2
	uint8_t                              index    = descr->channel_map[channel];
     3a6:	6a03      	ldr	r3, [r0, #32]
     3a8:	5d9a      	ldrb	r2, [r3, r6]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
     3aa:	0053      	lsls	r3, r2, #1
     3ac:	189b      	adds	r3, r3, r2
     3ae:	00dc      	lsls	r4, r3, #3
     3b0:	6a83      	ldr	r3, [r0, #40]	; 0x28
     3b2:	469c      	mov	ip, r3
     3b4:	4464      	add	r4, ip
	ringbuffer_put(&descr_ch->convert, data);
     3b6:	1d27      	adds	r7, r4, #4
     3b8:	9101      	str	r1, [sp, #4]
     3ba:	466b      	mov	r3, sp
     3bc:	7919      	ldrb	r1, [r3, #4]
     3be:	0038      	movs	r0, r7
     3c0:	4b0c      	ldr	r3, [pc, #48]	; (3f4 <adc_async_channel_conversion_done+0x58>)
     3c2:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
     3c4:	0028      	movs	r0, r5
     3c6:	4b0c      	ldr	r3, [pc, #48]	; (3f8 <adc_async_channel_conversion_done+0x5c>)
     3c8:	4798      	blx	r3
     3ca:	2801      	cmp	r0, #1
     3cc:	d907      	bls.n	3de <adc_async_channel_conversion_done+0x42>
		ringbuffer_put(&descr_ch->convert, data >> 8);
     3ce:	9b01      	ldr	r3, [sp, #4]
     3d0:	0a19      	lsrs	r1, r3, #8
     3d2:	0038      	movs	r0, r7
     3d4:	4b07      	ldr	r3, [pc, #28]	; (3f4 <adc_async_channel_conversion_done+0x58>)
     3d6:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
     3d8:	8aa3      	ldrh	r3, [r4, #20]
     3da:	3301      	adds	r3, #1
     3dc:	82a3      	strh	r3, [r4, #20]
	++descr_ch->bytes_in_buffer;
     3de:	8aa3      	ldrh	r3, [r4, #20]
     3e0:	3301      	adds	r3, #1
     3e2:	82a3      	strh	r3, [r4, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
     3e4:	6823      	ldr	r3, [r4, #0]
     3e6:	2b00      	cmp	r3, #0
     3e8:	d002      	beq.n	3f0 <adc_async_channel_conversion_done+0x54>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
     3ea:	0031      	movs	r1, r6
     3ec:	0028      	movs	r0, r5
     3ee:	4798      	blx	r3
}
     3f0:	b003      	add	sp, #12
     3f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3f4:	00000a0d 	.word	0x00000a0d
     3f8:	00000c1b 	.word	0x00000c1b

000003fc <adc_async_init>:
{
     3fc:	b5f0      	push	{r4, r5, r6, r7, lr}
     3fe:	46d6      	mov	lr, sl
     400:	b500      	push	{lr}
     402:	b082      	sub	sp, #8
     404:	0005      	movs	r5, r0
     406:	9101      	str	r1, [sp, #4]
     408:	0016      	movs	r6, r2
     40a:	001c      	movs	r4, r3
     40c:	ab08      	add	r3, sp, #32
     40e:	781f      	ldrb	r7, [r3, #0]
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
     410:	2800      	cmp	r0, #0
     412:	d00c      	beq.n	42e <adc_async_init+0x32>
     414:	2900      	cmp	r1, #0
     416:	d00c      	beq.n	432 <adc_async_init+0x36>
     418:	2a00      	cmp	r2, #0
     41a:	d00c      	beq.n	436 <adc_async_init+0x3a>
     41c:	2f00      	cmp	r7, #0
     41e:	d00c      	beq.n	43a <adc_async_init+0x3e>
     420:	9b09      	ldr	r3, [sp, #36]	; 0x24
     422:	2b00      	cmp	r3, #0
     424:	d001      	beq.n	42a <adc_async_init+0x2e>
     426:	2001      	movs	r0, #1
     428:	e008      	b.n	43c <adc_async_init+0x40>
     42a:	2000      	movs	r0, #0
     42c:	e006      	b.n	43c <adc_async_init+0x40>
     42e:	2000      	movs	r0, #0
     430:	e004      	b.n	43c <adc_async_init+0x40>
     432:	2000      	movs	r0, #0
     434:	e002      	b.n	43c <adc_async_init+0x40>
     436:	2000      	movs	r0, #0
     438:	e000      	b.n	43c <adc_async_init+0x40>
     43a:	2000      	movs	r0, #0
     43c:	223f      	movs	r2, #63	; 0x3f
     43e:	4916      	ldr	r1, [pc, #88]	; (498 <adc_async_init+0x9c>)
     440:	4b16      	ldr	r3, [pc, #88]	; (49c <adc_async_init+0xa0>)
     442:	469a      	mov	sl, r3
     444:	4798      	blx	r3
	ASSERT(channel_amount <= (channel_max + 1));
     446:	1c62      	adds	r2, r4, #1
     448:	0ffb      	lsrs	r3, r7, #31
     44a:	17d0      	asrs	r0, r2, #31
     44c:	42ba      	cmp	r2, r7
     44e:	4158      	adcs	r0, r3
     450:	b2c0      	uxtb	r0, r0
     452:	2240      	movs	r2, #64	; 0x40
     454:	4910      	ldr	r1, [pc, #64]	; (498 <adc_async_init+0x9c>)
     456:	47d0      	blx	sl
	for (uint8_t i = 0; i <= channel_max; i++) {
     458:	2300      	movs	r3, #0
     45a:	e003      	b.n	464 <adc_async_init+0x68>
		channel_map[i] = 0xFF;
     45c:	22ff      	movs	r2, #255	; 0xff
     45e:	54f2      	strb	r2, [r6, r3]
	for (uint8_t i = 0; i <= channel_max; i++) {
     460:	3301      	adds	r3, #1
     462:	b2db      	uxtb	r3, r3
     464:	42a3      	cmp	r3, r4
     466:	d9f9      	bls.n	45c <adc_async_init+0x60>
	descr->channel_map    = channel_map;
     468:	622e      	str	r6, [r5, #32]
	descr->channel_max    = channel_max;
     46a:	2324      	movs	r3, #36	; 0x24
     46c:	54ec      	strb	r4, [r5, r3]
	descr->channel_amount = channel_amount;
     46e:	3301      	adds	r3, #1
     470:	54ef      	strb	r7, [r5, r3]
	descr->descr_ch       = descr_ch;
     472:	9b09      	ldr	r3, [sp, #36]	; 0x24
     474:	62ab      	str	r3, [r5, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
     476:	9901      	ldr	r1, [sp, #4]
     478:	0028      	movs	r0, r5
     47a:	4b09      	ldr	r3, [pc, #36]	; (4a0 <adc_async_init+0xa4>)
     47c:	4798      	blx	r3
	if (init_status) {
     47e:	2800      	cmp	r0, #0
     480:	d105      	bne.n	48e <adc_async_init+0x92>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
     482:	4b08      	ldr	r3, [pc, #32]	; (4a4 <adc_async_init+0xa8>)
     484:	60ab      	str	r3, [r5, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
     486:	4b08      	ldr	r3, [pc, #32]	; (4a8 <adc_async_init+0xac>)
     488:	602b      	str	r3, [r5, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
     48a:	4b08      	ldr	r3, [pc, #32]	; (4ac <adc_async_init+0xb0>)
     48c:	606b      	str	r3, [r5, #4]
}
     48e:	b002      	add	sp, #8
     490:	bc04      	pop	{r2}
     492:	4692      	mov	sl, r2
     494:	bdf0      	pop	{r4, r5, r6, r7, pc}
     496:	46c0      	nop			; (mov r8, r8)
     498:	000043dc 	.word	0x000043dc
     49c:	0000096d 	.word	0x0000096d
     4a0:	00000bad 	.word	0x00000bad
     4a4:	0000039d 	.word	0x0000039d
     4a8:	00000385 	.word	0x00000385
     4ac:	00000391 	.word	0x00000391

000004b0 <adc_async_register_channel_buffer>:
{
     4b0:	b5f0      	push	{r4, r5, r6, r7, lr}
     4b2:	b083      	sub	sp, #12
     4b4:	0007      	movs	r7, r0
     4b6:	000c      	movs	r4, r1
     4b8:	9200      	str	r2, [sp, #0]
     4ba:	9301      	str	r3, [sp, #4]
	ASSERT(descr && convert_buffer && convert_buffer_length);
     4bc:	2800      	cmp	r0, #0
     4be:	d019      	beq.n	4f4 <adc_async_register_channel_buffer+0x44>
     4c0:	2a00      	cmp	r2, #0
     4c2:	d019      	beq.n	4f8 <adc_async_register_channel_buffer+0x48>
     4c4:	2b00      	cmp	r3, #0
     4c6:	d119      	bne.n	4fc <adc_async_register_channel_buffer+0x4c>
     4c8:	2000      	movs	r0, #0
     4ca:	4e24      	ldr	r6, [pc, #144]	; (55c <adc_async_register_channel_buffer+0xac>)
     4cc:	2266      	movs	r2, #102	; 0x66
     4ce:	0031      	movs	r1, r6
     4d0:	4d23      	ldr	r5, [pc, #140]	; (560 <adc_async_register_channel_buffer+0xb0>)
     4d2:	47a8      	blx	r5
	ASSERT(descr->channel_max >= channel);
     4d4:	2324      	movs	r3, #36	; 0x24
     4d6:	5cfb      	ldrb	r3, [r7, r3]
     4d8:	2000      	movs	r0, #0
     4da:	42a3      	cmp	r3, r4
     4dc:	4140      	adcs	r0, r0
     4de:	b2c0      	uxtb	r0, r0
     4e0:	2267      	movs	r2, #103	; 0x67
     4e2:	0031      	movs	r1, r6
     4e4:	47a8      	blx	r5
	if (descr->channel_map[channel] != 0xFF) {
     4e6:	6a39      	ldr	r1, [r7, #32]
     4e8:	5d0b      	ldrb	r3, [r1, r4]
     4ea:	2bff      	cmp	r3, #255	; 0xff
     4ec:	d12c      	bne.n	548 <adc_async_register_channel_buffer+0x98>
     4ee:	2600      	movs	r6, #0
     4f0:	2300      	movs	r3, #0
     4f2:	e007      	b.n	504 <adc_async_register_channel_buffer+0x54>
	ASSERT(descr && convert_buffer && convert_buffer_length);
     4f4:	2000      	movs	r0, #0
     4f6:	e7e8      	b.n	4ca <adc_async_register_channel_buffer+0x1a>
     4f8:	2000      	movs	r0, #0
     4fa:	e7e6      	b.n	4ca <adc_async_register_channel_buffer+0x1a>
     4fc:	2001      	movs	r0, #1
     4fe:	e7e4      	b.n	4ca <adc_async_register_channel_buffer+0x1a>
	for (i = 0; i <= descr->channel_max; i++) {
     500:	3301      	adds	r3, #1
     502:	b2db      	uxtb	r3, r3
     504:	2224      	movs	r2, #36	; 0x24
     506:	5cba      	ldrb	r2, [r7, r2]
     508:	4293      	cmp	r3, r2
     50a:	d805      	bhi.n	518 <adc_async_register_channel_buffer+0x68>
		if (descr->channel_map[i] != 0xFF) {
     50c:	5cca      	ldrb	r2, [r1, r3]
     50e:	2aff      	cmp	r2, #255	; 0xff
     510:	d0f6      	beq.n	500 <adc_async_register_channel_buffer+0x50>
			index++;
     512:	3601      	adds	r6, #1
     514:	b2f6      	uxtb	r6, r6
     516:	e7f3      	b.n	500 <adc_async_register_channel_buffer+0x50>
	if (index > descr->channel_amount) {
     518:	2325      	movs	r3, #37	; 0x25
     51a:	5cfb      	ldrb	r3, [r7, r3]
     51c:	429e      	cmp	r6, r3
     51e:	d816      	bhi.n	54e <adc_async_register_channel_buffer+0x9e>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
     520:	0073      	lsls	r3, r6, #1
     522:	199b      	adds	r3, r3, r6
     524:	00dd      	lsls	r5, r3, #3
     526:	6abb      	ldr	r3, [r7, #40]	; 0x28
     528:	1958      	adds	r0, r3, r5
     52a:	3004      	adds	r0, #4
     52c:	9a01      	ldr	r2, [sp, #4]
     52e:	9900      	ldr	r1, [sp, #0]
     530:	4b0c      	ldr	r3, [pc, #48]	; (564 <adc_async_register_channel_buffer+0xb4>)
     532:	4798      	blx	r3
     534:	2800      	cmp	r0, #0
     536:	d10d      	bne.n	554 <adc_async_register_channel_buffer+0xa4>
	descr->channel_map[channel]            = index;
     538:	6a3b      	ldr	r3, [r7, #32]
     53a:	551e      	strb	r6, [r3, r4]
	descr->descr_ch[index].bytes_in_buffer = 0;
     53c:	6abb      	ldr	r3, [r7, #40]	; 0x28
     53e:	195b      	adds	r3, r3, r5
     540:	2200      	movs	r2, #0
     542:	829a      	strh	r2, [r3, #20]
}
     544:	b003      	add	sp, #12
     546:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return ERR_INVALID_ARG;
     548:	200d      	movs	r0, #13
     54a:	4240      	negs	r0, r0
     54c:	e7fa      	b.n	544 <adc_async_register_channel_buffer+0x94>
		return ERR_NO_RESOURCE;
     54e:	201c      	movs	r0, #28
     550:	4240      	negs	r0, r0
     552:	e7f7      	b.n	544 <adc_async_register_channel_buffer+0x94>
		return ERR_INVALID_ARG;
     554:	200d      	movs	r0, #13
     556:	4240      	negs	r0, r0
     558:	e7f4      	b.n	544 <adc_async_register_channel_buffer+0x94>
     55a:	46c0      	nop			; (mov r8, r8)
     55c:	000043dc 	.word	0x000043dc
     560:	0000096d 	.word	0x0000096d
     564:	00000975 	.word	0x00000975

00000568 <adc_async_enable_channel>:
{
     568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     56a:	0006      	movs	r6, r0
     56c:	000c      	movs	r4, r1
	ASSERT(descr);
     56e:	4d0b      	ldr	r5, [pc, #44]	; (59c <adc_async_enable_channel+0x34>)
     570:	1e43      	subs	r3, r0, #1
     572:	4198      	sbcs	r0, r3
     574:	b2c0      	uxtb	r0, r0
     576:	2283      	movs	r2, #131	; 0x83
     578:	0029      	movs	r1, r5
     57a:	4f09      	ldr	r7, [pc, #36]	; (5a0 <adc_async_enable_channel+0x38>)
     57c:	47b8      	blx	r7
	ASSERT(descr->channel_max >= channel);
     57e:	2324      	movs	r3, #36	; 0x24
     580:	5cf3      	ldrb	r3, [r6, r3]
     582:	2000      	movs	r0, #0
     584:	42a3      	cmp	r3, r4
     586:	4140      	adcs	r0, r0
     588:	b2c0      	uxtb	r0, r0
     58a:	2284      	movs	r2, #132	; 0x84
     58c:	0029      	movs	r1, r5
     58e:	47b8      	blx	r7
	_adc_async_enable_channel(&descr->device, channel);
     590:	0021      	movs	r1, r4
     592:	0030      	movs	r0, r6
     594:	4b03      	ldr	r3, [pc, #12]	; (5a4 <adc_async_enable_channel+0x3c>)
     596:	4798      	blx	r3
}
     598:	2000      	movs	r0, #0
     59a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     59c:	000043dc 	.word	0x000043dc
     5a0:	0000096d 	.word	0x0000096d
     5a4:	00000c0d 	.word	0x00000c0d

000005a8 <adc_async_register_callback>:
{
     5a8:	b5f0      	push	{r4, r5, r6, r7, lr}
     5aa:	46ce      	mov	lr, r9
     5ac:	b500      	push	{lr}
     5ae:	0004      	movs	r4, r0
     5b0:	000d      	movs	r5, r1
     5b2:	0017      	movs	r7, r2
     5b4:	001e      	movs	r6, r3
	ASSERT(descr);
     5b6:	1e43      	subs	r3, r0, #1
     5b8:	4198      	sbcs	r0, r3
     5ba:	b2c0      	uxtb	r0, r0
     5bc:	229c      	movs	r2, #156	; 0x9c
     5be:	4916      	ldr	r1, [pc, #88]	; (618 <adc_async_register_callback+0x70>)
     5c0:	4b16      	ldr	r3, [pc, #88]	; (61c <adc_async_register_callback+0x74>)
     5c2:	4699      	mov	r9, r3
     5c4:	4798      	blx	r3
	ASSERT(descr->channel_max >= channel);
     5c6:	2324      	movs	r3, #36	; 0x24
     5c8:	5ce3      	ldrb	r3, [r4, r3]
     5ca:	2000      	movs	r0, #0
     5cc:	42ab      	cmp	r3, r5
     5ce:	4140      	adcs	r0, r0
     5d0:	b2c0      	uxtb	r0, r0
     5d2:	229d      	movs	r2, #157	; 0x9d
     5d4:	4910      	ldr	r1, [pc, #64]	; (618 <adc_async_register_callback+0x70>)
     5d6:	47c8      	blx	r9
	uint8_t index = descr->channel_map[channel];
     5d8:	6a23      	ldr	r3, [r4, #32]
     5da:	5d5b      	ldrb	r3, [r3, r5]
	switch (type) {
     5dc:	2f01      	cmp	r7, #1
     5de:	d017      	beq.n	610 <adc_async_register_callback+0x68>
     5e0:	2f00      	cmp	r7, #0
     5e2:	d004      	beq.n	5ee <adc_async_register_callback+0x46>
     5e4:	2f02      	cmp	r7, #2
     5e6:	d015      	beq.n	614 <adc_async_register_callback+0x6c>
		return ERR_INVALID_ARG;
     5e8:	200d      	movs	r0, #13
     5ea:	4240      	negs	r0, r0
     5ec:	e00d      	b.n	60a <adc_async_register_callback+0x62>
		descr->descr_ch[index].adc_async_ch_cb.convert_done = cb;
     5ee:	005a      	lsls	r2, r3, #1
     5f0:	18d3      	adds	r3, r2, r3
     5f2:	00da      	lsls	r2, r3, #3
     5f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     5f6:	509e      	str	r6, [r3, r2]
	_adc_async_set_irq_state(&descr->device, channel, (enum _adc_async_callback_type)type, cb != NULL);
     5f8:	1e73      	subs	r3, r6, #1
     5fa:	419e      	sbcs	r6, r3
     5fc:	b2f3      	uxtb	r3, r6
     5fe:	003a      	movs	r2, r7
     600:	0029      	movs	r1, r5
     602:	0020      	movs	r0, r4
     604:	4c06      	ldr	r4, [pc, #24]	; (620 <adc_async_register_callback+0x78>)
     606:	47a0      	blx	r4
	return ERR_NONE;
     608:	2000      	movs	r0, #0
}
     60a:	bc04      	pop	{r2}
     60c:	4691      	mov	r9, r2
     60e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		descr->adc_async_cb.monitor = cb;
     610:	61a6      	str	r6, [r4, #24]
		break;
     612:	e7f1      	b.n	5f8 <adc_async_register_callback+0x50>
		descr->adc_async_cb.error = cb;
     614:	61e6      	str	r6, [r4, #28]
		break;
     616:	e7ef      	b.n	5f8 <adc_async_register_callback+0x50>
     618:	000043dc 	.word	0x000043dc
     61c:	0000096d 	.word	0x0000096d
     620:	00000c4b 	.word	0x00000c4b

00000624 <adc_async_read_channel>:
{
     624:	b5f0      	push	{r4, r5, r6, r7, lr}
     626:	46ce      	mov	lr, r9
     628:	4647      	mov	r7, r8
     62a:	b580      	push	{r7, lr}
     62c:	b083      	sub	sp, #12
     62e:	0005      	movs	r5, r0
     630:	000c      	movs	r4, r1
     632:	4690      	mov	r8, r2
     634:	001e      	movs	r6, r3
	ASSERT(descr && buffer && length);
     636:	2800      	cmp	r0, #0
     638:	d034      	beq.n	6a4 <adc_async_read_channel+0x80>
     63a:	2a00      	cmp	r2, #0
     63c:	d034      	beq.n	6a8 <adc_async_read_channel+0x84>
     63e:	2e00      	cmp	r6, #0
     640:	d134      	bne.n	6ac <adc_async_read_channel+0x88>
     642:	2000      	movs	r0, #0
     644:	22bc      	movs	r2, #188	; 0xbc
     646:	4925      	ldr	r1, [pc, #148]	; (6dc <adc_async_read_channel+0xb8>)
     648:	4f25      	ldr	r7, [pc, #148]	; (6e0 <adc_async_read_channel+0xbc>)
     64a:	47b8      	blx	r7
	ASSERT(descr->channel_max >= channel);
     64c:	2324      	movs	r3, #36	; 0x24
     64e:	5ceb      	ldrb	r3, [r5, r3]
     650:	2000      	movs	r0, #0
     652:	42a3      	cmp	r3, r4
     654:	4140      	adcs	r0, r0
     656:	b2c0      	uxtb	r0, r0
     658:	22bd      	movs	r2, #189	; 0xbd
     65a:	4920      	ldr	r1, [pc, #128]	; (6dc <adc_async_read_channel+0xb8>)
     65c:	47b8      	blx	r7
	data_size = _adc_async_get_data_size(&descr->device);
     65e:	0028      	movs	r0, r5
     660:	4b20      	ldr	r3, [pc, #128]	; (6e4 <adc_async_read_channel+0xc0>)
     662:	4798      	blx	r3
     664:	0001      	movs	r1, r0
	ASSERT(!(length % data_size));
     666:	0030      	movs	r0, r6
     668:	4b1f      	ldr	r3, [pc, #124]	; (6e8 <adc_async_read_channel+0xc4>)
     66a:	4798      	blx	r3
     66c:	4248      	negs	r0, r1
     66e:	4148      	adcs	r0, r1
     670:	b2c0      	uxtb	r0, r0
     672:	22bf      	movs	r2, #191	; 0xbf
     674:	4919      	ldr	r1, [pc, #100]	; (6dc <adc_async_read_channel+0xb8>)
     676:	47b8      	blx	r7
	index                                         = descr->channel_map[channel];
     678:	6a2b      	ldr	r3, [r5, #32]
     67a:	5d1a      	ldrb	r2, [r3, r4]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
     67c:	6aa9      	ldr	r1, [r5, #40]	; 0x28
     67e:	0053      	lsls	r3, r2, #1
     680:	189b      	adds	r3, r3, r2
     682:	00da      	lsls	r2, r3, #3
     684:	4689      	mov	r9, r1
     686:	4491      	add	r9, r2
	CRITICAL_SECTION_ENTER()
     688:	a801      	add	r0, sp, #4
     68a:	4b18      	ldr	r3, [pc, #96]	; (6ec <adc_async_read_channel+0xc8>)
     68c:	4798      	blx	r3
	num = ringbuffer_num(&descr_ch->convert);
     68e:	464b      	mov	r3, r9
     690:	1d1d      	adds	r5, r3, #4
     692:	0028      	movs	r0, r5
     694:	4b16      	ldr	r3, [pc, #88]	; (6f0 <adc_async_read_channel+0xcc>)
     696:	4798      	blx	r3
     698:	0007      	movs	r7, r0
	CRITICAL_SECTION_LEAVE()
     69a:	a801      	add	r0, sp, #4
     69c:	4b15      	ldr	r3, [pc, #84]	; (6f4 <adc_async_read_channel+0xd0>)
     69e:	4798      	blx	r3
	uint16_t was_read = 0;
     6a0:	2400      	movs	r4, #0
	while ((was_read < num) && (was_read < length)) {
     6a2:	e00b      	b.n	6bc <adc_async_read_channel+0x98>
	ASSERT(descr && buffer && length);
     6a4:	2000      	movs	r0, #0
     6a6:	e7cd      	b.n	644 <adc_async_read_channel+0x20>
     6a8:	2000      	movs	r0, #0
     6aa:	e7cb      	b.n	644 <adc_async_read_channel+0x20>
     6ac:	2001      	movs	r0, #1
     6ae:	e7c9      	b.n	644 <adc_async_read_channel+0x20>
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
     6b0:	3401      	adds	r4, #1
     6b2:	b2a4      	uxth	r4, r4
     6b4:	4441      	add	r1, r8
     6b6:	0028      	movs	r0, r5
     6b8:	4b0f      	ldr	r3, [pc, #60]	; (6f8 <adc_async_read_channel+0xd4>)
     6ba:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
     6bc:	0021      	movs	r1, r4
     6be:	42a7      	cmp	r7, r4
     6c0:	d901      	bls.n	6c6 <adc_async_read_channel+0xa2>
     6c2:	42b4      	cmp	r4, r6
     6c4:	d3f4      	bcc.n	6b0 <adc_async_read_channel+0x8c>
	descr_ch->bytes_in_buffer -= was_read;
     6c6:	464b      	mov	r3, r9
     6c8:	8a9b      	ldrh	r3, [r3, #20]
     6ca:	1b1b      	subs	r3, r3, r4
     6cc:	464a      	mov	r2, r9
     6ce:	8293      	strh	r3, [r2, #20]
}
     6d0:	0020      	movs	r0, r4
     6d2:	b003      	add	sp, #12
     6d4:	bc0c      	pop	{r2, r3}
     6d6:	4690      	mov	r8, r2
     6d8:	4699      	mov	r9, r3
     6da:	bdf0      	pop	{r4, r5, r6, r7, pc}
     6dc:	000043dc 	.word	0x000043dc
     6e0:	0000096d 	.word	0x0000096d
     6e4:	00000c1b 	.word	0x00000c1b
     6e8:	00001591 	.word	0x00001591
     6ec:	00000725 	.word	0x00000725
     6f0:	00000a4d 	.word	0x00000a4d
     6f4:	00000733 	.word	0x00000733
     6f8:	000009c1 	.word	0x000009c1

000006fc <adc_async_start_conversion>:
{
     6fc:	b510      	push	{r4, lr}
     6fe:	0004      	movs	r4, r0
	ASSERT(descr);
     700:	1e43      	subs	r3, r0, #1
     702:	4198      	sbcs	r0, r3
     704:	b2c0      	uxtb	r0, r0
     706:	22d6      	movs	r2, #214	; 0xd6
     708:	4903      	ldr	r1, [pc, #12]	; (718 <adc_async_start_conversion+0x1c>)
     70a:	4b04      	ldr	r3, [pc, #16]	; (71c <adc_async_start_conversion+0x20>)
     70c:	4798      	blx	r3
	_adc_async_convert(&descr->device);
     70e:	0020      	movs	r0, r4
     710:	4b03      	ldr	r3, [pc, #12]	; (720 <adc_async_start_conversion+0x24>)
     712:	4798      	blx	r3
}
     714:	2000      	movs	r0, #0
     716:	bd10      	pop	{r4, pc}
     718:	000043dc 	.word	0x000043dc
     71c:	0000096d 	.word	0x0000096d
     720:	00000c37 	.word	0x00000c37

00000724 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     724:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
     728:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     72a:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     72c:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
     730:	4770      	bx	lr

00000732 <atomic_leave_critical>:
     732:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
     736:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     738:	f383 8810 	msr	PRIMASK, r3
}
     73c:	4770      	bx	lr
	...

00000740 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
     740:	b510      	push	{r4, lr}
	_delay_init(hardware = hw);
     742:	4b02      	ldr	r3, [pc, #8]	; (74c <delay_init+0xc>)
     744:	6018      	str	r0, [r3, #0]
     746:	4b02      	ldr	r3, [pc, #8]	; (750 <delay_init+0x10>)
     748:	4798      	blx	r3
}
     74a:	bd10      	pop	{r4, pc}
     74c:	20000094 	.word	0x20000094
     750:	00000f41 	.word	0x00000f41

00000754 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
     754:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
     756:	4b04      	ldr	r3, [pc, #16]	; (768 <delay_ms+0x14>)
     758:	681c      	ldr	r4, [r3, #0]
     75a:	4b04      	ldr	r3, [pc, #16]	; (76c <delay_ms+0x18>)
     75c:	4798      	blx	r3
     75e:	0001      	movs	r1, r0
     760:	0020      	movs	r0, r4
     762:	4b03      	ldr	r3, [pc, #12]	; (770 <delay_ms+0x1c>)
     764:	4798      	blx	r3
}
     766:	bd10      	pop	{r4, pc}
     768:	20000094 	.word	0x20000094
     76c:	00000cd1 	.word	0x00000cd1
     770:	00000f4d 	.word	0x00000f4d

00000774 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     774:	b570      	push	{r4, r5, r6, lr}
     776:	0004      	movs	r4, r0
     778:	000d      	movs	r5, r1
     77a:	0016      	movs	r6, r2
	ASSERT(io_descr && buf);
     77c:	2800      	cmp	r0, #0
     77e:	d00e      	beq.n	79e <io_write+0x2a>
     780:	2900      	cmp	r1, #0
     782:	d00a      	beq.n	79a <io_write+0x26>
     784:	2001      	movs	r0, #1
     786:	2234      	movs	r2, #52	; 0x34
     788:	4906      	ldr	r1, [pc, #24]	; (7a4 <io_write+0x30>)
     78a:	4b07      	ldr	r3, [pc, #28]	; (7a8 <io_write+0x34>)
     78c:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     78e:	6823      	ldr	r3, [r4, #0]
     790:	0032      	movs	r2, r6
     792:	0029      	movs	r1, r5
     794:	0020      	movs	r0, r4
     796:	4798      	blx	r3
}
     798:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
     79a:	2000      	movs	r0, #0
     79c:	e7f3      	b.n	786 <io_write+0x12>
     79e:	2000      	movs	r0, #0
     7a0:	e7f1      	b.n	786 <io_write+0x12>
     7a2:	46c0      	nop			; (mov r8, r8)
     7a4:	000043f8 	.word	0x000043f8
     7a8:	0000096d 	.word	0x0000096d

000007ac <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     7ac:	b570      	push	{r4, r5, r6, lr}
     7ae:	0004      	movs	r4, r0
     7b0:	000d      	movs	r5, r1
     7b2:	0016      	movs	r6, r2
	ASSERT(io_descr && buf);
     7b4:	2800      	cmp	r0, #0
     7b6:	d00e      	beq.n	7d6 <io_read+0x2a>
     7b8:	2900      	cmp	r1, #0
     7ba:	d00a      	beq.n	7d2 <io_read+0x26>
     7bc:	2001      	movs	r0, #1
     7be:	223d      	movs	r2, #61	; 0x3d
     7c0:	4906      	ldr	r1, [pc, #24]	; (7dc <io_read+0x30>)
     7c2:	4b07      	ldr	r3, [pc, #28]	; (7e0 <io_read+0x34>)
     7c4:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
     7c6:	6863      	ldr	r3, [r4, #4]
     7c8:	0032      	movs	r2, r6
     7ca:	0029      	movs	r1, r5
     7cc:	0020      	movs	r0, r4
     7ce:	4798      	blx	r3
}
     7d0:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
     7d2:	2000      	movs	r0, #0
     7d4:	e7f3      	b.n	7be <io_read+0x12>
     7d6:	2000      	movs	r0, #0
     7d8:	e7f1      	b.n	7be <io_read+0x12>
     7da:	46c0      	nop			; (mov r8, r8)
     7dc:	000043f8 	.word	0x000043f8
     7e0:	0000096d 	.word	0x0000096d

000007e4 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     7e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     7e6:	0005      	movs	r5, r0
     7e8:	000e      	movs	r6, r1
     7ea:	0017      	movs	r7, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
     7ec:	2800      	cmp	r0, #0
     7ee:	d023      	beq.n	838 <usart_sync_write+0x54>
     7f0:	2900      	cmp	r1, #0
     7f2:	d023      	beq.n	83c <usart_sync_write+0x58>
     7f4:	2a00      	cmp	r2, #0
     7f6:	d123      	bne.n	840 <usart_sync_write+0x5c>
     7f8:	2000      	movs	r0, #0
     7fa:	22f1      	movs	r2, #241	; 0xf1
     7fc:	4911      	ldr	r1, [pc, #68]	; (844 <usart_sync_write+0x60>)
     7fe:	4b12      	ldr	r3, [pc, #72]	; (848 <usart_sync_write+0x64>)
     800:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
     802:	002c      	movs	r4, r5
     804:	3408      	adds	r4, #8
     806:	0020      	movs	r0, r4
     808:	4b10      	ldr	r3, [pc, #64]	; (84c <usart_sync_write+0x68>)
     80a:	4798      	blx	r3
     80c:	2800      	cmp	r0, #0
     80e:	d0f8      	beq.n	802 <usart_sync_write+0x1e>
     810:	2500      	movs	r5, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
     812:	5d71      	ldrb	r1, [r6, r5]
     814:	0020      	movs	r0, r4
     816:	4b0e      	ldr	r3, [pc, #56]	; (850 <usart_sync_write+0x6c>)
     818:	4798      	blx	r3
		while (!_usart_sync_is_ready_to_send(&descr->device))
     81a:	0020      	movs	r0, r4
     81c:	4b0b      	ldr	r3, [pc, #44]	; (84c <usart_sync_write+0x68>)
     81e:	4798      	blx	r3
     820:	2800      	cmp	r0, #0
     822:	d0fa      	beq.n	81a <usart_sync_write+0x36>
			;
	} while (++offset < length);
     824:	3501      	adds	r5, #1
     826:	42bd      	cmp	r5, r7
     828:	d3f3      	bcc.n	812 <usart_sync_write+0x2e>
	while (!_usart_sync_is_transmit_done(&descr->device))
     82a:	0020      	movs	r0, r4
     82c:	4b09      	ldr	r3, [pc, #36]	; (854 <usart_sync_write+0x70>)
     82e:	4798      	blx	r3
     830:	2800      	cmp	r0, #0
     832:	d0fa      	beq.n	82a <usart_sync_write+0x46>
		;
	return (int32_t)offset;
}
     834:	0028      	movs	r0, r5
     836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
     838:	2000      	movs	r0, #0
     83a:	e7de      	b.n	7fa <usart_sync_write+0x16>
     83c:	2000      	movs	r0, #0
     83e:	e7dc      	b.n	7fa <usart_sync_write+0x16>
     840:	2001      	movs	r0, #1
     842:	e7da      	b.n	7fa <usart_sync_write+0x16>
     844:	0000440c 	.word	0x0000440c
     848:	0000096d 	.word	0x0000096d
     84c:	00000eaf 	.word	0x00000eaf
     850:	00000e9f 	.word	0x00000e9f
     854:	00000eb9 	.word	0x00000eb9

00000858 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
     858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     85a:	46ce      	mov	lr, r9
     85c:	4647      	mov	r7, r8
     85e:	b580      	push	{r7, lr}
     860:	1e05      	subs	r5, r0, #0
     862:	4688      	mov	r8, r1
     864:	4691      	mov	r9, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
     866:	d01f      	beq.n	8a8 <usart_sync_read+0x50>
     868:	2900      	cmp	r1, #0
     86a:	d01f      	beq.n	8ac <usart_sync_read+0x54>
     86c:	2a00      	cmp	r2, #0
     86e:	d11f      	bne.n	8b0 <usart_sync_read+0x58>
     870:	2000      	movs	r0, #0
     872:	2286      	movs	r2, #134	; 0x86
     874:	0052      	lsls	r2, r2, #1
     876:	490f      	ldr	r1, [pc, #60]	; (8b4 <usart_sync_read+0x5c>)
     878:	4b0f      	ldr	r3, [pc, #60]	; (8b8 <usart_sync_read+0x60>)
     87a:	4798      	blx	r3
	uint32_t                      offset = 0;
     87c:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
     87e:	002c      	movs	r4, r5
     880:	3408      	adds	r4, #8
     882:	0020      	movs	r0, r4
     884:	4b0d      	ldr	r3, [pc, #52]	; (8bc <usart_sync_read+0x64>)
     886:	4798      	blx	r3
     888:	2800      	cmp	r0, #0
     88a:	d0f8      	beq.n	87e <usart_sync_read+0x26>
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
     88c:	4643      	mov	r3, r8
     88e:	199f      	adds	r7, r3, r6
     890:	0020      	movs	r0, r4
     892:	4b0b      	ldr	r3, [pc, #44]	; (8c0 <usart_sync_read+0x68>)
     894:	4798      	blx	r3
     896:	7038      	strb	r0, [r7, #0]
	} while (++offset < length);
     898:	3601      	adds	r6, #1
     89a:	454e      	cmp	r6, r9
     89c:	d3ef      	bcc.n	87e <usart_sync_read+0x26>

	return (int32_t)offset;
}
     89e:	0030      	movs	r0, r6
     8a0:	bc0c      	pop	{r2, r3}
     8a2:	4690      	mov	r8, r2
     8a4:	4699      	mov	r9, r3
     8a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(io_descr && buf && length);
     8a8:	2000      	movs	r0, #0
     8aa:	e7e2      	b.n	872 <usart_sync_read+0x1a>
     8ac:	2000      	movs	r0, #0
     8ae:	e7e0      	b.n	872 <usart_sync_read+0x1a>
     8b0:	2001      	movs	r0, #1
     8b2:	e7de      	b.n	872 <usart_sync_read+0x1a>
     8b4:	0000440c 	.word	0x0000440c
     8b8:	0000096d 	.word	0x0000096d
     8bc:	00000ec5 	.word	0x00000ec5
     8c0:	00000ea7 	.word	0x00000ea7

000008c4 <usart_sync_init>:
{
     8c4:	b570      	push	{r4, r5, r6, lr}
     8c6:	0004      	movs	r4, r0
     8c8:	000d      	movs	r5, r1
	ASSERT(descr && hw);
     8ca:	2800      	cmp	r0, #0
     8cc:	d014      	beq.n	8f8 <usart_sync_init+0x34>
     8ce:	2900      	cmp	r1, #0
     8d0:	d010      	beq.n	8f4 <usart_sync_init+0x30>
     8d2:	2001      	movs	r0, #1
     8d4:	2234      	movs	r2, #52	; 0x34
     8d6:	4909      	ldr	r1, [pc, #36]	; (8fc <usart_sync_init+0x38>)
     8d8:	4b09      	ldr	r3, [pc, #36]	; (900 <usart_sync_init+0x3c>)
     8da:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
     8dc:	0020      	movs	r0, r4
     8de:	3008      	adds	r0, #8
     8e0:	0029      	movs	r1, r5
     8e2:	4b08      	ldr	r3, [pc, #32]	; (904 <usart_sync_init+0x40>)
     8e4:	4798      	blx	r3
	if (init_status) {
     8e6:	2800      	cmp	r0, #0
     8e8:	d103      	bne.n	8f2 <usart_sync_init+0x2e>
	descr->io.read  = usart_sync_read;
     8ea:	4b07      	ldr	r3, [pc, #28]	; (908 <usart_sync_init+0x44>)
     8ec:	6063      	str	r3, [r4, #4]
	descr->io.write = usart_sync_write;
     8ee:	4b07      	ldr	r3, [pc, #28]	; (90c <usart_sync_init+0x48>)
     8f0:	6023      	str	r3, [r4, #0]
}
     8f2:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw);
     8f4:	2000      	movs	r0, #0
     8f6:	e7ed      	b.n	8d4 <usart_sync_init+0x10>
     8f8:	2000      	movs	r0, #0
     8fa:	e7eb      	b.n	8d4 <usart_sync_init+0x10>
     8fc:	0000440c 	.word	0x0000440c
     900:	0000096d 	.word	0x0000096d
     904:	00000e61 	.word	0x00000e61
     908:	00000859 	.word	0x00000859
     90c:	000007e5 	.word	0x000007e5

00000910 <usart_sync_enable>:
{
     910:	b510      	push	{r4, lr}
     912:	0004      	movs	r4, r0
	ASSERT(descr);
     914:	1e43      	subs	r3, r0, #1
     916:	4198      	sbcs	r0, r3
     918:	b2c0      	uxtb	r0, r0
     91a:	2253      	movs	r2, #83	; 0x53
     91c:	4904      	ldr	r1, [pc, #16]	; (930 <usart_sync_enable+0x20>)
     91e:	4b05      	ldr	r3, [pc, #20]	; (934 <usart_sync_enable+0x24>)
     920:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
     922:	0020      	movs	r0, r4
     924:	3008      	adds	r0, #8
     926:	4b04      	ldr	r3, [pc, #16]	; (938 <usart_sync_enable+0x28>)
     928:	4798      	blx	r3
}
     92a:	2000      	movs	r0, #0
     92c:	bd10      	pop	{r4, pc}
     92e:	46c0      	nop			; (mov r8, r8)
     930:	0000440c 	.word	0x0000440c
     934:	0000096d 	.word	0x0000096d
     938:	00000e8d 	.word	0x00000e8d

0000093c <usart_sync_get_io_descriptor>:
{
     93c:	b570      	push	{r4, r5, r6, lr}
     93e:	0004      	movs	r4, r0
     940:	000d      	movs	r5, r1
	ASSERT(descr && io);
     942:	2800      	cmp	r0, #0
     944:	d00b      	beq.n	95e <usart_sync_get_io_descriptor+0x22>
     946:	2900      	cmp	r1, #0
     948:	d007      	beq.n	95a <usart_sync_get_io_descriptor+0x1e>
     94a:	2001      	movs	r0, #1
     94c:	2269      	movs	r2, #105	; 0x69
     94e:	4905      	ldr	r1, [pc, #20]	; (964 <usart_sync_get_io_descriptor+0x28>)
     950:	4b05      	ldr	r3, [pc, #20]	; (968 <usart_sync_get_io_descriptor+0x2c>)
     952:	4798      	blx	r3
	*io = &descr->io;
     954:	602c      	str	r4, [r5, #0]
}
     956:	2000      	movs	r0, #0
     958:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && io);
     95a:	2000      	movs	r0, #0
     95c:	e7f6      	b.n	94c <usart_sync_get_io_descriptor+0x10>
     95e:	2000      	movs	r0, #0
     960:	e7f4      	b.n	94c <usart_sync_get_io_descriptor+0x10>
     962:	46c0      	nop			; (mov r8, r8)
     964:	0000440c 	.word	0x0000440c
     968:	0000096d 	.word	0x0000096d

0000096c <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
     96c:	2800      	cmp	r0, #0
     96e:	d100      	bne.n	972 <assert+0x6>
		__asm("BKPT #0");
     970:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
     972:	4770      	bx	lr

00000974 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
     974:	b570      	push	{r4, r5, r6, lr}
     976:	0004      	movs	r4, r0
     978:	000e      	movs	r6, r1
     97a:	0015      	movs	r5, r2
	ASSERT(rb && buf && size);
     97c:	2800      	cmp	r0, #0
     97e:	d012      	beq.n	9a6 <ringbuffer_init+0x32>
     980:	2900      	cmp	r1, #0
     982:	d012      	beq.n	9aa <ringbuffer_init+0x36>
     984:	2a00      	cmp	r2, #0
     986:	d112      	bne.n	9ae <ringbuffer_init+0x3a>
     988:	2000      	movs	r0, #0
     98a:	2228      	movs	r2, #40	; 0x28
     98c:	490a      	ldr	r1, [pc, #40]	; (9b8 <ringbuffer_init+0x44>)
     98e:	4b0b      	ldr	r3, [pc, #44]	; (9bc <ringbuffer_init+0x48>)
     990:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
     992:	1e6b      	subs	r3, r5, #1
     994:	422b      	tst	r3, r5
     996:	d10c      	bne.n	9b2 <ringbuffer_init+0x3e>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
     998:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
     99a:	2300      	movs	r3, #0
     99c:	60a3      	str	r3, [r4, #8]
	rb->write_index = rb->read_index;
     99e:	60e3      	str	r3, [r4, #12]
	rb->buf         = (uint8_t *)buf;
     9a0:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
     9a2:	2000      	movs	r0, #0
}
     9a4:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
     9a6:	2000      	movs	r0, #0
     9a8:	e7ef      	b.n	98a <ringbuffer_init+0x16>
     9aa:	2000      	movs	r0, #0
     9ac:	e7ed      	b.n	98a <ringbuffer_init+0x16>
     9ae:	2001      	movs	r0, #1
     9b0:	e7eb      	b.n	98a <ringbuffer_init+0x16>
		return ERR_INVALID_ARG;
     9b2:	200d      	movs	r0, #13
     9b4:	4240      	negs	r0, r0
     9b6:	e7f5      	b.n	9a4 <ringbuffer_init+0x30>
     9b8:	00004428 	.word	0x00004428
     9bc:	0000096d 	.word	0x0000096d

000009c0 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
     9c0:	b570      	push	{r4, r5, r6, lr}
     9c2:	0004      	movs	r4, r0
     9c4:	000d      	movs	r5, r1
	ASSERT(rb && data);
     9c6:	2800      	cmp	r0, #0
     9c8:	d016      	beq.n	9f8 <ringbuffer_get+0x38>
     9ca:	2900      	cmp	r1, #0
     9cc:	d012      	beq.n	9f4 <ringbuffer_get+0x34>
     9ce:	2001      	movs	r0, #1
     9d0:	2240      	movs	r2, #64	; 0x40
     9d2:	490c      	ldr	r1, [pc, #48]	; (a04 <ringbuffer_get+0x44>)
     9d4:	4b0c      	ldr	r3, [pc, #48]	; (a08 <ringbuffer_get+0x48>)
     9d6:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
     9d8:	68a3      	ldr	r3, [r4, #8]
     9da:	68e2      	ldr	r2, [r4, #12]
     9dc:	429a      	cmp	r2, r3
     9de:	d00d      	beq.n	9fc <ringbuffer_get+0x3c>
		*data = rb->buf[rb->read_index & rb->size];
     9e0:	6862      	ldr	r2, [r4, #4]
     9e2:	4013      	ands	r3, r2
     9e4:	6822      	ldr	r2, [r4, #0]
     9e6:	5cd3      	ldrb	r3, [r2, r3]
     9e8:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
     9ea:	68a3      	ldr	r3, [r4, #8]
     9ec:	3301      	adds	r3, #1
     9ee:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
     9f0:	2000      	movs	r0, #0
	}

	return ERR_NOT_FOUND;
}
     9f2:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && data);
     9f4:	2000      	movs	r0, #0
     9f6:	e7eb      	b.n	9d0 <ringbuffer_get+0x10>
     9f8:	2000      	movs	r0, #0
     9fa:	e7e9      	b.n	9d0 <ringbuffer_get+0x10>
	return ERR_NOT_FOUND;
     9fc:	200a      	movs	r0, #10
     9fe:	4240      	negs	r0, r0
     a00:	e7f7      	b.n	9f2 <ringbuffer_get+0x32>
     a02:	46c0      	nop			; (mov r8, r8)
     a04:	00004428 	.word	0x00004428
     a08:	0000096d 	.word	0x0000096d

00000a0c <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
     a0c:	b570      	push	{r4, r5, r6, lr}
     a0e:	0004      	movs	r4, r0
     a10:	000d      	movs	r5, r1
	ASSERT(rb);
     a12:	1e43      	subs	r3, r0, #1
     a14:	4198      	sbcs	r0, r3
     a16:	b2c0      	uxtb	r0, r0
     a18:	2251      	movs	r2, #81	; 0x51
     a1a:	490a      	ldr	r1, [pc, #40]	; (a44 <ringbuffer_put+0x38>)
     a1c:	4b0a      	ldr	r3, [pc, #40]	; (a48 <ringbuffer_put+0x3c>)
     a1e:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
     a20:	6863      	ldr	r3, [r4, #4]
     a22:	68e2      	ldr	r2, [r4, #12]
     a24:	4013      	ands	r3, r2
     a26:	6822      	ldr	r2, [r4, #0]
     a28:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
     a2a:	68e3      	ldr	r3, [r4, #12]
     a2c:	68a2      	ldr	r2, [r4, #8]
     a2e:	1a9a      	subs	r2, r3, r2
     a30:	6861      	ldr	r1, [r4, #4]
     a32:	428a      	cmp	r2, r1
     a34:	d901      	bls.n	a3a <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
     a36:	1a59      	subs	r1, r3, r1
     a38:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
     a3a:	3301      	adds	r3, #1
     a3c:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
     a3e:	2000      	movs	r0, #0
     a40:	bd70      	pop	{r4, r5, r6, pc}
     a42:	46c0      	nop			; (mov r8, r8)
     a44:	00004428 	.word	0x00004428
     a48:	0000096d 	.word	0x0000096d

00000a4c <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
     a4c:	b510      	push	{r4, lr}
     a4e:	0004      	movs	r4, r0
	ASSERT(rb);
     a50:	1e43      	subs	r3, r0, #1
     a52:	4198      	sbcs	r0, r3
     a54:	b2c0      	uxtb	r0, r0
     a56:	2267      	movs	r2, #103	; 0x67
     a58:	4903      	ldr	r1, [pc, #12]	; (a68 <ringbuffer_num+0x1c>)
     a5a:	4b04      	ldr	r3, [pc, #16]	; (a6c <ringbuffer_num+0x20>)
     a5c:	4798      	blx	r3

	return rb->write_index - rb->read_index;
     a5e:	68e0      	ldr	r0, [r4, #12]
     a60:	68a3      	ldr	r3, [r4, #8]
     a62:	1ac0      	subs	r0, r0, r3
}
     a64:	bd10      	pop	{r4, pc}
     a66:	46c0      	nop			; (mov r8, r8)
     a68:	00004428 	.word	0x00004428
     a6c:	0000096d 	.word	0x0000096d

00000a70 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
     a70:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
     a72:	4a06      	ldr	r2, [pc, #24]	; (a8c <_sbrk+0x1c>)
     a74:	6812      	ldr	r2, [r2, #0]
     a76:	2a00      	cmp	r2, #0
     a78:	d004      	beq.n	a84 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
     a7a:	4a04      	ldr	r2, [pc, #16]	; (a8c <_sbrk+0x1c>)
     a7c:	6810      	ldr	r0, [r2, #0]

	heap += incr;
     a7e:	18c3      	adds	r3, r0, r3
     a80:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
     a82:	4770      	bx	lr
		heap = (unsigned char *)&_end;
     a84:	4902      	ldr	r1, [pc, #8]	; (a90 <_sbrk+0x20>)
     a86:	4a01      	ldr	r2, [pc, #4]	; (a8c <_sbrk+0x1c>)
     a88:	6011      	str	r1, [r2, #0]
     a8a:	e7f6      	b.n	a7a <_sbrk+0xa>
     a8c:	20000098 	.word	0x20000098
     a90:	20002110 	.word	0x20002110

00000a94 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
     a94:	2001      	movs	r0, #1
     a96:	4240      	negs	r0, r0
     a98:	4770      	bx	lr

00000a9a <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
     a9a:	2380      	movs	r3, #128	; 0x80
     a9c:	019b      	lsls	r3, r3, #6
     a9e:	604b      	str	r3, [r1, #4]

	return 0;
}
     aa0:	2000      	movs	r0, #0
     aa2:	4770      	bx	lr

00000aa4 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
     aa4:	2001      	movs	r0, #1
     aa6:	4770      	bx	lr

00000aa8 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
     aa8:	2000      	movs	r0, #0
     aaa:	4770      	bx	lr

00000aac <_adc_get_hardware_index>:
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	(void)hw;
	return 0;
}
     aac:	2000      	movs	r0, #0
     aae:	4770      	bx	lr

00000ab0 <_adc_get_regs>:
/** \brief Return the pointer to register settings of specific ADC
 *  \param[in] hw_addr The hardware register base address.
 *  \return Pointer to register settings of specific ADC.
 */
static uint8_t _adc_get_regs(const uint32_t hw_addr)
{
     ab0:	b510      	push	{r4, lr}
	uint8_t n = _adc_get_hardware_index((const void *)hw_addr);
     ab2:	4b0b      	ldr	r3, [pc, #44]	; (ae0 <_adc_get_regs+0x30>)
     ab4:	4798      	blx	r3
     ab6:	0002      	movs	r2, r0
	uint8_t i;

	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
     ab8:	2000      	movs	r0, #0
     aba:	2800      	cmp	r0, #0
     abc:	d006      	beq.n	acc <_adc_get_regs+0x1c>
		if (_adcs[i].number == n) {
			return i;
		}
	}

	ASSERT(false);
     abe:	227f      	movs	r2, #127	; 0x7f
     ac0:	4908      	ldr	r1, [pc, #32]	; (ae4 <_adc_get_regs+0x34>)
     ac2:	2000      	movs	r0, #0
     ac4:	4b08      	ldr	r3, [pc, #32]	; (ae8 <_adc_get_regs+0x38>)
     ac6:	4798      	blx	r3
	return 0;
     ac8:	2000      	movs	r0, #0
}
     aca:	bd10      	pop	{r4, pc}
		if (_adcs[i].number == n) {
     acc:	00c3      	lsls	r3, r0, #3
     ace:	1a1b      	subs	r3, r3, r0
     ad0:	0099      	lsls	r1, r3, #2
     ad2:	4b06      	ldr	r3, [pc, #24]	; (aec <_adc_get_regs+0x3c>)
     ad4:	5ccb      	ldrb	r3, [r1, r3]
     ad6:	429a      	cmp	r2, r3
     ad8:	d0f7      	beq.n	aca <_adc_get_regs+0x1a>
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
     ada:	3001      	adds	r0, #1
     adc:	b2c0      	uxtb	r0, r0
     ade:	e7ec      	b.n	aba <_adc_get_regs+0xa>
     ae0:	00000aad 	.word	0x00000aad
     ae4:	00004468 	.word	0x00004468
     ae8:	0000096d 	.word	0x0000096d
     aec:	0000444c 	.word	0x0000444c

00000af0 <_adc_init>:
 *
 * \param[in] hw The pointer to hardware instance
 * \param[in] i  The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{
     af0:	b570      	push	{r4, r5, r6, lr}
     af2:	0004      	movs	r4, r0
     af4:	000d      	movs	r5, r1
	ASSERT(hw == ADC);
     af6:	4b27      	ldr	r3, [pc, #156]	; (b94 <_adc_init+0xa4>)
     af8:	18c0      	adds	r0, r0, r3
     afa:	4242      	negs	r2, r0
     afc:	4142      	adcs	r2, r0
     afe:	b2d0      	uxtb	r0, r2
     b00:	2294      	movs	r2, #148	; 0x94
     b02:	4925      	ldr	r1, [pc, #148]	; (b98 <_adc_init+0xa8>)
     b04:	4b25      	ldr	r3, [pc, #148]	; (b9c <_adc_init+0xac>)
     b06:	4798      	blx	r3

	uint16_t calib_reg;

	calib_reg = ADC_CALIB_BIAS_CAL((*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos))
     b08:	4b25      	ldr	r3, [pc, #148]	; (ba0 <_adc_init+0xb0>)
     b0a:	681a      	ldr	r2, [r3, #0]
     b0c:	08d2      	lsrs	r2, r2, #3
     b0e:	0212      	lsls	r2, r2, #8
     b10:	23e0      	movs	r3, #224	; 0xe0
     b12:	00db      	lsls	r3, r3, #3
     b14:	401a      	ands	r2, r3
	            | ADC_CALIB_LINEARITY_CAL((*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos));
     b16:	4923      	ldr	r1, [pc, #140]	; (ba4 <_adc_init+0xb4>)
     b18:	680b      	ldr	r3, [r1, #0]
     b1a:	6849      	ldr	r1, [r1, #4]
     b1c:	0149      	lsls	r1, r1, #5
     b1e:	0edb      	lsrs	r3, r3, #27
     b20:	430b      	orrs	r3, r1
     b22:	21ff      	movs	r1, #255	; 0xff
     b24:	400b      	ands	r3, r1
	calib_reg = ADC_CALIB_BIAS_CAL((*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos))
     b26:	431a      	orrs	r2, r3
typedef uint8_t  hri_adc_swtrig_reg_t;
typedef uint8_t  hri_adc_winctrl_reg_t;

static inline void hri_adc_wait_for_sync(const void *const hw)
{
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     b28:	7e63      	ldrb	r3, [r4, #25]
     b2a:	09db      	lsrs	r3, r3, #7
     b2c:	d1fc      	bne.n	b28 <_adc_init+0x38>
}

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint8_t tmp;
	tmp = ((Adc *)hw)->CTRLA.reg;
     b2e:	7823      	ldrb	r3, [r4, #0]

	hri_adc_wait_for_sync(hw);
	if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
     b30:	079b      	lsls	r3, r3, #30
     b32:	d504      	bpl.n	b3e <_adc_init+0x4e>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
     b34:	2300      	movs	r3, #0
     b36:	7023      	strb	r3, [r4, #0]
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     b38:	7e63      	ldrb	r3, [r4, #25]
     b3a:	09db      	lsrs	r3, r3, #7
     b3c:	d1fc      	bne.n	b38 <_adc_init+0x48>
	((Adc *)hw)->CTRLA.reg = data;
     b3e:	2301      	movs	r3, #1
     b40:	7023      	strb	r3, [r4, #0]
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     b42:	7e63      	ldrb	r3, [r4, #25]
     b44:	09db      	lsrs	r3, r3, #7
     b46:	d1fc      	bne.n	b42 <_adc_init+0x52>
}

static inline void hri_adc_write_CALIB_reg(const void *const hw, hri_adc_calib_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CALIB.reg = data;
     b48:	8522      	strh	r2, [r4, #40]	; 0x28
	}
	hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	hri_adc_wait_for_sync(hw);

	hri_adc_write_CALIB_reg(hw, calib_reg);
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
     b4a:	4917      	ldr	r1, [pc, #92]	; (ba8 <_adc_init+0xb8>)
     b4c:	00ea      	lsls	r2, r5, #3
     b4e:	1b50      	subs	r0, r2, r5
     b50:	0083      	lsls	r3, r0, #2
     b52:	18cb      	adds	r3, r1, r3
     b54:	7898      	ldrb	r0, [r3, #2]
	((Adc *)hw)->REFCTRL.reg = data;
     b56:	7060      	strb	r0, [r4, #1]
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
     b58:	78d8      	ldrb	r0, [r3, #3]
	((Adc *)hw)->AVGCTRL.reg = data;
     b5a:	70a0      	strb	r0, [r4, #2]
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
     b5c:	7918      	ldrb	r0, [r3, #4]
	((Adc *)hw)->SAMPCTRL.reg = data;
     b5e:	70e0      	strb	r0, [r4, #3]
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
     b60:	7c18      	ldrb	r0, [r3, #16]
	((Adc *)hw)->EVCTRL.reg = data;
     b62:	7520      	strb	r0, [r4, #20]
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
     b64:	8ad8      	ldrh	r0, [r3, #22]
	((Adc *)hw)->GAINCORR.reg = data;
     b66:	84a0      	strh	r0, [r4, #36]	; 0x24
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
     b68:	8b18      	ldrh	r0, [r3, #24]
	((Adc *)hw)->OFFSETCORR.reg = data;
     b6a:	84e0      	strh	r0, [r4, #38]	; 0x26
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
     b6c:	7e9e      	ldrb	r6, [r3, #26]
}

static inline void hri_adc_write_DBGCTRL_reg(const void *const hw, hri_adc_dbgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->DBGCTRL.reg = data;
     b6e:	202a      	movs	r0, #42	; 0x2a
     b70:	5426      	strb	r6, [r4, r0]
	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
     b72:	88d8      	ldrh	r0, [r3, #6]
	((Adc *)hw)->CTRLB.reg = data;
     b74:	80a0      	strh	r0, [r4, #4]
	((Adc *)hw)->INPUTCTRL.reg = data;
     b76:	68d8      	ldr	r0, [r3, #12]
     b78:	6120      	str	r0, [r4, #16]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
	hri_adc_write_WINCTRL_reg(hw, _adcs[i].win_ctrl);
     b7a:	7a18      	ldrb	r0, [r3, #8]
	((Adc *)hw)->WINCTRL.reg = data;
     b7c:	7220      	strb	r0, [r4, #8]
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
     b7e:	8a58      	ldrh	r0, [r3, #18]
	((Adc *)hw)->WINLT.reg = data;
     b80:	83a0      	strh	r0, [r4, #28]
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
     b82:	8a9b      	ldrh	r3, [r3, #20]
	((Adc *)hw)->WINUT.reg = data;
     b84:	8423      	strh	r3, [r4, #32]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
     b86:	1b55      	subs	r5, r2, r5
     b88:	00ab      	lsls	r3, r5, #2
     b8a:	18cb      	adds	r3, r1, r3
     b8c:	785b      	ldrb	r3, [r3, #1]
	((Adc *)hw)->CTRLA.reg = data;
     b8e:	7023      	strb	r3, [r4, #0]

	return ERR_NONE;
}
     b90:	2000      	movs	r0, #0
     b92:	bd70      	pop	{r4, r5, r6, pc}
     b94:	bdffc000 	.word	0xbdffc000
     b98:	00004468 	.word	0x00004468
     b9c:	0000096d 	.word	0x0000096d
     ba0:	00806024 	.word	0x00806024
     ba4:	00806020 	.word	0x00806020
     ba8:	0000444c 	.word	0x0000444c

00000bac <_adc_async_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_async_init(struct _adc_async_device *const device, void *const hw)
{
     bac:	b570      	push	{r4, r5, r6, lr}
     bae:	0005      	movs	r5, r0
     bb0:	000c      	movs	r4, r1
	int32_t init_status;

	ASSERT(device);
     bb2:	1e43      	subs	r3, r0, #1
     bb4:	4198      	sbcs	r0, r3
     bb6:	b2c0      	uxtb	r0, r0
     bb8:	22d3      	movs	r2, #211	; 0xd3
     bba:	490e      	ldr	r1, [pc, #56]	; (bf4 <_adc_async_init+0x48>)
     bbc:	4b0e      	ldr	r3, [pc, #56]	; (bf8 <_adc_async_init+0x4c>)
     bbe:	4798      	blx	r3

	init_status = _adc_init(hw, _adc_get_regs((uint32_t)hw));
     bc0:	0020      	movs	r0, r4
     bc2:	4b0e      	ldr	r3, [pc, #56]	; (bfc <_adc_async_init+0x50>)
     bc4:	4798      	blx	r3
     bc6:	0001      	movs	r1, r0
     bc8:	0020      	movs	r0, r4
     bca:	4b0d      	ldr	r3, [pc, #52]	; (c00 <_adc_async_init+0x54>)
     bcc:	4798      	blx	r3
	if (init_status) {
     bce:	2800      	cmp	r0, #0
     bd0:	d10f      	bne.n	bf2 <_adc_async_init+0x46>
		return init_status;
	}
	device->hw = hw;
     bd2:	616c      	str	r4, [r5, #20]
	_adc_dev   = device;
     bd4:	4b0b      	ldr	r3, [pc, #44]	; (c04 <_adc_async_init+0x58>)
     bd6:	601d      	str	r5, [r3, #0]
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     bd8:	4b0b      	ldr	r3, [pc, #44]	; (c08 <_adc_async_init+0x5c>)
     bda:	2280      	movs	r2, #128	; 0x80
     bdc:	0412      	lsls	r2, r2, #16
     bde:	2180      	movs	r1, #128	; 0x80
     be0:	505a      	str	r2, [r3, r1]
  __ASM volatile ("dsb 0xF":::"memory");
     be2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     be6:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     bea:	3101      	adds	r1, #1
     bec:	31ff      	adds	r1, #255	; 0xff
     bee:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     bf0:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(ADC_IRQn);
	NVIC_ClearPendingIRQ(ADC_IRQn);
	NVIC_EnableIRQ(ADC_IRQn);

	return ERR_NONE;
}
     bf2:	bd70      	pop	{r4, r5, r6, pc}
     bf4:	00004468 	.word	0x00004468
     bf8:	0000096d 	.word	0x0000096d
     bfc:	00000ab1 	.word	0x00000ab1
     c00:	00000af1 	.word	0x00000af1
     c04:	2000009c 	.word	0x2000009c
     c08:	e000e100 	.word	0xe000e100

00000c0c <_adc_async_enable_channel>:
 */
void _adc_async_enable_channel(struct _adc_async_device *const device, const uint8_t channel)
{
	(void)channel;

	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
     c0c:	6942      	ldr	r2, [r0, #20]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
     c0e:	7813      	ldrb	r3, [r2, #0]
     c10:	2102      	movs	r1, #2
     c12:	430b      	orrs	r3, r1
     c14:	b2db      	uxtb	r3, r3
     c16:	7013      	strb	r3, [r2, #0]
}
     c18:	4770      	bx	lr

00000c1a <_adc_async_get_data_size>:
/**
 * \brief Retrieve ADC conversion data size
 */
uint8_t _adc_async_get_data_size(const struct _adc_async_device *const device)
{
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
     c1a:	6942      	ldr	r2, [r0, #20]
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     c1c:	7e53      	ldrb	r3, [r2, #25]
     c1e:	09db      	lsrs	r3, r3, #7
     c20:	d1fc      	bne.n	c1c <_adc_async_get_data_size+0x2>
	tmp = ((Adc *)hw)->CTRLB.reg;
     c22:	8892      	ldrh	r2, [r2, #4]
	tmp = (tmp & ADC_CTRLB_RESSEL_Msk) >> ADC_CTRLB_RESSEL_Pos;
     c24:	0912      	lsrs	r2, r2, #4
     c26:	3303      	adds	r3, #3
     c28:	4013      	ands	r3, r2
     c2a:	2b03      	cmp	r3, #3
     c2c:	d001      	beq.n	c32 <_adc_async_get_data_size+0x18>
     c2e:	2002      	movs	r0, #2
}
     c30:	4770      	bx	lr
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
     c32:	2001      	movs	r0, #1
     c34:	e7fc      	b.n	c30 <_adc_async_get_data_size+0x16>

00000c36 <_adc_async_convert>:
/**
 * \brief Make conversion
 */
void _adc_async_convert(struct _adc_async_device *const device)
{
	hri_adc_set_SWTRIG_START_bit(device->hw);
     c36:	6942      	ldr	r2, [r0, #20]
	while (((const Adc *)hw)->STATUS.bit.SYNCBUSY)
     c38:	7e53      	ldrb	r3, [r2, #25]
     c3a:	09db      	lsrs	r3, r3, #7
     c3c:	d1fc      	bne.n	c38 <_adc_async_convert+0x2>
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
     c3e:	7b13      	ldrb	r3, [r2, #12]
     c40:	2102      	movs	r1, #2
     c42:	430b      	orrs	r3, r1
     c44:	b2db      	uxtb	r3, r3
     c46:	7313      	strb	r3, [r2, #12]
}
     c48:	4770      	bx	lr

00000c4a <_adc_async_set_irq_state>:
void _adc_async_set_irq_state(struct _adc_async_device *const device, const uint8_t channel,
                              const enum _adc_async_callback_type type, const bool state)
{
	(void)channel;

	void *const hw = device->hw;
     c4a:	6941      	ldr	r1, [r0, #20]

	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
     c4c:	2a01      	cmp	r2, #1
     c4e:	d008      	beq.n	c62 <_adc_async_set_irq_state+0x18>
		hri_adc_write_INTEN_WINMON_bit(hw, state);
	} else if (ADC_ASYNC_DEVICE_ERROR_CB == type) {
     c50:	2a02      	cmp	r2, #2
     c52:	d00e      	beq.n	c72 <_adc_async_set_irq_state+0x28>
		hri_adc_write_INTEN_OVERRUN_bit(hw, state);
	} else if (ADC_ASYNC_DEVICE_CONVERT_CB == type) {
     c54:	2a00      	cmp	r2, #0
     c56:	d103      	bne.n	c60 <_adc_async_set_irq_state+0x16>
	if (value == 0x0) {
     c58:	2b00      	cmp	r3, #0
     c5a:	d012      	beq.n	c82 <_adc_async_set_irq_state+0x38>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_RESRDY;
     c5c:	2301      	movs	r3, #1
     c5e:	75cb      	strb	r3, [r1, #23]
		hri_adc_write_INTEN_RESRDY_bit(hw, state);
	}
}
     c60:	4770      	bx	lr
	if (value == 0x0) {
     c62:	2b00      	cmp	r3, #0
     c64:	d102      	bne.n	c6c <_adc_async_set_irq_state+0x22>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_WINMON;
     c66:	3304      	adds	r3, #4
     c68:	758b      	strb	r3, [r1, #22]
     c6a:	e7f9      	b.n	c60 <_adc_async_set_irq_state+0x16>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_WINMON;
     c6c:	2304      	movs	r3, #4
     c6e:	75cb      	strb	r3, [r1, #23]
     c70:	e7f6      	b.n	c60 <_adc_async_set_irq_state+0x16>
	if (value == 0x0) {
     c72:	2b00      	cmp	r3, #0
     c74:	d102      	bne.n	c7c <_adc_async_set_irq_state+0x32>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_OVERRUN;
     c76:	3302      	adds	r3, #2
     c78:	758b      	strb	r3, [r1, #22]
     c7a:	e7f1      	b.n	c60 <_adc_async_set_irq_state+0x16>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_OVERRUN;
     c7c:	2302      	movs	r3, #2
     c7e:	75cb      	strb	r3, [r1, #23]
     c80:	e7ee      	b.n	c60 <_adc_async_set_irq_state+0x16>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_RESRDY;
     c82:	3301      	adds	r3, #1
     c84:	758b      	strb	r3, [r1, #22]
     c86:	e7eb      	b.n	c60 <_adc_async_set_irq_state+0x16>

00000c88 <ADC_Handler>:

/**
 * \internal ADC interrupt handler
 */
void ADC_Handler(void)
{
     c88:	b510      	push	{r4, lr}
	void *const hw      = _adc_dev->hw;
     c8a:	4b10      	ldr	r3, [pc, #64]	; (ccc <ADC_Handler+0x44>)
     c8c:	6818      	ldr	r0, [r3, #0]
     c8e:	6942      	ldr	r2, [r0, #20]
	return ((Adc *)hw)->INTFLAG.reg;
     c90:	7e11      	ldrb	r1, [r2, #24]
	return ((Adc *)hw)->INTENSET.reg;
     c92:	7dd3      	ldrb	r3, [r2, #23]
	uint8_t     intflag = hri_adc_read_INTFLAG_reg(hw);
	intflag &= hri_adc_read_INTEN_reg(hw);
     c94:	400b      	ands	r3, r1
	if (intflag & ADC_INTFLAG_RESRDY) {
     c96:	07d9      	lsls	r1, r3, #31
     c98:	d404      	bmi.n	ca4 <ADC_Handler+0x1c>
		hri_adc_clear_interrupt_RESRDY_bit(hw);
		_adc_dev->adc_async_ch_cb.convert_done(_adc_dev, 0, hri_adc_read_RESULT_reg(hw));
	} else if (intflag & ADC_INTFLAG_OVERRUN) {
     c9a:	0799      	lsls	r1, r3, #30
     c9c:	d40a      	bmi.n	cb4 <ADC_Handler+0x2c>
		hri_adc_clear_interrupt_OVERRUN_bit(hw);
		_adc_dev->adc_async_cb.error_cb(_adc_dev, 0);
	} else if (intflag & ADC_INTFLAG_WINMON) {
     c9e:	075b      	lsls	r3, r3, #29
     ca0:	d40e      	bmi.n	cc0 <ADC_Handler+0x38>
		hri_adc_clear_interrupt_WINMON_bit(hw);
		_adc_dev->adc_async_cb.window_cb(_adc_dev, 0);
	}
}
     ca2:	bd10      	pop	{r4, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     ca4:	2301      	movs	r3, #1
     ca6:	7613      	strb	r3, [r2, #24]
		_adc_dev->adc_async_ch_cb.convert_done(_adc_dev, 0, hri_adc_read_RESULT_reg(hw));
     ca8:	6883      	ldr	r3, [r0, #8]
	return tmp;
}

static inline hri_adc_result_reg_t hri_adc_read_RESULT_reg(const void *const hw)
{
	return ((Adc *)hw)->RESULT.reg;
     caa:	8b52      	ldrh	r2, [r2, #26]
     cac:	b292      	uxth	r2, r2
     cae:	2100      	movs	r1, #0
     cb0:	4798      	blx	r3
     cb2:	e7f6      	b.n	ca2 <ADC_Handler+0x1a>
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     cb4:	2302      	movs	r3, #2
     cb6:	7613      	strb	r3, [r2, #24]
		_adc_dev->adc_async_cb.error_cb(_adc_dev, 0);
     cb8:	6843      	ldr	r3, [r0, #4]
     cba:	2100      	movs	r1, #0
     cbc:	4798      	blx	r3
     cbe:	e7f0      	b.n	ca2 <ADC_Handler+0x1a>
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_WINMON;
     cc0:	2304      	movs	r3, #4
     cc2:	7613      	strb	r3, [r2, #24]
		_adc_dev->adc_async_cb.window_cb(_adc_dev, 0);
     cc4:	6803      	ldr	r3, [r0, #0]
     cc6:	2100      	movs	r1, #0
     cc8:	4798      	blx	r3
}
     cca:	e7ea      	b.n	ca2 <ADC_Handler+0x1a>
     ccc:	2000009c 	.word	0x2000009c

00000cd0 <_get_cycles_for_ms>:
{
	switch (power) {
	case 8:
		return (ms * (freq / 100000)) * 100;
	case 7:
		return (ms * (freq / 10000)) * 10;
     cd0:	2364      	movs	r3, #100	; 0x64
     cd2:	4358      	muls	r0, r3
     cd4:	0083      	lsls	r3, r0, #2
     cd6:	181b      	adds	r3, r3, r0
     cd8:	0058      	lsls	r0, r3, #1
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
     cda:	4770      	bx	lr

00000cdc <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
     cdc:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
     cde:	4b07      	ldr	r3, [pc, #28]	; (cfc <_init_chip+0x20>)
     ce0:	685a      	ldr	r2, [r3, #4]
     ce2:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_pm_init();
     ce4:	4b06      	ldr	r3, [pc, #24]	; (d00 <_init_chip+0x24>)
     ce6:	4798      	blx	r3
	_sysctrl_init_sources();
     ce8:	4b06      	ldr	r3, [pc, #24]	; (d04 <_init_chip+0x28>)
     cea:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
     cec:	2008      	movs	r0, #8
     cee:	4c06      	ldr	r4, [pc, #24]	; (d08 <_init_chip+0x2c>)
     cf0:	47a0      	blx	r4
#endif
	_sysctrl_init_referenced_generators();
     cf2:	4b06      	ldr	r3, [pc, #24]	; (d0c <_init_chip+0x30>)
     cf4:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
     cf6:	20f7      	movs	r0, #247	; 0xf7
     cf8:	47a0      	blx	r4
#if CONF_DMAC_ENABLE
	_pm_enable_bus_clock(PM_BUS_AHB, DMAC);
	_pm_enable_bus_clock(PM_BUS_APBB, DMAC);
	_dma_init();
#endif
}
     cfa:	bd10      	pop	{r4, pc}
     cfc:	41004000 	.word	0x41004000
     d00:	00000d29 	.word	0x00000d29
     d04:	00000ed1 	.word	0x00000ed1
     d08:	00000d11 	.word	0x00000d11
     d0c:	00000f1d 	.word	0x00000f1d

00000d10 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GEN_0_GENEN == 1
	if (bm & (1ul << 0)) {
     d10:	07c3      	lsls	r3, r0, #31
     d12:	d506      	bpl.n	d22 <_gclk_init_generators_by_fref+0x12>
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENDIV.reg = data;
     d14:	4b03      	ldr	r3, [pc, #12]	; (d24 <_gclk_init_generators_by_fref+0x14>)
     d16:	2280      	movs	r2, #128	; 0x80
     d18:	0052      	lsls	r2, r2, #1
     d1a:	609a      	str	r2, [r3, #8]
	((Gclk *)hw)->GENCTRL.reg = data;
     d1c:	2283      	movs	r2, #131	; 0x83
     d1e:	0252      	lsls	r2, r2, #9
     d20:	605a      	str	r2, [r3, #4]
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GEN_8_GENEN << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SRC | GCLK_GENCTRL_ID(8));
	}
#endif
}
     d22:	4770      	bx	lr
     d24:	40000c00 	.word	0x40000c00

00000d28 <_pm_init>:
}

static inline void hri_pm_set_CPUSEL_CPUDIV_bf(const void *const hw, hri_pm_cpusel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->CPUSEL.reg |= PM_CPUSEL_CPUDIV(mask);
     d28:	4b06      	ldr	r3, [pc, #24]	; (d44 <_pm_init+0x1c>)
     d2a:	7a1a      	ldrb	r2, [r3, #8]
     d2c:	b2d2      	uxtb	r2, r2
     d2e:	721a      	strb	r2, [r3, #8]
}

static inline void hri_pm_set_APBASEL_APBADIV_bf(const void *const hw, hri_pm_apbasel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBASEL.reg |= PM_APBASEL_APBADIV(mask);
     d30:	7a5a      	ldrb	r2, [r3, #9]
     d32:	b2d2      	uxtb	r2, r2
     d34:	725a      	strb	r2, [r3, #9]
}

static inline void hri_pm_set_APBBSEL_APBBDIV_bf(const void *const hw, hri_pm_apbbsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBBSEL.reg |= PM_APBBSEL_APBBDIV(mask);
     d36:	7a9a      	ldrb	r2, [r3, #10]
     d38:	b2d2      	uxtb	r2, r2
     d3a:	729a      	strb	r2, [r3, #10]
}

static inline void hri_pm_set_APBCSEL_APBCDIV_bf(const void *const hw, hri_pm_apbcsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBCSEL.reg |= PM_APBCSEL_APBCDIV(mask);
     d3c:	7ada      	ldrb	r2, [r3, #11]
     d3e:	b2d2      	uxtb	r2, r2
     d40:	72da      	strb	r2, [r3, #11]
{
	hri_pm_set_CPUSEL_CPUDIV_bf(PM, CONF_CPU_DIV);
	hri_pm_set_APBASEL_APBADIV_bf(PM, CONF_APBA_DIV);
	hri_pm_set_APBBSEL_APBBDIV_bf(PM, CONF_APBB_DIV);
	hri_pm_set_APBCSEL_APBCDIV_bf(PM, CONF_APBC_DIV);
}
     d42:	4770      	bx	lr
     d44:	40000400 	.word	0x40000400

00000d48 <_sercom_get_hardware_index>:
{
#ifdef _UNIT_TEST_
	return ((uint32_t)hw - (uint32_t)SERCOM0) / sizeof(Sercom);
#endif

	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
     d48:	4b02      	ldr	r3, [pc, #8]	; (d54 <_sercom_get_hardware_index+0xc>)
     d4a:	469c      	mov	ip, r3
     d4c:	4460      	add	r0, ip
     d4e:	0a80      	lsrs	r0, r0, #10
     d50:	b2c0      	uxtb	r0, r0
}
     d52:	4770      	bx	lr
     d54:	bdfff800 	.word	0xbdfff800

00000d58 <_get_sercom_index>:
 * \param[in] hw The pointer to hardware instance

 * \return The ordinal number of the given sercom hardware instance
 */
static uint8_t _get_sercom_index(const void *const hw)
{
     d58:	b510      	push	{r4, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
     d5a:	4b0b      	ldr	r3, [pc, #44]	; (d88 <_get_sercom_index+0x30>)
     d5c:	4798      	blx	r3
     d5e:	0002      	movs	r2, r0
	uint8_t i;

	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
     d60:	2000      	movs	r0, #0
     d62:	2800      	cmp	r0, #0
     d64:	d006      	beq.n	d74 <_get_sercom_index+0x1c>
		if (_usarts[i].number == sercom_offset) {
			return i;
		}
	}

	ASSERT(false);
     d66:	4a09      	ldr	r2, [pc, #36]	; (d8c <_get_sercom_index+0x34>)
     d68:	4909      	ldr	r1, [pc, #36]	; (d90 <_get_sercom_index+0x38>)
     d6a:	2000      	movs	r0, #0
     d6c:	4b09      	ldr	r3, [pc, #36]	; (d94 <_get_sercom_index+0x3c>)
     d6e:	4798      	blx	r3
	return 0;
     d70:	2000      	movs	r0, #0
}
     d72:	bd10      	pop	{r4, pc}
		if (_usarts[i].number == sercom_offset) {
     d74:	0083      	lsls	r3, r0, #2
     d76:	181b      	adds	r3, r3, r0
     d78:	0099      	lsls	r1, r3, #2
     d7a:	4b07      	ldr	r3, [pc, #28]	; (d98 <_get_sercom_index+0x40>)
     d7c:	5ccb      	ldrb	r3, [r1, r3]
     d7e:	429a      	cmp	r2, r3
     d80:	d0f7      	beq.n	d72 <_get_sercom_index+0x1a>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
     d82:	3001      	adds	r0, #1
     d84:	b2c0      	uxtb	r0, r0
     d86:	e7ec      	b.n	d62 <_get_sercom_index+0xa>
     d88:	00000d49 	.word	0x00000d49
     d8c:	0000023a 	.word	0x0000023a
     d90:	000044d0 	.word	0x000044d0
     d94:	0000096d 	.word	0x0000096d
     d98:	00004480 	.word	0x00004480

00000d9c <_usart_init>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The status of initialization
 */
static int32_t _usart_init(void *const hw)
{
     d9c:	b570      	push	{r4, r5, r6, lr}
     d9e:	0004      	movs	r4, r0
	uint8_t i = _get_sercom_index(hw);
     da0:	4b2d      	ldr	r3, [pc, #180]	; (e58 <_usart_init+0xbc>)
     da2:	4798      	blx	r3
	};
}

static inline bool hri_sercomusart_is_syncing(const void *const hw, hri_sercomusart_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
     da4:	69e3      	ldr	r3, [r4, #28]

	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
     da6:	07db      	lsls	r3, r3, #31
     da8:	d417      	bmi.n	dda <_usart_init+0x3e>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
     daa:	0083      	lsls	r3, r0, #2
     dac:	181b      	adds	r3, r3, r0
     dae:	009a      	lsls	r2, r3, #2
     db0:	4b2a      	ldr	r3, [pc, #168]	; (e5c <_usart_init+0xc0>)
     db2:	189b      	adds	r3, r3, r2
     db4:	685a      	ldr	r2, [r3, #4]
     db6:	231c      	movs	r3, #28
     db8:	401a      	ands	r2, r3

static inline hri_sercomusart_ctrla_reg_t hri_sercomusart_get_CTRLA_reg(const void *const           hw,
                                                                        hri_sercomusart_ctrla_reg_t mask)
{
	uint32_t tmp;
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
     dba:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
     dbc:	079b      	lsls	r3, r3, #30
     dbe:	d509      	bpl.n	dd4 <_usart_init+0x38>
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
     dc0:	69e3      	ldr	r3, [r4, #28]
     dc2:	079b      	lsls	r3, r3, #30
     dc4:	d1fc      	bne.n	dc0 <_usart_init+0x24>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
     dc6:	6823      	ldr	r3, [r4, #0]
     dc8:	2102      	movs	r1, #2
     dca:	438b      	bics	r3, r1
     dcc:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
     dce:	69e3      	ldr	r3, [r4, #28]
     dd0:	079b      	lsls	r3, r3, #30
     dd2:	d4fc      	bmi.n	dce <_usart_init+0x32>
			hri_sercomusart_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_ENABLE);
		}
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
     dd4:	2301      	movs	r3, #1
     dd6:	4313      	orrs	r3, r2
}

static inline void hri_sercomusart_write_CTRLA_reg(const void *const hw, hri_sercomusart_ctrla_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLA.reg = data;
     dd8:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
     dda:	69e3      	ldr	r3, [r4, #28]
     ddc:	07db      	lsls	r3, r3, #31
     dde:	d4fc      	bmi.n	dda <_usart_init+0x3e>
	}
	hri_sercomusart_wait_for_sync(hw, SERCOM_USART_SYNCBUSY_SWRST);

	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
     de0:	0082      	lsls	r2, r0, #2
     de2:	1812      	adds	r2, r2, r0
     de4:	0091      	lsls	r1, r2, #2
     de6:	4b1d      	ldr	r3, [pc, #116]	; (e5c <_usart_init+0xc0>)
     de8:	185b      	adds	r3, r3, r1
     dea:	685a      	ldr	r2, [r3, #4]
	((Sercom *)hw)->USART.CTRLA.reg = data;
     dec:	6022      	str	r2, [r4, #0]
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
     dee:	689b      	ldr	r3, [r3, #8]
}

static inline void hri_sercomusart_write_CTRLB_reg(const void *const hw, hri_sercomusart_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.CTRLB.reg = data;
     df0:	6063      	str	r3, [r4, #4]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
     df2:	0493      	lsls	r3, r2, #18
     df4:	d40b      	bmi.n	e0e <_usart_init+0x72>
     df6:	23c0      	movs	r3, #192	; 0xc0
     df8:	01db      	lsls	r3, r3, #7
     dfa:	421a      	tst	r2, r3
     dfc:	d107      	bne.n	e0e <_usart_init+0x72>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
	} else {
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
     dfe:	0083      	lsls	r3, r0, #2
     e00:	181b      	adds	r3, r3, r0
     e02:	009a      	lsls	r2, r3, #2
     e04:	4b15      	ldr	r3, [pc, #84]	; (e5c <_usart_init+0xc0>)
     e06:	189b      	adds	r3, r3, r2
     e08:	899b      	ldrh	r3, [r3, #12]
	((Sercom *)hw)->USART.BAUD.reg = data;
     e0a:	81a3      	strh	r3, [r4, #12]
     e0c:	e015      	b.n	e3a <_usart_init+0x9e>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
     e0e:	0083      	lsls	r3, r0, #2
     e10:	181b      	adds	r3, r3, r0
     e12:	009a      	lsls	r2, r3, #2
     e14:	4911      	ldr	r1, [pc, #68]	; (e5c <_usart_init+0xc0>)
     e16:	1889      	adds	r1, r1, r2
     e18:	898a      	ldrh	r2, [r1, #12]
     e1a:	89a3      	ldrh	r3, [r4, #12]
     e1c:	04d2      	lsls	r2, r2, #19
     e1e:	0cd2      	lsrs	r2, r2, #19
     e20:	0b5b      	lsrs	r3, r3, #13
     e22:	035b      	lsls	r3, r3, #13
     e24:	4313      	orrs	r3, r2
     e26:	81a3      	strh	r3, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
     e28:	7b8b      	ldrb	r3, [r1, #14]
     e2a:	2207      	movs	r2, #7
     e2c:	401a      	ands	r2, r3
     e2e:	89a3      	ldrh	r3, [r4, #12]
     e30:	0352      	lsls	r2, r2, #13
     e32:	04db      	lsls	r3, r3, #19
     e34:	0cdb      	lsrs	r3, r3, #19
     e36:	4313      	orrs	r3, r2
     e38:	81a3      	strh	r3, [r4, #12]
	}

	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
     e3a:	4a08      	ldr	r2, [pc, #32]	; (e5c <_usart_init+0xc0>)
     e3c:	0083      	lsls	r3, r0, #2
     e3e:	181d      	adds	r5, r3, r0
     e40:	00a9      	lsls	r1, r5, #2
     e42:	000d      	movs	r5, r1
     e44:	1851      	adds	r1, r2, r1
     e46:	7bc9      	ldrb	r1, [r1, #15]
}

static inline void hri_sercomusart_write_RXPL_reg(const void *const hw, hri_sercomusart_rxpl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.RXPL.reg = data;
     e48:	73a1      	strb	r1, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
     e4a:	1952      	adds	r2, r2, r5
     e4c:	7c12      	ldrb	r2, [r2, #16]
}

static inline void hri_sercomusart_write_DBGCTRL_reg(const void *const hw, hri_sercomusart_dbgctrl_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
     e4e:	2330      	movs	r3, #48	; 0x30
     e50:	54e2      	strb	r2, [r4, r3]

	return ERR_NONE;
}
     e52:	2000      	movs	r0, #0
     e54:	bd70      	pop	{r4, r5, r6, pc}
     e56:	46c0      	nop			; (mov r8, r8)
     e58:	00000d59 	.word	0x00000d59
     e5c:	00004480 	.word	0x00004480

00000e60 <_usart_sync_init>:
{
     e60:	b570      	push	{r4, r5, r6, lr}
     e62:	0005      	movs	r5, r0
     e64:	000c      	movs	r4, r1
	ASSERT(device);
     e66:	1e43      	subs	r3, r0, #1
     e68:	4198      	sbcs	r0, r3
     e6a:	b2c0      	uxtb	r0, r0
     e6c:	22b4      	movs	r2, #180	; 0xb4
     e6e:	4904      	ldr	r1, [pc, #16]	; (e80 <_usart_sync_init+0x20>)
     e70:	4b04      	ldr	r3, [pc, #16]	; (e84 <_usart_sync_init+0x24>)
     e72:	4798      	blx	r3
	device->hw = hw;
     e74:	602c      	str	r4, [r5, #0]
	return _usart_init(hw);
     e76:	0020      	movs	r0, r4
     e78:	4b03      	ldr	r3, [pc, #12]	; (e88 <_usart_sync_init+0x28>)
     e7a:	4798      	blx	r3
}
     e7c:	bd70      	pop	{r4, r5, r6, pc}
     e7e:	46c0      	nop			; (mov r8, r8)
     e80:	000044d0 	.word	0x000044d0
     e84:	0000096d 	.word	0x0000096d
     e88:	00000d9d 	.word	0x00000d9d

00000e8c <_usart_sync_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
     e8c:	6802      	ldr	r2, [r0, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
     e8e:	69d3      	ldr	r3, [r2, #28]
     e90:	079b      	lsls	r3, r3, #30
     e92:	d1fc      	bne.n	e8e <_usart_sync_enable+0x2>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
     e94:	6813      	ldr	r3, [r2, #0]
     e96:	2102      	movs	r1, #2
     e98:	430b      	orrs	r3, r1
     e9a:	6013      	str	r3, [r2, #0]
}
     e9c:	4770      	bx	lr

00000e9e <_usart_sync_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
     e9e:	6803      	ldr	r3, [r0, #0]
     ea0:	b289      	uxth	r1, r1
	((Sercom *)hw)->USART.DATA.reg = data;
     ea2:	8519      	strh	r1, [r3, #40]	; 0x28
}
     ea4:	4770      	bx	lr

00000ea6 <_usart_sync_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
     ea6:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->USART.DATA.reg;
     ea8:	8d18      	ldrh	r0, [r3, #40]	; 0x28
     eaa:	b2c0      	uxtb	r0, r0
}
     eac:	4770      	bx	lr

00000eae <_usart_sync_is_ready_to_send>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
     eae:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
     eb0:	7e18      	ldrb	r0, [r3, #24]
     eb2:	2301      	movs	r3, #1
     eb4:	4018      	ands	r0, r3
}
     eb6:	4770      	bx	lr

00000eb8 <_usart_sync_is_transmit_done>:
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
     eb8:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
     eba:	7e1b      	ldrb	r3, [r3, #24]
     ebc:	085b      	lsrs	r3, r3, #1
     ebe:	2001      	movs	r0, #1
     ec0:	4018      	ands	r0, r3
}
     ec2:	4770      	bx	lr

00000ec4 <_usart_sync_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
     ec4:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
     ec6:	7e1b      	ldrb	r3, [r3, #24]
     ec8:	089b      	lsrs	r3, r3, #2
     eca:	2001      	movs	r0, #1
     ecc:	4018      	ands	r0, r3
}
     ece:	4770      	bx	lr

00000ed0 <_sysctrl_init_sources>:
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
     ed0:	4b0f      	ldr	r3, [pc, #60]	; (f10 <_sysctrl_init_sources+0x40>)
     ed2:	6a19      	ldr	r1, [r3, #32]
	tmp = (tmp & SYSCTRL_OSC8M_CALIB_Msk) >> SYSCTRL_OSC8M_CALIB_Pos;
     ed4:	0c09      	lsrs	r1, r1, #16
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_FRANGE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
     ed6:	6a1a      	ldr	r2, [r3, #32]

#if CONF_OSC8M_CONFIG == 1
	calib = hri_sysctrl_read_OSC8M_CALIB_bf(hw);

	hri_sysctrl_write_OSC8M_reg(hw,
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
     ed8:	0f92      	lsrs	r2, r2, #30
     eda:	0792      	lsls	r2, r2, #30
#if CONF_OSC8M_OVERWRITE_CALIBRATION == 1
	                                SYSCTRL_OSC8M_CALIB(CONF_OSC8M_CALIB) |
#else
	                                SYSCTRL_OSC8M_CALIB(calib) |
     edc:	0409      	lsls	r1, r1, #16
     ede:	480d      	ldr	r0, [pc, #52]	; (f14 <_sysctrl_init_sources+0x44>)
     ee0:	4001      	ands	r1, r0
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
     ee2:	430a      	orrs	r2, r1
	hri_sysctrl_write_OSC8M_reg(hw,
     ee4:	490c      	ldr	r1, [pc, #48]	; (f18 <_sysctrl_init_sources+0x48>)
     ee6:	430a      	orrs	r2, r1
}

static inline void hri_sysctrl_write_OSC8M_reg(const void *const hw, hri_sysctrl_osc8m_reg_t data)
{
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC8M.reg = data;
     ee8:	621a      	str	r2, [r3, #32]
	((Sysctrl *)hw)->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     eea:	699a      	ldr	r2, [r3, #24]
     eec:	2102      	movs	r1, #2
     eee:	430a      	orrs	r2, r1
     ef0:	619a      	str	r2, [r3, #24]
	tmp = ((Sysctrl *)hw)->OSCULP32K.reg;
     ef2:	7f1a      	ldrb	r2, [r3, #28]
	tmp = (tmp & SYSCTRL_OSCULP32K_CALIB_Msk) >> SYSCTRL_OSCULP32K_CALIB_Pos;
     ef4:	311d      	adds	r1, #29
     ef6:	400a      	ands	r2, r1
	((Sysctrl *)hw)->OSCULP32K.reg = data;
     ef8:	771a      	strb	r2, [r3, #28]
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC32KRDY) >> SYSCTRL_PCLKSR_OSC32KRDY_Pos;
}

static inline bool hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(const void *const hw)
{
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC8MRDY) >> SYSCTRL_PCLKSR_OSC8MRDY_Pos;
     efa:	4b05      	ldr	r3, [pc, #20]	; (f10 <_sysctrl_init_sources+0x40>)
     efc:	68db      	ldr	r3, [r3, #12]
#endif
#endif

#if CONF_OSC8M_CONFIG == 1
#if CONF_OSC8M_ENABLE == 1
	while (!hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(hw))
     efe:	071b      	lsls	r3, r3, #28
     f00:	d5fb      	bpl.n	efa <_sysctrl_init_sources+0x2a>
	((Sysctrl *)hw)->OSC8M.reg |= SYSCTRL_OSC8M_ONDEMAND;
     f02:	4a03      	ldr	r2, [pc, #12]	; (f10 <_sysctrl_init_sources+0x40>)
     f04:	6a13      	ldr	r3, [r2, #32]
     f06:	2180      	movs	r1, #128	; 0x80
     f08:	430b      	orrs	r3, r1
     f0a:	6213      	str	r3, [r2, #32]
	hri_sysctrl_set_OSC8M_ONDEMAND_bit(hw);
#endif
#endif

	(void)calib, (void)hw;
}
     f0c:	4770      	bx	lr
     f0e:	46c0      	nop			; (mov r8, r8)
     f10:	40000800 	.word	0x40000800
     f14:	0fff0000 	.word	0x0fff0000
     f18:	00000302 	.word	0x00000302

00000f1c <_sysctrl_init_referenced_generators>:
	((Sysctrl *)hw)->OSC32K.reg &= ~SYSCTRL_OSC32K_ENABLE;
     f1c:	4a02      	ldr	r2, [pc, #8]	; (f28 <_sysctrl_init_referenced_generators+0xc>)
     f1e:	6993      	ldr	r3, [r2, #24]
     f20:	2102      	movs	r1, #2
     f22:	438b      	bics	r3, r1
     f24:	6193      	str	r3, [r2, #24]
	/* Disable after all possible configurations needs sync written. */
	hri_sysctrl_clear_OSC32K_ENABLE_bit(hw);
#endif

	(void)hw;
}
     f26:	4770      	bx	lr
     f28:	40000800 	.word	0x40000800

00000f2c <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
     f2c:	4b02      	ldr	r3, [pc, #8]	; (f38 <_system_time_init+0xc>)
     f2e:	4a03      	ldr	r2, [pc, #12]	; (f3c <_system_time_init+0x10>)
     f30:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
     f32:	2205      	movs	r2, #5
     f34:	601a      	str	r2, [r3, #0]
	                | (1 << SysTick_CTRL_CLKSOURCE_Pos);
}
     f36:	4770      	bx	lr
     f38:	e000e010 	.word	0xe000e010
     f3c:	00ffffff 	.word	0x00ffffff

00000f40 <_delay_init>:
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
     f40:	b510      	push	{r4, lr}
	_system_time_init(hw);
     f42:	4b01      	ldr	r3, [pc, #4]	; (f48 <_delay_init+0x8>)
     f44:	4798      	blx	r3
}
     f46:	bd10      	pop	{r4, pc}
     f48:	00000f2d 	.word	0x00000f2d

00000f4c <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
     f4c:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
     f4e:	e00b      	b.n	f68 <_delay_cycles+0x1c>
		SysTick->LOAD = 0xFFFFFF;
     f50:	4b0b      	ldr	r3, [pc, #44]	; (f80 <_delay_cycles+0x34>)
     f52:	480c      	ldr	r0, [pc, #48]	; (f84 <_delay_cycles+0x38>)
     f54:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
     f56:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
     f58:	4b09      	ldr	r3, [pc, #36]	; (f80 <_delay_cycles+0x34>)
     f5a:	681b      	ldr	r3, [r3, #0]
     f5c:	03db      	lsls	r3, r3, #15
     f5e:	d5fb      	bpl.n	f58 <_delay_cycles+0xc>
			;
		buf -= 0xFFFFFF;
     f60:	4b09      	ldr	r3, [pc, #36]	; (f88 <_delay_cycles+0x3c>)
     f62:	469c      	mov	ip, r3
     f64:	4461      	add	r1, ip
	while (n--) {
     f66:	0010      	movs	r0, r2
     f68:	1e42      	subs	r2, r0, #1
     f6a:	b2d2      	uxtb	r2, r2
     f6c:	2800      	cmp	r0, #0
     f6e:	d1ef      	bne.n	f50 <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
     f70:	4b03      	ldr	r3, [pc, #12]	; (f80 <_delay_cycles+0x34>)
     f72:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
     f74:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
     f76:	4b02      	ldr	r3, [pc, #8]	; (f80 <_delay_cycles+0x34>)
     f78:	681b      	ldr	r3, [r3, #0]
     f7a:	03db      	lsls	r3, r3, #15
     f7c:	d5fb      	bpl.n	f76 <_delay_cycles+0x2a>
		;
}
     f7e:	4770      	bx	lr
     f80:	e000e010 	.word	0xe000e010
     f84:	00ffffff 	.word	0x00ffffff
     f88:	ff000001 	.word	0xff000001

00000f8c <convert_cb_Light_sensor_ADC>:
volatile bool conversion_done = false;
struct io_descriptor* USART_debug_io;

static void convert_cb_Light_sensor_ADC(const struct adc_async_descriptor *const descr, const uint8_t channel)
{
	conversion_done = true;
     f8c:	2201      	movs	r2, #1
     f8e:	4b01      	ldr	r3, [pc, #4]	; (f94 <convert_cb_Light_sensor_ADC+0x8>)
     f90:	701a      	strb	r2, [r3, #0]
}
     f92:	4770      	bx	lr
     f94:	200000a0 	.word	0x200000a0

00000f98 <Light_sensor_init>:

/**
 * Example of using Light_sensor_ADC to generate waveform.
 */
void Light_sensor_init(void)
{
     f98:	b570      	push	{r4, r5, r6, lr}
	adc_async_register_callback(&Light_sensor_ADC, 0, ADC_ASYNC_CONVERT_CB, convert_cb_Light_sensor_ADC);
     f9a:	4c07      	ldr	r4, [pc, #28]	; (fb8 <Light_sensor_init+0x20>)
     f9c:	4b07      	ldr	r3, [pc, #28]	; (fbc <Light_sensor_init+0x24>)
     f9e:	2200      	movs	r2, #0
     fa0:	2100      	movs	r1, #0
     fa2:	0020      	movs	r0, r4
     fa4:	4d06      	ldr	r5, [pc, #24]	; (fc0 <Light_sensor_init+0x28>)
     fa6:	47a8      	blx	r5
	adc_async_enable_channel(&Light_sensor_ADC, 0);
     fa8:	2100      	movs	r1, #0
     faa:	0020      	movs	r0, r4
     fac:	4b05      	ldr	r3, [pc, #20]	; (fc4 <Light_sensor_init+0x2c>)
     fae:	4798      	blx	r3
	adc_async_start_conversion(&Light_sensor_ADC);
     fb0:	0020      	movs	r0, r4
     fb2:	4b05      	ldr	r3, [pc, #20]	; (fc8 <Light_sensor_init+0x30>)
     fb4:	4798      	blx	r3
}
     fb6:	bd70      	pop	{r4, r5, r6, pc}
     fb8:	200000c8 	.word	0x200000c8
     fbc:	00000f8d 	.word	0x00000f8d
     fc0:	000005a9 	.word	0x000005a9
     fc4:	00000569 	.word	0x00000569
     fc8:	000006fd 	.word	0x000006fd

00000fcc <USART_dbg_init>:

void USART_dbg_init(void){
     fcc:	b510      	push	{r4, lr}
	usart_sync_get_io_descriptor(&USART_debug, &USART_debug_io);
     fce:	4902      	ldr	r1, [pc, #8]	; (fd8 <USART_dbg_init+0xc>)
     fd0:	4802      	ldr	r0, [pc, #8]	; (fdc <USART_dbg_init+0x10>)
     fd2:	4b03      	ldr	r3, [pc, #12]	; (fe0 <USART_dbg_init+0x14>)
     fd4:	4798      	blx	r3
}
     fd6:	bd10      	pop	{r4, pc}
     fd8:	20000104 	.word	0x20000104
     fdc:	200000f4 	.word	0x200000f4
     fe0:	0000093d 	.word	0x0000093d

00000fe4 <GET_light_sensor>:

float GET_light_sensor(void){
     fe4:	b570      	push	{r4, r5, r6, lr}
     fe6:	b082      	sub	sp, #8
	uint8_t lightSensorValue;
	float voltageSensor;
	float iluminance;
	adc_async_start_conversion(&Light_sensor_ADC);
     fe8:	4814      	ldr	r0, [pc, #80]	; (103c <GET_light_sensor+0x58>)
     fea:	4b15      	ldr	r3, [pc, #84]	; (1040 <GET_light_sensor+0x5c>)
     fec:	4798      	blx	r3
	while(!conversion_done){}
     fee:	4b15      	ldr	r3, [pc, #84]	; (1044 <GET_light_sensor+0x60>)
     ff0:	781b      	ldrb	r3, [r3, #0]
     ff2:	2b00      	cmp	r3, #0
     ff4:	d0fb      	beq.n	fee <GET_light_sensor+0xa>
	adc_async_read_channel(&Light_sensor_ADC, 0, &lightSensorValue, 1);
     ff6:	466b      	mov	r3, sp
     ff8:	1ddc      	adds	r4, r3, #7
     ffa:	2301      	movs	r3, #1
     ffc:	0022      	movs	r2, r4
     ffe:	2100      	movs	r1, #0
    1000:	480e      	ldr	r0, [pc, #56]	; (103c <GET_light_sensor+0x58>)
    1002:	4d11      	ldr	r5, [pc, #68]	; (1048 <GET_light_sensor+0x64>)
    1004:	47a8      	blx	r5
	
	voltageSensor = lightSensorValue * VCC_TARGET / 255;
    1006:	7820      	ldrb	r0, [r4, #0]
    1008:	4b10      	ldr	r3, [pc, #64]	; (104c <GET_light_sensor+0x68>)
    100a:	4798      	blx	r3
    100c:	4d10      	ldr	r5, [pc, #64]	; (1050 <GET_light_sensor+0x6c>)
    100e:	4a11      	ldr	r2, [pc, #68]	; (1054 <GET_light_sensor+0x70>)
    1010:	4b11      	ldr	r3, [pc, #68]	; (1058 <GET_light_sensor+0x74>)
    1012:	47a8      	blx	r5
    1014:	2200      	movs	r2, #0
    1016:	4b11      	ldr	r3, [pc, #68]	; (105c <GET_light_sensor+0x78>)
    1018:	4c11      	ldr	r4, [pc, #68]	; (1060 <GET_light_sensor+0x7c>)
    101a:	47a0      	blx	r4
    101c:	4c11      	ldr	r4, [pc, #68]	; (1064 <GET_light_sensor+0x80>)
    101e:	47a0      	blx	r4
	iluminance = (VCC_TARGET - voltageSensor) * 200;
    1020:	4b11      	ldr	r3, [pc, #68]	; (1068 <GET_light_sensor+0x84>)
    1022:	4798      	blx	r3
    1024:	0002      	movs	r2, r0
    1026:	000b      	movs	r3, r1
    1028:	480a      	ldr	r0, [pc, #40]	; (1054 <GET_light_sensor+0x70>)
    102a:	490b      	ldr	r1, [pc, #44]	; (1058 <GET_light_sensor+0x74>)
    102c:	4e0f      	ldr	r6, [pc, #60]	; (106c <GET_light_sensor+0x88>)
    102e:	47b0      	blx	r6
    1030:	2200      	movs	r2, #0
    1032:	4b0f      	ldr	r3, [pc, #60]	; (1070 <GET_light_sensor+0x8c>)
    1034:	47a8      	blx	r5
    1036:	47a0      	blx	r4
	
	return iluminance;
}
    1038:	b002      	add	sp, #8
    103a:	bd70      	pop	{r4, r5, r6, pc}
    103c:	200000c8 	.word	0x200000c8
    1040:	000006fd 	.word	0x000006fd
    1044:	200000a0 	.word	0x200000a0
    1048:	00000625 	.word	0x00000625
    104c:	00002d89 	.word	0x00002d89
    1050:	0000225d 	.word	0x0000225d
    1054:	66666666 	.word	0x66666666
    1058:	400a6666 	.word	0x400a6666
    105c:	406fe000 	.word	0x406fe000
    1060:	00001bf5 	.word	0x00001bf5
    1064:	00002eb1 	.word	0x00002eb1
    1068:	00002e0d 	.word	0x00002e0d
    106c:	0000275d 	.word	0x0000275d
    1070:	40690000 	.word	0x40690000

00001074 <SET_IO1X_LED_ON>:
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1074:	2280      	movs	r2, #128	; 0x80
    1076:	02d2      	lsls	r2, r2, #11
    1078:	23c0      	movs	r3, #192	; 0xc0
    107a:	05db      	lsls	r3, r3, #23
    107c:	619a      	str	r2, [r3, #24]

void SET_IO1X_LED_ON(void){
	gpio_set_pin_level(LED, true);
}
    107e:	4770      	bx	lr

00001080 <SET_IO1X_LED_OFF>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    1080:	2280      	movs	r2, #128	; 0x80
    1082:	02d2      	lsls	r2, r2, #11
    1084:	23c0      	movs	r3, #192	; 0xc0
    1086:	05db      	lsls	r3, r3, #23
    1088:	615a      	str	r2, [r3, #20]

void SET_IO1X_LED_OFF(void){
	gpio_set_pin_level(LED, false);
}
    108a:	4770      	bx	lr

0000108c <floatToString>:
	io_write(USART_debug_io, &byte_to_send, 1);
}
float light_sensor;

// Converte um numero float em string com a preciso informada
void floatToString(float num, char* str, int precision) {
    108c:	b5f0      	push	{r4, r5, r6, r7, lr}
    108e:	46de      	mov	lr, fp
    1090:	4647      	mov	r7, r8
    1092:	b580      	push	{r7, lr}
    1094:	b083      	sub	sp, #12
    1096:	9001      	str	r0, [sp, #4]
    1098:	000f      	movs	r7, r1
    109a:	4693      	mov	fp, r2
	int i = 0;

	// Extract the integral part
	int integralPart = (int)num;
    109c:	4b27      	ldr	r3, [pc, #156]	; (113c <floatToString+0xb0>)
    109e:	4798      	blx	r3
    10a0:	9000      	str	r0, [sp, #0]
    10a2:	0004      	movs	r4, r0
	int i = 0;
    10a4:	2300      	movs	r3, #0
    10a6:	4698      	mov	r8, r3
    10a8:	e000      	b.n	10ac <floatToString+0x20>

	// Convert the integral part to string
	do {
		str[i++] = integralPart % 10 + '0';
    10aa:	46b0      	mov	r8, r6
    10ac:	4643      	mov	r3, r8
    10ae:	1c5e      	adds	r6, r3, #1
    10b0:	18fd      	adds	r5, r7, r3
    10b2:	210a      	movs	r1, #10
    10b4:	0020      	movs	r0, r4
    10b6:	4b22      	ldr	r3, [pc, #136]	; (1140 <floatToString+0xb4>)
    10b8:	4798      	blx	r3
    10ba:	3130      	adds	r1, #48	; 0x30
    10bc:	7029      	strb	r1, [r5, #0]
		integralPart /= 10;
    10be:	210a      	movs	r1, #10
    10c0:	0020      	movs	r0, r4
    10c2:	4b20      	ldr	r3, [pc, #128]	; (1144 <floatToString+0xb8>)
    10c4:	4798      	blx	r3
    10c6:	1e04      	subs	r4, r0, #0
	} while (integralPart > 0);
    10c8:	dcef      	bgt.n	10aa <floatToString+0x1e>
    10ca:	2200      	movs	r2, #0
    10cc:	e008      	b.n	10e0 <floatToString+0x54>

	// Reverse the integral part string
	int j;
	int len = i;
	for (j = 0; j < len / 2; j++) {
		char temp = str[j];
    10ce:	18b9      	adds	r1, r7, r2
    10d0:	7808      	ldrb	r0, [r1, #0]
		str[j] = str[len - j - 1];
    10d2:	1ab3      	subs	r3, r6, r2
    10d4:	3b01      	subs	r3, #1
    10d6:	18fb      	adds	r3, r7, r3
    10d8:	781c      	ldrb	r4, [r3, #0]
    10da:	700c      	strb	r4, [r1, #0]
		str[len - j - 1] = temp;
    10dc:	7018      	strb	r0, [r3, #0]
	for (j = 0; j < len / 2; j++) {
    10de:	3201      	adds	r2, #1
    10e0:	0ff3      	lsrs	r3, r6, #31
    10e2:	199b      	adds	r3, r3, r6
    10e4:	105b      	asrs	r3, r3, #1
    10e6:	429a      	cmp	r2, r3
    10e8:	dbf1      	blt.n	10ce <floatToString+0x42>
	}

	// Add decimal point
	str[i++] = '.';
    10ea:	4644      	mov	r4, r8
    10ec:	3402      	adds	r4, #2
    10ee:	232e      	movs	r3, #46	; 0x2e
    10f0:	55bb      	strb	r3, [r7, r6]

	// Extract the fractional part
	float fractionalPart = num - (int)num;
    10f2:	9800      	ldr	r0, [sp, #0]
    10f4:	4b14      	ldr	r3, [pc, #80]	; (1148 <floatToString+0xbc>)
    10f6:	4798      	blx	r3
    10f8:	1c01      	adds	r1, r0, #0
    10fa:	9801      	ldr	r0, [sp, #4]
    10fc:	4b13      	ldr	r3, [pc, #76]	; (114c <floatToString+0xc0>)
    10fe:	4798      	blx	r3

	// Convert the fractional part to string
	int k;
	for (k = 0; k < precision; k++) {
    1100:	2600      	movs	r6, #0
    1102:	e011      	b.n	1128 <floatToString+0x9c>
		fractionalPart *= 10;
    1104:	4912      	ldr	r1, [pc, #72]	; (1150 <floatToString+0xc4>)
    1106:	4b13      	ldr	r3, [pc, #76]	; (1154 <floatToString+0xc8>)
    1108:	4798      	blx	r3
		int digit = (int)fractionalPart;
    110a:	9000      	str	r0, [sp, #0]
    110c:	4b0b      	ldr	r3, [pc, #44]	; (113c <floatToString+0xb0>)
    110e:	4798      	blx	r3
		str[i++] = digit + '0';
    1110:	1c65      	adds	r5, r4, #1
    1112:	0003      	movs	r3, r0
    1114:	3330      	adds	r3, #48	; 0x30
    1116:	553b      	strb	r3, [r7, r4]
		fractionalPart -= digit;
    1118:	4b0b      	ldr	r3, [pc, #44]	; (1148 <floatToString+0xbc>)
    111a:	4798      	blx	r3
    111c:	1c01      	adds	r1, r0, #0
    111e:	9800      	ldr	r0, [sp, #0]
    1120:	4b0a      	ldr	r3, [pc, #40]	; (114c <floatToString+0xc0>)
    1122:	4798      	blx	r3
	for (k = 0; k < precision; k++) {
    1124:	3601      	adds	r6, #1
		str[i++] = digit + '0';
    1126:	002c      	movs	r4, r5
	for (k = 0; k < precision; k++) {
    1128:	455e      	cmp	r6, fp
    112a:	dbeb      	blt.n	1104 <floatToString+0x78>
	}

	// Add null-terminating character
	str[i] = '\0';
    112c:	193c      	adds	r4, r7, r4
    112e:	2200      	movs	r2, #0
    1130:	7022      	strb	r2, [r4, #0]
}
    1132:	b003      	add	sp, #12
    1134:	bc0c      	pop	{r2, r3}
    1136:	4690      	mov	r8, r2
    1138:	469b      	mov	fp, r3
    113a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    113c:	00001b15 	.word	0x00001b15
    1140:	00001591 	.word	0x00001591
    1144:	000013c5 	.word	0x000013c5
    1148:	00001b55 	.word	0x00001b55
    114c:	000017dd 	.word	0x000017dd
    1150:	41200000 	.word	0x41200000
    1154:	0000159d 	.word	0x0000159d

00001158 <main>:


int main(void)
{
    1158:	b510      	push	{r4, lr}
    115a:	b088      	sub	sp, #32
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    115c:	4b0f      	ldr	r3, [pc, #60]	; (119c <main+0x44>)
    115e:	4798      	blx	r3
	Light_sensor_init();
    1160:	4b0f      	ldr	r3, [pc, #60]	; (11a0 <main+0x48>)
    1162:	4798      	blx	r3
	USART_dbg_init();
    1164:	4b0f      	ldr	r3, [pc, #60]	; (11a4 <main+0x4c>)
    1166:	4798      	blx	r3
	char message[15];
	char iluminance_str[10];

	/* Replace with your application code */
	while (1) {
		SET_IO1X_LED_ON();
    1168:	4b0f      	ldr	r3, [pc, #60]	; (11a8 <main+0x50>)
    116a:	4798      	blx	r3
		
		light_sensor = GET_light_sensor();
    116c:	4b0f      	ldr	r3, [pc, #60]	; (11ac <main+0x54>)
    116e:	4798      	blx	r3
    1170:	4b0f      	ldr	r3, [pc, #60]	; (11b0 <main+0x58>)
    1172:	6018      	str	r0, [r3, #0]
		floatToString(light_sensor, iluminance_str, 4);
    1174:	2204      	movs	r2, #4
    1176:	a901      	add	r1, sp, #4
    1178:	4b0e      	ldr	r3, [pc, #56]	; (11b4 <main+0x5c>)
    117a:	4798      	blx	r3
		
		//UART_write_byte(light_sensor);
		//delay_ms(50);
		
		sprintf(message, "Sensor de Luz: %s\r\n", iluminance_str);
    117c:	aa01      	add	r2, sp, #4
    117e:	490e      	ldr	r1, [pc, #56]	; (11b8 <main+0x60>)
    1180:	a804      	add	r0, sp, #16
    1182:	4b0e      	ldr	r3, [pc, #56]	; (11bc <main+0x64>)
    1184:	4798      	blx	r3
		printf(message);
    1186:	a804      	add	r0, sp, #16
    1188:	4b0d      	ldr	r3, [pc, #52]	; (11c0 <main+0x68>)
    118a:	4798      	blx	r3
		
		delay_ms(20);
    118c:	2014      	movs	r0, #20
    118e:	4c0d      	ldr	r4, [pc, #52]	; (11c4 <main+0x6c>)
    1190:	47a0      	blx	r4
		SET_IO1X_LED_OFF();
    1192:	4b0d      	ldr	r3, [pc, #52]	; (11c8 <main+0x70>)
    1194:	4798      	blx	r3
		delay_ms(20);
    1196:	2014      	movs	r0, #20
    1198:	47a0      	blx	r4
    119a:	e7e5      	b.n	1168 <main+0x10>
    119c:	00000115 	.word	0x00000115
    11a0:	00000f99 	.word	0x00000f99
    11a4:	00000fcd 	.word	0x00000fcd
    11a8:	00001075 	.word	0x00001075
    11ac:	00000fe5 	.word	0x00000fe5
    11b0:	20000100 	.word	0x20000100
    11b4:	0000108d 	.word	0x0000108d
    11b8:	000044ec 	.word	0x000044ec
    11bc:	000031f9 	.word	0x000031f9
    11c0:	00003059 	.word	0x00003059
    11c4:	00000755 	.word	0x00000755
    11c8:	00001081 	.word	0x00001081

000011cc <_read>:
#include <stdio.h>

int __attribute__((weak)) _read(int file, char *ptr, int len); /* Remove GCC compiler warning */

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
    11cc:	b510      	push	{r4, lr}
    11ce:	000b      	movs	r3, r1
	int n = 0;

	if (file != 0) {
    11d0:	2800      	cmp	r0, #0
    11d2:	d109      	bne.n	11e8 <_read+0x1c>
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
    11d4:	0011      	movs	r1, r2
    11d6:	0018      	movs	r0, r3
    11d8:	4b05      	ldr	r3, [pc, #20]	; (11f0 <_read+0x24>)
    11da:	4798      	blx	r3
	if (n < 0) {
    11dc:	2800      	cmp	r0, #0
    11de:	db00      	blt.n	11e2 <_read+0x16>
		return -1;
	}

	return n;
}
    11e0:	bd10      	pop	{r4, pc}
		return -1;
    11e2:	2001      	movs	r0, #1
    11e4:	4240      	negs	r0, r0
    11e6:	e7fb      	b.n	11e0 <_read+0x14>
		return -1;
    11e8:	2001      	movs	r0, #1
    11ea:	4240      	negs	r0, r0
    11ec:	e7f8      	b.n	11e0 <_read+0x14>
    11ee:	46c0      	nop			; (mov r8, r8)
    11f0:	00001249 	.word	0x00001249

000011f4 <_write>:
#include <stdio.h>

int __attribute__((weak)) _write(int file, char *ptr, int len); /* Remove GCC compiler warning */

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
    11f4:	b510      	push	{r4, lr}
    11f6:	000b      	movs	r3, r1
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
    11f8:	3801      	subs	r0, #1
    11fa:	2802      	cmp	r0, #2
    11fc:	d809      	bhi.n	1212 <_write+0x1e>
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
    11fe:	0011      	movs	r1, r2
    1200:	0018      	movs	r0, r3
    1202:	4b05      	ldr	r3, [pc, #20]	; (1218 <_write+0x24>)
    1204:	4798      	blx	r3
	if (n < 0) {
    1206:	2800      	cmp	r0, #0
    1208:	db00      	blt.n	120c <_write+0x18>
		return -1;
	}

	return n;
}
    120a:	bd10      	pop	{r4, pc}
		return -1;
    120c:	2001      	movs	r0, #1
    120e:	4240      	negs	r0, r0
    1210:	e7fb      	b.n	120a <_write+0x16>
		return -1;
    1212:	2001      	movs	r0, #1
    1214:	4240      	negs	r0, r0
    1216:	e7f8      	b.n	120a <_write+0x16>
    1218:	0000126d 	.word	0x0000126d

0000121c <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
    121c:	b570      	push	{r4, r5, r6, lr}
    121e:	0006      	movs	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
    1220:	4d06      	ldr	r5, [pc, #24]	; (123c <stdio_io_init+0x20>)
    1222:	682b      	ldr	r3, [r5, #0]
    1224:	6898      	ldr	r0, [r3, #8]
    1226:	2100      	movs	r1, #0
    1228:	4c05      	ldr	r4, [pc, #20]	; (1240 <stdio_io_init+0x24>)
    122a:	47a0      	blx	r4
	setbuf(stdin, NULL);
    122c:	682b      	ldr	r3, [r5, #0]
    122e:	6858      	ldr	r0, [r3, #4]
    1230:	2100      	movs	r1, #0
    1232:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
    1234:	4b03      	ldr	r3, [pc, #12]	; (1244 <stdio_io_init+0x28>)
    1236:	601e      	str	r6, [r3, #0]
}
    1238:	bd70      	pop	{r4, r5, r6, pc}
    123a:	46c0      	nop			; (mov r8, r8)
    123c:	20000000 	.word	0x20000000
    1240:	0000308d 	.word	0x0000308d
    1244:	200000a4 	.word	0x200000a4

00001248 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
    1248:	b510      	push	{r4, lr}
    124a:	0004      	movs	r4, r0
	if (stdio_io == NULL) {
    124c:	4b05      	ldr	r3, [pc, #20]	; (1264 <stdio_io_read+0x1c>)
    124e:	6818      	ldr	r0, [r3, #0]
    1250:	2800      	cmp	r0, #0
    1252:	d004      	beq.n	125e <stdio_io_read+0x16>
		return 0;
	}
	return io_read(stdio_io, buf, len);
    1254:	b28a      	uxth	r2, r1
    1256:	0021      	movs	r1, r4
    1258:	4b03      	ldr	r3, [pc, #12]	; (1268 <stdio_io_read+0x20>)
    125a:	4798      	blx	r3
}
    125c:	bd10      	pop	{r4, pc}
		return 0;
    125e:	2000      	movs	r0, #0
    1260:	e7fc      	b.n	125c <stdio_io_read+0x14>
    1262:	46c0      	nop			; (mov r8, r8)
    1264:	200000a4 	.word	0x200000a4
    1268:	000007ad 	.word	0x000007ad

0000126c <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
    126c:	b510      	push	{r4, lr}
    126e:	0004      	movs	r4, r0
	if (stdio_io == NULL) {
    1270:	4b05      	ldr	r3, [pc, #20]	; (1288 <stdio_io_write+0x1c>)
    1272:	6818      	ldr	r0, [r3, #0]
    1274:	2800      	cmp	r0, #0
    1276:	d004      	beq.n	1282 <stdio_io_write+0x16>
		return 0;
	}
	return io_write(stdio_io, buf, len);
    1278:	b28a      	uxth	r2, r1
    127a:	0021      	movs	r1, r4
    127c:	4b03      	ldr	r3, [pc, #12]	; (128c <stdio_io_write+0x20>)
    127e:	4798      	blx	r3
}
    1280:	bd10      	pop	{r4, pc}
		return 0;
    1282:	2000      	movs	r0, #0
    1284:	e7fc      	b.n	1280 <stdio_io_write+0x14>
    1286:	46c0      	nop			; (mov r8, r8)
    1288:	200000a4 	.word	0x200000a4
    128c:	00000775 	.word	0x00000775

00001290 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
    1290:	b510      	push	{r4, lr}

	usart_sync_enable(&USART_debug);
    1292:	4c04      	ldr	r4, [pc, #16]	; (12a4 <stdio_redirect_init+0x14>)
    1294:	0020      	movs	r0, r4
    1296:	4b04      	ldr	r3, [pc, #16]	; (12a8 <stdio_redirect_init+0x18>)
    1298:	4798      	blx	r3
	stdio_io_init(&USART_debug.io);
    129a:	0020      	movs	r0, r4
    129c:	4b03      	ldr	r3, [pc, #12]	; (12ac <stdio_redirect_init+0x1c>)
    129e:	4798      	blx	r3
}
    12a0:	bd10      	pop	{r4, pc}
    12a2:	46c0      	nop			; (mov r8, r8)
    12a4:	200000f4 	.word	0x200000f4
    12a8:	00000911 	.word	0x00000911
    12ac:	0000121d 	.word	0x0000121d

000012b0 <__udivsi3>:
    12b0:	2200      	movs	r2, #0
    12b2:	0843      	lsrs	r3, r0, #1
    12b4:	428b      	cmp	r3, r1
    12b6:	d374      	bcc.n	13a2 <__udivsi3+0xf2>
    12b8:	0903      	lsrs	r3, r0, #4
    12ba:	428b      	cmp	r3, r1
    12bc:	d35f      	bcc.n	137e <__udivsi3+0xce>
    12be:	0a03      	lsrs	r3, r0, #8
    12c0:	428b      	cmp	r3, r1
    12c2:	d344      	bcc.n	134e <__udivsi3+0x9e>
    12c4:	0b03      	lsrs	r3, r0, #12
    12c6:	428b      	cmp	r3, r1
    12c8:	d328      	bcc.n	131c <__udivsi3+0x6c>
    12ca:	0c03      	lsrs	r3, r0, #16
    12cc:	428b      	cmp	r3, r1
    12ce:	d30d      	bcc.n	12ec <__udivsi3+0x3c>
    12d0:	22ff      	movs	r2, #255	; 0xff
    12d2:	0209      	lsls	r1, r1, #8
    12d4:	ba12      	rev	r2, r2
    12d6:	0c03      	lsrs	r3, r0, #16
    12d8:	428b      	cmp	r3, r1
    12da:	d302      	bcc.n	12e2 <__udivsi3+0x32>
    12dc:	1212      	asrs	r2, r2, #8
    12de:	0209      	lsls	r1, r1, #8
    12e0:	d065      	beq.n	13ae <__udivsi3+0xfe>
    12e2:	0b03      	lsrs	r3, r0, #12
    12e4:	428b      	cmp	r3, r1
    12e6:	d319      	bcc.n	131c <__udivsi3+0x6c>
    12e8:	e000      	b.n	12ec <__udivsi3+0x3c>
    12ea:	0a09      	lsrs	r1, r1, #8
    12ec:	0bc3      	lsrs	r3, r0, #15
    12ee:	428b      	cmp	r3, r1
    12f0:	d301      	bcc.n	12f6 <__udivsi3+0x46>
    12f2:	03cb      	lsls	r3, r1, #15
    12f4:	1ac0      	subs	r0, r0, r3
    12f6:	4152      	adcs	r2, r2
    12f8:	0b83      	lsrs	r3, r0, #14
    12fa:	428b      	cmp	r3, r1
    12fc:	d301      	bcc.n	1302 <__udivsi3+0x52>
    12fe:	038b      	lsls	r3, r1, #14
    1300:	1ac0      	subs	r0, r0, r3
    1302:	4152      	adcs	r2, r2
    1304:	0b43      	lsrs	r3, r0, #13
    1306:	428b      	cmp	r3, r1
    1308:	d301      	bcc.n	130e <__udivsi3+0x5e>
    130a:	034b      	lsls	r3, r1, #13
    130c:	1ac0      	subs	r0, r0, r3
    130e:	4152      	adcs	r2, r2
    1310:	0b03      	lsrs	r3, r0, #12
    1312:	428b      	cmp	r3, r1
    1314:	d301      	bcc.n	131a <__udivsi3+0x6a>
    1316:	030b      	lsls	r3, r1, #12
    1318:	1ac0      	subs	r0, r0, r3
    131a:	4152      	adcs	r2, r2
    131c:	0ac3      	lsrs	r3, r0, #11
    131e:	428b      	cmp	r3, r1
    1320:	d301      	bcc.n	1326 <__udivsi3+0x76>
    1322:	02cb      	lsls	r3, r1, #11
    1324:	1ac0      	subs	r0, r0, r3
    1326:	4152      	adcs	r2, r2
    1328:	0a83      	lsrs	r3, r0, #10
    132a:	428b      	cmp	r3, r1
    132c:	d301      	bcc.n	1332 <__udivsi3+0x82>
    132e:	028b      	lsls	r3, r1, #10
    1330:	1ac0      	subs	r0, r0, r3
    1332:	4152      	adcs	r2, r2
    1334:	0a43      	lsrs	r3, r0, #9
    1336:	428b      	cmp	r3, r1
    1338:	d301      	bcc.n	133e <__udivsi3+0x8e>
    133a:	024b      	lsls	r3, r1, #9
    133c:	1ac0      	subs	r0, r0, r3
    133e:	4152      	adcs	r2, r2
    1340:	0a03      	lsrs	r3, r0, #8
    1342:	428b      	cmp	r3, r1
    1344:	d301      	bcc.n	134a <__udivsi3+0x9a>
    1346:	020b      	lsls	r3, r1, #8
    1348:	1ac0      	subs	r0, r0, r3
    134a:	4152      	adcs	r2, r2
    134c:	d2cd      	bcs.n	12ea <__udivsi3+0x3a>
    134e:	09c3      	lsrs	r3, r0, #7
    1350:	428b      	cmp	r3, r1
    1352:	d301      	bcc.n	1358 <__udivsi3+0xa8>
    1354:	01cb      	lsls	r3, r1, #7
    1356:	1ac0      	subs	r0, r0, r3
    1358:	4152      	adcs	r2, r2
    135a:	0983      	lsrs	r3, r0, #6
    135c:	428b      	cmp	r3, r1
    135e:	d301      	bcc.n	1364 <__udivsi3+0xb4>
    1360:	018b      	lsls	r3, r1, #6
    1362:	1ac0      	subs	r0, r0, r3
    1364:	4152      	adcs	r2, r2
    1366:	0943      	lsrs	r3, r0, #5
    1368:	428b      	cmp	r3, r1
    136a:	d301      	bcc.n	1370 <__udivsi3+0xc0>
    136c:	014b      	lsls	r3, r1, #5
    136e:	1ac0      	subs	r0, r0, r3
    1370:	4152      	adcs	r2, r2
    1372:	0903      	lsrs	r3, r0, #4
    1374:	428b      	cmp	r3, r1
    1376:	d301      	bcc.n	137c <__udivsi3+0xcc>
    1378:	010b      	lsls	r3, r1, #4
    137a:	1ac0      	subs	r0, r0, r3
    137c:	4152      	adcs	r2, r2
    137e:	08c3      	lsrs	r3, r0, #3
    1380:	428b      	cmp	r3, r1
    1382:	d301      	bcc.n	1388 <__udivsi3+0xd8>
    1384:	00cb      	lsls	r3, r1, #3
    1386:	1ac0      	subs	r0, r0, r3
    1388:	4152      	adcs	r2, r2
    138a:	0883      	lsrs	r3, r0, #2
    138c:	428b      	cmp	r3, r1
    138e:	d301      	bcc.n	1394 <__udivsi3+0xe4>
    1390:	008b      	lsls	r3, r1, #2
    1392:	1ac0      	subs	r0, r0, r3
    1394:	4152      	adcs	r2, r2
    1396:	0843      	lsrs	r3, r0, #1
    1398:	428b      	cmp	r3, r1
    139a:	d301      	bcc.n	13a0 <__udivsi3+0xf0>
    139c:	004b      	lsls	r3, r1, #1
    139e:	1ac0      	subs	r0, r0, r3
    13a0:	4152      	adcs	r2, r2
    13a2:	1a41      	subs	r1, r0, r1
    13a4:	d200      	bcs.n	13a8 <__udivsi3+0xf8>
    13a6:	4601      	mov	r1, r0
    13a8:	4152      	adcs	r2, r2
    13aa:	4610      	mov	r0, r2
    13ac:	4770      	bx	lr
    13ae:	e7ff      	b.n	13b0 <__udivsi3+0x100>
    13b0:	b501      	push	{r0, lr}
    13b2:	2000      	movs	r0, #0
    13b4:	f000 f8f0 	bl	1598 <__aeabi_idiv0>
    13b8:	bd02      	pop	{r1, pc}
    13ba:	46c0      	nop			; (mov r8, r8)

000013bc <__aeabi_uidivmod>:
    13bc:	2900      	cmp	r1, #0
    13be:	d0f7      	beq.n	13b0 <__udivsi3+0x100>
    13c0:	e776      	b.n	12b0 <__udivsi3>
    13c2:	4770      	bx	lr

000013c4 <__divsi3>:
    13c4:	4603      	mov	r3, r0
    13c6:	430b      	orrs	r3, r1
    13c8:	d47f      	bmi.n	14ca <__divsi3+0x106>
    13ca:	2200      	movs	r2, #0
    13cc:	0843      	lsrs	r3, r0, #1
    13ce:	428b      	cmp	r3, r1
    13d0:	d374      	bcc.n	14bc <__divsi3+0xf8>
    13d2:	0903      	lsrs	r3, r0, #4
    13d4:	428b      	cmp	r3, r1
    13d6:	d35f      	bcc.n	1498 <__divsi3+0xd4>
    13d8:	0a03      	lsrs	r3, r0, #8
    13da:	428b      	cmp	r3, r1
    13dc:	d344      	bcc.n	1468 <__divsi3+0xa4>
    13de:	0b03      	lsrs	r3, r0, #12
    13e0:	428b      	cmp	r3, r1
    13e2:	d328      	bcc.n	1436 <__divsi3+0x72>
    13e4:	0c03      	lsrs	r3, r0, #16
    13e6:	428b      	cmp	r3, r1
    13e8:	d30d      	bcc.n	1406 <__divsi3+0x42>
    13ea:	22ff      	movs	r2, #255	; 0xff
    13ec:	0209      	lsls	r1, r1, #8
    13ee:	ba12      	rev	r2, r2
    13f0:	0c03      	lsrs	r3, r0, #16
    13f2:	428b      	cmp	r3, r1
    13f4:	d302      	bcc.n	13fc <__divsi3+0x38>
    13f6:	1212      	asrs	r2, r2, #8
    13f8:	0209      	lsls	r1, r1, #8
    13fa:	d065      	beq.n	14c8 <__divsi3+0x104>
    13fc:	0b03      	lsrs	r3, r0, #12
    13fe:	428b      	cmp	r3, r1
    1400:	d319      	bcc.n	1436 <__divsi3+0x72>
    1402:	e000      	b.n	1406 <__divsi3+0x42>
    1404:	0a09      	lsrs	r1, r1, #8
    1406:	0bc3      	lsrs	r3, r0, #15
    1408:	428b      	cmp	r3, r1
    140a:	d301      	bcc.n	1410 <__divsi3+0x4c>
    140c:	03cb      	lsls	r3, r1, #15
    140e:	1ac0      	subs	r0, r0, r3
    1410:	4152      	adcs	r2, r2
    1412:	0b83      	lsrs	r3, r0, #14
    1414:	428b      	cmp	r3, r1
    1416:	d301      	bcc.n	141c <__divsi3+0x58>
    1418:	038b      	lsls	r3, r1, #14
    141a:	1ac0      	subs	r0, r0, r3
    141c:	4152      	adcs	r2, r2
    141e:	0b43      	lsrs	r3, r0, #13
    1420:	428b      	cmp	r3, r1
    1422:	d301      	bcc.n	1428 <__divsi3+0x64>
    1424:	034b      	lsls	r3, r1, #13
    1426:	1ac0      	subs	r0, r0, r3
    1428:	4152      	adcs	r2, r2
    142a:	0b03      	lsrs	r3, r0, #12
    142c:	428b      	cmp	r3, r1
    142e:	d301      	bcc.n	1434 <__divsi3+0x70>
    1430:	030b      	lsls	r3, r1, #12
    1432:	1ac0      	subs	r0, r0, r3
    1434:	4152      	adcs	r2, r2
    1436:	0ac3      	lsrs	r3, r0, #11
    1438:	428b      	cmp	r3, r1
    143a:	d301      	bcc.n	1440 <__divsi3+0x7c>
    143c:	02cb      	lsls	r3, r1, #11
    143e:	1ac0      	subs	r0, r0, r3
    1440:	4152      	adcs	r2, r2
    1442:	0a83      	lsrs	r3, r0, #10
    1444:	428b      	cmp	r3, r1
    1446:	d301      	bcc.n	144c <__divsi3+0x88>
    1448:	028b      	lsls	r3, r1, #10
    144a:	1ac0      	subs	r0, r0, r3
    144c:	4152      	adcs	r2, r2
    144e:	0a43      	lsrs	r3, r0, #9
    1450:	428b      	cmp	r3, r1
    1452:	d301      	bcc.n	1458 <__divsi3+0x94>
    1454:	024b      	lsls	r3, r1, #9
    1456:	1ac0      	subs	r0, r0, r3
    1458:	4152      	adcs	r2, r2
    145a:	0a03      	lsrs	r3, r0, #8
    145c:	428b      	cmp	r3, r1
    145e:	d301      	bcc.n	1464 <__divsi3+0xa0>
    1460:	020b      	lsls	r3, r1, #8
    1462:	1ac0      	subs	r0, r0, r3
    1464:	4152      	adcs	r2, r2
    1466:	d2cd      	bcs.n	1404 <__divsi3+0x40>
    1468:	09c3      	lsrs	r3, r0, #7
    146a:	428b      	cmp	r3, r1
    146c:	d301      	bcc.n	1472 <__divsi3+0xae>
    146e:	01cb      	lsls	r3, r1, #7
    1470:	1ac0      	subs	r0, r0, r3
    1472:	4152      	adcs	r2, r2
    1474:	0983      	lsrs	r3, r0, #6
    1476:	428b      	cmp	r3, r1
    1478:	d301      	bcc.n	147e <__divsi3+0xba>
    147a:	018b      	lsls	r3, r1, #6
    147c:	1ac0      	subs	r0, r0, r3
    147e:	4152      	adcs	r2, r2
    1480:	0943      	lsrs	r3, r0, #5
    1482:	428b      	cmp	r3, r1
    1484:	d301      	bcc.n	148a <__divsi3+0xc6>
    1486:	014b      	lsls	r3, r1, #5
    1488:	1ac0      	subs	r0, r0, r3
    148a:	4152      	adcs	r2, r2
    148c:	0903      	lsrs	r3, r0, #4
    148e:	428b      	cmp	r3, r1
    1490:	d301      	bcc.n	1496 <__divsi3+0xd2>
    1492:	010b      	lsls	r3, r1, #4
    1494:	1ac0      	subs	r0, r0, r3
    1496:	4152      	adcs	r2, r2
    1498:	08c3      	lsrs	r3, r0, #3
    149a:	428b      	cmp	r3, r1
    149c:	d301      	bcc.n	14a2 <__divsi3+0xde>
    149e:	00cb      	lsls	r3, r1, #3
    14a0:	1ac0      	subs	r0, r0, r3
    14a2:	4152      	adcs	r2, r2
    14a4:	0883      	lsrs	r3, r0, #2
    14a6:	428b      	cmp	r3, r1
    14a8:	d301      	bcc.n	14ae <__divsi3+0xea>
    14aa:	008b      	lsls	r3, r1, #2
    14ac:	1ac0      	subs	r0, r0, r3
    14ae:	4152      	adcs	r2, r2
    14b0:	0843      	lsrs	r3, r0, #1
    14b2:	428b      	cmp	r3, r1
    14b4:	d301      	bcc.n	14ba <__divsi3+0xf6>
    14b6:	004b      	lsls	r3, r1, #1
    14b8:	1ac0      	subs	r0, r0, r3
    14ba:	4152      	adcs	r2, r2
    14bc:	1a41      	subs	r1, r0, r1
    14be:	d200      	bcs.n	14c2 <__divsi3+0xfe>
    14c0:	4601      	mov	r1, r0
    14c2:	4152      	adcs	r2, r2
    14c4:	4610      	mov	r0, r2
    14c6:	4770      	bx	lr
    14c8:	e05d      	b.n	1586 <__divsi3+0x1c2>
    14ca:	0fca      	lsrs	r2, r1, #31
    14cc:	d000      	beq.n	14d0 <__divsi3+0x10c>
    14ce:	4249      	negs	r1, r1
    14d0:	1003      	asrs	r3, r0, #32
    14d2:	d300      	bcc.n	14d6 <__divsi3+0x112>
    14d4:	4240      	negs	r0, r0
    14d6:	4053      	eors	r3, r2
    14d8:	2200      	movs	r2, #0
    14da:	469c      	mov	ip, r3
    14dc:	0903      	lsrs	r3, r0, #4
    14de:	428b      	cmp	r3, r1
    14e0:	d32d      	bcc.n	153e <__divsi3+0x17a>
    14e2:	0a03      	lsrs	r3, r0, #8
    14e4:	428b      	cmp	r3, r1
    14e6:	d312      	bcc.n	150e <__divsi3+0x14a>
    14e8:	22fc      	movs	r2, #252	; 0xfc
    14ea:	0189      	lsls	r1, r1, #6
    14ec:	ba12      	rev	r2, r2
    14ee:	0a03      	lsrs	r3, r0, #8
    14f0:	428b      	cmp	r3, r1
    14f2:	d30c      	bcc.n	150e <__divsi3+0x14a>
    14f4:	0189      	lsls	r1, r1, #6
    14f6:	1192      	asrs	r2, r2, #6
    14f8:	428b      	cmp	r3, r1
    14fa:	d308      	bcc.n	150e <__divsi3+0x14a>
    14fc:	0189      	lsls	r1, r1, #6
    14fe:	1192      	asrs	r2, r2, #6
    1500:	428b      	cmp	r3, r1
    1502:	d304      	bcc.n	150e <__divsi3+0x14a>
    1504:	0189      	lsls	r1, r1, #6
    1506:	d03a      	beq.n	157e <__divsi3+0x1ba>
    1508:	1192      	asrs	r2, r2, #6
    150a:	e000      	b.n	150e <__divsi3+0x14a>
    150c:	0989      	lsrs	r1, r1, #6
    150e:	09c3      	lsrs	r3, r0, #7
    1510:	428b      	cmp	r3, r1
    1512:	d301      	bcc.n	1518 <__divsi3+0x154>
    1514:	01cb      	lsls	r3, r1, #7
    1516:	1ac0      	subs	r0, r0, r3
    1518:	4152      	adcs	r2, r2
    151a:	0983      	lsrs	r3, r0, #6
    151c:	428b      	cmp	r3, r1
    151e:	d301      	bcc.n	1524 <__divsi3+0x160>
    1520:	018b      	lsls	r3, r1, #6
    1522:	1ac0      	subs	r0, r0, r3
    1524:	4152      	adcs	r2, r2
    1526:	0943      	lsrs	r3, r0, #5
    1528:	428b      	cmp	r3, r1
    152a:	d301      	bcc.n	1530 <__divsi3+0x16c>
    152c:	014b      	lsls	r3, r1, #5
    152e:	1ac0      	subs	r0, r0, r3
    1530:	4152      	adcs	r2, r2
    1532:	0903      	lsrs	r3, r0, #4
    1534:	428b      	cmp	r3, r1
    1536:	d301      	bcc.n	153c <__divsi3+0x178>
    1538:	010b      	lsls	r3, r1, #4
    153a:	1ac0      	subs	r0, r0, r3
    153c:	4152      	adcs	r2, r2
    153e:	08c3      	lsrs	r3, r0, #3
    1540:	428b      	cmp	r3, r1
    1542:	d301      	bcc.n	1548 <__divsi3+0x184>
    1544:	00cb      	lsls	r3, r1, #3
    1546:	1ac0      	subs	r0, r0, r3
    1548:	4152      	adcs	r2, r2
    154a:	0883      	lsrs	r3, r0, #2
    154c:	428b      	cmp	r3, r1
    154e:	d301      	bcc.n	1554 <__divsi3+0x190>
    1550:	008b      	lsls	r3, r1, #2
    1552:	1ac0      	subs	r0, r0, r3
    1554:	4152      	adcs	r2, r2
    1556:	d2d9      	bcs.n	150c <__divsi3+0x148>
    1558:	0843      	lsrs	r3, r0, #1
    155a:	428b      	cmp	r3, r1
    155c:	d301      	bcc.n	1562 <__divsi3+0x19e>
    155e:	004b      	lsls	r3, r1, #1
    1560:	1ac0      	subs	r0, r0, r3
    1562:	4152      	adcs	r2, r2
    1564:	1a41      	subs	r1, r0, r1
    1566:	d200      	bcs.n	156a <__divsi3+0x1a6>
    1568:	4601      	mov	r1, r0
    156a:	4663      	mov	r3, ip
    156c:	4152      	adcs	r2, r2
    156e:	105b      	asrs	r3, r3, #1
    1570:	4610      	mov	r0, r2
    1572:	d301      	bcc.n	1578 <__divsi3+0x1b4>
    1574:	4240      	negs	r0, r0
    1576:	2b00      	cmp	r3, #0
    1578:	d500      	bpl.n	157c <__divsi3+0x1b8>
    157a:	4249      	negs	r1, r1
    157c:	4770      	bx	lr
    157e:	4663      	mov	r3, ip
    1580:	105b      	asrs	r3, r3, #1
    1582:	d300      	bcc.n	1586 <__divsi3+0x1c2>
    1584:	4240      	negs	r0, r0
    1586:	b501      	push	{r0, lr}
    1588:	2000      	movs	r0, #0
    158a:	f000 f805 	bl	1598 <__aeabi_idiv0>
    158e:	bd02      	pop	{r1, pc}

00001590 <__aeabi_idivmod>:
    1590:	2900      	cmp	r1, #0
    1592:	d0f8      	beq.n	1586 <__divsi3+0x1c2>
    1594:	e716      	b.n	13c4 <__divsi3>
    1596:	4770      	bx	lr

00001598 <__aeabi_idiv0>:
    1598:	4770      	bx	lr
    159a:	46c0      	nop			; (mov r8, r8)

0000159c <__aeabi_fmul>:
    159c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    159e:	4657      	mov	r7, sl
    15a0:	464e      	mov	r6, r9
    15a2:	4645      	mov	r5, r8
    15a4:	46de      	mov	lr, fp
    15a6:	b5e0      	push	{r5, r6, r7, lr}
    15a8:	0247      	lsls	r7, r0, #9
    15aa:	0046      	lsls	r6, r0, #1
    15ac:	4688      	mov	r8, r1
    15ae:	0a7f      	lsrs	r7, r7, #9
    15b0:	0e36      	lsrs	r6, r6, #24
    15b2:	0fc4      	lsrs	r4, r0, #31
    15b4:	2e00      	cmp	r6, #0
    15b6:	d047      	beq.n	1648 <__aeabi_fmul+0xac>
    15b8:	2eff      	cmp	r6, #255	; 0xff
    15ba:	d024      	beq.n	1606 <__aeabi_fmul+0x6a>
    15bc:	00fb      	lsls	r3, r7, #3
    15be:	2780      	movs	r7, #128	; 0x80
    15c0:	04ff      	lsls	r7, r7, #19
    15c2:	431f      	orrs	r7, r3
    15c4:	2300      	movs	r3, #0
    15c6:	4699      	mov	r9, r3
    15c8:	469a      	mov	sl, r3
    15ca:	3e7f      	subs	r6, #127	; 0x7f
    15cc:	4643      	mov	r3, r8
    15ce:	025d      	lsls	r5, r3, #9
    15d0:	0058      	lsls	r0, r3, #1
    15d2:	0fdb      	lsrs	r3, r3, #31
    15d4:	0a6d      	lsrs	r5, r5, #9
    15d6:	0e00      	lsrs	r0, r0, #24
    15d8:	4698      	mov	r8, r3
    15da:	d043      	beq.n	1664 <__aeabi_fmul+0xc8>
    15dc:	28ff      	cmp	r0, #255	; 0xff
    15de:	d03b      	beq.n	1658 <__aeabi_fmul+0xbc>
    15e0:	00eb      	lsls	r3, r5, #3
    15e2:	2580      	movs	r5, #128	; 0x80
    15e4:	2200      	movs	r2, #0
    15e6:	04ed      	lsls	r5, r5, #19
    15e8:	431d      	orrs	r5, r3
    15ea:	387f      	subs	r0, #127	; 0x7f
    15ec:	1836      	adds	r6, r6, r0
    15ee:	1c73      	adds	r3, r6, #1
    15f0:	4641      	mov	r1, r8
    15f2:	469b      	mov	fp, r3
    15f4:	464b      	mov	r3, r9
    15f6:	4061      	eors	r1, r4
    15f8:	4313      	orrs	r3, r2
    15fa:	2b0f      	cmp	r3, #15
    15fc:	d864      	bhi.n	16c8 <__aeabi_fmul+0x12c>
    15fe:	4875      	ldr	r0, [pc, #468]	; (17d4 <__aeabi_fmul+0x238>)
    1600:	009b      	lsls	r3, r3, #2
    1602:	58c3      	ldr	r3, [r0, r3]
    1604:	469f      	mov	pc, r3
    1606:	2f00      	cmp	r7, #0
    1608:	d142      	bne.n	1690 <__aeabi_fmul+0xf4>
    160a:	2308      	movs	r3, #8
    160c:	4699      	mov	r9, r3
    160e:	3b06      	subs	r3, #6
    1610:	26ff      	movs	r6, #255	; 0xff
    1612:	469a      	mov	sl, r3
    1614:	e7da      	b.n	15cc <__aeabi_fmul+0x30>
    1616:	4641      	mov	r1, r8
    1618:	2a02      	cmp	r2, #2
    161a:	d028      	beq.n	166e <__aeabi_fmul+0xd2>
    161c:	2a03      	cmp	r2, #3
    161e:	d100      	bne.n	1622 <__aeabi_fmul+0x86>
    1620:	e0ce      	b.n	17c0 <__aeabi_fmul+0x224>
    1622:	2a01      	cmp	r2, #1
    1624:	d000      	beq.n	1628 <__aeabi_fmul+0x8c>
    1626:	e0ac      	b.n	1782 <__aeabi_fmul+0x1e6>
    1628:	4011      	ands	r1, r2
    162a:	2000      	movs	r0, #0
    162c:	2200      	movs	r2, #0
    162e:	b2cc      	uxtb	r4, r1
    1630:	0240      	lsls	r0, r0, #9
    1632:	05d2      	lsls	r2, r2, #23
    1634:	0a40      	lsrs	r0, r0, #9
    1636:	07e4      	lsls	r4, r4, #31
    1638:	4310      	orrs	r0, r2
    163a:	4320      	orrs	r0, r4
    163c:	bc3c      	pop	{r2, r3, r4, r5}
    163e:	4690      	mov	r8, r2
    1640:	4699      	mov	r9, r3
    1642:	46a2      	mov	sl, r4
    1644:	46ab      	mov	fp, r5
    1646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1648:	2f00      	cmp	r7, #0
    164a:	d115      	bne.n	1678 <__aeabi_fmul+0xdc>
    164c:	2304      	movs	r3, #4
    164e:	4699      	mov	r9, r3
    1650:	3b03      	subs	r3, #3
    1652:	2600      	movs	r6, #0
    1654:	469a      	mov	sl, r3
    1656:	e7b9      	b.n	15cc <__aeabi_fmul+0x30>
    1658:	20ff      	movs	r0, #255	; 0xff
    165a:	2202      	movs	r2, #2
    165c:	2d00      	cmp	r5, #0
    165e:	d0c5      	beq.n	15ec <__aeabi_fmul+0x50>
    1660:	2203      	movs	r2, #3
    1662:	e7c3      	b.n	15ec <__aeabi_fmul+0x50>
    1664:	2d00      	cmp	r5, #0
    1666:	d119      	bne.n	169c <__aeabi_fmul+0x100>
    1668:	2000      	movs	r0, #0
    166a:	2201      	movs	r2, #1
    166c:	e7be      	b.n	15ec <__aeabi_fmul+0x50>
    166e:	2401      	movs	r4, #1
    1670:	22ff      	movs	r2, #255	; 0xff
    1672:	400c      	ands	r4, r1
    1674:	2000      	movs	r0, #0
    1676:	e7db      	b.n	1630 <__aeabi_fmul+0x94>
    1678:	0038      	movs	r0, r7
    167a:	f001 fca3 	bl	2fc4 <__clzsi2>
    167e:	2676      	movs	r6, #118	; 0x76
    1680:	1f43      	subs	r3, r0, #5
    1682:	409f      	lsls	r7, r3
    1684:	2300      	movs	r3, #0
    1686:	4276      	negs	r6, r6
    1688:	1a36      	subs	r6, r6, r0
    168a:	4699      	mov	r9, r3
    168c:	469a      	mov	sl, r3
    168e:	e79d      	b.n	15cc <__aeabi_fmul+0x30>
    1690:	230c      	movs	r3, #12
    1692:	4699      	mov	r9, r3
    1694:	3b09      	subs	r3, #9
    1696:	26ff      	movs	r6, #255	; 0xff
    1698:	469a      	mov	sl, r3
    169a:	e797      	b.n	15cc <__aeabi_fmul+0x30>
    169c:	0028      	movs	r0, r5
    169e:	f001 fc91 	bl	2fc4 <__clzsi2>
    16a2:	1f43      	subs	r3, r0, #5
    16a4:	409d      	lsls	r5, r3
    16a6:	2376      	movs	r3, #118	; 0x76
    16a8:	425b      	negs	r3, r3
    16aa:	1a18      	subs	r0, r3, r0
    16ac:	2200      	movs	r2, #0
    16ae:	e79d      	b.n	15ec <__aeabi_fmul+0x50>
    16b0:	2080      	movs	r0, #128	; 0x80
    16b2:	2400      	movs	r4, #0
    16b4:	03c0      	lsls	r0, r0, #15
    16b6:	22ff      	movs	r2, #255	; 0xff
    16b8:	e7ba      	b.n	1630 <__aeabi_fmul+0x94>
    16ba:	003d      	movs	r5, r7
    16bc:	4652      	mov	r2, sl
    16be:	e7ab      	b.n	1618 <__aeabi_fmul+0x7c>
    16c0:	003d      	movs	r5, r7
    16c2:	0021      	movs	r1, r4
    16c4:	4652      	mov	r2, sl
    16c6:	e7a7      	b.n	1618 <__aeabi_fmul+0x7c>
    16c8:	0c3b      	lsrs	r3, r7, #16
    16ca:	469c      	mov	ip, r3
    16cc:	042a      	lsls	r2, r5, #16
    16ce:	0c12      	lsrs	r2, r2, #16
    16d0:	0c2b      	lsrs	r3, r5, #16
    16d2:	0014      	movs	r4, r2
    16d4:	4660      	mov	r0, ip
    16d6:	4665      	mov	r5, ip
    16d8:	043f      	lsls	r7, r7, #16
    16da:	0c3f      	lsrs	r7, r7, #16
    16dc:	437c      	muls	r4, r7
    16de:	4342      	muls	r2, r0
    16e0:	435d      	muls	r5, r3
    16e2:	437b      	muls	r3, r7
    16e4:	0c27      	lsrs	r7, r4, #16
    16e6:	189b      	adds	r3, r3, r2
    16e8:	18ff      	adds	r7, r7, r3
    16ea:	42ba      	cmp	r2, r7
    16ec:	d903      	bls.n	16f6 <__aeabi_fmul+0x15a>
    16ee:	2380      	movs	r3, #128	; 0x80
    16f0:	025b      	lsls	r3, r3, #9
    16f2:	469c      	mov	ip, r3
    16f4:	4465      	add	r5, ip
    16f6:	0424      	lsls	r4, r4, #16
    16f8:	043a      	lsls	r2, r7, #16
    16fa:	0c24      	lsrs	r4, r4, #16
    16fc:	1912      	adds	r2, r2, r4
    16fe:	0193      	lsls	r3, r2, #6
    1700:	1e5c      	subs	r4, r3, #1
    1702:	41a3      	sbcs	r3, r4
    1704:	0c3f      	lsrs	r7, r7, #16
    1706:	0e92      	lsrs	r2, r2, #26
    1708:	197d      	adds	r5, r7, r5
    170a:	431a      	orrs	r2, r3
    170c:	01ad      	lsls	r5, r5, #6
    170e:	4315      	orrs	r5, r2
    1710:	012b      	lsls	r3, r5, #4
    1712:	d504      	bpl.n	171e <__aeabi_fmul+0x182>
    1714:	2301      	movs	r3, #1
    1716:	465e      	mov	r6, fp
    1718:	086a      	lsrs	r2, r5, #1
    171a:	401d      	ands	r5, r3
    171c:	4315      	orrs	r5, r2
    171e:	0032      	movs	r2, r6
    1720:	327f      	adds	r2, #127	; 0x7f
    1722:	2a00      	cmp	r2, #0
    1724:	dd25      	ble.n	1772 <__aeabi_fmul+0x1d6>
    1726:	076b      	lsls	r3, r5, #29
    1728:	d004      	beq.n	1734 <__aeabi_fmul+0x198>
    172a:	230f      	movs	r3, #15
    172c:	402b      	ands	r3, r5
    172e:	2b04      	cmp	r3, #4
    1730:	d000      	beq.n	1734 <__aeabi_fmul+0x198>
    1732:	3504      	adds	r5, #4
    1734:	012b      	lsls	r3, r5, #4
    1736:	d503      	bpl.n	1740 <__aeabi_fmul+0x1a4>
    1738:	0032      	movs	r2, r6
    173a:	4b27      	ldr	r3, [pc, #156]	; (17d8 <__aeabi_fmul+0x23c>)
    173c:	3280      	adds	r2, #128	; 0x80
    173e:	401d      	ands	r5, r3
    1740:	2afe      	cmp	r2, #254	; 0xfe
    1742:	dc94      	bgt.n	166e <__aeabi_fmul+0xd2>
    1744:	2401      	movs	r4, #1
    1746:	01a8      	lsls	r0, r5, #6
    1748:	0a40      	lsrs	r0, r0, #9
    174a:	b2d2      	uxtb	r2, r2
    174c:	400c      	ands	r4, r1
    174e:	e76f      	b.n	1630 <__aeabi_fmul+0x94>
    1750:	2080      	movs	r0, #128	; 0x80
    1752:	03c0      	lsls	r0, r0, #15
    1754:	4207      	tst	r7, r0
    1756:	d007      	beq.n	1768 <__aeabi_fmul+0x1cc>
    1758:	4205      	tst	r5, r0
    175a:	d105      	bne.n	1768 <__aeabi_fmul+0x1cc>
    175c:	4328      	orrs	r0, r5
    175e:	0240      	lsls	r0, r0, #9
    1760:	0a40      	lsrs	r0, r0, #9
    1762:	4644      	mov	r4, r8
    1764:	22ff      	movs	r2, #255	; 0xff
    1766:	e763      	b.n	1630 <__aeabi_fmul+0x94>
    1768:	4338      	orrs	r0, r7
    176a:	0240      	lsls	r0, r0, #9
    176c:	0a40      	lsrs	r0, r0, #9
    176e:	22ff      	movs	r2, #255	; 0xff
    1770:	e75e      	b.n	1630 <__aeabi_fmul+0x94>
    1772:	2401      	movs	r4, #1
    1774:	1aa3      	subs	r3, r4, r2
    1776:	2b1b      	cmp	r3, #27
    1778:	dd05      	ble.n	1786 <__aeabi_fmul+0x1ea>
    177a:	400c      	ands	r4, r1
    177c:	2200      	movs	r2, #0
    177e:	2000      	movs	r0, #0
    1780:	e756      	b.n	1630 <__aeabi_fmul+0x94>
    1782:	465e      	mov	r6, fp
    1784:	e7cb      	b.n	171e <__aeabi_fmul+0x182>
    1786:	002a      	movs	r2, r5
    1788:	2020      	movs	r0, #32
    178a:	40da      	lsrs	r2, r3
    178c:	1ac3      	subs	r3, r0, r3
    178e:	409d      	lsls	r5, r3
    1790:	002b      	movs	r3, r5
    1792:	1e5d      	subs	r5, r3, #1
    1794:	41ab      	sbcs	r3, r5
    1796:	4313      	orrs	r3, r2
    1798:	075a      	lsls	r2, r3, #29
    179a:	d004      	beq.n	17a6 <__aeabi_fmul+0x20a>
    179c:	220f      	movs	r2, #15
    179e:	401a      	ands	r2, r3
    17a0:	2a04      	cmp	r2, #4
    17a2:	d000      	beq.n	17a6 <__aeabi_fmul+0x20a>
    17a4:	3304      	adds	r3, #4
    17a6:	015a      	lsls	r2, r3, #5
    17a8:	d504      	bpl.n	17b4 <__aeabi_fmul+0x218>
    17aa:	2401      	movs	r4, #1
    17ac:	2201      	movs	r2, #1
    17ae:	400c      	ands	r4, r1
    17b0:	2000      	movs	r0, #0
    17b2:	e73d      	b.n	1630 <__aeabi_fmul+0x94>
    17b4:	2401      	movs	r4, #1
    17b6:	019b      	lsls	r3, r3, #6
    17b8:	0a58      	lsrs	r0, r3, #9
    17ba:	400c      	ands	r4, r1
    17bc:	2200      	movs	r2, #0
    17be:	e737      	b.n	1630 <__aeabi_fmul+0x94>
    17c0:	2080      	movs	r0, #128	; 0x80
    17c2:	2401      	movs	r4, #1
    17c4:	03c0      	lsls	r0, r0, #15
    17c6:	4328      	orrs	r0, r5
    17c8:	0240      	lsls	r0, r0, #9
    17ca:	0a40      	lsrs	r0, r0, #9
    17cc:	400c      	ands	r4, r1
    17ce:	22ff      	movs	r2, #255	; 0xff
    17d0:	e72e      	b.n	1630 <__aeabi_fmul+0x94>
    17d2:	46c0      	nop			; (mov r8, r8)
    17d4:	00004500 	.word	0x00004500
    17d8:	f7ffffff 	.word	0xf7ffffff

000017dc <__aeabi_fsub>:
    17dc:	b5f0      	push	{r4, r5, r6, r7, lr}
    17de:	464f      	mov	r7, r9
    17e0:	46d6      	mov	lr, sl
    17e2:	4646      	mov	r6, r8
    17e4:	0044      	lsls	r4, r0, #1
    17e6:	b5c0      	push	{r6, r7, lr}
    17e8:	0fc2      	lsrs	r2, r0, #31
    17ea:	0247      	lsls	r7, r0, #9
    17ec:	0248      	lsls	r0, r1, #9
    17ee:	0a40      	lsrs	r0, r0, #9
    17f0:	4684      	mov	ip, r0
    17f2:	4666      	mov	r6, ip
    17f4:	0a7b      	lsrs	r3, r7, #9
    17f6:	0048      	lsls	r0, r1, #1
    17f8:	0fc9      	lsrs	r1, r1, #31
    17fa:	469a      	mov	sl, r3
    17fc:	0e24      	lsrs	r4, r4, #24
    17fe:	0015      	movs	r5, r2
    1800:	00db      	lsls	r3, r3, #3
    1802:	0e00      	lsrs	r0, r0, #24
    1804:	4689      	mov	r9, r1
    1806:	00f6      	lsls	r6, r6, #3
    1808:	28ff      	cmp	r0, #255	; 0xff
    180a:	d100      	bne.n	180e <__aeabi_fsub+0x32>
    180c:	e08f      	b.n	192e <__aeabi_fsub+0x152>
    180e:	2101      	movs	r1, #1
    1810:	464f      	mov	r7, r9
    1812:	404f      	eors	r7, r1
    1814:	0039      	movs	r1, r7
    1816:	4291      	cmp	r1, r2
    1818:	d066      	beq.n	18e8 <__aeabi_fsub+0x10c>
    181a:	1a22      	subs	r2, r4, r0
    181c:	2a00      	cmp	r2, #0
    181e:	dc00      	bgt.n	1822 <__aeabi_fsub+0x46>
    1820:	e09d      	b.n	195e <__aeabi_fsub+0x182>
    1822:	2800      	cmp	r0, #0
    1824:	d13d      	bne.n	18a2 <__aeabi_fsub+0xc6>
    1826:	2e00      	cmp	r6, #0
    1828:	d100      	bne.n	182c <__aeabi_fsub+0x50>
    182a:	e08b      	b.n	1944 <__aeabi_fsub+0x168>
    182c:	1e51      	subs	r1, r2, #1
    182e:	2900      	cmp	r1, #0
    1830:	d000      	beq.n	1834 <__aeabi_fsub+0x58>
    1832:	e0b5      	b.n	19a0 <__aeabi_fsub+0x1c4>
    1834:	2401      	movs	r4, #1
    1836:	1b9b      	subs	r3, r3, r6
    1838:	015a      	lsls	r2, r3, #5
    183a:	d544      	bpl.n	18c6 <__aeabi_fsub+0xea>
    183c:	019b      	lsls	r3, r3, #6
    183e:	099f      	lsrs	r7, r3, #6
    1840:	0038      	movs	r0, r7
    1842:	f001 fbbf 	bl	2fc4 <__clzsi2>
    1846:	3805      	subs	r0, #5
    1848:	4087      	lsls	r7, r0
    184a:	4284      	cmp	r4, r0
    184c:	dd00      	ble.n	1850 <__aeabi_fsub+0x74>
    184e:	e096      	b.n	197e <__aeabi_fsub+0x1a2>
    1850:	1b04      	subs	r4, r0, r4
    1852:	003a      	movs	r2, r7
    1854:	2020      	movs	r0, #32
    1856:	3401      	adds	r4, #1
    1858:	40e2      	lsrs	r2, r4
    185a:	1b04      	subs	r4, r0, r4
    185c:	40a7      	lsls	r7, r4
    185e:	003b      	movs	r3, r7
    1860:	1e5f      	subs	r7, r3, #1
    1862:	41bb      	sbcs	r3, r7
    1864:	2400      	movs	r4, #0
    1866:	4313      	orrs	r3, r2
    1868:	075a      	lsls	r2, r3, #29
    186a:	d004      	beq.n	1876 <__aeabi_fsub+0x9a>
    186c:	220f      	movs	r2, #15
    186e:	401a      	ands	r2, r3
    1870:	2a04      	cmp	r2, #4
    1872:	d000      	beq.n	1876 <__aeabi_fsub+0x9a>
    1874:	3304      	adds	r3, #4
    1876:	015a      	lsls	r2, r3, #5
    1878:	d527      	bpl.n	18ca <__aeabi_fsub+0xee>
    187a:	3401      	adds	r4, #1
    187c:	2cff      	cmp	r4, #255	; 0xff
    187e:	d100      	bne.n	1882 <__aeabi_fsub+0xa6>
    1880:	e079      	b.n	1976 <__aeabi_fsub+0x19a>
    1882:	2201      	movs	r2, #1
    1884:	019b      	lsls	r3, r3, #6
    1886:	0a5b      	lsrs	r3, r3, #9
    1888:	b2e4      	uxtb	r4, r4
    188a:	402a      	ands	r2, r5
    188c:	025b      	lsls	r3, r3, #9
    188e:	05e4      	lsls	r4, r4, #23
    1890:	0a58      	lsrs	r0, r3, #9
    1892:	07d2      	lsls	r2, r2, #31
    1894:	4320      	orrs	r0, r4
    1896:	4310      	orrs	r0, r2
    1898:	bc1c      	pop	{r2, r3, r4}
    189a:	4690      	mov	r8, r2
    189c:	4699      	mov	r9, r3
    189e:	46a2      	mov	sl, r4
    18a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18a2:	2cff      	cmp	r4, #255	; 0xff
    18a4:	d0e0      	beq.n	1868 <__aeabi_fsub+0x8c>
    18a6:	2180      	movs	r1, #128	; 0x80
    18a8:	04c9      	lsls	r1, r1, #19
    18aa:	430e      	orrs	r6, r1
    18ac:	2a1b      	cmp	r2, #27
    18ae:	dc7b      	bgt.n	19a8 <__aeabi_fsub+0x1cc>
    18b0:	0031      	movs	r1, r6
    18b2:	2020      	movs	r0, #32
    18b4:	40d1      	lsrs	r1, r2
    18b6:	1a82      	subs	r2, r0, r2
    18b8:	4096      	lsls	r6, r2
    18ba:	1e72      	subs	r2, r6, #1
    18bc:	4196      	sbcs	r6, r2
    18be:	430e      	orrs	r6, r1
    18c0:	1b9b      	subs	r3, r3, r6
    18c2:	015a      	lsls	r2, r3, #5
    18c4:	d4ba      	bmi.n	183c <__aeabi_fsub+0x60>
    18c6:	075a      	lsls	r2, r3, #29
    18c8:	d1d0      	bne.n	186c <__aeabi_fsub+0x90>
    18ca:	2201      	movs	r2, #1
    18cc:	08df      	lsrs	r7, r3, #3
    18ce:	402a      	ands	r2, r5
    18d0:	2cff      	cmp	r4, #255	; 0xff
    18d2:	d133      	bne.n	193c <__aeabi_fsub+0x160>
    18d4:	2f00      	cmp	r7, #0
    18d6:	d100      	bne.n	18da <__aeabi_fsub+0xfe>
    18d8:	e0a8      	b.n	1a2c <__aeabi_fsub+0x250>
    18da:	2380      	movs	r3, #128	; 0x80
    18dc:	03db      	lsls	r3, r3, #15
    18de:	433b      	orrs	r3, r7
    18e0:	025b      	lsls	r3, r3, #9
    18e2:	0a5b      	lsrs	r3, r3, #9
    18e4:	24ff      	movs	r4, #255	; 0xff
    18e6:	e7d1      	b.n	188c <__aeabi_fsub+0xb0>
    18e8:	1a21      	subs	r1, r4, r0
    18ea:	2900      	cmp	r1, #0
    18ec:	dd4c      	ble.n	1988 <__aeabi_fsub+0x1ac>
    18ee:	2800      	cmp	r0, #0
    18f0:	d02a      	beq.n	1948 <__aeabi_fsub+0x16c>
    18f2:	2cff      	cmp	r4, #255	; 0xff
    18f4:	d0b8      	beq.n	1868 <__aeabi_fsub+0x8c>
    18f6:	2080      	movs	r0, #128	; 0x80
    18f8:	04c0      	lsls	r0, r0, #19
    18fa:	4306      	orrs	r6, r0
    18fc:	291b      	cmp	r1, #27
    18fe:	dd00      	ble.n	1902 <__aeabi_fsub+0x126>
    1900:	e0af      	b.n	1a62 <__aeabi_fsub+0x286>
    1902:	0030      	movs	r0, r6
    1904:	2720      	movs	r7, #32
    1906:	40c8      	lsrs	r0, r1
    1908:	1a79      	subs	r1, r7, r1
    190a:	408e      	lsls	r6, r1
    190c:	1e71      	subs	r1, r6, #1
    190e:	418e      	sbcs	r6, r1
    1910:	4306      	orrs	r6, r0
    1912:	199b      	adds	r3, r3, r6
    1914:	0159      	lsls	r1, r3, #5
    1916:	d5d6      	bpl.n	18c6 <__aeabi_fsub+0xea>
    1918:	3401      	adds	r4, #1
    191a:	2cff      	cmp	r4, #255	; 0xff
    191c:	d100      	bne.n	1920 <__aeabi_fsub+0x144>
    191e:	e085      	b.n	1a2c <__aeabi_fsub+0x250>
    1920:	2201      	movs	r2, #1
    1922:	497a      	ldr	r1, [pc, #488]	; (1b0c <__aeabi_fsub+0x330>)
    1924:	401a      	ands	r2, r3
    1926:	085b      	lsrs	r3, r3, #1
    1928:	400b      	ands	r3, r1
    192a:	4313      	orrs	r3, r2
    192c:	e79c      	b.n	1868 <__aeabi_fsub+0x8c>
    192e:	2e00      	cmp	r6, #0
    1930:	d000      	beq.n	1934 <__aeabi_fsub+0x158>
    1932:	e770      	b.n	1816 <__aeabi_fsub+0x3a>
    1934:	e76b      	b.n	180e <__aeabi_fsub+0x32>
    1936:	1e3b      	subs	r3, r7, #0
    1938:	d1c5      	bne.n	18c6 <__aeabi_fsub+0xea>
    193a:	2200      	movs	r2, #0
    193c:	027b      	lsls	r3, r7, #9
    193e:	0a5b      	lsrs	r3, r3, #9
    1940:	b2e4      	uxtb	r4, r4
    1942:	e7a3      	b.n	188c <__aeabi_fsub+0xb0>
    1944:	0014      	movs	r4, r2
    1946:	e78f      	b.n	1868 <__aeabi_fsub+0x8c>
    1948:	2e00      	cmp	r6, #0
    194a:	d04d      	beq.n	19e8 <__aeabi_fsub+0x20c>
    194c:	1e48      	subs	r0, r1, #1
    194e:	2800      	cmp	r0, #0
    1950:	d157      	bne.n	1a02 <__aeabi_fsub+0x226>
    1952:	199b      	adds	r3, r3, r6
    1954:	2401      	movs	r4, #1
    1956:	015a      	lsls	r2, r3, #5
    1958:	d5b5      	bpl.n	18c6 <__aeabi_fsub+0xea>
    195a:	2402      	movs	r4, #2
    195c:	e7e0      	b.n	1920 <__aeabi_fsub+0x144>
    195e:	2a00      	cmp	r2, #0
    1960:	d125      	bne.n	19ae <__aeabi_fsub+0x1d2>
    1962:	1c62      	adds	r2, r4, #1
    1964:	b2d2      	uxtb	r2, r2
    1966:	2a01      	cmp	r2, #1
    1968:	dd72      	ble.n	1a50 <__aeabi_fsub+0x274>
    196a:	1b9f      	subs	r7, r3, r6
    196c:	017a      	lsls	r2, r7, #5
    196e:	d535      	bpl.n	19dc <__aeabi_fsub+0x200>
    1970:	1af7      	subs	r7, r6, r3
    1972:	000d      	movs	r5, r1
    1974:	e764      	b.n	1840 <__aeabi_fsub+0x64>
    1976:	2201      	movs	r2, #1
    1978:	2300      	movs	r3, #0
    197a:	402a      	ands	r2, r5
    197c:	e786      	b.n	188c <__aeabi_fsub+0xb0>
    197e:	003b      	movs	r3, r7
    1980:	4a63      	ldr	r2, [pc, #396]	; (1b10 <__aeabi_fsub+0x334>)
    1982:	1a24      	subs	r4, r4, r0
    1984:	4013      	ands	r3, r2
    1986:	e76f      	b.n	1868 <__aeabi_fsub+0x8c>
    1988:	2900      	cmp	r1, #0
    198a:	d16c      	bne.n	1a66 <__aeabi_fsub+0x28a>
    198c:	1c61      	adds	r1, r4, #1
    198e:	b2c8      	uxtb	r0, r1
    1990:	2801      	cmp	r0, #1
    1992:	dd4e      	ble.n	1a32 <__aeabi_fsub+0x256>
    1994:	29ff      	cmp	r1, #255	; 0xff
    1996:	d049      	beq.n	1a2c <__aeabi_fsub+0x250>
    1998:	199b      	adds	r3, r3, r6
    199a:	085b      	lsrs	r3, r3, #1
    199c:	000c      	movs	r4, r1
    199e:	e763      	b.n	1868 <__aeabi_fsub+0x8c>
    19a0:	2aff      	cmp	r2, #255	; 0xff
    19a2:	d041      	beq.n	1a28 <__aeabi_fsub+0x24c>
    19a4:	000a      	movs	r2, r1
    19a6:	e781      	b.n	18ac <__aeabi_fsub+0xd0>
    19a8:	2601      	movs	r6, #1
    19aa:	1b9b      	subs	r3, r3, r6
    19ac:	e789      	b.n	18c2 <__aeabi_fsub+0xe6>
    19ae:	2c00      	cmp	r4, #0
    19b0:	d01c      	beq.n	19ec <__aeabi_fsub+0x210>
    19b2:	28ff      	cmp	r0, #255	; 0xff
    19b4:	d021      	beq.n	19fa <__aeabi_fsub+0x21e>
    19b6:	2480      	movs	r4, #128	; 0x80
    19b8:	04e4      	lsls	r4, r4, #19
    19ba:	4252      	negs	r2, r2
    19bc:	4323      	orrs	r3, r4
    19be:	2a1b      	cmp	r2, #27
    19c0:	dd00      	ble.n	19c4 <__aeabi_fsub+0x1e8>
    19c2:	e096      	b.n	1af2 <__aeabi_fsub+0x316>
    19c4:	001c      	movs	r4, r3
    19c6:	2520      	movs	r5, #32
    19c8:	40d4      	lsrs	r4, r2
    19ca:	1aaa      	subs	r2, r5, r2
    19cc:	4093      	lsls	r3, r2
    19ce:	1e5a      	subs	r2, r3, #1
    19d0:	4193      	sbcs	r3, r2
    19d2:	4323      	orrs	r3, r4
    19d4:	1af3      	subs	r3, r6, r3
    19d6:	0004      	movs	r4, r0
    19d8:	000d      	movs	r5, r1
    19da:	e72d      	b.n	1838 <__aeabi_fsub+0x5c>
    19dc:	2f00      	cmp	r7, #0
    19de:	d000      	beq.n	19e2 <__aeabi_fsub+0x206>
    19e0:	e72e      	b.n	1840 <__aeabi_fsub+0x64>
    19e2:	2200      	movs	r2, #0
    19e4:	2400      	movs	r4, #0
    19e6:	e7a9      	b.n	193c <__aeabi_fsub+0x160>
    19e8:	000c      	movs	r4, r1
    19ea:	e73d      	b.n	1868 <__aeabi_fsub+0x8c>
    19ec:	2b00      	cmp	r3, #0
    19ee:	d058      	beq.n	1aa2 <__aeabi_fsub+0x2c6>
    19f0:	43d2      	mvns	r2, r2
    19f2:	2a00      	cmp	r2, #0
    19f4:	d0ee      	beq.n	19d4 <__aeabi_fsub+0x1f8>
    19f6:	28ff      	cmp	r0, #255	; 0xff
    19f8:	d1e1      	bne.n	19be <__aeabi_fsub+0x1e2>
    19fa:	0033      	movs	r3, r6
    19fc:	24ff      	movs	r4, #255	; 0xff
    19fe:	000d      	movs	r5, r1
    1a00:	e732      	b.n	1868 <__aeabi_fsub+0x8c>
    1a02:	29ff      	cmp	r1, #255	; 0xff
    1a04:	d010      	beq.n	1a28 <__aeabi_fsub+0x24c>
    1a06:	0001      	movs	r1, r0
    1a08:	e778      	b.n	18fc <__aeabi_fsub+0x120>
    1a0a:	2b00      	cmp	r3, #0
    1a0c:	d06e      	beq.n	1aec <__aeabi_fsub+0x310>
    1a0e:	24ff      	movs	r4, #255	; 0xff
    1a10:	2e00      	cmp	r6, #0
    1a12:	d100      	bne.n	1a16 <__aeabi_fsub+0x23a>
    1a14:	e728      	b.n	1868 <__aeabi_fsub+0x8c>
    1a16:	2280      	movs	r2, #128	; 0x80
    1a18:	4651      	mov	r1, sl
    1a1a:	03d2      	lsls	r2, r2, #15
    1a1c:	4211      	tst	r1, r2
    1a1e:	d003      	beq.n	1a28 <__aeabi_fsub+0x24c>
    1a20:	4661      	mov	r1, ip
    1a22:	4211      	tst	r1, r2
    1a24:	d100      	bne.n	1a28 <__aeabi_fsub+0x24c>
    1a26:	0033      	movs	r3, r6
    1a28:	24ff      	movs	r4, #255	; 0xff
    1a2a:	e71d      	b.n	1868 <__aeabi_fsub+0x8c>
    1a2c:	24ff      	movs	r4, #255	; 0xff
    1a2e:	2300      	movs	r3, #0
    1a30:	e72c      	b.n	188c <__aeabi_fsub+0xb0>
    1a32:	2c00      	cmp	r4, #0
    1a34:	d1e9      	bne.n	1a0a <__aeabi_fsub+0x22e>
    1a36:	2b00      	cmp	r3, #0
    1a38:	d063      	beq.n	1b02 <__aeabi_fsub+0x326>
    1a3a:	2e00      	cmp	r6, #0
    1a3c:	d100      	bne.n	1a40 <__aeabi_fsub+0x264>
    1a3e:	e713      	b.n	1868 <__aeabi_fsub+0x8c>
    1a40:	199b      	adds	r3, r3, r6
    1a42:	015a      	lsls	r2, r3, #5
    1a44:	d400      	bmi.n	1a48 <__aeabi_fsub+0x26c>
    1a46:	e73e      	b.n	18c6 <__aeabi_fsub+0xea>
    1a48:	4a31      	ldr	r2, [pc, #196]	; (1b10 <__aeabi_fsub+0x334>)
    1a4a:	000c      	movs	r4, r1
    1a4c:	4013      	ands	r3, r2
    1a4e:	e70b      	b.n	1868 <__aeabi_fsub+0x8c>
    1a50:	2c00      	cmp	r4, #0
    1a52:	d11e      	bne.n	1a92 <__aeabi_fsub+0x2b6>
    1a54:	2b00      	cmp	r3, #0
    1a56:	d12f      	bne.n	1ab8 <__aeabi_fsub+0x2dc>
    1a58:	2e00      	cmp	r6, #0
    1a5a:	d04f      	beq.n	1afc <__aeabi_fsub+0x320>
    1a5c:	0033      	movs	r3, r6
    1a5e:	000d      	movs	r5, r1
    1a60:	e702      	b.n	1868 <__aeabi_fsub+0x8c>
    1a62:	2601      	movs	r6, #1
    1a64:	e755      	b.n	1912 <__aeabi_fsub+0x136>
    1a66:	2c00      	cmp	r4, #0
    1a68:	d11f      	bne.n	1aaa <__aeabi_fsub+0x2ce>
    1a6a:	2b00      	cmp	r3, #0
    1a6c:	d043      	beq.n	1af6 <__aeabi_fsub+0x31a>
    1a6e:	43c9      	mvns	r1, r1
    1a70:	2900      	cmp	r1, #0
    1a72:	d00b      	beq.n	1a8c <__aeabi_fsub+0x2b0>
    1a74:	28ff      	cmp	r0, #255	; 0xff
    1a76:	d039      	beq.n	1aec <__aeabi_fsub+0x310>
    1a78:	291b      	cmp	r1, #27
    1a7a:	dc44      	bgt.n	1b06 <__aeabi_fsub+0x32a>
    1a7c:	001c      	movs	r4, r3
    1a7e:	2720      	movs	r7, #32
    1a80:	40cc      	lsrs	r4, r1
    1a82:	1a79      	subs	r1, r7, r1
    1a84:	408b      	lsls	r3, r1
    1a86:	1e59      	subs	r1, r3, #1
    1a88:	418b      	sbcs	r3, r1
    1a8a:	4323      	orrs	r3, r4
    1a8c:	199b      	adds	r3, r3, r6
    1a8e:	0004      	movs	r4, r0
    1a90:	e740      	b.n	1914 <__aeabi_fsub+0x138>
    1a92:	2b00      	cmp	r3, #0
    1a94:	d11a      	bne.n	1acc <__aeabi_fsub+0x2f0>
    1a96:	2e00      	cmp	r6, #0
    1a98:	d124      	bne.n	1ae4 <__aeabi_fsub+0x308>
    1a9a:	2780      	movs	r7, #128	; 0x80
    1a9c:	2200      	movs	r2, #0
    1a9e:	03ff      	lsls	r7, r7, #15
    1aa0:	e71b      	b.n	18da <__aeabi_fsub+0xfe>
    1aa2:	0033      	movs	r3, r6
    1aa4:	0004      	movs	r4, r0
    1aa6:	000d      	movs	r5, r1
    1aa8:	e6de      	b.n	1868 <__aeabi_fsub+0x8c>
    1aaa:	28ff      	cmp	r0, #255	; 0xff
    1aac:	d01e      	beq.n	1aec <__aeabi_fsub+0x310>
    1aae:	2480      	movs	r4, #128	; 0x80
    1ab0:	04e4      	lsls	r4, r4, #19
    1ab2:	4249      	negs	r1, r1
    1ab4:	4323      	orrs	r3, r4
    1ab6:	e7df      	b.n	1a78 <__aeabi_fsub+0x29c>
    1ab8:	2e00      	cmp	r6, #0
    1aba:	d100      	bne.n	1abe <__aeabi_fsub+0x2e2>
    1abc:	e6d4      	b.n	1868 <__aeabi_fsub+0x8c>
    1abe:	1b9f      	subs	r7, r3, r6
    1ac0:	017a      	lsls	r2, r7, #5
    1ac2:	d400      	bmi.n	1ac6 <__aeabi_fsub+0x2ea>
    1ac4:	e737      	b.n	1936 <__aeabi_fsub+0x15a>
    1ac6:	1af3      	subs	r3, r6, r3
    1ac8:	000d      	movs	r5, r1
    1aca:	e6cd      	b.n	1868 <__aeabi_fsub+0x8c>
    1acc:	24ff      	movs	r4, #255	; 0xff
    1ace:	2e00      	cmp	r6, #0
    1ad0:	d100      	bne.n	1ad4 <__aeabi_fsub+0x2f8>
    1ad2:	e6c9      	b.n	1868 <__aeabi_fsub+0x8c>
    1ad4:	2280      	movs	r2, #128	; 0x80
    1ad6:	4650      	mov	r0, sl
    1ad8:	03d2      	lsls	r2, r2, #15
    1ada:	4210      	tst	r0, r2
    1adc:	d0a4      	beq.n	1a28 <__aeabi_fsub+0x24c>
    1ade:	4660      	mov	r0, ip
    1ae0:	4210      	tst	r0, r2
    1ae2:	d1a1      	bne.n	1a28 <__aeabi_fsub+0x24c>
    1ae4:	0033      	movs	r3, r6
    1ae6:	000d      	movs	r5, r1
    1ae8:	24ff      	movs	r4, #255	; 0xff
    1aea:	e6bd      	b.n	1868 <__aeabi_fsub+0x8c>
    1aec:	0033      	movs	r3, r6
    1aee:	24ff      	movs	r4, #255	; 0xff
    1af0:	e6ba      	b.n	1868 <__aeabi_fsub+0x8c>
    1af2:	2301      	movs	r3, #1
    1af4:	e76e      	b.n	19d4 <__aeabi_fsub+0x1f8>
    1af6:	0033      	movs	r3, r6
    1af8:	0004      	movs	r4, r0
    1afa:	e6b5      	b.n	1868 <__aeabi_fsub+0x8c>
    1afc:	2700      	movs	r7, #0
    1afe:	2200      	movs	r2, #0
    1b00:	e71c      	b.n	193c <__aeabi_fsub+0x160>
    1b02:	0033      	movs	r3, r6
    1b04:	e6b0      	b.n	1868 <__aeabi_fsub+0x8c>
    1b06:	2301      	movs	r3, #1
    1b08:	e7c0      	b.n	1a8c <__aeabi_fsub+0x2b0>
    1b0a:	46c0      	nop			; (mov r8, r8)
    1b0c:	7dffffff 	.word	0x7dffffff
    1b10:	fbffffff 	.word	0xfbffffff

00001b14 <__aeabi_f2iz>:
    1b14:	0241      	lsls	r1, r0, #9
    1b16:	0043      	lsls	r3, r0, #1
    1b18:	0fc2      	lsrs	r2, r0, #31
    1b1a:	0a49      	lsrs	r1, r1, #9
    1b1c:	0e1b      	lsrs	r3, r3, #24
    1b1e:	2000      	movs	r0, #0
    1b20:	2b7e      	cmp	r3, #126	; 0x7e
    1b22:	dd0d      	ble.n	1b40 <__aeabi_f2iz+0x2c>
    1b24:	2b9d      	cmp	r3, #157	; 0x9d
    1b26:	dc0c      	bgt.n	1b42 <__aeabi_f2iz+0x2e>
    1b28:	2080      	movs	r0, #128	; 0x80
    1b2a:	0400      	lsls	r0, r0, #16
    1b2c:	4301      	orrs	r1, r0
    1b2e:	2b95      	cmp	r3, #149	; 0x95
    1b30:	dc0a      	bgt.n	1b48 <__aeabi_f2iz+0x34>
    1b32:	2096      	movs	r0, #150	; 0x96
    1b34:	1ac3      	subs	r3, r0, r3
    1b36:	40d9      	lsrs	r1, r3
    1b38:	4248      	negs	r0, r1
    1b3a:	2a00      	cmp	r2, #0
    1b3c:	d100      	bne.n	1b40 <__aeabi_f2iz+0x2c>
    1b3e:	0008      	movs	r0, r1
    1b40:	4770      	bx	lr
    1b42:	4b03      	ldr	r3, [pc, #12]	; (1b50 <__aeabi_f2iz+0x3c>)
    1b44:	18d0      	adds	r0, r2, r3
    1b46:	e7fb      	b.n	1b40 <__aeabi_f2iz+0x2c>
    1b48:	3b96      	subs	r3, #150	; 0x96
    1b4a:	4099      	lsls	r1, r3
    1b4c:	e7f4      	b.n	1b38 <__aeabi_f2iz+0x24>
    1b4e:	46c0      	nop			; (mov r8, r8)
    1b50:	7fffffff 	.word	0x7fffffff

00001b54 <__aeabi_i2f>:
    1b54:	b570      	push	{r4, r5, r6, lr}
    1b56:	2800      	cmp	r0, #0
    1b58:	d030      	beq.n	1bbc <__aeabi_i2f+0x68>
    1b5a:	17c3      	asrs	r3, r0, #31
    1b5c:	18c4      	adds	r4, r0, r3
    1b5e:	405c      	eors	r4, r3
    1b60:	0fc5      	lsrs	r5, r0, #31
    1b62:	0020      	movs	r0, r4
    1b64:	f001 fa2e 	bl	2fc4 <__clzsi2>
    1b68:	239e      	movs	r3, #158	; 0x9e
    1b6a:	1a1b      	subs	r3, r3, r0
    1b6c:	2b96      	cmp	r3, #150	; 0x96
    1b6e:	dc0d      	bgt.n	1b8c <__aeabi_i2f+0x38>
    1b70:	2296      	movs	r2, #150	; 0x96
    1b72:	1ad2      	subs	r2, r2, r3
    1b74:	4094      	lsls	r4, r2
    1b76:	002a      	movs	r2, r5
    1b78:	0264      	lsls	r4, r4, #9
    1b7a:	0a64      	lsrs	r4, r4, #9
    1b7c:	b2db      	uxtb	r3, r3
    1b7e:	0264      	lsls	r4, r4, #9
    1b80:	05db      	lsls	r3, r3, #23
    1b82:	0a60      	lsrs	r0, r4, #9
    1b84:	07d2      	lsls	r2, r2, #31
    1b86:	4318      	orrs	r0, r3
    1b88:	4310      	orrs	r0, r2
    1b8a:	bd70      	pop	{r4, r5, r6, pc}
    1b8c:	2b99      	cmp	r3, #153	; 0x99
    1b8e:	dc19      	bgt.n	1bc4 <__aeabi_i2f+0x70>
    1b90:	2299      	movs	r2, #153	; 0x99
    1b92:	1ad2      	subs	r2, r2, r3
    1b94:	2a00      	cmp	r2, #0
    1b96:	dd29      	ble.n	1bec <__aeabi_i2f+0x98>
    1b98:	4094      	lsls	r4, r2
    1b9a:	0022      	movs	r2, r4
    1b9c:	4c14      	ldr	r4, [pc, #80]	; (1bf0 <__aeabi_i2f+0x9c>)
    1b9e:	4014      	ands	r4, r2
    1ba0:	0751      	lsls	r1, r2, #29
    1ba2:	d004      	beq.n	1bae <__aeabi_i2f+0x5a>
    1ba4:	210f      	movs	r1, #15
    1ba6:	400a      	ands	r2, r1
    1ba8:	2a04      	cmp	r2, #4
    1baa:	d000      	beq.n	1bae <__aeabi_i2f+0x5a>
    1bac:	3404      	adds	r4, #4
    1bae:	0162      	lsls	r2, r4, #5
    1bb0:	d413      	bmi.n	1bda <__aeabi_i2f+0x86>
    1bb2:	01a4      	lsls	r4, r4, #6
    1bb4:	0a64      	lsrs	r4, r4, #9
    1bb6:	b2db      	uxtb	r3, r3
    1bb8:	002a      	movs	r2, r5
    1bba:	e7e0      	b.n	1b7e <__aeabi_i2f+0x2a>
    1bbc:	2200      	movs	r2, #0
    1bbe:	2300      	movs	r3, #0
    1bc0:	2400      	movs	r4, #0
    1bc2:	e7dc      	b.n	1b7e <__aeabi_i2f+0x2a>
    1bc4:	2205      	movs	r2, #5
    1bc6:	0021      	movs	r1, r4
    1bc8:	1a12      	subs	r2, r2, r0
    1bca:	40d1      	lsrs	r1, r2
    1bcc:	22b9      	movs	r2, #185	; 0xb9
    1bce:	1ad2      	subs	r2, r2, r3
    1bd0:	4094      	lsls	r4, r2
    1bd2:	1e62      	subs	r2, r4, #1
    1bd4:	4194      	sbcs	r4, r2
    1bd6:	430c      	orrs	r4, r1
    1bd8:	e7da      	b.n	1b90 <__aeabi_i2f+0x3c>
    1bda:	4b05      	ldr	r3, [pc, #20]	; (1bf0 <__aeabi_i2f+0x9c>)
    1bdc:	002a      	movs	r2, r5
    1bde:	401c      	ands	r4, r3
    1be0:	239f      	movs	r3, #159	; 0x9f
    1be2:	01a4      	lsls	r4, r4, #6
    1be4:	1a1b      	subs	r3, r3, r0
    1be6:	0a64      	lsrs	r4, r4, #9
    1be8:	b2db      	uxtb	r3, r3
    1bea:	e7c8      	b.n	1b7e <__aeabi_i2f+0x2a>
    1bec:	0022      	movs	r2, r4
    1bee:	e7d5      	b.n	1b9c <__aeabi_i2f+0x48>
    1bf0:	fbffffff 	.word	0xfbffffff

00001bf4 <__aeabi_ddiv>:
    1bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1bf6:	4657      	mov	r7, sl
    1bf8:	4645      	mov	r5, r8
    1bfa:	46de      	mov	lr, fp
    1bfc:	464e      	mov	r6, r9
    1bfe:	b5e0      	push	{r5, r6, r7, lr}
    1c00:	004c      	lsls	r4, r1, #1
    1c02:	030e      	lsls	r6, r1, #12
    1c04:	b087      	sub	sp, #28
    1c06:	4683      	mov	fp, r0
    1c08:	4692      	mov	sl, r2
    1c0a:	001d      	movs	r5, r3
    1c0c:	4680      	mov	r8, r0
    1c0e:	0b36      	lsrs	r6, r6, #12
    1c10:	0d64      	lsrs	r4, r4, #21
    1c12:	0fcf      	lsrs	r7, r1, #31
    1c14:	2c00      	cmp	r4, #0
    1c16:	d04f      	beq.n	1cb8 <__aeabi_ddiv+0xc4>
    1c18:	4b6f      	ldr	r3, [pc, #444]	; (1dd8 <__aeabi_ddiv+0x1e4>)
    1c1a:	429c      	cmp	r4, r3
    1c1c:	d035      	beq.n	1c8a <__aeabi_ddiv+0x96>
    1c1e:	2380      	movs	r3, #128	; 0x80
    1c20:	0f42      	lsrs	r2, r0, #29
    1c22:	041b      	lsls	r3, r3, #16
    1c24:	00f6      	lsls	r6, r6, #3
    1c26:	4313      	orrs	r3, r2
    1c28:	4333      	orrs	r3, r6
    1c2a:	4699      	mov	r9, r3
    1c2c:	00c3      	lsls	r3, r0, #3
    1c2e:	4698      	mov	r8, r3
    1c30:	4b6a      	ldr	r3, [pc, #424]	; (1ddc <__aeabi_ddiv+0x1e8>)
    1c32:	2600      	movs	r6, #0
    1c34:	469c      	mov	ip, r3
    1c36:	2300      	movs	r3, #0
    1c38:	4464      	add	r4, ip
    1c3a:	9303      	str	r3, [sp, #12]
    1c3c:	032b      	lsls	r3, r5, #12
    1c3e:	0b1b      	lsrs	r3, r3, #12
    1c40:	469b      	mov	fp, r3
    1c42:	006b      	lsls	r3, r5, #1
    1c44:	0fed      	lsrs	r5, r5, #31
    1c46:	4650      	mov	r0, sl
    1c48:	0d5b      	lsrs	r3, r3, #21
    1c4a:	9501      	str	r5, [sp, #4]
    1c4c:	d05e      	beq.n	1d0c <__aeabi_ddiv+0x118>
    1c4e:	4a62      	ldr	r2, [pc, #392]	; (1dd8 <__aeabi_ddiv+0x1e4>)
    1c50:	4293      	cmp	r3, r2
    1c52:	d053      	beq.n	1cfc <__aeabi_ddiv+0x108>
    1c54:	465a      	mov	r2, fp
    1c56:	00d1      	lsls	r1, r2, #3
    1c58:	2280      	movs	r2, #128	; 0x80
    1c5a:	0f40      	lsrs	r0, r0, #29
    1c5c:	0412      	lsls	r2, r2, #16
    1c5e:	4302      	orrs	r2, r0
    1c60:	430a      	orrs	r2, r1
    1c62:	4693      	mov	fp, r2
    1c64:	4652      	mov	r2, sl
    1c66:	00d1      	lsls	r1, r2, #3
    1c68:	4a5c      	ldr	r2, [pc, #368]	; (1ddc <__aeabi_ddiv+0x1e8>)
    1c6a:	4694      	mov	ip, r2
    1c6c:	2200      	movs	r2, #0
    1c6e:	4463      	add	r3, ip
    1c70:	0038      	movs	r0, r7
    1c72:	4068      	eors	r0, r5
    1c74:	4684      	mov	ip, r0
    1c76:	9002      	str	r0, [sp, #8]
    1c78:	1ae4      	subs	r4, r4, r3
    1c7a:	4316      	orrs	r6, r2
    1c7c:	2e0f      	cmp	r6, #15
    1c7e:	d900      	bls.n	1c82 <__aeabi_ddiv+0x8e>
    1c80:	e0b4      	b.n	1dec <__aeabi_ddiv+0x1f8>
    1c82:	4b57      	ldr	r3, [pc, #348]	; (1de0 <__aeabi_ddiv+0x1ec>)
    1c84:	00b6      	lsls	r6, r6, #2
    1c86:	599b      	ldr	r3, [r3, r6]
    1c88:	469f      	mov	pc, r3
    1c8a:	0003      	movs	r3, r0
    1c8c:	4333      	orrs	r3, r6
    1c8e:	4699      	mov	r9, r3
    1c90:	d16c      	bne.n	1d6c <__aeabi_ddiv+0x178>
    1c92:	2300      	movs	r3, #0
    1c94:	4698      	mov	r8, r3
    1c96:	3302      	adds	r3, #2
    1c98:	2608      	movs	r6, #8
    1c9a:	9303      	str	r3, [sp, #12]
    1c9c:	e7ce      	b.n	1c3c <__aeabi_ddiv+0x48>
    1c9e:	46cb      	mov	fp, r9
    1ca0:	4641      	mov	r1, r8
    1ca2:	9a03      	ldr	r2, [sp, #12]
    1ca4:	9701      	str	r7, [sp, #4]
    1ca6:	2a02      	cmp	r2, #2
    1ca8:	d165      	bne.n	1d76 <__aeabi_ddiv+0x182>
    1caa:	9b01      	ldr	r3, [sp, #4]
    1cac:	4c4a      	ldr	r4, [pc, #296]	; (1dd8 <__aeabi_ddiv+0x1e4>)
    1cae:	469c      	mov	ip, r3
    1cb0:	2300      	movs	r3, #0
    1cb2:	2200      	movs	r2, #0
    1cb4:	4698      	mov	r8, r3
    1cb6:	e06b      	b.n	1d90 <__aeabi_ddiv+0x19c>
    1cb8:	0003      	movs	r3, r0
    1cba:	4333      	orrs	r3, r6
    1cbc:	4699      	mov	r9, r3
    1cbe:	d04e      	beq.n	1d5e <__aeabi_ddiv+0x16a>
    1cc0:	2e00      	cmp	r6, #0
    1cc2:	d100      	bne.n	1cc6 <__aeabi_ddiv+0xd2>
    1cc4:	e1bc      	b.n	2040 <STACK_SIZE+0x40>
    1cc6:	0030      	movs	r0, r6
    1cc8:	f001 f97c 	bl	2fc4 <__clzsi2>
    1ccc:	0003      	movs	r3, r0
    1cce:	3b0b      	subs	r3, #11
    1cd0:	2b1c      	cmp	r3, #28
    1cd2:	dd00      	ble.n	1cd6 <__aeabi_ddiv+0xe2>
    1cd4:	e1ac      	b.n	2030 <STACK_SIZE+0x30>
    1cd6:	221d      	movs	r2, #29
    1cd8:	1ad3      	subs	r3, r2, r3
    1cda:	465a      	mov	r2, fp
    1cdc:	0001      	movs	r1, r0
    1cde:	40da      	lsrs	r2, r3
    1ce0:	3908      	subs	r1, #8
    1ce2:	408e      	lsls	r6, r1
    1ce4:	0013      	movs	r3, r2
    1ce6:	4333      	orrs	r3, r6
    1ce8:	4699      	mov	r9, r3
    1cea:	465b      	mov	r3, fp
    1cec:	408b      	lsls	r3, r1
    1cee:	4698      	mov	r8, r3
    1cf0:	2300      	movs	r3, #0
    1cf2:	4c3c      	ldr	r4, [pc, #240]	; (1de4 <__aeabi_ddiv+0x1f0>)
    1cf4:	2600      	movs	r6, #0
    1cf6:	1a24      	subs	r4, r4, r0
    1cf8:	9303      	str	r3, [sp, #12]
    1cfa:	e79f      	b.n	1c3c <__aeabi_ddiv+0x48>
    1cfc:	4651      	mov	r1, sl
    1cfe:	465a      	mov	r2, fp
    1d00:	4311      	orrs	r1, r2
    1d02:	d129      	bne.n	1d58 <__aeabi_ddiv+0x164>
    1d04:	2200      	movs	r2, #0
    1d06:	4693      	mov	fp, r2
    1d08:	3202      	adds	r2, #2
    1d0a:	e7b1      	b.n	1c70 <__aeabi_ddiv+0x7c>
    1d0c:	4659      	mov	r1, fp
    1d0e:	4301      	orrs	r1, r0
    1d10:	d01e      	beq.n	1d50 <__aeabi_ddiv+0x15c>
    1d12:	465b      	mov	r3, fp
    1d14:	2b00      	cmp	r3, #0
    1d16:	d100      	bne.n	1d1a <__aeabi_ddiv+0x126>
    1d18:	e19e      	b.n	2058 <STACK_SIZE+0x58>
    1d1a:	4658      	mov	r0, fp
    1d1c:	f001 f952 	bl	2fc4 <__clzsi2>
    1d20:	0003      	movs	r3, r0
    1d22:	3b0b      	subs	r3, #11
    1d24:	2b1c      	cmp	r3, #28
    1d26:	dd00      	ble.n	1d2a <__aeabi_ddiv+0x136>
    1d28:	e18f      	b.n	204a <STACK_SIZE+0x4a>
    1d2a:	0002      	movs	r2, r0
    1d2c:	4659      	mov	r1, fp
    1d2e:	3a08      	subs	r2, #8
    1d30:	4091      	lsls	r1, r2
    1d32:	468b      	mov	fp, r1
    1d34:	211d      	movs	r1, #29
    1d36:	1acb      	subs	r3, r1, r3
    1d38:	4651      	mov	r1, sl
    1d3a:	40d9      	lsrs	r1, r3
    1d3c:	000b      	movs	r3, r1
    1d3e:	4659      	mov	r1, fp
    1d40:	430b      	orrs	r3, r1
    1d42:	4651      	mov	r1, sl
    1d44:	469b      	mov	fp, r3
    1d46:	4091      	lsls	r1, r2
    1d48:	4b26      	ldr	r3, [pc, #152]	; (1de4 <__aeabi_ddiv+0x1f0>)
    1d4a:	2200      	movs	r2, #0
    1d4c:	1a1b      	subs	r3, r3, r0
    1d4e:	e78f      	b.n	1c70 <__aeabi_ddiv+0x7c>
    1d50:	2300      	movs	r3, #0
    1d52:	2201      	movs	r2, #1
    1d54:	469b      	mov	fp, r3
    1d56:	e78b      	b.n	1c70 <__aeabi_ddiv+0x7c>
    1d58:	4651      	mov	r1, sl
    1d5a:	2203      	movs	r2, #3
    1d5c:	e788      	b.n	1c70 <__aeabi_ddiv+0x7c>
    1d5e:	2300      	movs	r3, #0
    1d60:	4698      	mov	r8, r3
    1d62:	3301      	adds	r3, #1
    1d64:	2604      	movs	r6, #4
    1d66:	2400      	movs	r4, #0
    1d68:	9303      	str	r3, [sp, #12]
    1d6a:	e767      	b.n	1c3c <__aeabi_ddiv+0x48>
    1d6c:	2303      	movs	r3, #3
    1d6e:	46b1      	mov	r9, r6
    1d70:	9303      	str	r3, [sp, #12]
    1d72:	260c      	movs	r6, #12
    1d74:	e762      	b.n	1c3c <__aeabi_ddiv+0x48>
    1d76:	2a03      	cmp	r2, #3
    1d78:	d100      	bne.n	1d7c <__aeabi_ddiv+0x188>
    1d7a:	e25c      	b.n	2236 <STACK_SIZE+0x236>
    1d7c:	9b01      	ldr	r3, [sp, #4]
    1d7e:	2a01      	cmp	r2, #1
    1d80:	d000      	beq.n	1d84 <__aeabi_ddiv+0x190>
    1d82:	e1e4      	b.n	214e <STACK_SIZE+0x14e>
    1d84:	4013      	ands	r3, r2
    1d86:	469c      	mov	ip, r3
    1d88:	2300      	movs	r3, #0
    1d8a:	2400      	movs	r4, #0
    1d8c:	2200      	movs	r2, #0
    1d8e:	4698      	mov	r8, r3
    1d90:	2100      	movs	r1, #0
    1d92:	0312      	lsls	r2, r2, #12
    1d94:	0b13      	lsrs	r3, r2, #12
    1d96:	0d0a      	lsrs	r2, r1, #20
    1d98:	0512      	lsls	r2, r2, #20
    1d9a:	431a      	orrs	r2, r3
    1d9c:	0523      	lsls	r3, r4, #20
    1d9e:	4c12      	ldr	r4, [pc, #72]	; (1de8 <__aeabi_ddiv+0x1f4>)
    1da0:	4640      	mov	r0, r8
    1da2:	4022      	ands	r2, r4
    1da4:	4313      	orrs	r3, r2
    1da6:	4662      	mov	r2, ip
    1da8:	005b      	lsls	r3, r3, #1
    1daa:	07d2      	lsls	r2, r2, #31
    1dac:	085b      	lsrs	r3, r3, #1
    1dae:	4313      	orrs	r3, r2
    1db0:	0019      	movs	r1, r3
    1db2:	b007      	add	sp, #28
    1db4:	bc3c      	pop	{r2, r3, r4, r5}
    1db6:	4690      	mov	r8, r2
    1db8:	4699      	mov	r9, r3
    1dba:	46a2      	mov	sl, r4
    1dbc:	46ab      	mov	fp, r5
    1dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1dc0:	2300      	movs	r3, #0
    1dc2:	2280      	movs	r2, #128	; 0x80
    1dc4:	469c      	mov	ip, r3
    1dc6:	0312      	lsls	r2, r2, #12
    1dc8:	4698      	mov	r8, r3
    1dca:	4c03      	ldr	r4, [pc, #12]	; (1dd8 <__aeabi_ddiv+0x1e4>)
    1dcc:	e7e0      	b.n	1d90 <__aeabi_ddiv+0x19c>
    1dce:	2300      	movs	r3, #0
    1dd0:	4c01      	ldr	r4, [pc, #4]	; (1dd8 <__aeabi_ddiv+0x1e4>)
    1dd2:	2200      	movs	r2, #0
    1dd4:	4698      	mov	r8, r3
    1dd6:	e7db      	b.n	1d90 <__aeabi_ddiv+0x19c>
    1dd8:	000007ff 	.word	0x000007ff
    1ddc:	fffffc01 	.word	0xfffffc01
    1de0:	00004540 	.word	0x00004540
    1de4:	fffffc0d 	.word	0xfffffc0d
    1de8:	800fffff 	.word	0x800fffff
    1dec:	45d9      	cmp	r9, fp
    1dee:	d900      	bls.n	1df2 <__aeabi_ddiv+0x1fe>
    1df0:	e139      	b.n	2066 <STACK_SIZE+0x66>
    1df2:	d100      	bne.n	1df6 <__aeabi_ddiv+0x202>
    1df4:	e134      	b.n	2060 <STACK_SIZE+0x60>
    1df6:	2300      	movs	r3, #0
    1df8:	4646      	mov	r6, r8
    1dfa:	464d      	mov	r5, r9
    1dfc:	469a      	mov	sl, r3
    1dfe:	3c01      	subs	r4, #1
    1e00:	465b      	mov	r3, fp
    1e02:	0e0a      	lsrs	r2, r1, #24
    1e04:	021b      	lsls	r3, r3, #8
    1e06:	431a      	orrs	r2, r3
    1e08:	020b      	lsls	r3, r1, #8
    1e0a:	0c17      	lsrs	r7, r2, #16
    1e0c:	9303      	str	r3, [sp, #12]
    1e0e:	0413      	lsls	r3, r2, #16
    1e10:	0c1b      	lsrs	r3, r3, #16
    1e12:	0039      	movs	r1, r7
    1e14:	0028      	movs	r0, r5
    1e16:	4690      	mov	r8, r2
    1e18:	9301      	str	r3, [sp, #4]
    1e1a:	f7ff fa49 	bl	12b0 <__udivsi3>
    1e1e:	0002      	movs	r2, r0
    1e20:	9b01      	ldr	r3, [sp, #4]
    1e22:	4683      	mov	fp, r0
    1e24:	435a      	muls	r2, r3
    1e26:	0028      	movs	r0, r5
    1e28:	0039      	movs	r1, r7
    1e2a:	4691      	mov	r9, r2
    1e2c:	f7ff fac6 	bl	13bc <__aeabi_uidivmod>
    1e30:	0c35      	lsrs	r5, r6, #16
    1e32:	0409      	lsls	r1, r1, #16
    1e34:	430d      	orrs	r5, r1
    1e36:	45a9      	cmp	r9, r5
    1e38:	d90d      	bls.n	1e56 <__aeabi_ddiv+0x262>
    1e3a:	465b      	mov	r3, fp
    1e3c:	4445      	add	r5, r8
    1e3e:	3b01      	subs	r3, #1
    1e40:	45a8      	cmp	r8, r5
    1e42:	d900      	bls.n	1e46 <__aeabi_ddiv+0x252>
    1e44:	e13a      	b.n	20bc <STACK_SIZE+0xbc>
    1e46:	45a9      	cmp	r9, r5
    1e48:	d800      	bhi.n	1e4c <__aeabi_ddiv+0x258>
    1e4a:	e137      	b.n	20bc <STACK_SIZE+0xbc>
    1e4c:	2302      	movs	r3, #2
    1e4e:	425b      	negs	r3, r3
    1e50:	469c      	mov	ip, r3
    1e52:	4445      	add	r5, r8
    1e54:	44e3      	add	fp, ip
    1e56:	464b      	mov	r3, r9
    1e58:	1aeb      	subs	r3, r5, r3
    1e5a:	0039      	movs	r1, r7
    1e5c:	0018      	movs	r0, r3
    1e5e:	9304      	str	r3, [sp, #16]
    1e60:	f7ff fa26 	bl	12b0 <__udivsi3>
    1e64:	9b01      	ldr	r3, [sp, #4]
    1e66:	0005      	movs	r5, r0
    1e68:	4343      	muls	r3, r0
    1e6a:	0039      	movs	r1, r7
    1e6c:	9804      	ldr	r0, [sp, #16]
    1e6e:	4699      	mov	r9, r3
    1e70:	f7ff faa4 	bl	13bc <__aeabi_uidivmod>
    1e74:	0433      	lsls	r3, r6, #16
    1e76:	0409      	lsls	r1, r1, #16
    1e78:	0c1b      	lsrs	r3, r3, #16
    1e7a:	430b      	orrs	r3, r1
    1e7c:	4599      	cmp	r9, r3
    1e7e:	d909      	bls.n	1e94 <__aeabi_ddiv+0x2a0>
    1e80:	4443      	add	r3, r8
    1e82:	1e6a      	subs	r2, r5, #1
    1e84:	4598      	cmp	r8, r3
    1e86:	d900      	bls.n	1e8a <__aeabi_ddiv+0x296>
    1e88:	e11a      	b.n	20c0 <STACK_SIZE+0xc0>
    1e8a:	4599      	cmp	r9, r3
    1e8c:	d800      	bhi.n	1e90 <__aeabi_ddiv+0x29c>
    1e8e:	e117      	b.n	20c0 <STACK_SIZE+0xc0>
    1e90:	3d02      	subs	r5, #2
    1e92:	4443      	add	r3, r8
    1e94:	464a      	mov	r2, r9
    1e96:	1a9b      	subs	r3, r3, r2
    1e98:	465a      	mov	r2, fp
    1e9a:	0412      	lsls	r2, r2, #16
    1e9c:	432a      	orrs	r2, r5
    1e9e:	9903      	ldr	r1, [sp, #12]
    1ea0:	4693      	mov	fp, r2
    1ea2:	0c10      	lsrs	r0, r2, #16
    1ea4:	0c0a      	lsrs	r2, r1, #16
    1ea6:	4691      	mov	r9, r2
    1ea8:	0409      	lsls	r1, r1, #16
    1eaa:	465a      	mov	r2, fp
    1eac:	0c09      	lsrs	r1, r1, #16
    1eae:	464e      	mov	r6, r9
    1eb0:	000d      	movs	r5, r1
    1eb2:	0412      	lsls	r2, r2, #16
    1eb4:	0c12      	lsrs	r2, r2, #16
    1eb6:	4345      	muls	r5, r0
    1eb8:	9105      	str	r1, [sp, #20]
    1eba:	4351      	muls	r1, r2
    1ebc:	4372      	muls	r2, r6
    1ebe:	4370      	muls	r0, r6
    1ec0:	1952      	adds	r2, r2, r5
    1ec2:	0c0e      	lsrs	r6, r1, #16
    1ec4:	18b2      	adds	r2, r6, r2
    1ec6:	4295      	cmp	r5, r2
    1ec8:	d903      	bls.n	1ed2 <__aeabi_ddiv+0x2de>
    1eca:	2580      	movs	r5, #128	; 0x80
    1ecc:	026d      	lsls	r5, r5, #9
    1ece:	46ac      	mov	ip, r5
    1ed0:	4460      	add	r0, ip
    1ed2:	0c15      	lsrs	r5, r2, #16
    1ed4:	0409      	lsls	r1, r1, #16
    1ed6:	0412      	lsls	r2, r2, #16
    1ed8:	0c09      	lsrs	r1, r1, #16
    1eda:	1828      	adds	r0, r5, r0
    1edc:	1852      	adds	r2, r2, r1
    1ede:	4283      	cmp	r3, r0
    1ee0:	d200      	bcs.n	1ee4 <__aeabi_ddiv+0x2f0>
    1ee2:	e0ce      	b.n	2082 <STACK_SIZE+0x82>
    1ee4:	d100      	bne.n	1ee8 <__aeabi_ddiv+0x2f4>
    1ee6:	e0c8      	b.n	207a <STACK_SIZE+0x7a>
    1ee8:	1a1d      	subs	r5, r3, r0
    1eea:	4653      	mov	r3, sl
    1eec:	1a9e      	subs	r6, r3, r2
    1eee:	45b2      	cmp	sl, r6
    1ef0:	4192      	sbcs	r2, r2
    1ef2:	4252      	negs	r2, r2
    1ef4:	1aab      	subs	r3, r5, r2
    1ef6:	469a      	mov	sl, r3
    1ef8:	4598      	cmp	r8, r3
    1efa:	d100      	bne.n	1efe <__aeabi_ddiv+0x30a>
    1efc:	e117      	b.n	212e <STACK_SIZE+0x12e>
    1efe:	0039      	movs	r1, r7
    1f00:	0018      	movs	r0, r3
    1f02:	f7ff f9d5 	bl	12b0 <__udivsi3>
    1f06:	9b01      	ldr	r3, [sp, #4]
    1f08:	0005      	movs	r5, r0
    1f0a:	4343      	muls	r3, r0
    1f0c:	0039      	movs	r1, r7
    1f0e:	4650      	mov	r0, sl
    1f10:	9304      	str	r3, [sp, #16]
    1f12:	f7ff fa53 	bl	13bc <__aeabi_uidivmod>
    1f16:	9804      	ldr	r0, [sp, #16]
    1f18:	040b      	lsls	r3, r1, #16
    1f1a:	0c31      	lsrs	r1, r6, #16
    1f1c:	4319      	orrs	r1, r3
    1f1e:	4288      	cmp	r0, r1
    1f20:	d909      	bls.n	1f36 <__aeabi_ddiv+0x342>
    1f22:	4441      	add	r1, r8
    1f24:	1e6b      	subs	r3, r5, #1
    1f26:	4588      	cmp	r8, r1
    1f28:	d900      	bls.n	1f2c <__aeabi_ddiv+0x338>
    1f2a:	e107      	b.n	213c <STACK_SIZE+0x13c>
    1f2c:	4288      	cmp	r0, r1
    1f2e:	d800      	bhi.n	1f32 <__aeabi_ddiv+0x33e>
    1f30:	e104      	b.n	213c <STACK_SIZE+0x13c>
    1f32:	3d02      	subs	r5, #2
    1f34:	4441      	add	r1, r8
    1f36:	9b04      	ldr	r3, [sp, #16]
    1f38:	1acb      	subs	r3, r1, r3
    1f3a:	0018      	movs	r0, r3
    1f3c:	0039      	movs	r1, r7
    1f3e:	9304      	str	r3, [sp, #16]
    1f40:	f7ff f9b6 	bl	12b0 <__udivsi3>
    1f44:	9b01      	ldr	r3, [sp, #4]
    1f46:	4682      	mov	sl, r0
    1f48:	4343      	muls	r3, r0
    1f4a:	0039      	movs	r1, r7
    1f4c:	9804      	ldr	r0, [sp, #16]
    1f4e:	9301      	str	r3, [sp, #4]
    1f50:	f7ff fa34 	bl	13bc <__aeabi_uidivmod>
    1f54:	9801      	ldr	r0, [sp, #4]
    1f56:	040b      	lsls	r3, r1, #16
    1f58:	0431      	lsls	r1, r6, #16
    1f5a:	0c09      	lsrs	r1, r1, #16
    1f5c:	4319      	orrs	r1, r3
    1f5e:	4288      	cmp	r0, r1
    1f60:	d90d      	bls.n	1f7e <__aeabi_ddiv+0x38a>
    1f62:	4653      	mov	r3, sl
    1f64:	4441      	add	r1, r8
    1f66:	3b01      	subs	r3, #1
    1f68:	4588      	cmp	r8, r1
    1f6a:	d900      	bls.n	1f6e <__aeabi_ddiv+0x37a>
    1f6c:	e0e8      	b.n	2140 <STACK_SIZE+0x140>
    1f6e:	4288      	cmp	r0, r1
    1f70:	d800      	bhi.n	1f74 <__aeabi_ddiv+0x380>
    1f72:	e0e5      	b.n	2140 <STACK_SIZE+0x140>
    1f74:	2302      	movs	r3, #2
    1f76:	425b      	negs	r3, r3
    1f78:	469c      	mov	ip, r3
    1f7a:	4441      	add	r1, r8
    1f7c:	44e2      	add	sl, ip
    1f7e:	9b01      	ldr	r3, [sp, #4]
    1f80:	042d      	lsls	r5, r5, #16
    1f82:	1ace      	subs	r6, r1, r3
    1f84:	4651      	mov	r1, sl
    1f86:	4329      	orrs	r1, r5
    1f88:	9d05      	ldr	r5, [sp, #20]
    1f8a:	464f      	mov	r7, r9
    1f8c:	002a      	movs	r2, r5
    1f8e:	040b      	lsls	r3, r1, #16
    1f90:	0c08      	lsrs	r0, r1, #16
    1f92:	0c1b      	lsrs	r3, r3, #16
    1f94:	435a      	muls	r2, r3
    1f96:	4345      	muls	r5, r0
    1f98:	437b      	muls	r3, r7
    1f9a:	4378      	muls	r0, r7
    1f9c:	195b      	adds	r3, r3, r5
    1f9e:	0c17      	lsrs	r7, r2, #16
    1fa0:	18fb      	adds	r3, r7, r3
    1fa2:	429d      	cmp	r5, r3
    1fa4:	d903      	bls.n	1fae <__aeabi_ddiv+0x3ba>
    1fa6:	2580      	movs	r5, #128	; 0x80
    1fa8:	026d      	lsls	r5, r5, #9
    1faa:	46ac      	mov	ip, r5
    1fac:	4460      	add	r0, ip
    1fae:	0c1d      	lsrs	r5, r3, #16
    1fb0:	0412      	lsls	r2, r2, #16
    1fb2:	041b      	lsls	r3, r3, #16
    1fb4:	0c12      	lsrs	r2, r2, #16
    1fb6:	1828      	adds	r0, r5, r0
    1fb8:	189b      	adds	r3, r3, r2
    1fba:	4286      	cmp	r6, r0
    1fbc:	d200      	bcs.n	1fc0 <__aeabi_ddiv+0x3cc>
    1fbe:	e093      	b.n	20e8 <STACK_SIZE+0xe8>
    1fc0:	d100      	bne.n	1fc4 <__aeabi_ddiv+0x3d0>
    1fc2:	e08e      	b.n	20e2 <STACK_SIZE+0xe2>
    1fc4:	2301      	movs	r3, #1
    1fc6:	4319      	orrs	r1, r3
    1fc8:	4ba0      	ldr	r3, [pc, #640]	; (224c <STACK_SIZE+0x24c>)
    1fca:	18e3      	adds	r3, r4, r3
    1fcc:	2b00      	cmp	r3, #0
    1fce:	dc00      	bgt.n	1fd2 <__aeabi_ddiv+0x3de>
    1fd0:	e099      	b.n	2106 <STACK_SIZE+0x106>
    1fd2:	074a      	lsls	r2, r1, #29
    1fd4:	d000      	beq.n	1fd8 <__aeabi_ddiv+0x3e4>
    1fd6:	e09e      	b.n	2116 <STACK_SIZE+0x116>
    1fd8:	465a      	mov	r2, fp
    1fda:	01d2      	lsls	r2, r2, #7
    1fdc:	d506      	bpl.n	1fec <__aeabi_ddiv+0x3f8>
    1fde:	465a      	mov	r2, fp
    1fe0:	4b9b      	ldr	r3, [pc, #620]	; (2250 <STACK_SIZE+0x250>)
    1fe2:	401a      	ands	r2, r3
    1fe4:	2380      	movs	r3, #128	; 0x80
    1fe6:	4693      	mov	fp, r2
    1fe8:	00db      	lsls	r3, r3, #3
    1fea:	18e3      	adds	r3, r4, r3
    1fec:	4a99      	ldr	r2, [pc, #612]	; (2254 <STACK_SIZE+0x254>)
    1fee:	4293      	cmp	r3, r2
    1ff0:	dd68      	ble.n	20c4 <STACK_SIZE+0xc4>
    1ff2:	2301      	movs	r3, #1
    1ff4:	9a02      	ldr	r2, [sp, #8]
    1ff6:	4c98      	ldr	r4, [pc, #608]	; (2258 <STACK_SIZE+0x258>)
    1ff8:	401a      	ands	r2, r3
    1ffa:	2300      	movs	r3, #0
    1ffc:	4694      	mov	ip, r2
    1ffe:	4698      	mov	r8, r3
    2000:	2200      	movs	r2, #0
    2002:	e6c5      	b.n	1d90 <__aeabi_ddiv+0x19c>
    2004:	2280      	movs	r2, #128	; 0x80
    2006:	464b      	mov	r3, r9
    2008:	0312      	lsls	r2, r2, #12
    200a:	4213      	tst	r3, r2
    200c:	d00a      	beq.n	2024 <STACK_SIZE+0x24>
    200e:	465b      	mov	r3, fp
    2010:	4213      	tst	r3, r2
    2012:	d106      	bne.n	2022 <STACK_SIZE+0x22>
    2014:	431a      	orrs	r2, r3
    2016:	0312      	lsls	r2, r2, #12
    2018:	0b12      	lsrs	r2, r2, #12
    201a:	46ac      	mov	ip, r5
    201c:	4688      	mov	r8, r1
    201e:	4c8e      	ldr	r4, [pc, #568]	; (2258 <STACK_SIZE+0x258>)
    2020:	e6b6      	b.n	1d90 <__aeabi_ddiv+0x19c>
    2022:	464b      	mov	r3, r9
    2024:	431a      	orrs	r2, r3
    2026:	0312      	lsls	r2, r2, #12
    2028:	0b12      	lsrs	r2, r2, #12
    202a:	46bc      	mov	ip, r7
    202c:	4c8a      	ldr	r4, [pc, #552]	; (2258 <STACK_SIZE+0x258>)
    202e:	e6af      	b.n	1d90 <__aeabi_ddiv+0x19c>
    2030:	0003      	movs	r3, r0
    2032:	465a      	mov	r2, fp
    2034:	3b28      	subs	r3, #40	; 0x28
    2036:	409a      	lsls	r2, r3
    2038:	2300      	movs	r3, #0
    203a:	4691      	mov	r9, r2
    203c:	4698      	mov	r8, r3
    203e:	e657      	b.n	1cf0 <__aeabi_ddiv+0xfc>
    2040:	4658      	mov	r0, fp
    2042:	f000 ffbf 	bl	2fc4 <__clzsi2>
    2046:	3020      	adds	r0, #32
    2048:	e640      	b.n	1ccc <__aeabi_ddiv+0xd8>
    204a:	0003      	movs	r3, r0
    204c:	4652      	mov	r2, sl
    204e:	3b28      	subs	r3, #40	; 0x28
    2050:	409a      	lsls	r2, r3
    2052:	2100      	movs	r1, #0
    2054:	4693      	mov	fp, r2
    2056:	e677      	b.n	1d48 <__aeabi_ddiv+0x154>
    2058:	f000 ffb4 	bl	2fc4 <__clzsi2>
    205c:	3020      	adds	r0, #32
    205e:	e65f      	b.n	1d20 <__aeabi_ddiv+0x12c>
    2060:	4588      	cmp	r8, r1
    2062:	d200      	bcs.n	2066 <STACK_SIZE+0x66>
    2064:	e6c7      	b.n	1df6 <__aeabi_ddiv+0x202>
    2066:	464b      	mov	r3, r9
    2068:	07de      	lsls	r6, r3, #31
    206a:	085d      	lsrs	r5, r3, #1
    206c:	4643      	mov	r3, r8
    206e:	085b      	lsrs	r3, r3, #1
    2070:	431e      	orrs	r6, r3
    2072:	4643      	mov	r3, r8
    2074:	07db      	lsls	r3, r3, #31
    2076:	469a      	mov	sl, r3
    2078:	e6c2      	b.n	1e00 <__aeabi_ddiv+0x20c>
    207a:	2500      	movs	r5, #0
    207c:	4592      	cmp	sl, r2
    207e:	d300      	bcc.n	2082 <STACK_SIZE+0x82>
    2080:	e733      	b.n	1eea <__aeabi_ddiv+0x2f6>
    2082:	9e03      	ldr	r6, [sp, #12]
    2084:	4659      	mov	r1, fp
    2086:	46b4      	mov	ip, r6
    2088:	44e2      	add	sl, ip
    208a:	45b2      	cmp	sl, r6
    208c:	41ad      	sbcs	r5, r5
    208e:	426d      	negs	r5, r5
    2090:	4445      	add	r5, r8
    2092:	18eb      	adds	r3, r5, r3
    2094:	3901      	subs	r1, #1
    2096:	4598      	cmp	r8, r3
    2098:	d207      	bcs.n	20aa <STACK_SIZE+0xaa>
    209a:	4298      	cmp	r0, r3
    209c:	d900      	bls.n	20a0 <STACK_SIZE+0xa0>
    209e:	e07f      	b.n	21a0 <STACK_SIZE+0x1a0>
    20a0:	d100      	bne.n	20a4 <STACK_SIZE+0xa4>
    20a2:	e0bc      	b.n	221e <STACK_SIZE+0x21e>
    20a4:	1a1d      	subs	r5, r3, r0
    20a6:	468b      	mov	fp, r1
    20a8:	e71f      	b.n	1eea <__aeabi_ddiv+0x2f6>
    20aa:	4598      	cmp	r8, r3
    20ac:	d1fa      	bne.n	20a4 <STACK_SIZE+0xa4>
    20ae:	9d03      	ldr	r5, [sp, #12]
    20b0:	4555      	cmp	r5, sl
    20b2:	d9f2      	bls.n	209a <STACK_SIZE+0x9a>
    20b4:	4643      	mov	r3, r8
    20b6:	468b      	mov	fp, r1
    20b8:	1a1d      	subs	r5, r3, r0
    20ba:	e716      	b.n	1eea <__aeabi_ddiv+0x2f6>
    20bc:	469b      	mov	fp, r3
    20be:	e6ca      	b.n	1e56 <__aeabi_ddiv+0x262>
    20c0:	0015      	movs	r5, r2
    20c2:	e6e7      	b.n	1e94 <__aeabi_ddiv+0x2a0>
    20c4:	465a      	mov	r2, fp
    20c6:	08c9      	lsrs	r1, r1, #3
    20c8:	0752      	lsls	r2, r2, #29
    20ca:	430a      	orrs	r2, r1
    20cc:	055b      	lsls	r3, r3, #21
    20ce:	4690      	mov	r8, r2
    20d0:	0d5c      	lsrs	r4, r3, #21
    20d2:	465a      	mov	r2, fp
    20d4:	2301      	movs	r3, #1
    20d6:	9902      	ldr	r1, [sp, #8]
    20d8:	0252      	lsls	r2, r2, #9
    20da:	4019      	ands	r1, r3
    20dc:	0b12      	lsrs	r2, r2, #12
    20de:	468c      	mov	ip, r1
    20e0:	e656      	b.n	1d90 <__aeabi_ddiv+0x19c>
    20e2:	2b00      	cmp	r3, #0
    20e4:	d100      	bne.n	20e8 <STACK_SIZE+0xe8>
    20e6:	e76f      	b.n	1fc8 <__aeabi_ddiv+0x3d4>
    20e8:	4446      	add	r6, r8
    20ea:	1e4a      	subs	r2, r1, #1
    20ec:	45b0      	cmp	r8, r6
    20ee:	d929      	bls.n	2144 <STACK_SIZE+0x144>
    20f0:	0011      	movs	r1, r2
    20f2:	4286      	cmp	r6, r0
    20f4:	d000      	beq.n	20f8 <STACK_SIZE+0xf8>
    20f6:	e765      	b.n	1fc4 <__aeabi_ddiv+0x3d0>
    20f8:	9a03      	ldr	r2, [sp, #12]
    20fa:	4293      	cmp	r3, r2
    20fc:	d000      	beq.n	2100 <STACK_SIZE+0x100>
    20fe:	e761      	b.n	1fc4 <__aeabi_ddiv+0x3d0>
    2100:	e762      	b.n	1fc8 <__aeabi_ddiv+0x3d4>
    2102:	2101      	movs	r1, #1
    2104:	4249      	negs	r1, r1
    2106:	2001      	movs	r0, #1
    2108:	1ac2      	subs	r2, r0, r3
    210a:	2a38      	cmp	r2, #56	; 0x38
    210c:	dd21      	ble.n	2152 <STACK_SIZE+0x152>
    210e:	9b02      	ldr	r3, [sp, #8]
    2110:	4003      	ands	r3, r0
    2112:	469c      	mov	ip, r3
    2114:	e638      	b.n	1d88 <__aeabi_ddiv+0x194>
    2116:	220f      	movs	r2, #15
    2118:	400a      	ands	r2, r1
    211a:	2a04      	cmp	r2, #4
    211c:	d100      	bne.n	2120 <STACK_SIZE+0x120>
    211e:	e75b      	b.n	1fd8 <__aeabi_ddiv+0x3e4>
    2120:	000a      	movs	r2, r1
    2122:	1d11      	adds	r1, r2, #4
    2124:	4291      	cmp	r1, r2
    2126:	4192      	sbcs	r2, r2
    2128:	4252      	negs	r2, r2
    212a:	4493      	add	fp, r2
    212c:	e754      	b.n	1fd8 <__aeabi_ddiv+0x3e4>
    212e:	4b47      	ldr	r3, [pc, #284]	; (224c <STACK_SIZE+0x24c>)
    2130:	18e3      	adds	r3, r4, r3
    2132:	2b00      	cmp	r3, #0
    2134:	dde5      	ble.n	2102 <STACK_SIZE+0x102>
    2136:	2201      	movs	r2, #1
    2138:	4252      	negs	r2, r2
    213a:	e7f2      	b.n	2122 <STACK_SIZE+0x122>
    213c:	001d      	movs	r5, r3
    213e:	e6fa      	b.n	1f36 <__aeabi_ddiv+0x342>
    2140:	469a      	mov	sl, r3
    2142:	e71c      	b.n	1f7e <__aeabi_ddiv+0x38a>
    2144:	42b0      	cmp	r0, r6
    2146:	d839      	bhi.n	21bc <STACK_SIZE+0x1bc>
    2148:	d06e      	beq.n	2228 <STACK_SIZE+0x228>
    214a:	0011      	movs	r1, r2
    214c:	e73a      	b.n	1fc4 <__aeabi_ddiv+0x3d0>
    214e:	9302      	str	r3, [sp, #8]
    2150:	e73a      	b.n	1fc8 <__aeabi_ddiv+0x3d4>
    2152:	2a1f      	cmp	r2, #31
    2154:	dc3c      	bgt.n	21d0 <STACK_SIZE+0x1d0>
    2156:	2320      	movs	r3, #32
    2158:	1a9b      	subs	r3, r3, r2
    215a:	000c      	movs	r4, r1
    215c:	4658      	mov	r0, fp
    215e:	4099      	lsls	r1, r3
    2160:	4098      	lsls	r0, r3
    2162:	1e4b      	subs	r3, r1, #1
    2164:	4199      	sbcs	r1, r3
    2166:	465b      	mov	r3, fp
    2168:	40d4      	lsrs	r4, r2
    216a:	40d3      	lsrs	r3, r2
    216c:	4320      	orrs	r0, r4
    216e:	4308      	orrs	r0, r1
    2170:	001a      	movs	r2, r3
    2172:	0743      	lsls	r3, r0, #29
    2174:	d009      	beq.n	218a <STACK_SIZE+0x18a>
    2176:	230f      	movs	r3, #15
    2178:	4003      	ands	r3, r0
    217a:	2b04      	cmp	r3, #4
    217c:	d005      	beq.n	218a <STACK_SIZE+0x18a>
    217e:	0001      	movs	r1, r0
    2180:	1d08      	adds	r0, r1, #4
    2182:	4288      	cmp	r0, r1
    2184:	419b      	sbcs	r3, r3
    2186:	425b      	negs	r3, r3
    2188:	18d2      	adds	r2, r2, r3
    218a:	0213      	lsls	r3, r2, #8
    218c:	d53a      	bpl.n	2204 <STACK_SIZE+0x204>
    218e:	2301      	movs	r3, #1
    2190:	9a02      	ldr	r2, [sp, #8]
    2192:	2401      	movs	r4, #1
    2194:	401a      	ands	r2, r3
    2196:	2300      	movs	r3, #0
    2198:	4694      	mov	ip, r2
    219a:	4698      	mov	r8, r3
    219c:	2200      	movs	r2, #0
    219e:	e5f7      	b.n	1d90 <__aeabi_ddiv+0x19c>
    21a0:	2102      	movs	r1, #2
    21a2:	4249      	negs	r1, r1
    21a4:	468c      	mov	ip, r1
    21a6:	9d03      	ldr	r5, [sp, #12]
    21a8:	44e3      	add	fp, ip
    21aa:	46ac      	mov	ip, r5
    21ac:	44e2      	add	sl, ip
    21ae:	45aa      	cmp	sl, r5
    21b0:	41ad      	sbcs	r5, r5
    21b2:	426d      	negs	r5, r5
    21b4:	4445      	add	r5, r8
    21b6:	18ed      	adds	r5, r5, r3
    21b8:	1a2d      	subs	r5, r5, r0
    21ba:	e696      	b.n	1eea <__aeabi_ddiv+0x2f6>
    21bc:	1e8a      	subs	r2, r1, #2
    21be:	9903      	ldr	r1, [sp, #12]
    21c0:	004d      	lsls	r5, r1, #1
    21c2:	428d      	cmp	r5, r1
    21c4:	4189      	sbcs	r1, r1
    21c6:	4249      	negs	r1, r1
    21c8:	4441      	add	r1, r8
    21ca:	1876      	adds	r6, r6, r1
    21cc:	9503      	str	r5, [sp, #12]
    21ce:	e78f      	b.n	20f0 <STACK_SIZE+0xf0>
    21d0:	201f      	movs	r0, #31
    21d2:	4240      	negs	r0, r0
    21d4:	1ac3      	subs	r3, r0, r3
    21d6:	4658      	mov	r0, fp
    21d8:	40d8      	lsrs	r0, r3
    21da:	0003      	movs	r3, r0
    21dc:	2a20      	cmp	r2, #32
    21de:	d028      	beq.n	2232 <STACK_SIZE+0x232>
    21e0:	2040      	movs	r0, #64	; 0x40
    21e2:	465d      	mov	r5, fp
    21e4:	1a82      	subs	r2, r0, r2
    21e6:	4095      	lsls	r5, r2
    21e8:	4329      	orrs	r1, r5
    21ea:	1e4a      	subs	r2, r1, #1
    21ec:	4191      	sbcs	r1, r2
    21ee:	4319      	orrs	r1, r3
    21f0:	2307      	movs	r3, #7
    21f2:	2200      	movs	r2, #0
    21f4:	400b      	ands	r3, r1
    21f6:	d009      	beq.n	220c <STACK_SIZE+0x20c>
    21f8:	230f      	movs	r3, #15
    21fa:	2200      	movs	r2, #0
    21fc:	400b      	ands	r3, r1
    21fe:	0008      	movs	r0, r1
    2200:	2b04      	cmp	r3, #4
    2202:	d1bd      	bne.n	2180 <STACK_SIZE+0x180>
    2204:	0001      	movs	r1, r0
    2206:	0753      	lsls	r3, r2, #29
    2208:	0252      	lsls	r2, r2, #9
    220a:	0b12      	lsrs	r2, r2, #12
    220c:	08c9      	lsrs	r1, r1, #3
    220e:	4319      	orrs	r1, r3
    2210:	2301      	movs	r3, #1
    2212:	4688      	mov	r8, r1
    2214:	9902      	ldr	r1, [sp, #8]
    2216:	2400      	movs	r4, #0
    2218:	4019      	ands	r1, r3
    221a:	468c      	mov	ip, r1
    221c:	e5b8      	b.n	1d90 <__aeabi_ddiv+0x19c>
    221e:	4552      	cmp	r2, sl
    2220:	d8be      	bhi.n	21a0 <STACK_SIZE+0x1a0>
    2222:	468b      	mov	fp, r1
    2224:	2500      	movs	r5, #0
    2226:	e660      	b.n	1eea <__aeabi_ddiv+0x2f6>
    2228:	9d03      	ldr	r5, [sp, #12]
    222a:	429d      	cmp	r5, r3
    222c:	d3c6      	bcc.n	21bc <STACK_SIZE+0x1bc>
    222e:	0011      	movs	r1, r2
    2230:	e762      	b.n	20f8 <STACK_SIZE+0xf8>
    2232:	2500      	movs	r5, #0
    2234:	e7d8      	b.n	21e8 <STACK_SIZE+0x1e8>
    2236:	2280      	movs	r2, #128	; 0x80
    2238:	465b      	mov	r3, fp
    223a:	0312      	lsls	r2, r2, #12
    223c:	431a      	orrs	r2, r3
    223e:	9b01      	ldr	r3, [sp, #4]
    2240:	0312      	lsls	r2, r2, #12
    2242:	0b12      	lsrs	r2, r2, #12
    2244:	469c      	mov	ip, r3
    2246:	4688      	mov	r8, r1
    2248:	4c03      	ldr	r4, [pc, #12]	; (2258 <STACK_SIZE+0x258>)
    224a:	e5a1      	b.n	1d90 <__aeabi_ddiv+0x19c>
    224c:	000003ff 	.word	0x000003ff
    2250:	feffffff 	.word	0xfeffffff
    2254:	000007fe 	.word	0x000007fe
    2258:	000007ff 	.word	0x000007ff

0000225c <__aeabi_dmul>:
    225c:	b5f0      	push	{r4, r5, r6, r7, lr}
    225e:	4657      	mov	r7, sl
    2260:	4645      	mov	r5, r8
    2262:	46de      	mov	lr, fp
    2264:	464e      	mov	r6, r9
    2266:	b5e0      	push	{r5, r6, r7, lr}
    2268:	030c      	lsls	r4, r1, #12
    226a:	4698      	mov	r8, r3
    226c:	004e      	lsls	r6, r1, #1
    226e:	0b23      	lsrs	r3, r4, #12
    2270:	b087      	sub	sp, #28
    2272:	0007      	movs	r7, r0
    2274:	4692      	mov	sl, r2
    2276:	469b      	mov	fp, r3
    2278:	0d76      	lsrs	r6, r6, #21
    227a:	0fcd      	lsrs	r5, r1, #31
    227c:	2e00      	cmp	r6, #0
    227e:	d06b      	beq.n	2358 <__aeabi_dmul+0xfc>
    2280:	4b6d      	ldr	r3, [pc, #436]	; (2438 <__aeabi_dmul+0x1dc>)
    2282:	429e      	cmp	r6, r3
    2284:	d035      	beq.n	22f2 <__aeabi_dmul+0x96>
    2286:	2480      	movs	r4, #128	; 0x80
    2288:	465b      	mov	r3, fp
    228a:	0f42      	lsrs	r2, r0, #29
    228c:	0424      	lsls	r4, r4, #16
    228e:	00db      	lsls	r3, r3, #3
    2290:	4314      	orrs	r4, r2
    2292:	431c      	orrs	r4, r3
    2294:	00c3      	lsls	r3, r0, #3
    2296:	4699      	mov	r9, r3
    2298:	4b68      	ldr	r3, [pc, #416]	; (243c <__aeabi_dmul+0x1e0>)
    229a:	46a3      	mov	fp, r4
    229c:	469c      	mov	ip, r3
    229e:	2300      	movs	r3, #0
    22a0:	2700      	movs	r7, #0
    22a2:	4466      	add	r6, ip
    22a4:	9302      	str	r3, [sp, #8]
    22a6:	4643      	mov	r3, r8
    22a8:	031c      	lsls	r4, r3, #12
    22aa:	005a      	lsls	r2, r3, #1
    22ac:	0fdb      	lsrs	r3, r3, #31
    22ae:	4650      	mov	r0, sl
    22b0:	0b24      	lsrs	r4, r4, #12
    22b2:	0d52      	lsrs	r2, r2, #21
    22b4:	4698      	mov	r8, r3
    22b6:	d100      	bne.n	22ba <__aeabi_dmul+0x5e>
    22b8:	e076      	b.n	23a8 <__aeabi_dmul+0x14c>
    22ba:	4b5f      	ldr	r3, [pc, #380]	; (2438 <__aeabi_dmul+0x1dc>)
    22bc:	429a      	cmp	r2, r3
    22be:	d06d      	beq.n	239c <__aeabi_dmul+0x140>
    22c0:	2380      	movs	r3, #128	; 0x80
    22c2:	0f41      	lsrs	r1, r0, #29
    22c4:	041b      	lsls	r3, r3, #16
    22c6:	430b      	orrs	r3, r1
    22c8:	495c      	ldr	r1, [pc, #368]	; (243c <__aeabi_dmul+0x1e0>)
    22ca:	00e4      	lsls	r4, r4, #3
    22cc:	468c      	mov	ip, r1
    22ce:	431c      	orrs	r4, r3
    22d0:	00c3      	lsls	r3, r0, #3
    22d2:	2000      	movs	r0, #0
    22d4:	4462      	add	r2, ip
    22d6:	4641      	mov	r1, r8
    22d8:	18b6      	adds	r6, r6, r2
    22da:	4069      	eors	r1, r5
    22dc:	1c72      	adds	r2, r6, #1
    22de:	9101      	str	r1, [sp, #4]
    22e0:	4694      	mov	ip, r2
    22e2:	4307      	orrs	r7, r0
    22e4:	2f0f      	cmp	r7, #15
    22e6:	d900      	bls.n	22ea <__aeabi_dmul+0x8e>
    22e8:	e0b0      	b.n	244c <__aeabi_dmul+0x1f0>
    22ea:	4a55      	ldr	r2, [pc, #340]	; (2440 <__aeabi_dmul+0x1e4>)
    22ec:	00bf      	lsls	r7, r7, #2
    22ee:	59d2      	ldr	r2, [r2, r7]
    22f0:	4697      	mov	pc, r2
    22f2:	465b      	mov	r3, fp
    22f4:	4303      	orrs	r3, r0
    22f6:	4699      	mov	r9, r3
    22f8:	d000      	beq.n	22fc <__aeabi_dmul+0xa0>
    22fa:	e087      	b.n	240c <__aeabi_dmul+0x1b0>
    22fc:	2300      	movs	r3, #0
    22fe:	469b      	mov	fp, r3
    2300:	3302      	adds	r3, #2
    2302:	2708      	movs	r7, #8
    2304:	9302      	str	r3, [sp, #8]
    2306:	e7ce      	b.n	22a6 <__aeabi_dmul+0x4a>
    2308:	4642      	mov	r2, r8
    230a:	9201      	str	r2, [sp, #4]
    230c:	2802      	cmp	r0, #2
    230e:	d067      	beq.n	23e0 <__aeabi_dmul+0x184>
    2310:	2803      	cmp	r0, #3
    2312:	d100      	bne.n	2316 <__aeabi_dmul+0xba>
    2314:	e20e      	b.n	2734 <__aeabi_dmul+0x4d8>
    2316:	2801      	cmp	r0, #1
    2318:	d000      	beq.n	231c <__aeabi_dmul+0xc0>
    231a:	e162      	b.n	25e2 <__aeabi_dmul+0x386>
    231c:	2300      	movs	r3, #0
    231e:	2400      	movs	r4, #0
    2320:	2200      	movs	r2, #0
    2322:	4699      	mov	r9, r3
    2324:	9901      	ldr	r1, [sp, #4]
    2326:	4001      	ands	r1, r0
    2328:	b2cd      	uxtb	r5, r1
    232a:	2100      	movs	r1, #0
    232c:	0312      	lsls	r2, r2, #12
    232e:	0d0b      	lsrs	r3, r1, #20
    2330:	0b12      	lsrs	r2, r2, #12
    2332:	051b      	lsls	r3, r3, #20
    2334:	4313      	orrs	r3, r2
    2336:	4a43      	ldr	r2, [pc, #268]	; (2444 <__aeabi_dmul+0x1e8>)
    2338:	0524      	lsls	r4, r4, #20
    233a:	4013      	ands	r3, r2
    233c:	431c      	orrs	r4, r3
    233e:	0064      	lsls	r4, r4, #1
    2340:	07ed      	lsls	r5, r5, #31
    2342:	0864      	lsrs	r4, r4, #1
    2344:	432c      	orrs	r4, r5
    2346:	4648      	mov	r0, r9
    2348:	0021      	movs	r1, r4
    234a:	b007      	add	sp, #28
    234c:	bc3c      	pop	{r2, r3, r4, r5}
    234e:	4690      	mov	r8, r2
    2350:	4699      	mov	r9, r3
    2352:	46a2      	mov	sl, r4
    2354:	46ab      	mov	fp, r5
    2356:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2358:	4303      	orrs	r3, r0
    235a:	4699      	mov	r9, r3
    235c:	d04f      	beq.n	23fe <__aeabi_dmul+0x1a2>
    235e:	465b      	mov	r3, fp
    2360:	2b00      	cmp	r3, #0
    2362:	d100      	bne.n	2366 <__aeabi_dmul+0x10a>
    2364:	e189      	b.n	267a <__aeabi_dmul+0x41e>
    2366:	4658      	mov	r0, fp
    2368:	f000 fe2c 	bl	2fc4 <__clzsi2>
    236c:	0003      	movs	r3, r0
    236e:	3b0b      	subs	r3, #11
    2370:	2b1c      	cmp	r3, #28
    2372:	dd00      	ble.n	2376 <__aeabi_dmul+0x11a>
    2374:	e17a      	b.n	266c <__aeabi_dmul+0x410>
    2376:	221d      	movs	r2, #29
    2378:	1ad3      	subs	r3, r2, r3
    237a:	003a      	movs	r2, r7
    237c:	0001      	movs	r1, r0
    237e:	465c      	mov	r4, fp
    2380:	40da      	lsrs	r2, r3
    2382:	3908      	subs	r1, #8
    2384:	408c      	lsls	r4, r1
    2386:	0013      	movs	r3, r2
    2388:	408f      	lsls	r7, r1
    238a:	4323      	orrs	r3, r4
    238c:	469b      	mov	fp, r3
    238e:	46b9      	mov	r9, r7
    2390:	2300      	movs	r3, #0
    2392:	4e2d      	ldr	r6, [pc, #180]	; (2448 <__aeabi_dmul+0x1ec>)
    2394:	2700      	movs	r7, #0
    2396:	1a36      	subs	r6, r6, r0
    2398:	9302      	str	r3, [sp, #8]
    239a:	e784      	b.n	22a6 <__aeabi_dmul+0x4a>
    239c:	4653      	mov	r3, sl
    239e:	4323      	orrs	r3, r4
    23a0:	d12a      	bne.n	23f8 <__aeabi_dmul+0x19c>
    23a2:	2400      	movs	r4, #0
    23a4:	2002      	movs	r0, #2
    23a6:	e796      	b.n	22d6 <__aeabi_dmul+0x7a>
    23a8:	4653      	mov	r3, sl
    23aa:	4323      	orrs	r3, r4
    23ac:	d020      	beq.n	23f0 <__aeabi_dmul+0x194>
    23ae:	2c00      	cmp	r4, #0
    23b0:	d100      	bne.n	23b4 <__aeabi_dmul+0x158>
    23b2:	e157      	b.n	2664 <__aeabi_dmul+0x408>
    23b4:	0020      	movs	r0, r4
    23b6:	f000 fe05 	bl	2fc4 <__clzsi2>
    23ba:	0003      	movs	r3, r0
    23bc:	3b0b      	subs	r3, #11
    23be:	2b1c      	cmp	r3, #28
    23c0:	dd00      	ble.n	23c4 <__aeabi_dmul+0x168>
    23c2:	e149      	b.n	2658 <__aeabi_dmul+0x3fc>
    23c4:	211d      	movs	r1, #29
    23c6:	1acb      	subs	r3, r1, r3
    23c8:	4651      	mov	r1, sl
    23ca:	0002      	movs	r2, r0
    23cc:	40d9      	lsrs	r1, r3
    23ce:	4653      	mov	r3, sl
    23d0:	3a08      	subs	r2, #8
    23d2:	4094      	lsls	r4, r2
    23d4:	4093      	lsls	r3, r2
    23d6:	430c      	orrs	r4, r1
    23d8:	4a1b      	ldr	r2, [pc, #108]	; (2448 <__aeabi_dmul+0x1ec>)
    23da:	1a12      	subs	r2, r2, r0
    23dc:	2000      	movs	r0, #0
    23de:	e77a      	b.n	22d6 <__aeabi_dmul+0x7a>
    23e0:	2501      	movs	r5, #1
    23e2:	9b01      	ldr	r3, [sp, #4]
    23e4:	4c14      	ldr	r4, [pc, #80]	; (2438 <__aeabi_dmul+0x1dc>)
    23e6:	401d      	ands	r5, r3
    23e8:	2300      	movs	r3, #0
    23ea:	2200      	movs	r2, #0
    23ec:	4699      	mov	r9, r3
    23ee:	e79c      	b.n	232a <__aeabi_dmul+0xce>
    23f0:	2400      	movs	r4, #0
    23f2:	2200      	movs	r2, #0
    23f4:	2001      	movs	r0, #1
    23f6:	e76e      	b.n	22d6 <__aeabi_dmul+0x7a>
    23f8:	4653      	mov	r3, sl
    23fa:	2003      	movs	r0, #3
    23fc:	e76b      	b.n	22d6 <__aeabi_dmul+0x7a>
    23fe:	2300      	movs	r3, #0
    2400:	469b      	mov	fp, r3
    2402:	3301      	adds	r3, #1
    2404:	2704      	movs	r7, #4
    2406:	2600      	movs	r6, #0
    2408:	9302      	str	r3, [sp, #8]
    240a:	e74c      	b.n	22a6 <__aeabi_dmul+0x4a>
    240c:	2303      	movs	r3, #3
    240e:	4681      	mov	r9, r0
    2410:	270c      	movs	r7, #12
    2412:	9302      	str	r3, [sp, #8]
    2414:	e747      	b.n	22a6 <__aeabi_dmul+0x4a>
    2416:	2280      	movs	r2, #128	; 0x80
    2418:	2300      	movs	r3, #0
    241a:	2500      	movs	r5, #0
    241c:	0312      	lsls	r2, r2, #12
    241e:	4699      	mov	r9, r3
    2420:	4c05      	ldr	r4, [pc, #20]	; (2438 <__aeabi_dmul+0x1dc>)
    2422:	e782      	b.n	232a <__aeabi_dmul+0xce>
    2424:	465c      	mov	r4, fp
    2426:	464b      	mov	r3, r9
    2428:	9802      	ldr	r0, [sp, #8]
    242a:	e76f      	b.n	230c <__aeabi_dmul+0xb0>
    242c:	465c      	mov	r4, fp
    242e:	464b      	mov	r3, r9
    2430:	9501      	str	r5, [sp, #4]
    2432:	9802      	ldr	r0, [sp, #8]
    2434:	e76a      	b.n	230c <__aeabi_dmul+0xb0>
    2436:	46c0      	nop			; (mov r8, r8)
    2438:	000007ff 	.word	0x000007ff
    243c:	fffffc01 	.word	0xfffffc01
    2440:	00004580 	.word	0x00004580
    2444:	800fffff 	.word	0x800fffff
    2448:	fffffc0d 	.word	0xfffffc0d
    244c:	464a      	mov	r2, r9
    244e:	4649      	mov	r1, r9
    2450:	0c17      	lsrs	r7, r2, #16
    2452:	0c1a      	lsrs	r2, r3, #16
    2454:	041b      	lsls	r3, r3, #16
    2456:	0c1b      	lsrs	r3, r3, #16
    2458:	0408      	lsls	r0, r1, #16
    245a:	0019      	movs	r1, r3
    245c:	0c00      	lsrs	r0, r0, #16
    245e:	4341      	muls	r1, r0
    2460:	0015      	movs	r5, r2
    2462:	4688      	mov	r8, r1
    2464:	0019      	movs	r1, r3
    2466:	437d      	muls	r5, r7
    2468:	4379      	muls	r1, r7
    246a:	9503      	str	r5, [sp, #12]
    246c:	4689      	mov	r9, r1
    246e:	0029      	movs	r1, r5
    2470:	0015      	movs	r5, r2
    2472:	4345      	muls	r5, r0
    2474:	444d      	add	r5, r9
    2476:	9502      	str	r5, [sp, #8]
    2478:	4645      	mov	r5, r8
    247a:	0c2d      	lsrs	r5, r5, #16
    247c:	46aa      	mov	sl, r5
    247e:	9d02      	ldr	r5, [sp, #8]
    2480:	4455      	add	r5, sl
    2482:	45a9      	cmp	r9, r5
    2484:	d906      	bls.n	2494 <__aeabi_dmul+0x238>
    2486:	468a      	mov	sl, r1
    2488:	2180      	movs	r1, #128	; 0x80
    248a:	0249      	lsls	r1, r1, #9
    248c:	4689      	mov	r9, r1
    248e:	44ca      	add	sl, r9
    2490:	4651      	mov	r1, sl
    2492:	9103      	str	r1, [sp, #12]
    2494:	0c29      	lsrs	r1, r5, #16
    2496:	9104      	str	r1, [sp, #16]
    2498:	4641      	mov	r1, r8
    249a:	0409      	lsls	r1, r1, #16
    249c:	042d      	lsls	r5, r5, #16
    249e:	0c09      	lsrs	r1, r1, #16
    24a0:	4688      	mov	r8, r1
    24a2:	0029      	movs	r1, r5
    24a4:	0c25      	lsrs	r5, r4, #16
    24a6:	0424      	lsls	r4, r4, #16
    24a8:	4441      	add	r1, r8
    24aa:	0c24      	lsrs	r4, r4, #16
    24ac:	9105      	str	r1, [sp, #20]
    24ae:	0021      	movs	r1, r4
    24b0:	4341      	muls	r1, r0
    24b2:	4688      	mov	r8, r1
    24b4:	0021      	movs	r1, r4
    24b6:	4379      	muls	r1, r7
    24b8:	468a      	mov	sl, r1
    24ba:	4368      	muls	r0, r5
    24bc:	4641      	mov	r1, r8
    24be:	4450      	add	r0, sl
    24c0:	4681      	mov	r9, r0
    24c2:	0c08      	lsrs	r0, r1, #16
    24c4:	4448      	add	r0, r9
    24c6:	436f      	muls	r7, r5
    24c8:	4582      	cmp	sl, r0
    24ca:	d903      	bls.n	24d4 <__aeabi_dmul+0x278>
    24cc:	2180      	movs	r1, #128	; 0x80
    24ce:	0249      	lsls	r1, r1, #9
    24d0:	4689      	mov	r9, r1
    24d2:	444f      	add	r7, r9
    24d4:	0c01      	lsrs	r1, r0, #16
    24d6:	4689      	mov	r9, r1
    24d8:	0039      	movs	r1, r7
    24da:	4449      	add	r1, r9
    24dc:	9102      	str	r1, [sp, #8]
    24de:	4641      	mov	r1, r8
    24e0:	040f      	lsls	r7, r1, #16
    24e2:	9904      	ldr	r1, [sp, #16]
    24e4:	0c3f      	lsrs	r7, r7, #16
    24e6:	4688      	mov	r8, r1
    24e8:	0400      	lsls	r0, r0, #16
    24ea:	19c0      	adds	r0, r0, r7
    24ec:	4480      	add	r8, r0
    24ee:	4641      	mov	r1, r8
    24f0:	9104      	str	r1, [sp, #16]
    24f2:	4659      	mov	r1, fp
    24f4:	0c0f      	lsrs	r7, r1, #16
    24f6:	0409      	lsls	r1, r1, #16
    24f8:	0c09      	lsrs	r1, r1, #16
    24fa:	4688      	mov	r8, r1
    24fc:	4359      	muls	r1, r3
    24fe:	468a      	mov	sl, r1
    2500:	0039      	movs	r1, r7
    2502:	4351      	muls	r1, r2
    2504:	4689      	mov	r9, r1
    2506:	4641      	mov	r1, r8
    2508:	434a      	muls	r2, r1
    250a:	4651      	mov	r1, sl
    250c:	0c09      	lsrs	r1, r1, #16
    250e:	468b      	mov	fp, r1
    2510:	437b      	muls	r3, r7
    2512:	18d2      	adds	r2, r2, r3
    2514:	445a      	add	r2, fp
    2516:	4293      	cmp	r3, r2
    2518:	d903      	bls.n	2522 <__aeabi_dmul+0x2c6>
    251a:	2380      	movs	r3, #128	; 0x80
    251c:	025b      	lsls	r3, r3, #9
    251e:	469b      	mov	fp, r3
    2520:	44d9      	add	r9, fp
    2522:	4651      	mov	r1, sl
    2524:	0409      	lsls	r1, r1, #16
    2526:	0c09      	lsrs	r1, r1, #16
    2528:	468a      	mov	sl, r1
    252a:	4641      	mov	r1, r8
    252c:	4361      	muls	r1, r4
    252e:	437c      	muls	r4, r7
    2530:	0c13      	lsrs	r3, r2, #16
    2532:	0412      	lsls	r2, r2, #16
    2534:	444b      	add	r3, r9
    2536:	4452      	add	r2, sl
    2538:	46a1      	mov	r9, r4
    253a:	468a      	mov	sl, r1
    253c:	003c      	movs	r4, r7
    253e:	4641      	mov	r1, r8
    2540:	436c      	muls	r4, r5
    2542:	434d      	muls	r5, r1
    2544:	4651      	mov	r1, sl
    2546:	444d      	add	r5, r9
    2548:	0c0f      	lsrs	r7, r1, #16
    254a:	197d      	adds	r5, r7, r5
    254c:	45a9      	cmp	r9, r5
    254e:	d903      	bls.n	2558 <__aeabi_dmul+0x2fc>
    2550:	2180      	movs	r1, #128	; 0x80
    2552:	0249      	lsls	r1, r1, #9
    2554:	4688      	mov	r8, r1
    2556:	4444      	add	r4, r8
    2558:	9f04      	ldr	r7, [sp, #16]
    255a:	9903      	ldr	r1, [sp, #12]
    255c:	46b8      	mov	r8, r7
    255e:	4441      	add	r1, r8
    2560:	468b      	mov	fp, r1
    2562:	4583      	cmp	fp, r0
    2564:	4180      	sbcs	r0, r0
    2566:	4241      	negs	r1, r0
    2568:	4688      	mov	r8, r1
    256a:	4651      	mov	r1, sl
    256c:	0408      	lsls	r0, r1, #16
    256e:	042f      	lsls	r7, r5, #16
    2570:	0c00      	lsrs	r0, r0, #16
    2572:	183f      	adds	r7, r7, r0
    2574:	4658      	mov	r0, fp
    2576:	9902      	ldr	r1, [sp, #8]
    2578:	1810      	adds	r0, r2, r0
    257a:	4689      	mov	r9, r1
    257c:	4290      	cmp	r0, r2
    257e:	4192      	sbcs	r2, r2
    2580:	444f      	add	r7, r9
    2582:	46ba      	mov	sl, r7
    2584:	4252      	negs	r2, r2
    2586:	4699      	mov	r9, r3
    2588:	4693      	mov	fp, r2
    258a:	44c2      	add	sl, r8
    258c:	44d1      	add	r9, sl
    258e:	44cb      	add	fp, r9
    2590:	428f      	cmp	r7, r1
    2592:	41bf      	sbcs	r7, r7
    2594:	45c2      	cmp	sl, r8
    2596:	4189      	sbcs	r1, r1
    2598:	4599      	cmp	r9, r3
    259a:	419b      	sbcs	r3, r3
    259c:	4593      	cmp	fp, r2
    259e:	4192      	sbcs	r2, r2
    25a0:	427f      	negs	r7, r7
    25a2:	4249      	negs	r1, r1
    25a4:	0c2d      	lsrs	r5, r5, #16
    25a6:	4252      	negs	r2, r2
    25a8:	430f      	orrs	r7, r1
    25aa:	425b      	negs	r3, r3
    25ac:	4313      	orrs	r3, r2
    25ae:	197f      	adds	r7, r7, r5
    25b0:	18ff      	adds	r7, r7, r3
    25b2:	465b      	mov	r3, fp
    25b4:	193c      	adds	r4, r7, r4
    25b6:	0ddb      	lsrs	r3, r3, #23
    25b8:	9a05      	ldr	r2, [sp, #20]
    25ba:	0264      	lsls	r4, r4, #9
    25bc:	431c      	orrs	r4, r3
    25be:	0243      	lsls	r3, r0, #9
    25c0:	4313      	orrs	r3, r2
    25c2:	1e5d      	subs	r5, r3, #1
    25c4:	41ab      	sbcs	r3, r5
    25c6:	465a      	mov	r2, fp
    25c8:	0dc0      	lsrs	r0, r0, #23
    25ca:	4303      	orrs	r3, r0
    25cc:	0252      	lsls	r2, r2, #9
    25ce:	4313      	orrs	r3, r2
    25d0:	01e2      	lsls	r2, r4, #7
    25d2:	d556      	bpl.n	2682 <__aeabi_dmul+0x426>
    25d4:	2001      	movs	r0, #1
    25d6:	085a      	lsrs	r2, r3, #1
    25d8:	4003      	ands	r3, r0
    25da:	4313      	orrs	r3, r2
    25dc:	07e2      	lsls	r2, r4, #31
    25de:	4313      	orrs	r3, r2
    25e0:	0864      	lsrs	r4, r4, #1
    25e2:	485a      	ldr	r0, [pc, #360]	; (274c <__aeabi_dmul+0x4f0>)
    25e4:	4460      	add	r0, ip
    25e6:	2800      	cmp	r0, #0
    25e8:	dd4d      	ble.n	2686 <__aeabi_dmul+0x42a>
    25ea:	075a      	lsls	r2, r3, #29
    25ec:	d009      	beq.n	2602 <__aeabi_dmul+0x3a6>
    25ee:	220f      	movs	r2, #15
    25f0:	401a      	ands	r2, r3
    25f2:	2a04      	cmp	r2, #4
    25f4:	d005      	beq.n	2602 <__aeabi_dmul+0x3a6>
    25f6:	1d1a      	adds	r2, r3, #4
    25f8:	429a      	cmp	r2, r3
    25fa:	419b      	sbcs	r3, r3
    25fc:	425b      	negs	r3, r3
    25fe:	18e4      	adds	r4, r4, r3
    2600:	0013      	movs	r3, r2
    2602:	01e2      	lsls	r2, r4, #7
    2604:	d504      	bpl.n	2610 <__aeabi_dmul+0x3b4>
    2606:	2080      	movs	r0, #128	; 0x80
    2608:	4a51      	ldr	r2, [pc, #324]	; (2750 <__aeabi_dmul+0x4f4>)
    260a:	00c0      	lsls	r0, r0, #3
    260c:	4014      	ands	r4, r2
    260e:	4460      	add	r0, ip
    2610:	4a50      	ldr	r2, [pc, #320]	; (2754 <__aeabi_dmul+0x4f8>)
    2612:	4290      	cmp	r0, r2
    2614:	dd00      	ble.n	2618 <__aeabi_dmul+0x3bc>
    2616:	e6e3      	b.n	23e0 <__aeabi_dmul+0x184>
    2618:	2501      	movs	r5, #1
    261a:	08db      	lsrs	r3, r3, #3
    261c:	0762      	lsls	r2, r4, #29
    261e:	431a      	orrs	r2, r3
    2620:	0264      	lsls	r4, r4, #9
    2622:	9b01      	ldr	r3, [sp, #4]
    2624:	4691      	mov	r9, r2
    2626:	0b22      	lsrs	r2, r4, #12
    2628:	0544      	lsls	r4, r0, #21
    262a:	0d64      	lsrs	r4, r4, #21
    262c:	401d      	ands	r5, r3
    262e:	e67c      	b.n	232a <__aeabi_dmul+0xce>
    2630:	2280      	movs	r2, #128	; 0x80
    2632:	4659      	mov	r1, fp
    2634:	0312      	lsls	r2, r2, #12
    2636:	4211      	tst	r1, r2
    2638:	d008      	beq.n	264c <__aeabi_dmul+0x3f0>
    263a:	4214      	tst	r4, r2
    263c:	d106      	bne.n	264c <__aeabi_dmul+0x3f0>
    263e:	4322      	orrs	r2, r4
    2640:	0312      	lsls	r2, r2, #12
    2642:	0b12      	lsrs	r2, r2, #12
    2644:	4645      	mov	r5, r8
    2646:	4699      	mov	r9, r3
    2648:	4c43      	ldr	r4, [pc, #268]	; (2758 <__aeabi_dmul+0x4fc>)
    264a:	e66e      	b.n	232a <__aeabi_dmul+0xce>
    264c:	465b      	mov	r3, fp
    264e:	431a      	orrs	r2, r3
    2650:	0312      	lsls	r2, r2, #12
    2652:	0b12      	lsrs	r2, r2, #12
    2654:	4c40      	ldr	r4, [pc, #256]	; (2758 <__aeabi_dmul+0x4fc>)
    2656:	e668      	b.n	232a <__aeabi_dmul+0xce>
    2658:	0003      	movs	r3, r0
    265a:	4654      	mov	r4, sl
    265c:	3b28      	subs	r3, #40	; 0x28
    265e:	409c      	lsls	r4, r3
    2660:	2300      	movs	r3, #0
    2662:	e6b9      	b.n	23d8 <__aeabi_dmul+0x17c>
    2664:	f000 fcae 	bl	2fc4 <__clzsi2>
    2668:	3020      	adds	r0, #32
    266a:	e6a6      	b.n	23ba <__aeabi_dmul+0x15e>
    266c:	0003      	movs	r3, r0
    266e:	3b28      	subs	r3, #40	; 0x28
    2670:	409f      	lsls	r7, r3
    2672:	2300      	movs	r3, #0
    2674:	46bb      	mov	fp, r7
    2676:	4699      	mov	r9, r3
    2678:	e68a      	b.n	2390 <__aeabi_dmul+0x134>
    267a:	f000 fca3 	bl	2fc4 <__clzsi2>
    267e:	3020      	adds	r0, #32
    2680:	e674      	b.n	236c <__aeabi_dmul+0x110>
    2682:	46b4      	mov	ip, r6
    2684:	e7ad      	b.n	25e2 <__aeabi_dmul+0x386>
    2686:	2501      	movs	r5, #1
    2688:	1a2a      	subs	r2, r5, r0
    268a:	2a38      	cmp	r2, #56	; 0x38
    268c:	dd06      	ble.n	269c <__aeabi_dmul+0x440>
    268e:	9b01      	ldr	r3, [sp, #4]
    2690:	2400      	movs	r4, #0
    2692:	401d      	ands	r5, r3
    2694:	2300      	movs	r3, #0
    2696:	2200      	movs	r2, #0
    2698:	4699      	mov	r9, r3
    269a:	e646      	b.n	232a <__aeabi_dmul+0xce>
    269c:	2a1f      	cmp	r2, #31
    269e:	dc21      	bgt.n	26e4 <__aeabi_dmul+0x488>
    26a0:	2520      	movs	r5, #32
    26a2:	0020      	movs	r0, r4
    26a4:	1aad      	subs	r5, r5, r2
    26a6:	001e      	movs	r6, r3
    26a8:	40ab      	lsls	r3, r5
    26aa:	40a8      	lsls	r0, r5
    26ac:	40d6      	lsrs	r6, r2
    26ae:	1e5d      	subs	r5, r3, #1
    26b0:	41ab      	sbcs	r3, r5
    26b2:	4330      	orrs	r0, r6
    26b4:	4318      	orrs	r0, r3
    26b6:	40d4      	lsrs	r4, r2
    26b8:	0743      	lsls	r3, r0, #29
    26ba:	d009      	beq.n	26d0 <__aeabi_dmul+0x474>
    26bc:	230f      	movs	r3, #15
    26be:	4003      	ands	r3, r0
    26c0:	2b04      	cmp	r3, #4
    26c2:	d005      	beq.n	26d0 <__aeabi_dmul+0x474>
    26c4:	0003      	movs	r3, r0
    26c6:	1d18      	adds	r0, r3, #4
    26c8:	4298      	cmp	r0, r3
    26ca:	419b      	sbcs	r3, r3
    26cc:	425b      	negs	r3, r3
    26ce:	18e4      	adds	r4, r4, r3
    26d0:	0223      	lsls	r3, r4, #8
    26d2:	d521      	bpl.n	2718 <__aeabi_dmul+0x4bc>
    26d4:	2501      	movs	r5, #1
    26d6:	9b01      	ldr	r3, [sp, #4]
    26d8:	2401      	movs	r4, #1
    26da:	401d      	ands	r5, r3
    26dc:	2300      	movs	r3, #0
    26de:	2200      	movs	r2, #0
    26e0:	4699      	mov	r9, r3
    26e2:	e622      	b.n	232a <__aeabi_dmul+0xce>
    26e4:	251f      	movs	r5, #31
    26e6:	0021      	movs	r1, r4
    26e8:	426d      	negs	r5, r5
    26ea:	1a28      	subs	r0, r5, r0
    26ec:	40c1      	lsrs	r1, r0
    26ee:	0008      	movs	r0, r1
    26f0:	2a20      	cmp	r2, #32
    26f2:	d01d      	beq.n	2730 <__aeabi_dmul+0x4d4>
    26f4:	355f      	adds	r5, #95	; 0x5f
    26f6:	1aaa      	subs	r2, r5, r2
    26f8:	4094      	lsls	r4, r2
    26fa:	4323      	orrs	r3, r4
    26fc:	1e5c      	subs	r4, r3, #1
    26fe:	41a3      	sbcs	r3, r4
    2700:	2507      	movs	r5, #7
    2702:	4303      	orrs	r3, r0
    2704:	401d      	ands	r5, r3
    2706:	2200      	movs	r2, #0
    2708:	2d00      	cmp	r5, #0
    270a:	d009      	beq.n	2720 <__aeabi_dmul+0x4c4>
    270c:	220f      	movs	r2, #15
    270e:	2400      	movs	r4, #0
    2710:	401a      	ands	r2, r3
    2712:	0018      	movs	r0, r3
    2714:	2a04      	cmp	r2, #4
    2716:	d1d6      	bne.n	26c6 <__aeabi_dmul+0x46a>
    2718:	0003      	movs	r3, r0
    271a:	0765      	lsls	r5, r4, #29
    271c:	0264      	lsls	r4, r4, #9
    271e:	0b22      	lsrs	r2, r4, #12
    2720:	08db      	lsrs	r3, r3, #3
    2722:	432b      	orrs	r3, r5
    2724:	2501      	movs	r5, #1
    2726:	4699      	mov	r9, r3
    2728:	9b01      	ldr	r3, [sp, #4]
    272a:	2400      	movs	r4, #0
    272c:	401d      	ands	r5, r3
    272e:	e5fc      	b.n	232a <__aeabi_dmul+0xce>
    2730:	2400      	movs	r4, #0
    2732:	e7e2      	b.n	26fa <__aeabi_dmul+0x49e>
    2734:	2280      	movs	r2, #128	; 0x80
    2736:	2501      	movs	r5, #1
    2738:	0312      	lsls	r2, r2, #12
    273a:	4322      	orrs	r2, r4
    273c:	9901      	ldr	r1, [sp, #4]
    273e:	0312      	lsls	r2, r2, #12
    2740:	0b12      	lsrs	r2, r2, #12
    2742:	400d      	ands	r5, r1
    2744:	4699      	mov	r9, r3
    2746:	4c04      	ldr	r4, [pc, #16]	; (2758 <__aeabi_dmul+0x4fc>)
    2748:	e5ef      	b.n	232a <__aeabi_dmul+0xce>
    274a:	46c0      	nop			; (mov r8, r8)
    274c:	000003ff 	.word	0x000003ff
    2750:	feffffff 	.word	0xfeffffff
    2754:	000007fe 	.word	0x000007fe
    2758:	000007ff 	.word	0x000007ff

0000275c <__aeabi_dsub>:
    275c:	b5f0      	push	{r4, r5, r6, r7, lr}
    275e:	4646      	mov	r6, r8
    2760:	46d6      	mov	lr, sl
    2762:	464f      	mov	r7, r9
    2764:	030c      	lsls	r4, r1, #12
    2766:	b5c0      	push	{r6, r7, lr}
    2768:	0fcd      	lsrs	r5, r1, #31
    276a:	004e      	lsls	r6, r1, #1
    276c:	0a61      	lsrs	r1, r4, #9
    276e:	0f44      	lsrs	r4, r0, #29
    2770:	430c      	orrs	r4, r1
    2772:	00c1      	lsls	r1, r0, #3
    2774:	0058      	lsls	r0, r3, #1
    2776:	0d40      	lsrs	r0, r0, #21
    2778:	4684      	mov	ip, r0
    277a:	468a      	mov	sl, r1
    277c:	000f      	movs	r7, r1
    277e:	0319      	lsls	r1, r3, #12
    2780:	0f50      	lsrs	r0, r2, #29
    2782:	0a49      	lsrs	r1, r1, #9
    2784:	4301      	orrs	r1, r0
    2786:	48c6      	ldr	r0, [pc, #792]	; (2aa0 <__aeabi_dsub+0x344>)
    2788:	0d76      	lsrs	r6, r6, #21
    278a:	46a8      	mov	r8, r5
    278c:	0fdb      	lsrs	r3, r3, #31
    278e:	00d2      	lsls	r2, r2, #3
    2790:	4584      	cmp	ip, r0
    2792:	d100      	bne.n	2796 <__aeabi_dsub+0x3a>
    2794:	e0d8      	b.n	2948 <__aeabi_dsub+0x1ec>
    2796:	2001      	movs	r0, #1
    2798:	4043      	eors	r3, r0
    279a:	42ab      	cmp	r3, r5
    279c:	d100      	bne.n	27a0 <__aeabi_dsub+0x44>
    279e:	e0a6      	b.n	28ee <__aeabi_dsub+0x192>
    27a0:	4660      	mov	r0, ip
    27a2:	1a35      	subs	r5, r6, r0
    27a4:	2d00      	cmp	r5, #0
    27a6:	dc00      	bgt.n	27aa <__aeabi_dsub+0x4e>
    27a8:	e105      	b.n	29b6 <__aeabi_dsub+0x25a>
    27aa:	2800      	cmp	r0, #0
    27ac:	d110      	bne.n	27d0 <__aeabi_dsub+0x74>
    27ae:	000b      	movs	r3, r1
    27b0:	4313      	orrs	r3, r2
    27b2:	d100      	bne.n	27b6 <__aeabi_dsub+0x5a>
    27b4:	e0d7      	b.n	2966 <__aeabi_dsub+0x20a>
    27b6:	1e6b      	subs	r3, r5, #1
    27b8:	2b00      	cmp	r3, #0
    27ba:	d000      	beq.n	27be <__aeabi_dsub+0x62>
    27bc:	e14b      	b.n	2a56 <__aeabi_dsub+0x2fa>
    27be:	4653      	mov	r3, sl
    27c0:	1a9f      	subs	r7, r3, r2
    27c2:	45ba      	cmp	sl, r7
    27c4:	4180      	sbcs	r0, r0
    27c6:	1a64      	subs	r4, r4, r1
    27c8:	4240      	negs	r0, r0
    27ca:	1a24      	subs	r4, r4, r0
    27cc:	2601      	movs	r6, #1
    27ce:	e01e      	b.n	280e <__aeabi_dsub+0xb2>
    27d0:	4bb3      	ldr	r3, [pc, #716]	; (2aa0 <__aeabi_dsub+0x344>)
    27d2:	429e      	cmp	r6, r3
    27d4:	d048      	beq.n	2868 <__aeabi_dsub+0x10c>
    27d6:	2380      	movs	r3, #128	; 0x80
    27d8:	041b      	lsls	r3, r3, #16
    27da:	4319      	orrs	r1, r3
    27dc:	2d38      	cmp	r5, #56	; 0x38
    27de:	dd00      	ble.n	27e2 <__aeabi_dsub+0x86>
    27e0:	e119      	b.n	2a16 <__aeabi_dsub+0x2ba>
    27e2:	2d1f      	cmp	r5, #31
    27e4:	dd00      	ble.n	27e8 <__aeabi_dsub+0x8c>
    27e6:	e14c      	b.n	2a82 <__aeabi_dsub+0x326>
    27e8:	2320      	movs	r3, #32
    27ea:	000f      	movs	r7, r1
    27ec:	1b5b      	subs	r3, r3, r5
    27ee:	0010      	movs	r0, r2
    27f0:	409a      	lsls	r2, r3
    27f2:	409f      	lsls	r7, r3
    27f4:	40e8      	lsrs	r0, r5
    27f6:	1e53      	subs	r3, r2, #1
    27f8:	419a      	sbcs	r2, r3
    27fa:	40e9      	lsrs	r1, r5
    27fc:	4307      	orrs	r7, r0
    27fe:	4317      	orrs	r7, r2
    2800:	4653      	mov	r3, sl
    2802:	1bdf      	subs	r7, r3, r7
    2804:	1a61      	subs	r1, r4, r1
    2806:	45ba      	cmp	sl, r7
    2808:	41a4      	sbcs	r4, r4
    280a:	4264      	negs	r4, r4
    280c:	1b0c      	subs	r4, r1, r4
    280e:	0223      	lsls	r3, r4, #8
    2810:	d400      	bmi.n	2814 <__aeabi_dsub+0xb8>
    2812:	e0c5      	b.n	29a0 <__aeabi_dsub+0x244>
    2814:	0264      	lsls	r4, r4, #9
    2816:	0a65      	lsrs	r5, r4, #9
    2818:	2d00      	cmp	r5, #0
    281a:	d100      	bne.n	281e <__aeabi_dsub+0xc2>
    281c:	e0f6      	b.n	2a0c <__aeabi_dsub+0x2b0>
    281e:	0028      	movs	r0, r5
    2820:	f000 fbd0 	bl	2fc4 <__clzsi2>
    2824:	0003      	movs	r3, r0
    2826:	3b08      	subs	r3, #8
    2828:	2b1f      	cmp	r3, #31
    282a:	dd00      	ble.n	282e <__aeabi_dsub+0xd2>
    282c:	e0e9      	b.n	2a02 <__aeabi_dsub+0x2a6>
    282e:	2220      	movs	r2, #32
    2830:	003c      	movs	r4, r7
    2832:	1ad2      	subs	r2, r2, r3
    2834:	409d      	lsls	r5, r3
    2836:	40d4      	lsrs	r4, r2
    2838:	409f      	lsls	r7, r3
    283a:	4325      	orrs	r5, r4
    283c:	429e      	cmp	r6, r3
    283e:	dd00      	ble.n	2842 <__aeabi_dsub+0xe6>
    2840:	e0db      	b.n	29fa <__aeabi_dsub+0x29e>
    2842:	1b9e      	subs	r6, r3, r6
    2844:	1c73      	adds	r3, r6, #1
    2846:	2b1f      	cmp	r3, #31
    2848:	dd00      	ble.n	284c <__aeabi_dsub+0xf0>
    284a:	e10a      	b.n	2a62 <__aeabi_dsub+0x306>
    284c:	2220      	movs	r2, #32
    284e:	0038      	movs	r0, r7
    2850:	1ad2      	subs	r2, r2, r3
    2852:	0029      	movs	r1, r5
    2854:	4097      	lsls	r7, r2
    2856:	002c      	movs	r4, r5
    2858:	4091      	lsls	r1, r2
    285a:	40d8      	lsrs	r0, r3
    285c:	1e7a      	subs	r2, r7, #1
    285e:	4197      	sbcs	r7, r2
    2860:	40dc      	lsrs	r4, r3
    2862:	2600      	movs	r6, #0
    2864:	4301      	orrs	r1, r0
    2866:	430f      	orrs	r7, r1
    2868:	077b      	lsls	r3, r7, #29
    286a:	d009      	beq.n	2880 <__aeabi_dsub+0x124>
    286c:	230f      	movs	r3, #15
    286e:	403b      	ands	r3, r7
    2870:	2b04      	cmp	r3, #4
    2872:	d005      	beq.n	2880 <__aeabi_dsub+0x124>
    2874:	1d3b      	adds	r3, r7, #4
    2876:	42bb      	cmp	r3, r7
    2878:	41bf      	sbcs	r7, r7
    287a:	427f      	negs	r7, r7
    287c:	19e4      	adds	r4, r4, r7
    287e:	001f      	movs	r7, r3
    2880:	0223      	lsls	r3, r4, #8
    2882:	d525      	bpl.n	28d0 <__aeabi_dsub+0x174>
    2884:	4b86      	ldr	r3, [pc, #536]	; (2aa0 <__aeabi_dsub+0x344>)
    2886:	3601      	adds	r6, #1
    2888:	429e      	cmp	r6, r3
    288a:	d100      	bne.n	288e <__aeabi_dsub+0x132>
    288c:	e0af      	b.n	29ee <__aeabi_dsub+0x292>
    288e:	4b85      	ldr	r3, [pc, #532]	; (2aa4 <__aeabi_dsub+0x348>)
    2890:	2501      	movs	r5, #1
    2892:	401c      	ands	r4, r3
    2894:	4643      	mov	r3, r8
    2896:	0762      	lsls	r2, r4, #29
    2898:	08ff      	lsrs	r7, r7, #3
    289a:	0264      	lsls	r4, r4, #9
    289c:	0576      	lsls	r6, r6, #21
    289e:	4317      	orrs	r7, r2
    28a0:	0b24      	lsrs	r4, r4, #12
    28a2:	0d76      	lsrs	r6, r6, #21
    28a4:	401d      	ands	r5, r3
    28a6:	2100      	movs	r1, #0
    28a8:	0324      	lsls	r4, r4, #12
    28aa:	0b23      	lsrs	r3, r4, #12
    28ac:	0d0c      	lsrs	r4, r1, #20
    28ae:	4a7e      	ldr	r2, [pc, #504]	; (2aa8 <__aeabi_dsub+0x34c>)
    28b0:	0524      	lsls	r4, r4, #20
    28b2:	431c      	orrs	r4, r3
    28b4:	4014      	ands	r4, r2
    28b6:	0533      	lsls	r3, r6, #20
    28b8:	4323      	orrs	r3, r4
    28ba:	005b      	lsls	r3, r3, #1
    28bc:	07ed      	lsls	r5, r5, #31
    28be:	085b      	lsrs	r3, r3, #1
    28c0:	432b      	orrs	r3, r5
    28c2:	0038      	movs	r0, r7
    28c4:	0019      	movs	r1, r3
    28c6:	bc1c      	pop	{r2, r3, r4}
    28c8:	4690      	mov	r8, r2
    28ca:	4699      	mov	r9, r3
    28cc:	46a2      	mov	sl, r4
    28ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
    28d0:	2501      	movs	r5, #1
    28d2:	4643      	mov	r3, r8
    28d4:	0762      	lsls	r2, r4, #29
    28d6:	08ff      	lsrs	r7, r7, #3
    28d8:	4317      	orrs	r7, r2
    28da:	08e4      	lsrs	r4, r4, #3
    28dc:	401d      	ands	r5, r3
    28de:	4b70      	ldr	r3, [pc, #448]	; (2aa0 <__aeabi_dsub+0x344>)
    28e0:	429e      	cmp	r6, r3
    28e2:	d036      	beq.n	2952 <__aeabi_dsub+0x1f6>
    28e4:	0324      	lsls	r4, r4, #12
    28e6:	0576      	lsls	r6, r6, #21
    28e8:	0b24      	lsrs	r4, r4, #12
    28ea:	0d76      	lsrs	r6, r6, #21
    28ec:	e7db      	b.n	28a6 <__aeabi_dsub+0x14a>
    28ee:	4663      	mov	r3, ip
    28f0:	1af3      	subs	r3, r6, r3
    28f2:	2b00      	cmp	r3, #0
    28f4:	dc00      	bgt.n	28f8 <__aeabi_dsub+0x19c>
    28f6:	e094      	b.n	2a22 <__aeabi_dsub+0x2c6>
    28f8:	4660      	mov	r0, ip
    28fa:	2800      	cmp	r0, #0
    28fc:	d035      	beq.n	296a <__aeabi_dsub+0x20e>
    28fe:	4868      	ldr	r0, [pc, #416]	; (2aa0 <__aeabi_dsub+0x344>)
    2900:	4286      	cmp	r6, r0
    2902:	d0b1      	beq.n	2868 <__aeabi_dsub+0x10c>
    2904:	2780      	movs	r7, #128	; 0x80
    2906:	043f      	lsls	r7, r7, #16
    2908:	4339      	orrs	r1, r7
    290a:	2b38      	cmp	r3, #56	; 0x38
    290c:	dc00      	bgt.n	2910 <__aeabi_dsub+0x1b4>
    290e:	e0fd      	b.n	2b0c <__aeabi_dsub+0x3b0>
    2910:	430a      	orrs	r2, r1
    2912:	0017      	movs	r7, r2
    2914:	2100      	movs	r1, #0
    2916:	1e7a      	subs	r2, r7, #1
    2918:	4197      	sbcs	r7, r2
    291a:	4457      	add	r7, sl
    291c:	4557      	cmp	r7, sl
    291e:	4180      	sbcs	r0, r0
    2920:	1909      	adds	r1, r1, r4
    2922:	4244      	negs	r4, r0
    2924:	190c      	adds	r4, r1, r4
    2926:	0223      	lsls	r3, r4, #8
    2928:	d53a      	bpl.n	29a0 <__aeabi_dsub+0x244>
    292a:	4b5d      	ldr	r3, [pc, #372]	; (2aa0 <__aeabi_dsub+0x344>)
    292c:	3601      	adds	r6, #1
    292e:	429e      	cmp	r6, r3
    2930:	d100      	bne.n	2934 <__aeabi_dsub+0x1d8>
    2932:	e14b      	b.n	2bcc <__aeabi_dsub+0x470>
    2934:	2201      	movs	r2, #1
    2936:	4b5b      	ldr	r3, [pc, #364]	; (2aa4 <__aeabi_dsub+0x348>)
    2938:	401c      	ands	r4, r3
    293a:	087b      	lsrs	r3, r7, #1
    293c:	4017      	ands	r7, r2
    293e:	431f      	orrs	r7, r3
    2940:	07e2      	lsls	r2, r4, #31
    2942:	4317      	orrs	r7, r2
    2944:	0864      	lsrs	r4, r4, #1
    2946:	e78f      	b.n	2868 <__aeabi_dsub+0x10c>
    2948:	0008      	movs	r0, r1
    294a:	4310      	orrs	r0, r2
    294c:	d000      	beq.n	2950 <__aeabi_dsub+0x1f4>
    294e:	e724      	b.n	279a <__aeabi_dsub+0x3e>
    2950:	e721      	b.n	2796 <__aeabi_dsub+0x3a>
    2952:	0023      	movs	r3, r4
    2954:	433b      	orrs	r3, r7
    2956:	d100      	bne.n	295a <__aeabi_dsub+0x1fe>
    2958:	e1b9      	b.n	2cce <__aeabi_dsub+0x572>
    295a:	2280      	movs	r2, #128	; 0x80
    295c:	0312      	lsls	r2, r2, #12
    295e:	4314      	orrs	r4, r2
    2960:	0324      	lsls	r4, r4, #12
    2962:	0b24      	lsrs	r4, r4, #12
    2964:	e79f      	b.n	28a6 <__aeabi_dsub+0x14a>
    2966:	002e      	movs	r6, r5
    2968:	e77e      	b.n	2868 <__aeabi_dsub+0x10c>
    296a:	0008      	movs	r0, r1
    296c:	4310      	orrs	r0, r2
    296e:	d100      	bne.n	2972 <__aeabi_dsub+0x216>
    2970:	e0ca      	b.n	2b08 <__aeabi_dsub+0x3ac>
    2972:	1e58      	subs	r0, r3, #1
    2974:	4684      	mov	ip, r0
    2976:	2800      	cmp	r0, #0
    2978:	d000      	beq.n	297c <__aeabi_dsub+0x220>
    297a:	e0e7      	b.n	2b4c <__aeabi_dsub+0x3f0>
    297c:	4452      	add	r2, sl
    297e:	4552      	cmp	r2, sl
    2980:	4180      	sbcs	r0, r0
    2982:	1864      	adds	r4, r4, r1
    2984:	4240      	negs	r0, r0
    2986:	1824      	adds	r4, r4, r0
    2988:	0017      	movs	r7, r2
    298a:	2601      	movs	r6, #1
    298c:	0223      	lsls	r3, r4, #8
    298e:	d507      	bpl.n	29a0 <__aeabi_dsub+0x244>
    2990:	2602      	movs	r6, #2
    2992:	e7cf      	b.n	2934 <__aeabi_dsub+0x1d8>
    2994:	4664      	mov	r4, ip
    2996:	432c      	orrs	r4, r5
    2998:	d100      	bne.n	299c <__aeabi_dsub+0x240>
    299a:	e1b3      	b.n	2d04 <__aeabi_dsub+0x5a8>
    299c:	002c      	movs	r4, r5
    299e:	4667      	mov	r7, ip
    29a0:	077b      	lsls	r3, r7, #29
    29a2:	d000      	beq.n	29a6 <__aeabi_dsub+0x24a>
    29a4:	e762      	b.n	286c <__aeabi_dsub+0x110>
    29a6:	0763      	lsls	r3, r4, #29
    29a8:	08ff      	lsrs	r7, r7, #3
    29aa:	431f      	orrs	r7, r3
    29ac:	2501      	movs	r5, #1
    29ae:	4643      	mov	r3, r8
    29b0:	08e4      	lsrs	r4, r4, #3
    29b2:	401d      	ands	r5, r3
    29b4:	e793      	b.n	28de <__aeabi_dsub+0x182>
    29b6:	2d00      	cmp	r5, #0
    29b8:	d178      	bne.n	2aac <__aeabi_dsub+0x350>
    29ba:	1c75      	adds	r5, r6, #1
    29bc:	056d      	lsls	r5, r5, #21
    29be:	0d6d      	lsrs	r5, r5, #21
    29c0:	2d01      	cmp	r5, #1
    29c2:	dc00      	bgt.n	29c6 <__aeabi_dsub+0x26a>
    29c4:	e0f2      	b.n	2bac <__aeabi_dsub+0x450>
    29c6:	4650      	mov	r0, sl
    29c8:	1a80      	subs	r0, r0, r2
    29ca:	4582      	cmp	sl, r0
    29cc:	41bf      	sbcs	r7, r7
    29ce:	1a65      	subs	r5, r4, r1
    29d0:	427f      	negs	r7, r7
    29d2:	1bed      	subs	r5, r5, r7
    29d4:	4684      	mov	ip, r0
    29d6:	0228      	lsls	r0, r5, #8
    29d8:	d400      	bmi.n	29dc <__aeabi_dsub+0x280>
    29da:	e08c      	b.n	2af6 <__aeabi_dsub+0x39a>
    29dc:	4650      	mov	r0, sl
    29de:	1a17      	subs	r7, r2, r0
    29e0:	42ba      	cmp	r2, r7
    29e2:	4192      	sbcs	r2, r2
    29e4:	1b0c      	subs	r4, r1, r4
    29e6:	4255      	negs	r5, r2
    29e8:	1b65      	subs	r5, r4, r5
    29ea:	4698      	mov	r8, r3
    29ec:	e714      	b.n	2818 <__aeabi_dsub+0xbc>
    29ee:	2501      	movs	r5, #1
    29f0:	4643      	mov	r3, r8
    29f2:	2400      	movs	r4, #0
    29f4:	401d      	ands	r5, r3
    29f6:	2700      	movs	r7, #0
    29f8:	e755      	b.n	28a6 <__aeabi_dsub+0x14a>
    29fa:	4c2a      	ldr	r4, [pc, #168]	; (2aa4 <__aeabi_dsub+0x348>)
    29fc:	1af6      	subs	r6, r6, r3
    29fe:	402c      	ands	r4, r5
    2a00:	e732      	b.n	2868 <__aeabi_dsub+0x10c>
    2a02:	003d      	movs	r5, r7
    2a04:	3828      	subs	r0, #40	; 0x28
    2a06:	4085      	lsls	r5, r0
    2a08:	2700      	movs	r7, #0
    2a0a:	e717      	b.n	283c <__aeabi_dsub+0xe0>
    2a0c:	0038      	movs	r0, r7
    2a0e:	f000 fad9 	bl	2fc4 <__clzsi2>
    2a12:	3020      	adds	r0, #32
    2a14:	e706      	b.n	2824 <__aeabi_dsub+0xc8>
    2a16:	430a      	orrs	r2, r1
    2a18:	0017      	movs	r7, r2
    2a1a:	2100      	movs	r1, #0
    2a1c:	1e7a      	subs	r2, r7, #1
    2a1e:	4197      	sbcs	r7, r2
    2a20:	e6ee      	b.n	2800 <__aeabi_dsub+0xa4>
    2a22:	2b00      	cmp	r3, #0
    2a24:	d000      	beq.n	2a28 <__aeabi_dsub+0x2cc>
    2a26:	e0e5      	b.n	2bf4 <__aeabi_dsub+0x498>
    2a28:	1c73      	adds	r3, r6, #1
    2a2a:	469c      	mov	ip, r3
    2a2c:	055b      	lsls	r3, r3, #21
    2a2e:	0d5b      	lsrs	r3, r3, #21
    2a30:	2b01      	cmp	r3, #1
    2a32:	dc00      	bgt.n	2a36 <__aeabi_dsub+0x2da>
    2a34:	e09f      	b.n	2b76 <__aeabi_dsub+0x41a>
    2a36:	4b1a      	ldr	r3, [pc, #104]	; (2aa0 <__aeabi_dsub+0x344>)
    2a38:	459c      	cmp	ip, r3
    2a3a:	d100      	bne.n	2a3e <__aeabi_dsub+0x2e2>
    2a3c:	e0c5      	b.n	2bca <__aeabi_dsub+0x46e>
    2a3e:	4452      	add	r2, sl
    2a40:	4552      	cmp	r2, sl
    2a42:	4180      	sbcs	r0, r0
    2a44:	1864      	adds	r4, r4, r1
    2a46:	4240      	negs	r0, r0
    2a48:	1824      	adds	r4, r4, r0
    2a4a:	07e7      	lsls	r7, r4, #31
    2a4c:	0852      	lsrs	r2, r2, #1
    2a4e:	4317      	orrs	r7, r2
    2a50:	0864      	lsrs	r4, r4, #1
    2a52:	4666      	mov	r6, ip
    2a54:	e708      	b.n	2868 <__aeabi_dsub+0x10c>
    2a56:	4812      	ldr	r0, [pc, #72]	; (2aa0 <__aeabi_dsub+0x344>)
    2a58:	4285      	cmp	r5, r0
    2a5a:	d100      	bne.n	2a5e <__aeabi_dsub+0x302>
    2a5c:	e085      	b.n	2b6a <__aeabi_dsub+0x40e>
    2a5e:	001d      	movs	r5, r3
    2a60:	e6bc      	b.n	27dc <__aeabi_dsub+0x80>
    2a62:	0029      	movs	r1, r5
    2a64:	3e1f      	subs	r6, #31
    2a66:	40f1      	lsrs	r1, r6
    2a68:	2b20      	cmp	r3, #32
    2a6a:	d100      	bne.n	2a6e <__aeabi_dsub+0x312>
    2a6c:	e07f      	b.n	2b6e <__aeabi_dsub+0x412>
    2a6e:	2240      	movs	r2, #64	; 0x40
    2a70:	1ad3      	subs	r3, r2, r3
    2a72:	409d      	lsls	r5, r3
    2a74:	432f      	orrs	r7, r5
    2a76:	1e7d      	subs	r5, r7, #1
    2a78:	41af      	sbcs	r7, r5
    2a7a:	2400      	movs	r4, #0
    2a7c:	430f      	orrs	r7, r1
    2a7e:	2600      	movs	r6, #0
    2a80:	e78e      	b.n	29a0 <__aeabi_dsub+0x244>
    2a82:	002b      	movs	r3, r5
    2a84:	000f      	movs	r7, r1
    2a86:	3b20      	subs	r3, #32
    2a88:	40df      	lsrs	r7, r3
    2a8a:	2d20      	cmp	r5, #32
    2a8c:	d071      	beq.n	2b72 <__aeabi_dsub+0x416>
    2a8e:	2340      	movs	r3, #64	; 0x40
    2a90:	1b5d      	subs	r5, r3, r5
    2a92:	40a9      	lsls	r1, r5
    2a94:	430a      	orrs	r2, r1
    2a96:	1e51      	subs	r1, r2, #1
    2a98:	418a      	sbcs	r2, r1
    2a9a:	2100      	movs	r1, #0
    2a9c:	4317      	orrs	r7, r2
    2a9e:	e6af      	b.n	2800 <__aeabi_dsub+0xa4>
    2aa0:	000007ff 	.word	0x000007ff
    2aa4:	ff7fffff 	.word	0xff7fffff
    2aa8:	800fffff 	.word	0x800fffff
    2aac:	2e00      	cmp	r6, #0
    2aae:	d03e      	beq.n	2b2e <__aeabi_dsub+0x3d2>
    2ab0:	4eb3      	ldr	r6, [pc, #716]	; (2d80 <__aeabi_dsub+0x624>)
    2ab2:	45b4      	cmp	ip, r6
    2ab4:	d045      	beq.n	2b42 <__aeabi_dsub+0x3e6>
    2ab6:	2680      	movs	r6, #128	; 0x80
    2ab8:	0436      	lsls	r6, r6, #16
    2aba:	426d      	negs	r5, r5
    2abc:	4334      	orrs	r4, r6
    2abe:	2d38      	cmp	r5, #56	; 0x38
    2ac0:	dd00      	ble.n	2ac4 <__aeabi_dsub+0x368>
    2ac2:	e0a8      	b.n	2c16 <__aeabi_dsub+0x4ba>
    2ac4:	2d1f      	cmp	r5, #31
    2ac6:	dd00      	ble.n	2aca <__aeabi_dsub+0x36e>
    2ac8:	e11f      	b.n	2d0a <__aeabi_dsub+0x5ae>
    2aca:	2620      	movs	r6, #32
    2acc:	0027      	movs	r7, r4
    2ace:	4650      	mov	r0, sl
    2ad0:	1b76      	subs	r6, r6, r5
    2ad2:	40b7      	lsls	r7, r6
    2ad4:	40e8      	lsrs	r0, r5
    2ad6:	4307      	orrs	r7, r0
    2ad8:	4650      	mov	r0, sl
    2ada:	40b0      	lsls	r0, r6
    2adc:	1e46      	subs	r6, r0, #1
    2ade:	41b0      	sbcs	r0, r6
    2ae0:	40ec      	lsrs	r4, r5
    2ae2:	4338      	orrs	r0, r7
    2ae4:	1a17      	subs	r7, r2, r0
    2ae6:	42ba      	cmp	r2, r7
    2ae8:	4192      	sbcs	r2, r2
    2aea:	1b0c      	subs	r4, r1, r4
    2aec:	4252      	negs	r2, r2
    2aee:	1aa4      	subs	r4, r4, r2
    2af0:	4666      	mov	r6, ip
    2af2:	4698      	mov	r8, r3
    2af4:	e68b      	b.n	280e <__aeabi_dsub+0xb2>
    2af6:	4664      	mov	r4, ip
    2af8:	4667      	mov	r7, ip
    2afa:	432c      	orrs	r4, r5
    2afc:	d000      	beq.n	2b00 <__aeabi_dsub+0x3a4>
    2afe:	e68b      	b.n	2818 <__aeabi_dsub+0xbc>
    2b00:	2500      	movs	r5, #0
    2b02:	2600      	movs	r6, #0
    2b04:	2700      	movs	r7, #0
    2b06:	e6ea      	b.n	28de <__aeabi_dsub+0x182>
    2b08:	001e      	movs	r6, r3
    2b0a:	e6ad      	b.n	2868 <__aeabi_dsub+0x10c>
    2b0c:	2b1f      	cmp	r3, #31
    2b0e:	dc60      	bgt.n	2bd2 <__aeabi_dsub+0x476>
    2b10:	2720      	movs	r7, #32
    2b12:	1af8      	subs	r0, r7, r3
    2b14:	000f      	movs	r7, r1
    2b16:	4684      	mov	ip, r0
    2b18:	4087      	lsls	r7, r0
    2b1a:	0010      	movs	r0, r2
    2b1c:	40d8      	lsrs	r0, r3
    2b1e:	4307      	orrs	r7, r0
    2b20:	4660      	mov	r0, ip
    2b22:	4082      	lsls	r2, r0
    2b24:	1e50      	subs	r0, r2, #1
    2b26:	4182      	sbcs	r2, r0
    2b28:	40d9      	lsrs	r1, r3
    2b2a:	4317      	orrs	r7, r2
    2b2c:	e6f5      	b.n	291a <__aeabi_dsub+0x1be>
    2b2e:	0026      	movs	r6, r4
    2b30:	4650      	mov	r0, sl
    2b32:	4306      	orrs	r6, r0
    2b34:	d005      	beq.n	2b42 <__aeabi_dsub+0x3e6>
    2b36:	43ed      	mvns	r5, r5
    2b38:	2d00      	cmp	r5, #0
    2b3a:	d0d3      	beq.n	2ae4 <__aeabi_dsub+0x388>
    2b3c:	4e90      	ldr	r6, [pc, #576]	; (2d80 <__aeabi_dsub+0x624>)
    2b3e:	45b4      	cmp	ip, r6
    2b40:	d1bd      	bne.n	2abe <__aeabi_dsub+0x362>
    2b42:	000c      	movs	r4, r1
    2b44:	0017      	movs	r7, r2
    2b46:	4666      	mov	r6, ip
    2b48:	4698      	mov	r8, r3
    2b4a:	e68d      	b.n	2868 <__aeabi_dsub+0x10c>
    2b4c:	488c      	ldr	r0, [pc, #560]	; (2d80 <__aeabi_dsub+0x624>)
    2b4e:	4283      	cmp	r3, r0
    2b50:	d00b      	beq.n	2b6a <__aeabi_dsub+0x40e>
    2b52:	4663      	mov	r3, ip
    2b54:	e6d9      	b.n	290a <__aeabi_dsub+0x1ae>
    2b56:	2d00      	cmp	r5, #0
    2b58:	d000      	beq.n	2b5c <__aeabi_dsub+0x400>
    2b5a:	e096      	b.n	2c8a <__aeabi_dsub+0x52e>
    2b5c:	0008      	movs	r0, r1
    2b5e:	4310      	orrs	r0, r2
    2b60:	d100      	bne.n	2b64 <__aeabi_dsub+0x408>
    2b62:	e0e2      	b.n	2d2a <__aeabi_dsub+0x5ce>
    2b64:	000c      	movs	r4, r1
    2b66:	0017      	movs	r7, r2
    2b68:	4698      	mov	r8, r3
    2b6a:	4e85      	ldr	r6, [pc, #532]	; (2d80 <__aeabi_dsub+0x624>)
    2b6c:	e67c      	b.n	2868 <__aeabi_dsub+0x10c>
    2b6e:	2500      	movs	r5, #0
    2b70:	e780      	b.n	2a74 <__aeabi_dsub+0x318>
    2b72:	2100      	movs	r1, #0
    2b74:	e78e      	b.n	2a94 <__aeabi_dsub+0x338>
    2b76:	0023      	movs	r3, r4
    2b78:	4650      	mov	r0, sl
    2b7a:	4303      	orrs	r3, r0
    2b7c:	2e00      	cmp	r6, #0
    2b7e:	d000      	beq.n	2b82 <__aeabi_dsub+0x426>
    2b80:	e0a8      	b.n	2cd4 <__aeabi_dsub+0x578>
    2b82:	2b00      	cmp	r3, #0
    2b84:	d100      	bne.n	2b88 <__aeabi_dsub+0x42c>
    2b86:	e0de      	b.n	2d46 <__aeabi_dsub+0x5ea>
    2b88:	000b      	movs	r3, r1
    2b8a:	4313      	orrs	r3, r2
    2b8c:	d100      	bne.n	2b90 <__aeabi_dsub+0x434>
    2b8e:	e66b      	b.n	2868 <__aeabi_dsub+0x10c>
    2b90:	4452      	add	r2, sl
    2b92:	4552      	cmp	r2, sl
    2b94:	4180      	sbcs	r0, r0
    2b96:	1864      	adds	r4, r4, r1
    2b98:	4240      	negs	r0, r0
    2b9a:	1824      	adds	r4, r4, r0
    2b9c:	0017      	movs	r7, r2
    2b9e:	0223      	lsls	r3, r4, #8
    2ba0:	d400      	bmi.n	2ba4 <__aeabi_dsub+0x448>
    2ba2:	e6fd      	b.n	29a0 <__aeabi_dsub+0x244>
    2ba4:	4b77      	ldr	r3, [pc, #476]	; (2d84 <__aeabi_dsub+0x628>)
    2ba6:	4666      	mov	r6, ip
    2ba8:	401c      	ands	r4, r3
    2baa:	e65d      	b.n	2868 <__aeabi_dsub+0x10c>
    2bac:	0025      	movs	r5, r4
    2bae:	4650      	mov	r0, sl
    2bb0:	4305      	orrs	r5, r0
    2bb2:	2e00      	cmp	r6, #0
    2bb4:	d1cf      	bne.n	2b56 <__aeabi_dsub+0x3fa>
    2bb6:	2d00      	cmp	r5, #0
    2bb8:	d14f      	bne.n	2c5a <__aeabi_dsub+0x4fe>
    2bba:	000c      	movs	r4, r1
    2bbc:	4314      	orrs	r4, r2
    2bbe:	d100      	bne.n	2bc2 <__aeabi_dsub+0x466>
    2bc0:	e0a0      	b.n	2d04 <__aeabi_dsub+0x5a8>
    2bc2:	000c      	movs	r4, r1
    2bc4:	0017      	movs	r7, r2
    2bc6:	4698      	mov	r8, r3
    2bc8:	e64e      	b.n	2868 <__aeabi_dsub+0x10c>
    2bca:	4666      	mov	r6, ip
    2bcc:	2400      	movs	r4, #0
    2bce:	2700      	movs	r7, #0
    2bd0:	e685      	b.n	28de <__aeabi_dsub+0x182>
    2bd2:	001f      	movs	r7, r3
    2bd4:	0008      	movs	r0, r1
    2bd6:	3f20      	subs	r7, #32
    2bd8:	40f8      	lsrs	r0, r7
    2bda:	0007      	movs	r7, r0
    2bdc:	2b20      	cmp	r3, #32
    2bde:	d100      	bne.n	2be2 <__aeabi_dsub+0x486>
    2be0:	e08e      	b.n	2d00 <__aeabi_dsub+0x5a4>
    2be2:	2040      	movs	r0, #64	; 0x40
    2be4:	1ac3      	subs	r3, r0, r3
    2be6:	4099      	lsls	r1, r3
    2be8:	430a      	orrs	r2, r1
    2bea:	1e51      	subs	r1, r2, #1
    2bec:	418a      	sbcs	r2, r1
    2bee:	2100      	movs	r1, #0
    2bf0:	4317      	orrs	r7, r2
    2bf2:	e692      	b.n	291a <__aeabi_dsub+0x1be>
    2bf4:	2e00      	cmp	r6, #0
    2bf6:	d114      	bne.n	2c22 <__aeabi_dsub+0x4c6>
    2bf8:	0026      	movs	r6, r4
    2bfa:	4650      	mov	r0, sl
    2bfc:	4306      	orrs	r6, r0
    2bfe:	d062      	beq.n	2cc6 <__aeabi_dsub+0x56a>
    2c00:	43db      	mvns	r3, r3
    2c02:	2b00      	cmp	r3, #0
    2c04:	d15c      	bne.n	2cc0 <__aeabi_dsub+0x564>
    2c06:	1887      	adds	r7, r0, r2
    2c08:	4297      	cmp	r7, r2
    2c0a:	4192      	sbcs	r2, r2
    2c0c:	1864      	adds	r4, r4, r1
    2c0e:	4252      	negs	r2, r2
    2c10:	18a4      	adds	r4, r4, r2
    2c12:	4666      	mov	r6, ip
    2c14:	e687      	b.n	2926 <__aeabi_dsub+0x1ca>
    2c16:	4650      	mov	r0, sl
    2c18:	4320      	orrs	r0, r4
    2c1a:	1e44      	subs	r4, r0, #1
    2c1c:	41a0      	sbcs	r0, r4
    2c1e:	2400      	movs	r4, #0
    2c20:	e760      	b.n	2ae4 <__aeabi_dsub+0x388>
    2c22:	4e57      	ldr	r6, [pc, #348]	; (2d80 <__aeabi_dsub+0x624>)
    2c24:	45b4      	cmp	ip, r6
    2c26:	d04e      	beq.n	2cc6 <__aeabi_dsub+0x56a>
    2c28:	2680      	movs	r6, #128	; 0x80
    2c2a:	0436      	lsls	r6, r6, #16
    2c2c:	425b      	negs	r3, r3
    2c2e:	4334      	orrs	r4, r6
    2c30:	2b38      	cmp	r3, #56	; 0x38
    2c32:	dd00      	ble.n	2c36 <__aeabi_dsub+0x4da>
    2c34:	e07f      	b.n	2d36 <__aeabi_dsub+0x5da>
    2c36:	2b1f      	cmp	r3, #31
    2c38:	dd00      	ble.n	2c3c <__aeabi_dsub+0x4e0>
    2c3a:	e08b      	b.n	2d54 <__aeabi_dsub+0x5f8>
    2c3c:	2620      	movs	r6, #32
    2c3e:	0027      	movs	r7, r4
    2c40:	4650      	mov	r0, sl
    2c42:	1af6      	subs	r6, r6, r3
    2c44:	40b7      	lsls	r7, r6
    2c46:	40d8      	lsrs	r0, r3
    2c48:	4307      	orrs	r7, r0
    2c4a:	4650      	mov	r0, sl
    2c4c:	40b0      	lsls	r0, r6
    2c4e:	1e46      	subs	r6, r0, #1
    2c50:	41b0      	sbcs	r0, r6
    2c52:	4307      	orrs	r7, r0
    2c54:	40dc      	lsrs	r4, r3
    2c56:	18bf      	adds	r7, r7, r2
    2c58:	e7d6      	b.n	2c08 <__aeabi_dsub+0x4ac>
    2c5a:	000d      	movs	r5, r1
    2c5c:	4315      	orrs	r5, r2
    2c5e:	d100      	bne.n	2c62 <__aeabi_dsub+0x506>
    2c60:	e602      	b.n	2868 <__aeabi_dsub+0x10c>
    2c62:	4650      	mov	r0, sl
    2c64:	1a80      	subs	r0, r0, r2
    2c66:	4582      	cmp	sl, r0
    2c68:	41bf      	sbcs	r7, r7
    2c6a:	1a65      	subs	r5, r4, r1
    2c6c:	427f      	negs	r7, r7
    2c6e:	1bed      	subs	r5, r5, r7
    2c70:	4684      	mov	ip, r0
    2c72:	0228      	lsls	r0, r5, #8
    2c74:	d400      	bmi.n	2c78 <__aeabi_dsub+0x51c>
    2c76:	e68d      	b.n	2994 <__aeabi_dsub+0x238>
    2c78:	4650      	mov	r0, sl
    2c7a:	1a17      	subs	r7, r2, r0
    2c7c:	42ba      	cmp	r2, r7
    2c7e:	4192      	sbcs	r2, r2
    2c80:	1b0c      	subs	r4, r1, r4
    2c82:	4252      	negs	r2, r2
    2c84:	1aa4      	subs	r4, r4, r2
    2c86:	4698      	mov	r8, r3
    2c88:	e5ee      	b.n	2868 <__aeabi_dsub+0x10c>
    2c8a:	000d      	movs	r5, r1
    2c8c:	4315      	orrs	r5, r2
    2c8e:	d100      	bne.n	2c92 <__aeabi_dsub+0x536>
    2c90:	e76b      	b.n	2b6a <__aeabi_dsub+0x40e>
    2c92:	4650      	mov	r0, sl
    2c94:	0767      	lsls	r7, r4, #29
    2c96:	08c0      	lsrs	r0, r0, #3
    2c98:	4307      	orrs	r7, r0
    2c9a:	2080      	movs	r0, #128	; 0x80
    2c9c:	08e4      	lsrs	r4, r4, #3
    2c9e:	0300      	lsls	r0, r0, #12
    2ca0:	4204      	tst	r4, r0
    2ca2:	d007      	beq.n	2cb4 <__aeabi_dsub+0x558>
    2ca4:	08cd      	lsrs	r5, r1, #3
    2ca6:	4205      	tst	r5, r0
    2ca8:	d104      	bne.n	2cb4 <__aeabi_dsub+0x558>
    2caa:	002c      	movs	r4, r5
    2cac:	4698      	mov	r8, r3
    2cae:	08d7      	lsrs	r7, r2, #3
    2cb0:	0749      	lsls	r1, r1, #29
    2cb2:	430f      	orrs	r7, r1
    2cb4:	0f7b      	lsrs	r3, r7, #29
    2cb6:	00e4      	lsls	r4, r4, #3
    2cb8:	431c      	orrs	r4, r3
    2cba:	00ff      	lsls	r7, r7, #3
    2cbc:	4e30      	ldr	r6, [pc, #192]	; (2d80 <__aeabi_dsub+0x624>)
    2cbe:	e5d3      	b.n	2868 <__aeabi_dsub+0x10c>
    2cc0:	4e2f      	ldr	r6, [pc, #188]	; (2d80 <__aeabi_dsub+0x624>)
    2cc2:	45b4      	cmp	ip, r6
    2cc4:	d1b4      	bne.n	2c30 <__aeabi_dsub+0x4d4>
    2cc6:	000c      	movs	r4, r1
    2cc8:	0017      	movs	r7, r2
    2cca:	4666      	mov	r6, ip
    2ccc:	e5cc      	b.n	2868 <__aeabi_dsub+0x10c>
    2cce:	2700      	movs	r7, #0
    2cd0:	2400      	movs	r4, #0
    2cd2:	e5e8      	b.n	28a6 <__aeabi_dsub+0x14a>
    2cd4:	2b00      	cmp	r3, #0
    2cd6:	d039      	beq.n	2d4c <__aeabi_dsub+0x5f0>
    2cd8:	000b      	movs	r3, r1
    2cda:	4313      	orrs	r3, r2
    2cdc:	d100      	bne.n	2ce0 <__aeabi_dsub+0x584>
    2cde:	e744      	b.n	2b6a <__aeabi_dsub+0x40e>
    2ce0:	08c0      	lsrs	r0, r0, #3
    2ce2:	0767      	lsls	r7, r4, #29
    2ce4:	4307      	orrs	r7, r0
    2ce6:	2080      	movs	r0, #128	; 0x80
    2ce8:	08e4      	lsrs	r4, r4, #3
    2cea:	0300      	lsls	r0, r0, #12
    2cec:	4204      	tst	r4, r0
    2cee:	d0e1      	beq.n	2cb4 <__aeabi_dsub+0x558>
    2cf0:	08cb      	lsrs	r3, r1, #3
    2cf2:	4203      	tst	r3, r0
    2cf4:	d1de      	bne.n	2cb4 <__aeabi_dsub+0x558>
    2cf6:	08d7      	lsrs	r7, r2, #3
    2cf8:	0749      	lsls	r1, r1, #29
    2cfa:	430f      	orrs	r7, r1
    2cfc:	001c      	movs	r4, r3
    2cfe:	e7d9      	b.n	2cb4 <__aeabi_dsub+0x558>
    2d00:	2100      	movs	r1, #0
    2d02:	e771      	b.n	2be8 <__aeabi_dsub+0x48c>
    2d04:	2500      	movs	r5, #0
    2d06:	2700      	movs	r7, #0
    2d08:	e5e9      	b.n	28de <__aeabi_dsub+0x182>
    2d0a:	002e      	movs	r6, r5
    2d0c:	0027      	movs	r7, r4
    2d0e:	3e20      	subs	r6, #32
    2d10:	40f7      	lsrs	r7, r6
    2d12:	2d20      	cmp	r5, #32
    2d14:	d02f      	beq.n	2d76 <__aeabi_dsub+0x61a>
    2d16:	2640      	movs	r6, #64	; 0x40
    2d18:	1b75      	subs	r5, r6, r5
    2d1a:	40ac      	lsls	r4, r5
    2d1c:	4650      	mov	r0, sl
    2d1e:	4320      	orrs	r0, r4
    2d20:	1e44      	subs	r4, r0, #1
    2d22:	41a0      	sbcs	r0, r4
    2d24:	2400      	movs	r4, #0
    2d26:	4338      	orrs	r0, r7
    2d28:	e6dc      	b.n	2ae4 <__aeabi_dsub+0x388>
    2d2a:	2480      	movs	r4, #128	; 0x80
    2d2c:	2500      	movs	r5, #0
    2d2e:	0324      	lsls	r4, r4, #12
    2d30:	4e13      	ldr	r6, [pc, #76]	; (2d80 <__aeabi_dsub+0x624>)
    2d32:	2700      	movs	r7, #0
    2d34:	e5d3      	b.n	28de <__aeabi_dsub+0x182>
    2d36:	4650      	mov	r0, sl
    2d38:	4320      	orrs	r0, r4
    2d3a:	0007      	movs	r7, r0
    2d3c:	1e78      	subs	r0, r7, #1
    2d3e:	4187      	sbcs	r7, r0
    2d40:	2400      	movs	r4, #0
    2d42:	18bf      	adds	r7, r7, r2
    2d44:	e760      	b.n	2c08 <__aeabi_dsub+0x4ac>
    2d46:	000c      	movs	r4, r1
    2d48:	0017      	movs	r7, r2
    2d4a:	e58d      	b.n	2868 <__aeabi_dsub+0x10c>
    2d4c:	000c      	movs	r4, r1
    2d4e:	0017      	movs	r7, r2
    2d50:	4e0b      	ldr	r6, [pc, #44]	; (2d80 <__aeabi_dsub+0x624>)
    2d52:	e589      	b.n	2868 <__aeabi_dsub+0x10c>
    2d54:	001e      	movs	r6, r3
    2d56:	0027      	movs	r7, r4
    2d58:	3e20      	subs	r6, #32
    2d5a:	40f7      	lsrs	r7, r6
    2d5c:	2b20      	cmp	r3, #32
    2d5e:	d00c      	beq.n	2d7a <__aeabi_dsub+0x61e>
    2d60:	2640      	movs	r6, #64	; 0x40
    2d62:	1af3      	subs	r3, r6, r3
    2d64:	409c      	lsls	r4, r3
    2d66:	4650      	mov	r0, sl
    2d68:	4320      	orrs	r0, r4
    2d6a:	1e44      	subs	r4, r0, #1
    2d6c:	41a0      	sbcs	r0, r4
    2d6e:	4307      	orrs	r7, r0
    2d70:	2400      	movs	r4, #0
    2d72:	18bf      	adds	r7, r7, r2
    2d74:	e748      	b.n	2c08 <__aeabi_dsub+0x4ac>
    2d76:	2400      	movs	r4, #0
    2d78:	e7d0      	b.n	2d1c <__aeabi_dsub+0x5c0>
    2d7a:	2400      	movs	r4, #0
    2d7c:	e7f3      	b.n	2d66 <__aeabi_dsub+0x60a>
    2d7e:	46c0      	nop			; (mov r8, r8)
    2d80:	000007ff 	.word	0x000007ff
    2d84:	ff7fffff 	.word	0xff7fffff

00002d88 <__aeabi_i2d>:
    2d88:	b570      	push	{r4, r5, r6, lr}
    2d8a:	2800      	cmp	r0, #0
    2d8c:	d030      	beq.n	2df0 <__aeabi_i2d+0x68>
    2d8e:	17c3      	asrs	r3, r0, #31
    2d90:	18c4      	adds	r4, r0, r3
    2d92:	405c      	eors	r4, r3
    2d94:	0fc5      	lsrs	r5, r0, #31
    2d96:	0020      	movs	r0, r4
    2d98:	f000 f914 	bl	2fc4 <__clzsi2>
    2d9c:	4b17      	ldr	r3, [pc, #92]	; (2dfc <__aeabi_i2d+0x74>)
    2d9e:	4a18      	ldr	r2, [pc, #96]	; (2e00 <__aeabi_i2d+0x78>)
    2da0:	1a1b      	subs	r3, r3, r0
    2da2:	1ad2      	subs	r2, r2, r3
    2da4:	2a1f      	cmp	r2, #31
    2da6:	dd18      	ble.n	2dda <__aeabi_i2d+0x52>
    2da8:	4a16      	ldr	r2, [pc, #88]	; (2e04 <__aeabi_i2d+0x7c>)
    2daa:	1ad2      	subs	r2, r2, r3
    2dac:	4094      	lsls	r4, r2
    2dae:	2200      	movs	r2, #0
    2db0:	0324      	lsls	r4, r4, #12
    2db2:	055b      	lsls	r3, r3, #21
    2db4:	0b24      	lsrs	r4, r4, #12
    2db6:	0d5b      	lsrs	r3, r3, #21
    2db8:	2100      	movs	r1, #0
    2dba:	0010      	movs	r0, r2
    2dbc:	0324      	lsls	r4, r4, #12
    2dbe:	0d0a      	lsrs	r2, r1, #20
    2dc0:	0b24      	lsrs	r4, r4, #12
    2dc2:	0512      	lsls	r2, r2, #20
    2dc4:	4322      	orrs	r2, r4
    2dc6:	4c10      	ldr	r4, [pc, #64]	; (2e08 <__aeabi_i2d+0x80>)
    2dc8:	051b      	lsls	r3, r3, #20
    2dca:	4022      	ands	r2, r4
    2dcc:	4313      	orrs	r3, r2
    2dce:	005b      	lsls	r3, r3, #1
    2dd0:	07ed      	lsls	r5, r5, #31
    2dd2:	085b      	lsrs	r3, r3, #1
    2dd4:	432b      	orrs	r3, r5
    2dd6:	0019      	movs	r1, r3
    2dd8:	bd70      	pop	{r4, r5, r6, pc}
    2dda:	0021      	movs	r1, r4
    2ddc:	4091      	lsls	r1, r2
    2dde:	000a      	movs	r2, r1
    2de0:	210b      	movs	r1, #11
    2de2:	1a08      	subs	r0, r1, r0
    2de4:	40c4      	lsrs	r4, r0
    2de6:	055b      	lsls	r3, r3, #21
    2de8:	0324      	lsls	r4, r4, #12
    2dea:	0b24      	lsrs	r4, r4, #12
    2dec:	0d5b      	lsrs	r3, r3, #21
    2dee:	e7e3      	b.n	2db8 <__aeabi_i2d+0x30>
    2df0:	2500      	movs	r5, #0
    2df2:	2300      	movs	r3, #0
    2df4:	2400      	movs	r4, #0
    2df6:	2200      	movs	r2, #0
    2df8:	e7de      	b.n	2db8 <__aeabi_i2d+0x30>
    2dfa:	46c0      	nop			; (mov r8, r8)
    2dfc:	0000041e 	.word	0x0000041e
    2e00:	00000433 	.word	0x00000433
    2e04:	00000413 	.word	0x00000413
    2e08:	800fffff 	.word	0x800fffff

00002e0c <__aeabi_f2d>:
    2e0c:	0041      	lsls	r1, r0, #1
    2e0e:	0e09      	lsrs	r1, r1, #24
    2e10:	1c4b      	adds	r3, r1, #1
    2e12:	b570      	push	{r4, r5, r6, lr}
    2e14:	b2db      	uxtb	r3, r3
    2e16:	0246      	lsls	r6, r0, #9
    2e18:	0a75      	lsrs	r5, r6, #9
    2e1a:	0fc4      	lsrs	r4, r0, #31
    2e1c:	2b01      	cmp	r3, #1
    2e1e:	dd14      	ble.n	2e4a <__aeabi_f2d+0x3e>
    2e20:	23e0      	movs	r3, #224	; 0xe0
    2e22:	009b      	lsls	r3, r3, #2
    2e24:	076d      	lsls	r5, r5, #29
    2e26:	0b36      	lsrs	r6, r6, #12
    2e28:	18cb      	adds	r3, r1, r3
    2e2a:	2100      	movs	r1, #0
    2e2c:	0d0a      	lsrs	r2, r1, #20
    2e2e:	0028      	movs	r0, r5
    2e30:	0512      	lsls	r2, r2, #20
    2e32:	4d1c      	ldr	r5, [pc, #112]	; (2ea4 <__aeabi_f2d+0x98>)
    2e34:	4332      	orrs	r2, r6
    2e36:	055b      	lsls	r3, r3, #21
    2e38:	402a      	ands	r2, r5
    2e3a:	085b      	lsrs	r3, r3, #1
    2e3c:	4313      	orrs	r3, r2
    2e3e:	005b      	lsls	r3, r3, #1
    2e40:	07e4      	lsls	r4, r4, #31
    2e42:	085b      	lsrs	r3, r3, #1
    2e44:	4323      	orrs	r3, r4
    2e46:	0019      	movs	r1, r3
    2e48:	bd70      	pop	{r4, r5, r6, pc}
    2e4a:	2900      	cmp	r1, #0
    2e4c:	d114      	bne.n	2e78 <__aeabi_f2d+0x6c>
    2e4e:	2d00      	cmp	r5, #0
    2e50:	d01e      	beq.n	2e90 <__aeabi_f2d+0x84>
    2e52:	0028      	movs	r0, r5
    2e54:	f000 f8b6 	bl	2fc4 <__clzsi2>
    2e58:	280a      	cmp	r0, #10
    2e5a:	dc1c      	bgt.n	2e96 <__aeabi_f2d+0x8a>
    2e5c:	230b      	movs	r3, #11
    2e5e:	002a      	movs	r2, r5
    2e60:	1a1b      	subs	r3, r3, r0
    2e62:	40da      	lsrs	r2, r3
    2e64:	0003      	movs	r3, r0
    2e66:	3315      	adds	r3, #21
    2e68:	409d      	lsls	r5, r3
    2e6a:	4b0f      	ldr	r3, [pc, #60]	; (2ea8 <__aeabi_f2d+0x9c>)
    2e6c:	0312      	lsls	r2, r2, #12
    2e6e:	1a1b      	subs	r3, r3, r0
    2e70:	055b      	lsls	r3, r3, #21
    2e72:	0b16      	lsrs	r6, r2, #12
    2e74:	0d5b      	lsrs	r3, r3, #21
    2e76:	e7d8      	b.n	2e2a <__aeabi_f2d+0x1e>
    2e78:	2d00      	cmp	r5, #0
    2e7a:	d006      	beq.n	2e8a <__aeabi_f2d+0x7e>
    2e7c:	0b32      	lsrs	r2, r6, #12
    2e7e:	2680      	movs	r6, #128	; 0x80
    2e80:	0336      	lsls	r6, r6, #12
    2e82:	076d      	lsls	r5, r5, #29
    2e84:	4316      	orrs	r6, r2
    2e86:	4b09      	ldr	r3, [pc, #36]	; (2eac <__aeabi_f2d+0xa0>)
    2e88:	e7cf      	b.n	2e2a <__aeabi_f2d+0x1e>
    2e8a:	4b08      	ldr	r3, [pc, #32]	; (2eac <__aeabi_f2d+0xa0>)
    2e8c:	2600      	movs	r6, #0
    2e8e:	e7cc      	b.n	2e2a <__aeabi_f2d+0x1e>
    2e90:	2300      	movs	r3, #0
    2e92:	2600      	movs	r6, #0
    2e94:	e7c9      	b.n	2e2a <__aeabi_f2d+0x1e>
    2e96:	0003      	movs	r3, r0
    2e98:	002a      	movs	r2, r5
    2e9a:	3b0b      	subs	r3, #11
    2e9c:	409a      	lsls	r2, r3
    2e9e:	2500      	movs	r5, #0
    2ea0:	e7e3      	b.n	2e6a <__aeabi_f2d+0x5e>
    2ea2:	46c0      	nop			; (mov r8, r8)
    2ea4:	800fffff 	.word	0x800fffff
    2ea8:	00000389 	.word	0x00000389
    2eac:	000007ff 	.word	0x000007ff

00002eb0 <__aeabi_d2f>:
    2eb0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2eb2:	004c      	lsls	r4, r1, #1
    2eb4:	0d64      	lsrs	r4, r4, #21
    2eb6:	030b      	lsls	r3, r1, #12
    2eb8:	1c62      	adds	r2, r4, #1
    2eba:	0f45      	lsrs	r5, r0, #29
    2ebc:	0a5b      	lsrs	r3, r3, #9
    2ebe:	0552      	lsls	r2, r2, #21
    2ec0:	432b      	orrs	r3, r5
    2ec2:	0fc9      	lsrs	r1, r1, #31
    2ec4:	00c5      	lsls	r5, r0, #3
    2ec6:	0d52      	lsrs	r2, r2, #21
    2ec8:	2a01      	cmp	r2, #1
    2eca:	dd28      	ble.n	2f1e <__aeabi_d2f+0x6e>
    2ecc:	4a3a      	ldr	r2, [pc, #232]	; (2fb8 <__aeabi_d2f+0x108>)
    2ece:	18a6      	adds	r6, r4, r2
    2ed0:	2efe      	cmp	r6, #254	; 0xfe
    2ed2:	dc1b      	bgt.n	2f0c <__aeabi_d2f+0x5c>
    2ed4:	2e00      	cmp	r6, #0
    2ed6:	dd3e      	ble.n	2f56 <__aeabi_d2f+0xa6>
    2ed8:	0180      	lsls	r0, r0, #6
    2eda:	0002      	movs	r2, r0
    2edc:	1e50      	subs	r0, r2, #1
    2ede:	4182      	sbcs	r2, r0
    2ee0:	0f6d      	lsrs	r5, r5, #29
    2ee2:	432a      	orrs	r2, r5
    2ee4:	00db      	lsls	r3, r3, #3
    2ee6:	4313      	orrs	r3, r2
    2ee8:	075a      	lsls	r2, r3, #29
    2eea:	d004      	beq.n	2ef6 <__aeabi_d2f+0x46>
    2eec:	220f      	movs	r2, #15
    2eee:	401a      	ands	r2, r3
    2ef0:	2a04      	cmp	r2, #4
    2ef2:	d000      	beq.n	2ef6 <__aeabi_d2f+0x46>
    2ef4:	3304      	adds	r3, #4
    2ef6:	2280      	movs	r2, #128	; 0x80
    2ef8:	04d2      	lsls	r2, r2, #19
    2efa:	401a      	ands	r2, r3
    2efc:	d05a      	beq.n	2fb4 <__aeabi_d2f+0x104>
    2efe:	3601      	adds	r6, #1
    2f00:	2eff      	cmp	r6, #255	; 0xff
    2f02:	d003      	beq.n	2f0c <__aeabi_d2f+0x5c>
    2f04:	019b      	lsls	r3, r3, #6
    2f06:	0a5b      	lsrs	r3, r3, #9
    2f08:	b2f4      	uxtb	r4, r6
    2f0a:	e001      	b.n	2f10 <__aeabi_d2f+0x60>
    2f0c:	24ff      	movs	r4, #255	; 0xff
    2f0e:	2300      	movs	r3, #0
    2f10:	0258      	lsls	r0, r3, #9
    2f12:	05e4      	lsls	r4, r4, #23
    2f14:	0a40      	lsrs	r0, r0, #9
    2f16:	07c9      	lsls	r1, r1, #31
    2f18:	4320      	orrs	r0, r4
    2f1a:	4308      	orrs	r0, r1
    2f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f1e:	2c00      	cmp	r4, #0
    2f20:	d007      	beq.n	2f32 <__aeabi_d2f+0x82>
    2f22:	431d      	orrs	r5, r3
    2f24:	d0f2      	beq.n	2f0c <__aeabi_d2f+0x5c>
    2f26:	2080      	movs	r0, #128	; 0x80
    2f28:	00db      	lsls	r3, r3, #3
    2f2a:	0480      	lsls	r0, r0, #18
    2f2c:	4303      	orrs	r3, r0
    2f2e:	26ff      	movs	r6, #255	; 0xff
    2f30:	e7da      	b.n	2ee8 <__aeabi_d2f+0x38>
    2f32:	432b      	orrs	r3, r5
    2f34:	d003      	beq.n	2f3e <__aeabi_d2f+0x8e>
    2f36:	2305      	movs	r3, #5
    2f38:	08db      	lsrs	r3, r3, #3
    2f3a:	2cff      	cmp	r4, #255	; 0xff
    2f3c:	d003      	beq.n	2f46 <__aeabi_d2f+0x96>
    2f3e:	025b      	lsls	r3, r3, #9
    2f40:	0a5b      	lsrs	r3, r3, #9
    2f42:	b2e4      	uxtb	r4, r4
    2f44:	e7e4      	b.n	2f10 <__aeabi_d2f+0x60>
    2f46:	2b00      	cmp	r3, #0
    2f48:	d032      	beq.n	2fb0 <__aeabi_d2f+0x100>
    2f4a:	2080      	movs	r0, #128	; 0x80
    2f4c:	03c0      	lsls	r0, r0, #15
    2f4e:	4303      	orrs	r3, r0
    2f50:	025b      	lsls	r3, r3, #9
    2f52:	0a5b      	lsrs	r3, r3, #9
    2f54:	e7dc      	b.n	2f10 <__aeabi_d2f+0x60>
    2f56:	0032      	movs	r2, r6
    2f58:	3217      	adds	r2, #23
    2f5a:	db14      	blt.n	2f86 <__aeabi_d2f+0xd6>
    2f5c:	2280      	movs	r2, #128	; 0x80
    2f5e:	271e      	movs	r7, #30
    2f60:	0412      	lsls	r2, r2, #16
    2f62:	4313      	orrs	r3, r2
    2f64:	1bbf      	subs	r7, r7, r6
    2f66:	2f1f      	cmp	r7, #31
    2f68:	dc0f      	bgt.n	2f8a <__aeabi_d2f+0xda>
    2f6a:	4a14      	ldr	r2, [pc, #80]	; (2fbc <__aeabi_d2f+0x10c>)
    2f6c:	4694      	mov	ip, r2
    2f6e:	4464      	add	r4, ip
    2f70:	002a      	movs	r2, r5
    2f72:	40a5      	lsls	r5, r4
    2f74:	002e      	movs	r6, r5
    2f76:	40a3      	lsls	r3, r4
    2f78:	1e75      	subs	r5, r6, #1
    2f7a:	41ae      	sbcs	r6, r5
    2f7c:	40fa      	lsrs	r2, r7
    2f7e:	4333      	orrs	r3, r6
    2f80:	4313      	orrs	r3, r2
    2f82:	2600      	movs	r6, #0
    2f84:	e7b0      	b.n	2ee8 <__aeabi_d2f+0x38>
    2f86:	2400      	movs	r4, #0
    2f88:	e7d5      	b.n	2f36 <__aeabi_d2f+0x86>
    2f8a:	2202      	movs	r2, #2
    2f8c:	4252      	negs	r2, r2
    2f8e:	1b96      	subs	r6, r2, r6
    2f90:	001a      	movs	r2, r3
    2f92:	40f2      	lsrs	r2, r6
    2f94:	2f20      	cmp	r7, #32
    2f96:	d009      	beq.n	2fac <__aeabi_d2f+0xfc>
    2f98:	4809      	ldr	r0, [pc, #36]	; (2fc0 <__aeabi_d2f+0x110>)
    2f9a:	4684      	mov	ip, r0
    2f9c:	4464      	add	r4, ip
    2f9e:	40a3      	lsls	r3, r4
    2fa0:	432b      	orrs	r3, r5
    2fa2:	1e5d      	subs	r5, r3, #1
    2fa4:	41ab      	sbcs	r3, r5
    2fa6:	2600      	movs	r6, #0
    2fa8:	4313      	orrs	r3, r2
    2faa:	e79d      	b.n	2ee8 <__aeabi_d2f+0x38>
    2fac:	2300      	movs	r3, #0
    2fae:	e7f7      	b.n	2fa0 <__aeabi_d2f+0xf0>
    2fb0:	2300      	movs	r3, #0
    2fb2:	e7ad      	b.n	2f10 <__aeabi_d2f+0x60>
    2fb4:	0034      	movs	r4, r6
    2fb6:	e7bf      	b.n	2f38 <__aeabi_d2f+0x88>
    2fb8:	fffffc80 	.word	0xfffffc80
    2fbc:	fffffc82 	.word	0xfffffc82
    2fc0:	fffffca2 	.word	0xfffffca2

00002fc4 <__clzsi2>:
    2fc4:	211c      	movs	r1, #28
    2fc6:	2301      	movs	r3, #1
    2fc8:	041b      	lsls	r3, r3, #16
    2fca:	4298      	cmp	r0, r3
    2fcc:	d301      	bcc.n	2fd2 <__clzsi2+0xe>
    2fce:	0c00      	lsrs	r0, r0, #16
    2fd0:	3910      	subs	r1, #16
    2fd2:	0a1b      	lsrs	r3, r3, #8
    2fd4:	4298      	cmp	r0, r3
    2fd6:	d301      	bcc.n	2fdc <__clzsi2+0x18>
    2fd8:	0a00      	lsrs	r0, r0, #8
    2fda:	3908      	subs	r1, #8
    2fdc:	091b      	lsrs	r3, r3, #4
    2fde:	4298      	cmp	r0, r3
    2fe0:	d301      	bcc.n	2fe6 <__clzsi2+0x22>
    2fe2:	0900      	lsrs	r0, r0, #4
    2fe4:	3904      	subs	r1, #4
    2fe6:	a202      	add	r2, pc, #8	; (adr r2, 2ff0 <__clzsi2+0x2c>)
    2fe8:	5c10      	ldrb	r0, [r2, r0]
    2fea:	1840      	adds	r0, r0, r1
    2fec:	4770      	bx	lr
    2fee:	46c0      	nop			; (mov r8, r8)
    2ff0:	02020304 	.word	0x02020304
    2ff4:	01010101 	.word	0x01010101
	...

00003000 <__libc_init_array>:
    3000:	b570      	push	{r4, r5, r6, lr}
    3002:	2600      	movs	r6, #0
    3004:	4d0c      	ldr	r5, [pc, #48]	; (3038 <__libc_init_array+0x38>)
    3006:	4c0d      	ldr	r4, [pc, #52]	; (303c <__libc_init_array+0x3c>)
    3008:	1b64      	subs	r4, r4, r5
    300a:	10a4      	asrs	r4, r4, #2
    300c:	42a6      	cmp	r6, r4
    300e:	d109      	bne.n	3024 <__libc_init_array+0x24>
    3010:	2600      	movs	r6, #0
    3012:	f001 fb21 	bl	4658 <_init>
    3016:	4d0a      	ldr	r5, [pc, #40]	; (3040 <__libc_init_array+0x40>)
    3018:	4c0a      	ldr	r4, [pc, #40]	; (3044 <__libc_init_array+0x44>)
    301a:	1b64      	subs	r4, r4, r5
    301c:	10a4      	asrs	r4, r4, #2
    301e:	42a6      	cmp	r6, r4
    3020:	d105      	bne.n	302e <__libc_init_array+0x2e>
    3022:	bd70      	pop	{r4, r5, r6, pc}
    3024:	00b3      	lsls	r3, r6, #2
    3026:	58eb      	ldr	r3, [r5, r3]
    3028:	4798      	blx	r3
    302a:	3601      	adds	r6, #1
    302c:	e7ee      	b.n	300c <__libc_init_array+0xc>
    302e:	00b3      	lsls	r3, r6, #2
    3030:	58eb      	ldr	r3, [r5, r3]
    3032:	4798      	blx	r3
    3034:	3601      	adds	r6, #1
    3036:	e7f2      	b.n	301e <__libc_init_array+0x1e>
    3038:	00004664 	.word	0x00004664
    303c:	00004664 	.word	0x00004664
    3040:	00004664 	.word	0x00004664
    3044:	00004668 	.word	0x00004668

00003048 <memset>:
    3048:	0003      	movs	r3, r0
    304a:	1882      	adds	r2, r0, r2
    304c:	4293      	cmp	r3, r2
    304e:	d100      	bne.n	3052 <memset+0xa>
    3050:	4770      	bx	lr
    3052:	7019      	strb	r1, [r3, #0]
    3054:	3301      	adds	r3, #1
    3056:	e7f9      	b.n	304c <memset+0x4>

00003058 <iprintf>:
    3058:	b40f      	push	{r0, r1, r2, r3}
    305a:	4b0b      	ldr	r3, [pc, #44]	; (3088 <iprintf+0x30>)
    305c:	b513      	push	{r0, r1, r4, lr}
    305e:	681c      	ldr	r4, [r3, #0]
    3060:	2c00      	cmp	r4, #0
    3062:	d005      	beq.n	3070 <iprintf+0x18>
    3064:	69a3      	ldr	r3, [r4, #24]
    3066:	2b00      	cmp	r3, #0
    3068:	d102      	bne.n	3070 <iprintf+0x18>
    306a:	0020      	movs	r0, r4
    306c:	f000 faaa 	bl	35c4 <__sinit>
    3070:	ab05      	add	r3, sp, #20
    3072:	9a04      	ldr	r2, [sp, #16]
    3074:	68a1      	ldr	r1, [r4, #8]
    3076:	0020      	movs	r0, r4
    3078:	9301      	str	r3, [sp, #4]
    307a:	f000 fde5 	bl	3c48 <_vfiprintf_r>
    307e:	bc16      	pop	{r1, r2, r4}
    3080:	bc08      	pop	{r3}
    3082:	b004      	add	sp, #16
    3084:	4718      	bx	r3
    3086:	46c0      	nop			; (mov r8, r8)
    3088:	20000000 	.word	0x20000000

0000308c <setbuf>:
    308c:	424a      	negs	r2, r1
    308e:	414a      	adcs	r2, r1
    3090:	2380      	movs	r3, #128	; 0x80
    3092:	b510      	push	{r4, lr}
    3094:	0052      	lsls	r2, r2, #1
    3096:	00db      	lsls	r3, r3, #3
    3098:	f000 f802 	bl	30a0 <setvbuf>
    309c:	bd10      	pop	{r4, pc}
	...

000030a0 <setvbuf>:
    30a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    30a2:	001d      	movs	r5, r3
    30a4:	4b4f      	ldr	r3, [pc, #316]	; (31e4 <setvbuf+0x144>)
    30a6:	b085      	sub	sp, #20
    30a8:	681e      	ldr	r6, [r3, #0]
    30aa:	0004      	movs	r4, r0
    30ac:	000f      	movs	r7, r1
    30ae:	9200      	str	r2, [sp, #0]
    30b0:	2e00      	cmp	r6, #0
    30b2:	d005      	beq.n	30c0 <setvbuf+0x20>
    30b4:	69b3      	ldr	r3, [r6, #24]
    30b6:	2b00      	cmp	r3, #0
    30b8:	d102      	bne.n	30c0 <setvbuf+0x20>
    30ba:	0030      	movs	r0, r6
    30bc:	f000 fa82 	bl	35c4 <__sinit>
    30c0:	4b49      	ldr	r3, [pc, #292]	; (31e8 <setvbuf+0x148>)
    30c2:	429c      	cmp	r4, r3
    30c4:	d150      	bne.n	3168 <setvbuf+0xc8>
    30c6:	6874      	ldr	r4, [r6, #4]
    30c8:	9b00      	ldr	r3, [sp, #0]
    30ca:	2b02      	cmp	r3, #2
    30cc:	d005      	beq.n	30da <setvbuf+0x3a>
    30ce:	2b01      	cmp	r3, #1
    30d0:	d900      	bls.n	30d4 <setvbuf+0x34>
    30d2:	e084      	b.n	31de <setvbuf+0x13e>
    30d4:	2d00      	cmp	r5, #0
    30d6:	da00      	bge.n	30da <setvbuf+0x3a>
    30d8:	e081      	b.n	31de <setvbuf+0x13e>
    30da:	0021      	movs	r1, r4
    30dc:	0030      	movs	r0, r6
    30de:	f000 fa03 	bl	34e8 <_fflush_r>
    30e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
    30e4:	2900      	cmp	r1, #0
    30e6:	d008      	beq.n	30fa <setvbuf+0x5a>
    30e8:	0023      	movs	r3, r4
    30ea:	3344      	adds	r3, #68	; 0x44
    30ec:	4299      	cmp	r1, r3
    30ee:	d002      	beq.n	30f6 <setvbuf+0x56>
    30f0:	0030      	movs	r0, r6
    30f2:	f000 fb73 	bl	37dc <_free_r>
    30f6:	2300      	movs	r3, #0
    30f8:	6363      	str	r3, [r4, #52]	; 0x34
    30fa:	2300      	movs	r3, #0
    30fc:	61a3      	str	r3, [r4, #24]
    30fe:	6063      	str	r3, [r4, #4]
    3100:	89a3      	ldrh	r3, [r4, #12]
    3102:	061b      	lsls	r3, r3, #24
    3104:	d503      	bpl.n	310e <setvbuf+0x6e>
    3106:	6921      	ldr	r1, [r4, #16]
    3108:	0030      	movs	r0, r6
    310a:	f000 fb67 	bl	37dc <_free_r>
    310e:	89a3      	ldrh	r3, [r4, #12]
    3110:	4a36      	ldr	r2, [pc, #216]	; (31ec <setvbuf+0x14c>)
    3112:	4013      	ands	r3, r2
    3114:	81a3      	strh	r3, [r4, #12]
    3116:	9b00      	ldr	r3, [sp, #0]
    3118:	2b02      	cmp	r3, #2
    311a:	d05a      	beq.n	31d2 <setvbuf+0x132>
    311c:	ab03      	add	r3, sp, #12
    311e:	aa02      	add	r2, sp, #8
    3120:	0021      	movs	r1, r4
    3122:	0030      	movs	r0, r6
    3124:	f000 fae4 	bl	36f0 <__swhatbuf_r>
    3128:	89a3      	ldrh	r3, [r4, #12]
    312a:	4318      	orrs	r0, r3
    312c:	81a0      	strh	r0, [r4, #12]
    312e:	2d00      	cmp	r5, #0
    3130:	d124      	bne.n	317c <setvbuf+0xdc>
    3132:	9d02      	ldr	r5, [sp, #8]
    3134:	0028      	movs	r0, r5
    3136:	f000 fb47 	bl	37c8 <malloc>
    313a:	9501      	str	r5, [sp, #4]
    313c:	1e07      	subs	r7, r0, #0
    313e:	d142      	bne.n	31c6 <setvbuf+0x126>
    3140:	9b02      	ldr	r3, [sp, #8]
    3142:	9301      	str	r3, [sp, #4]
    3144:	42ab      	cmp	r3, r5
    3146:	d139      	bne.n	31bc <setvbuf+0x11c>
    3148:	2001      	movs	r0, #1
    314a:	4240      	negs	r0, r0
    314c:	2302      	movs	r3, #2
    314e:	89a2      	ldrh	r2, [r4, #12]
    3150:	4313      	orrs	r3, r2
    3152:	81a3      	strh	r3, [r4, #12]
    3154:	2300      	movs	r3, #0
    3156:	60a3      	str	r3, [r4, #8]
    3158:	0023      	movs	r3, r4
    315a:	3347      	adds	r3, #71	; 0x47
    315c:	6023      	str	r3, [r4, #0]
    315e:	6123      	str	r3, [r4, #16]
    3160:	2301      	movs	r3, #1
    3162:	6163      	str	r3, [r4, #20]
    3164:	b005      	add	sp, #20
    3166:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3168:	4b21      	ldr	r3, [pc, #132]	; (31f0 <setvbuf+0x150>)
    316a:	429c      	cmp	r4, r3
    316c:	d101      	bne.n	3172 <setvbuf+0xd2>
    316e:	68b4      	ldr	r4, [r6, #8]
    3170:	e7aa      	b.n	30c8 <setvbuf+0x28>
    3172:	4b20      	ldr	r3, [pc, #128]	; (31f4 <setvbuf+0x154>)
    3174:	429c      	cmp	r4, r3
    3176:	d1a7      	bne.n	30c8 <setvbuf+0x28>
    3178:	68f4      	ldr	r4, [r6, #12]
    317a:	e7a5      	b.n	30c8 <setvbuf+0x28>
    317c:	2f00      	cmp	r7, #0
    317e:	d0d9      	beq.n	3134 <setvbuf+0x94>
    3180:	69b3      	ldr	r3, [r6, #24]
    3182:	2b00      	cmp	r3, #0
    3184:	d102      	bne.n	318c <setvbuf+0xec>
    3186:	0030      	movs	r0, r6
    3188:	f000 fa1c 	bl	35c4 <__sinit>
    318c:	9b00      	ldr	r3, [sp, #0]
    318e:	2b01      	cmp	r3, #1
    3190:	d103      	bne.n	319a <setvbuf+0xfa>
    3192:	89a3      	ldrh	r3, [r4, #12]
    3194:	9a00      	ldr	r2, [sp, #0]
    3196:	431a      	orrs	r2, r3
    3198:	81a2      	strh	r2, [r4, #12]
    319a:	2008      	movs	r0, #8
    319c:	89a3      	ldrh	r3, [r4, #12]
    319e:	6027      	str	r7, [r4, #0]
    31a0:	6127      	str	r7, [r4, #16]
    31a2:	6165      	str	r5, [r4, #20]
    31a4:	4018      	ands	r0, r3
    31a6:	d018      	beq.n	31da <setvbuf+0x13a>
    31a8:	2001      	movs	r0, #1
    31aa:	4018      	ands	r0, r3
    31ac:	2300      	movs	r3, #0
    31ae:	4298      	cmp	r0, r3
    31b0:	d011      	beq.n	31d6 <setvbuf+0x136>
    31b2:	426d      	negs	r5, r5
    31b4:	60a3      	str	r3, [r4, #8]
    31b6:	61a5      	str	r5, [r4, #24]
    31b8:	0018      	movs	r0, r3
    31ba:	e7d3      	b.n	3164 <setvbuf+0xc4>
    31bc:	9801      	ldr	r0, [sp, #4]
    31be:	f000 fb03 	bl	37c8 <malloc>
    31c2:	1e07      	subs	r7, r0, #0
    31c4:	d0c0      	beq.n	3148 <setvbuf+0xa8>
    31c6:	2380      	movs	r3, #128	; 0x80
    31c8:	89a2      	ldrh	r2, [r4, #12]
    31ca:	9d01      	ldr	r5, [sp, #4]
    31cc:	4313      	orrs	r3, r2
    31ce:	81a3      	strh	r3, [r4, #12]
    31d0:	e7d6      	b.n	3180 <setvbuf+0xe0>
    31d2:	2000      	movs	r0, #0
    31d4:	e7ba      	b.n	314c <setvbuf+0xac>
    31d6:	60a5      	str	r5, [r4, #8]
    31d8:	e7c4      	b.n	3164 <setvbuf+0xc4>
    31da:	60a0      	str	r0, [r4, #8]
    31dc:	e7c2      	b.n	3164 <setvbuf+0xc4>
    31de:	2001      	movs	r0, #1
    31e0:	4240      	negs	r0, r0
    31e2:	e7bf      	b.n	3164 <setvbuf+0xc4>
    31e4:	20000000 	.word	0x20000000
    31e8:	000045e4 	.word	0x000045e4
    31ec:	fffff35c 	.word	0xfffff35c
    31f0:	00004604 	.word	0x00004604
    31f4:	000045c4 	.word	0x000045c4

000031f8 <siprintf>:
    31f8:	b40e      	push	{r1, r2, r3}
    31fa:	b510      	push	{r4, lr}
    31fc:	b09d      	sub	sp, #116	; 0x74
    31fe:	a902      	add	r1, sp, #8
    3200:	9002      	str	r0, [sp, #8]
    3202:	6108      	str	r0, [r1, #16]
    3204:	480b      	ldr	r0, [pc, #44]	; (3234 <siprintf+0x3c>)
    3206:	2482      	movs	r4, #130	; 0x82
    3208:	6088      	str	r0, [r1, #8]
    320a:	6148      	str	r0, [r1, #20]
    320c:	2001      	movs	r0, #1
    320e:	4240      	negs	r0, r0
    3210:	ab1f      	add	r3, sp, #124	; 0x7c
    3212:	81c8      	strh	r0, [r1, #14]
    3214:	4808      	ldr	r0, [pc, #32]	; (3238 <siprintf+0x40>)
    3216:	cb04      	ldmia	r3!, {r2}
    3218:	00a4      	lsls	r4, r4, #2
    321a:	6800      	ldr	r0, [r0, #0]
    321c:	9301      	str	r3, [sp, #4]
    321e:	818c      	strh	r4, [r1, #12]
    3220:	f000 fbe6 	bl	39f0 <_svfiprintf_r>
    3224:	2300      	movs	r3, #0
    3226:	9a02      	ldr	r2, [sp, #8]
    3228:	7013      	strb	r3, [r2, #0]
    322a:	b01d      	add	sp, #116	; 0x74
    322c:	bc10      	pop	{r4}
    322e:	bc08      	pop	{r3}
    3230:	b003      	add	sp, #12
    3232:	4718      	bx	r3
    3234:	7fffffff 	.word	0x7fffffff
    3238:	20000000 	.word	0x20000000

0000323c <__swbuf_r>:
    323c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    323e:	0005      	movs	r5, r0
    3240:	000e      	movs	r6, r1
    3242:	0014      	movs	r4, r2
    3244:	2800      	cmp	r0, #0
    3246:	d004      	beq.n	3252 <__swbuf_r+0x16>
    3248:	6983      	ldr	r3, [r0, #24]
    324a:	2b00      	cmp	r3, #0
    324c:	d101      	bne.n	3252 <__swbuf_r+0x16>
    324e:	f000 f9b9 	bl	35c4 <__sinit>
    3252:	4b22      	ldr	r3, [pc, #136]	; (32dc <__swbuf_r+0xa0>)
    3254:	429c      	cmp	r4, r3
    3256:	d12d      	bne.n	32b4 <__swbuf_r+0x78>
    3258:	686c      	ldr	r4, [r5, #4]
    325a:	69a3      	ldr	r3, [r4, #24]
    325c:	60a3      	str	r3, [r4, #8]
    325e:	89a3      	ldrh	r3, [r4, #12]
    3260:	071b      	lsls	r3, r3, #28
    3262:	d531      	bpl.n	32c8 <__swbuf_r+0x8c>
    3264:	6923      	ldr	r3, [r4, #16]
    3266:	2b00      	cmp	r3, #0
    3268:	d02e      	beq.n	32c8 <__swbuf_r+0x8c>
    326a:	6823      	ldr	r3, [r4, #0]
    326c:	6922      	ldr	r2, [r4, #16]
    326e:	b2f7      	uxtb	r7, r6
    3270:	1a98      	subs	r0, r3, r2
    3272:	6963      	ldr	r3, [r4, #20]
    3274:	b2f6      	uxtb	r6, r6
    3276:	4298      	cmp	r0, r3
    3278:	db05      	blt.n	3286 <__swbuf_r+0x4a>
    327a:	0021      	movs	r1, r4
    327c:	0028      	movs	r0, r5
    327e:	f000 f933 	bl	34e8 <_fflush_r>
    3282:	2800      	cmp	r0, #0
    3284:	d126      	bne.n	32d4 <__swbuf_r+0x98>
    3286:	68a3      	ldr	r3, [r4, #8]
    3288:	3001      	adds	r0, #1
    328a:	3b01      	subs	r3, #1
    328c:	60a3      	str	r3, [r4, #8]
    328e:	6823      	ldr	r3, [r4, #0]
    3290:	1c5a      	adds	r2, r3, #1
    3292:	6022      	str	r2, [r4, #0]
    3294:	701f      	strb	r7, [r3, #0]
    3296:	6963      	ldr	r3, [r4, #20]
    3298:	4298      	cmp	r0, r3
    329a:	d004      	beq.n	32a6 <__swbuf_r+0x6a>
    329c:	89a3      	ldrh	r3, [r4, #12]
    329e:	07db      	lsls	r3, r3, #31
    32a0:	d51a      	bpl.n	32d8 <__swbuf_r+0x9c>
    32a2:	2e0a      	cmp	r6, #10
    32a4:	d118      	bne.n	32d8 <__swbuf_r+0x9c>
    32a6:	0021      	movs	r1, r4
    32a8:	0028      	movs	r0, r5
    32aa:	f000 f91d 	bl	34e8 <_fflush_r>
    32ae:	2800      	cmp	r0, #0
    32b0:	d012      	beq.n	32d8 <__swbuf_r+0x9c>
    32b2:	e00f      	b.n	32d4 <__swbuf_r+0x98>
    32b4:	4b0a      	ldr	r3, [pc, #40]	; (32e0 <__swbuf_r+0xa4>)
    32b6:	429c      	cmp	r4, r3
    32b8:	d101      	bne.n	32be <__swbuf_r+0x82>
    32ba:	68ac      	ldr	r4, [r5, #8]
    32bc:	e7cd      	b.n	325a <__swbuf_r+0x1e>
    32be:	4b09      	ldr	r3, [pc, #36]	; (32e4 <__swbuf_r+0xa8>)
    32c0:	429c      	cmp	r4, r3
    32c2:	d1ca      	bne.n	325a <__swbuf_r+0x1e>
    32c4:	68ec      	ldr	r4, [r5, #12]
    32c6:	e7c8      	b.n	325a <__swbuf_r+0x1e>
    32c8:	0021      	movs	r1, r4
    32ca:	0028      	movs	r0, r5
    32cc:	f000 f80c 	bl	32e8 <__swsetup_r>
    32d0:	2800      	cmp	r0, #0
    32d2:	d0ca      	beq.n	326a <__swbuf_r+0x2e>
    32d4:	2601      	movs	r6, #1
    32d6:	4276      	negs	r6, r6
    32d8:	0030      	movs	r0, r6
    32da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    32dc:	000045e4 	.word	0x000045e4
    32e0:	00004604 	.word	0x00004604
    32e4:	000045c4 	.word	0x000045c4

000032e8 <__swsetup_r>:
    32e8:	4b36      	ldr	r3, [pc, #216]	; (33c4 <__swsetup_r+0xdc>)
    32ea:	b570      	push	{r4, r5, r6, lr}
    32ec:	681d      	ldr	r5, [r3, #0]
    32ee:	0006      	movs	r6, r0
    32f0:	000c      	movs	r4, r1
    32f2:	2d00      	cmp	r5, #0
    32f4:	d005      	beq.n	3302 <__swsetup_r+0x1a>
    32f6:	69ab      	ldr	r3, [r5, #24]
    32f8:	2b00      	cmp	r3, #0
    32fa:	d102      	bne.n	3302 <__swsetup_r+0x1a>
    32fc:	0028      	movs	r0, r5
    32fe:	f000 f961 	bl	35c4 <__sinit>
    3302:	4b31      	ldr	r3, [pc, #196]	; (33c8 <__swsetup_r+0xe0>)
    3304:	429c      	cmp	r4, r3
    3306:	d10f      	bne.n	3328 <__swsetup_r+0x40>
    3308:	686c      	ldr	r4, [r5, #4]
    330a:	230c      	movs	r3, #12
    330c:	5ee2      	ldrsh	r2, [r4, r3]
    330e:	b293      	uxth	r3, r2
    3310:	0719      	lsls	r1, r3, #28
    3312:	d42d      	bmi.n	3370 <__swsetup_r+0x88>
    3314:	06d9      	lsls	r1, r3, #27
    3316:	d411      	bmi.n	333c <__swsetup_r+0x54>
    3318:	2309      	movs	r3, #9
    331a:	2001      	movs	r0, #1
    331c:	6033      	str	r3, [r6, #0]
    331e:	3337      	adds	r3, #55	; 0x37
    3320:	4313      	orrs	r3, r2
    3322:	81a3      	strh	r3, [r4, #12]
    3324:	4240      	negs	r0, r0
    3326:	bd70      	pop	{r4, r5, r6, pc}
    3328:	4b28      	ldr	r3, [pc, #160]	; (33cc <__swsetup_r+0xe4>)
    332a:	429c      	cmp	r4, r3
    332c:	d101      	bne.n	3332 <__swsetup_r+0x4a>
    332e:	68ac      	ldr	r4, [r5, #8]
    3330:	e7eb      	b.n	330a <__swsetup_r+0x22>
    3332:	4b27      	ldr	r3, [pc, #156]	; (33d0 <__swsetup_r+0xe8>)
    3334:	429c      	cmp	r4, r3
    3336:	d1e8      	bne.n	330a <__swsetup_r+0x22>
    3338:	68ec      	ldr	r4, [r5, #12]
    333a:	e7e6      	b.n	330a <__swsetup_r+0x22>
    333c:	075b      	lsls	r3, r3, #29
    333e:	d513      	bpl.n	3368 <__swsetup_r+0x80>
    3340:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3342:	2900      	cmp	r1, #0
    3344:	d008      	beq.n	3358 <__swsetup_r+0x70>
    3346:	0023      	movs	r3, r4
    3348:	3344      	adds	r3, #68	; 0x44
    334a:	4299      	cmp	r1, r3
    334c:	d002      	beq.n	3354 <__swsetup_r+0x6c>
    334e:	0030      	movs	r0, r6
    3350:	f000 fa44 	bl	37dc <_free_r>
    3354:	2300      	movs	r3, #0
    3356:	6363      	str	r3, [r4, #52]	; 0x34
    3358:	2224      	movs	r2, #36	; 0x24
    335a:	89a3      	ldrh	r3, [r4, #12]
    335c:	4393      	bics	r3, r2
    335e:	81a3      	strh	r3, [r4, #12]
    3360:	2300      	movs	r3, #0
    3362:	6063      	str	r3, [r4, #4]
    3364:	6923      	ldr	r3, [r4, #16]
    3366:	6023      	str	r3, [r4, #0]
    3368:	2308      	movs	r3, #8
    336a:	89a2      	ldrh	r2, [r4, #12]
    336c:	4313      	orrs	r3, r2
    336e:	81a3      	strh	r3, [r4, #12]
    3370:	6923      	ldr	r3, [r4, #16]
    3372:	2b00      	cmp	r3, #0
    3374:	d10b      	bne.n	338e <__swsetup_r+0xa6>
    3376:	21a0      	movs	r1, #160	; 0xa0
    3378:	2280      	movs	r2, #128	; 0x80
    337a:	89a3      	ldrh	r3, [r4, #12]
    337c:	0089      	lsls	r1, r1, #2
    337e:	0092      	lsls	r2, r2, #2
    3380:	400b      	ands	r3, r1
    3382:	4293      	cmp	r3, r2
    3384:	d003      	beq.n	338e <__swsetup_r+0xa6>
    3386:	0021      	movs	r1, r4
    3388:	0030      	movs	r0, r6
    338a:	f000 f9d9 	bl	3740 <__smakebuf_r>
    338e:	2301      	movs	r3, #1
    3390:	89a2      	ldrh	r2, [r4, #12]
    3392:	4013      	ands	r3, r2
    3394:	d011      	beq.n	33ba <__swsetup_r+0xd2>
    3396:	2300      	movs	r3, #0
    3398:	60a3      	str	r3, [r4, #8]
    339a:	6963      	ldr	r3, [r4, #20]
    339c:	425b      	negs	r3, r3
    339e:	61a3      	str	r3, [r4, #24]
    33a0:	2000      	movs	r0, #0
    33a2:	6923      	ldr	r3, [r4, #16]
    33a4:	4283      	cmp	r3, r0
    33a6:	d1be      	bne.n	3326 <__swsetup_r+0x3e>
    33a8:	230c      	movs	r3, #12
    33aa:	5ee2      	ldrsh	r2, [r4, r3]
    33ac:	0613      	lsls	r3, r2, #24
    33ae:	d5ba      	bpl.n	3326 <__swsetup_r+0x3e>
    33b0:	2340      	movs	r3, #64	; 0x40
    33b2:	4313      	orrs	r3, r2
    33b4:	81a3      	strh	r3, [r4, #12]
    33b6:	3801      	subs	r0, #1
    33b8:	e7b5      	b.n	3326 <__swsetup_r+0x3e>
    33ba:	0792      	lsls	r2, r2, #30
    33bc:	d400      	bmi.n	33c0 <__swsetup_r+0xd8>
    33be:	6963      	ldr	r3, [r4, #20]
    33c0:	60a3      	str	r3, [r4, #8]
    33c2:	e7ed      	b.n	33a0 <__swsetup_r+0xb8>
    33c4:	20000000 	.word	0x20000000
    33c8:	000045e4 	.word	0x000045e4
    33cc:	00004604 	.word	0x00004604
    33d0:	000045c4 	.word	0x000045c4

000033d4 <__sflush_r>:
    33d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    33d6:	898a      	ldrh	r2, [r1, #12]
    33d8:	0005      	movs	r5, r0
    33da:	000c      	movs	r4, r1
    33dc:	0713      	lsls	r3, r2, #28
    33de:	d460      	bmi.n	34a2 <__sflush_r+0xce>
    33e0:	684b      	ldr	r3, [r1, #4]
    33e2:	2b00      	cmp	r3, #0
    33e4:	dc04      	bgt.n	33f0 <__sflush_r+0x1c>
    33e6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    33e8:	2b00      	cmp	r3, #0
    33ea:	dc01      	bgt.n	33f0 <__sflush_r+0x1c>
    33ec:	2000      	movs	r0, #0
    33ee:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    33f0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    33f2:	2f00      	cmp	r7, #0
    33f4:	d0fa      	beq.n	33ec <__sflush_r+0x18>
    33f6:	2300      	movs	r3, #0
    33f8:	682e      	ldr	r6, [r5, #0]
    33fa:	602b      	str	r3, [r5, #0]
    33fc:	2380      	movs	r3, #128	; 0x80
    33fe:	015b      	lsls	r3, r3, #5
    3400:	401a      	ands	r2, r3
    3402:	d034      	beq.n	346e <__sflush_r+0x9a>
    3404:	6d60      	ldr	r0, [r4, #84]	; 0x54
    3406:	89a3      	ldrh	r3, [r4, #12]
    3408:	075b      	lsls	r3, r3, #29
    340a:	d506      	bpl.n	341a <__sflush_r+0x46>
    340c:	6863      	ldr	r3, [r4, #4]
    340e:	1ac0      	subs	r0, r0, r3
    3410:	6b63      	ldr	r3, [r4, #52]	; 0x34
    3412:	2b00      	cmp	r3, #0
    3414:	d001      	beq.n	341a <__sflush_r+0x46>
    3416:	6c23      	ldr	r3, [r4, #64]	; 0x40
    3418:	1ac0      	subs	r0, r0, r3
    341a:	0002      	movs	r2, r0
    341c:	6a21      	ldr	r1, [r4, #32]
    341e:	2300      	movs	r3, #0
    3420:	0028      	movs	r0, r5
    3422:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    3424:	47b8      	blx	r7
    3426:	89a1      	ldrh	r1, [r4, #12]
    3428:	1c43      	adds	r3, r0, #1
    342a:	d106      	bne.n	343a <__sflush_r+0x66>
    342c:	682b      	ldr	r3, [r5, #0]
    342e:	2b1d      	cmp	r3, #29
    3430:	d831      	bhi.n	3496 <__sflush_r+0xc2>
    3432:	4a2c      	ldr	r2, [pc, #176]	; (34e4 <__sflush_r+0x110>)
    3434:	40da      	lsrs	r2, r3
    3436:	07d3      	lsls	r3, r2, #31
    3438:	d52d      	bpl.n	3496 <__sflush_r+0xc2>
    343a:	2300      	movs	r3, #0
    343c:	6063      	str	r3, [r4, #4]
    343e:	6923      	ldr	r3, [r4, #16]
    3440:	6023      	str	r3, [r4, #0]
    3442:	04cb      	lsls	r3, r1, #19
    3444:	d505      	bpl.n	3452 <__sflush_r+0x7e>
    3446:	1c43      	adds	r3, r0, #1
    3448:	d102      	bne.n	3450 <__sflush_r+0x7c>
    344a:	682b      	ldr	r3, [r5, #0]
    344c:	2b00      	cmp	r3, #0
    344e:	d100      	bne.n	3452 <__sflush_r+0x7e>
    3450:	6560      	str	r0, [r4, #84]	; 0x54
    3452:	6b61      	ldr	r1, [r4, #52]	; 0x34
    3454:	602e      	str	r6, [r5, #0]
    3456:	2900      	cmp	r1, #0
    3458:	d0c8      	beq.n	33ec <__sflush_r+0x18>
    345a:	0023      	movs	r3, r4
    345c:	3344      	adds	r3, #68	; 0x44
    345e:	4299      	cmp	r1, r3
    3460:	d002      	beq.n	3468 <__sflush_r+0x94>
    3462:	0028      	movs	r0, r5
    3464:	f000 f9ba 	bl	37dc <_free_r>
    3468:	2000      	movs	r0, #0
    346a:	6360      	str	r0, [r4, #52]	; 0x34
    346c:	e7bf      	b.n	33ee <__sflush_r+0x1a>
    346e:	2301      	movs	r3, #1
    3470:	6a21      	ldr	r1, [r4, #32]
    3472:	0028      	movs	r0, r5
    3474:	47b8      	blx	r7
    3476:	1c43      	adds	r3, r0, #1
    3478:	d1c5      	bne.n	3406 <__sflush_r+0x32>
    347a:	682b      	ldr	r3, [r5, #0]
    347c:	2b00      	cmp	r3, #0
    347e:	d0c2      	beq.n	3406 <__sflush_r+0x32>
    3480:	2b1d      	cmp	r3, #29
    3482:	d001      	beq.n	3488 <__sflush_r+0xb4>
    3484:	2b16      	cmp	r3, #22
    3486:	d101      	bne.n	348c <__sflush_r+0xb8>
    3488:	602e      	str	r6, [r5, #0]
    348a:	e7af      	b.n	33ec <__sflush_r+0x18>
    348c:	2340      	movs	r3, #64	; 0x40
    348e:	89a2      	ldrh	r2, [r4, #12]
    3490:	4313      	orrs	r3, r2
    3492:	81a3      	strh	r3, [r4, #12]
    3494:	e7ab      	b.n	33ee <__sflush_r+0x1a>
    3496:	2340      	movs	r3, #64	; 0x40
    3498:	430b      	orrs	r3, r1
    349a:	2001      	movs	r0, #1
    349c:	81a3      	strh	r3, [r4, #12]
    349e:	4240      	negs	r0, r0
    34a0:	e7a5      	b.n	33ee <__sflush_r+0x1a>
    34a2:	690f      	ldr	r7, [r1, #16]
    34a4:	2f00      	cmp	r7, #0
    34a6:	d0a1      	beq.n	33ec <__sflush_r+0x18>
    34a8:	680b      	ldr	r3, [r1, #0]
    34aa:	600f      	str	r7, [r1, #0]
    34ac:	1bdb      	subs	r3, r3, r7
    34ae:	9301      	str	r3, [sp, #4]
    34b0:	2300      	movs	r3, #0
    34b2:	0792      	lsls	r2, r2, #30
    34b4:	d100      	bne.n	34b8 <__sflush_r+0xe4>
    34b6:	694b      	ldr	r3, [r1, #20]
    34b8:	60a3      	str	r3, [r4, #8]
    34ba:	9b01      	ldr	r3, [sp, #4]
    34bc:	2b00      	cmp	r3, #0
    34be:	dc00      	bgt.n	34c2 <__sflush_r+0xee>
    34c0:	e794      	b.n	33ec <__sflush_r+0x18>
    34c2:	9b01      	ldr	r3, [sp, #4]
    34c4:	003a      	movs	r2, r7
    34c6:	6a21      	ldr	r1, [r4, #32]
    34c8:	0028      	movs	r0, r5
    34ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    34cc:	47b0      	blx	r6
    34ce:	2800      	cmp	r0, #0
    34d0:	dc03      	bgt.n	34da <__sflush_r+0x106>
    34d2:	2340      	movs	r3, #64	; 0x40
    34d4:	89a2      	ldrh	r2, [r4, #12]
    34d6:	4313      	orrs	r3, r2
    34d8:	e7df      	b.n	349a <__sflush_r+0xc6>
    34da:	9b01      	ldr	r3, [sp, #4]
    34dc:	183f      	adds	r7, r7, r0
    34de:	1a1b      	subs	r3, r3, r0
    34e0:	9301      	str	r3, [sp, #4]
    34e2:	e7ea      	b.n	34ba <__sflush_r+0xe6>
    34e4:	20400001 	.word	0x20400001

000034e8 <_fflush_r>:
    34e8:	690b      	ldr	r3, [r1, #16]
    34ea:	b570      	push	{r4, r5, r6, lr}
    34ec:	0005      	movs	r5, r0
    34ee:	000c      	movs	r4, r1
    34f0:	2b00      	cmp	r3, #0
    34f2:	d101      	bne.n	34f8 <_fflush_r+0x10>
    34f4:	2000      	movs	r0, #0
    34f6:	bd70      	pop	{r4, r5, r6, pc}
    34f8:	2800      	cmp	r0, #0
    34fa:	d004      	beq.n	3506 <_fflush_r+0x1e>
    34fc:	6983      	ldr	r3, [r0, #24]
    34fe:	2b00      	cmp	r3, #0
    3500:	d101      	bne.n	3506 <_fflush_r+0x1e>
    3502:	f000 f85f 	bl	35c4 <__sinit>
    3506:	4b0b      	ldr	r3, [pc, #44]	; (3534 <_fflush_r+0x4c>)
    3508:	429c      	cmp	r4, r3
    350a:	d109      	bne.n	3520 <_fflush_r+0x38>
    350c:	686c      	ldr	r4, [r5, #4]
    350e:	220c      	movs	r2, #12
    3510:	5ea3      	ldrsh	r3, [r4, r2]
    3512:	2b00      	cmp	r3, #0
    3514:	d0ee      	beq.n	34f4 <_fflush_r+0xc>
    3516:	0021      	movs	r1, r4
    3518:	0028      	movs	r0, r5
    351a:	f7ff ff5b 	bl	33d4 <__sflush_r>
    351e:	e7ea      	b.n	34f6 <_fflush_r+0xe>
    3520:	4b05      	ldr	r3, [pc, #20]	; (3538 <_fflush_r+0x50>)
    3522:	429c      	cmp	r4, r3
    3524:	d101      	bne.n	352a <_fflush_r+0x42>
    3526:	68ac      	ldr	r4, [r5, #8]
    3528:	e7f1      	b.n	350e <_fflush_r+0x26>
    352a:	4b04      	ldr	r3, [pc, #16]	; (353c <_fflush_r+0x54>)
    352c:	429c      	cmp	r4, r3
    352e:	d1ee      	bne.n	350e <_fflush_r+0x26>
    3530:	68ec      	ldr	r4, [r5, #12]
    3532:	e7ec      	b.n	350e <_fflush_r+0x26>
    3534:	000045e4 	.word	0x000045e4
    3538:	00004604 	.word	0x00004604
    353c:	000045c4 	.word	0x000045c4

00003540 <_cleanup_r>:
    3540:	b510      	push	{r4, lr}
    3542:	4902      	ldr	r1, [pc, #8]	; (354c <_cleanup_r+0xc>)
    3544:	f000 f8b2 	bl	36ac <_fwalk_reent>
    3548:	bd10      	pop	{r4, pc}
    354a:	46c0      	nop			; (mov r8, r8)
    354c:	000034e9 	.word	0x000034e9

00003550 <std.isra.0>:
    3550:	2300      	movs	r3, #0
    3552:	b510      	push	{r4, lr}
    3554:	0004      	movs	r4, r0
    3556:	6003      	str	r3, [r0, #0]
    3558:	6043      	str	r3, [r0, #4]
    355a:	6083      	str	r3, [r0, #8]
    355c:	8181      	strh	r1, [r0, #12]
    355e:	6643      	str	r3, [r0, #100]	; 0x64
    3560:	81c2      	strh	r2, [r0, #14]
    3562:	6103      	str	r3, [r0, #16]
    3564:	6143      	str	r3, [r0, #20]
    3566:	6183      	str	r3, [r0, #24]
    3568:	0019      	movs	r1, r3
    356a:	2208      	movs	r2, #8
    356c:	305c      	adds	r0, #92	; 0x5c
    356e:	f7ff fd6b 	bl	3048 <memset>
    3572:	4b05      	ldr	r3, [pc, #20]	; (3588 <std.isra.0+0x38>)
    3574:	6224      	str	r4, [r4, #32]
    3576:	6263      	str	r3, [r4, #36]	; 0x24
    3578:	4b04      	ldr	r3, [pc, #16]	; (358c <std.isra.0+0x3c>)
    357a:	62a3      	str	r3, [r4, #40]	; 0x28
    357c:	4b04      	ldr	r3, [pc, #16]	; (3590 <std.isra.0+0x40>)
    357e:	62e3      	str	r3, [r4, #44]	; 0x2c
    3580:	4b04      	ldr	r3, [pc, #16]	; (3594 <std.isra.0+0x44>)
    3582:	6323      	str	r3, [r4, #48]	; 0x30
    3584:	bd10      	pop	{r4, pc}
    3586:	46c0      	nop			; (mov r8, r8)
    3588:	000041b5 	.word	0x000041b5
    358c:	000041dd 	.word	0x000041dd
    3590:	00004215 	.word	0x00004215
    3594:	00004241 	.word	0x00004241

00003598 <__sfmoreglue>:
    3598:	b570      	push	{r4, r5, r6, lr}
    359a:	2568      	movs	r5, #104	; 0x68
    359c:	1e4a      	subs	r2, r1, #1
    359e:	4355      	muls	r5, r2
    35a0:	000e      	movs	r6, r1
    35a2:	0029      	movs	r1, r5
    35a4:	3174      	adds	r1, #116	; 0x74
    35a6:	f000 f963 	bl	3870 <_malloc_r>
    35aa:	1e04      	subs	r4, r0, #0
    35ac:	d008      	beq.n	35c0 <__sfmoreglue+0x28>
    35ae:	2100      	movs	r1, #0
    35b0:	002a      	movs	r2, r5
    35b2:	6001      	str	r1, [r0, #0]
    35b4:	6046      	str	r6, [r0, #4]
    35b6:	300c      	adds	r0, #12
    35b8:	60a0      	str	r0, [r4, #8]
    35ba:	3268      	adds	r2, #104	; 0x68
    35bc:	f7ff fd44 	bl	3048 <memset>
    35c0:	0020      	movs	r0, r4
    35c2:	bd70      	pop	{r4, r5, r6, pc}

000035c4 <__sinit>:
    35c4:	6983      	ldr	r3, [r0, #24]
    35c6:	b513      	push	{r0, r1, r4, lr}
    35c8:	0004      	movs	r4, r0
    35ca:	2b00      	cmp	r3, #0
    35cc:	d128      	bne.n	3620 <__sinit+0x5c>
    35ce:	6483      	str	r3, [r0, #72]	; 0x48
    35d0:	64c3      	str	r3, [r0, #76]	; 0x4c
    35d2:	6503      	str	r3, [r0, #80]	; 0x50
    35d4:	4b13      	ldr	r3, [pc, #76]	; (3624 <__sinit+0x60>)
    35d6:	4a14      	ldr	r2, [pc, #80]	; (3628 <__sinit+0x64>)
    35d8:	681b      	ldr	r3, [r3, #0]
    35da:	6282      	str	r2, [r0, #40]	; 0x28
    35dc:	9301      	str	r3, [sp, #4]
    35de:	4298      	cmp	r0, r3
    35e0:	d101      	bne.n	35e6 <__sinit+0x22>
    35e2:	2301      	movs	r3, #1
    35e4:	6183      	str	r3, [r0, #24]
    35e6:	0020      	movs	r0, r4
    35e8:	f000 f820 	bl	362c <__sfp>
    35ec:	6060      	str	r0, [r4, #4]
    35ee:	0020      	movs	r0, r4
    35f0:	f000 f81c 	bl	362c <__sfp>
    35f4:	60a0      	str	r0, [r4, #8]
    35f6:	0020      	movs	r0, r4
    35f8:	f000 f818 	bl	362c <__sfp>
    35fc:	2200      	movs	r2, #0
    35fe:	60e0      	str	r0, [r4, #12]
    3600:	2104      	movs	r1, #4
    3602:	6860      	ldr	r0, [r4, #4]
    3604:	f7ff ffa4 	bl	3550 <std.isra.0>
    3608:	2201      	movs	r2, #1
    360a:	2109      	movs	r1, #9
    360c:	68a0      	ldr	r0, [r4, #8]
    360e:	f7ff ff9f 	bl	3550 <std.isra.0>
    3612:	2202      	movs	r2, #2
    3614:	2112      	movs	r1, #18
    3616:	68e0      	ldr	r0, [r4, #12]
    3618:	f7ff ff9a 	bl	3550 <std.isra.0>
    361c:	2301      	movs	r3, #1
    361e:	61a3      	str	r3, [r4, #24]
    3620:	bd13      	pop	{r0, r1, r4, pc}
    3622:	46c0      	nop			; (mov r8, r8)
    3624:	000045c0 	.word	0x000045c0
    3628:	00003541 	.word	0x00003541

0000362c <__sfp>:
    362c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    362e:	4b1e      	ldr	r3, [pc, #120]	; (36a8 <__sfp+0x7c>)
    3630:	0007      	movs	r7, r0
    3632:	681e      	ldr	r6, [r3, #0]
    3634:	69b3      	ldr	r3, [r6, #24]
    3636:	2b00      	cmp	r3, #0
    3638:	d102      	bne.n	3640 <__sfp+0x14>
    363a:	0030      	movs	r0, r6
    363c:	f7ff ffc2 	bl	35c4 <__sinit>
    3640:	3648      	adds	r6, #72	; 0x48
    3642:	68b4      	ldr	r4, [r6, #8]
    3644:	6873      	ldr	r3, [r6, #4]
    3646:	3b01      	subs	r3, #1
    3648:	d504      	bpl.n	3654 <__sfp+0x28>
    364a:	6833      	ldr	r3, [r6, #0]
    364c:	2b00      	cmp	r3, #0
    364e:	d007      	beq.n	3660 <__sfp+0x34>
    3650:	6836      	ldr	r6, [r6, #0]
    3652:	e7f6      	b.n	3642 <__sfp+0x16>
    3654:	220c      	movs	r2, #12
    3656:	5ea5      	ldrsh	r5, [r4, r2]
    3658:	2d00      	cmp	r5, #0
    365a:	d00d      	beq.n	3678 <__sfp+0x4c>
    365c:	3468      	adds	r4, #104	; 0x68
    365e:	e7f2      	b.n	3646 <__sfp+0x1a>
    3660:	2104      	movs	r1, #4
    3662:	0038      	movs	r0, r7
    3664:	f7ff ff98 	bl	3598 <__sfmoreglue>
    3668:	6030      	str	r0, [r6, #0]
    366a:	2800      	cmp	r0, #0
    366c:	d1f0      	bne.n	3650 <__sfp+0x24>
    366e:	230c      	movs	r3, #12
    3670:	0004      	movs	r4, r0
    3672:	603b      	str	r3, [r7, #0]
    3674:	0020      	movs	r0, r4
    3676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3678:	2301      	movs	r3, #1
    367a:	0020      	movs	r0, r4
    367c:	425b      	negs	r3, r3
    367e:	81e3      	strh	r3, [r4, #14]
    3680:	3302      	adds	r3, #2
    3682:	81a3      	strh	r3, [r4, #12]
    3684:	6665      	str	r5, [r4, #100]	; 0x64
    3686:	6025      	str	r5, [r4, #0]
    3688:	60a5      	str	r5, [r4, #8]
    368a:	6065      	str	r5, [r4, #4]
    368c:	6125      	str	r5, [r4, #16]
    368e:	6165      	str	r5, [r4, #20]
    3690:	61a5      	str	r5, [r4, #24]
    3692:	2208      	movs	r2, #8
    3694:	0029      	movs	r1, r5
    3696:	305c      	adds	r0, #92	; 0x5c
    3698:	f7ff fcd6 	bl	3048 <memset>
    369c:	6365      	str	r5, [r4, #52]	; 0x34
    369e:	63a5      	str	r5, [r4, #56]	; 0x38
    36a0:	64a5      	str	r5, [r4, #72]	; 0x48
    36a2:	64e5      	str	r5, [r4, #76]	; 0x4c
    36a4:	e7e6      	b.n	3674 <__sfp+0x48>
    36a6:	46c0      	nop			; (mov r8, r8)
    36a8:	000045c0 	.word	0x000045c0

000036ac <_fwalk_reent>:
    36ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    36ae:	0004      	movs	r4, r0
    36b0:	0007      	movs	r7, r0
    36b2:	2600      	movs	r6, #0
    36b4:	9101      	str	r1, [sp, #4]
    36b6:	3448      	adds	r4, #72	; 0x48
    36b8:	2c00      	cmp	r4, #0
    36ba:	d101      	bne.n	36c0 <_fwalk_reent+0x14>
    36bc:	0030      	movs	r0, r6
    36be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    36c0:	6863      	ldr	r3, [r4, #4]
    36c2:	68a5      	ldr	r5, [r4, #8]
    36c4:	9300      	str	r3, [sp, #0]
    36c6:	9b00      	ldr	r3, [sp, #0]
    36c8:	3b01      	subs	r3, #1
    36ca:	9300      	str	r3, [sp, #0]
    36cc:	d501      	bpl.n	36d2 <_fwalk_reent+0x26>
    36ce:	6824      	ldr	r4, [r4, #0]
    36d0:	e7f2      	b.n	36b8 <_fwalk_reent+0xc>
    36d2:	89ab      	ldrh	r3, [r5, #12]
    36d4:	2b01      	cmp	r3, #1
    36d6:	d908      	bls.n	36ea <_fwalk_reent+0x3e>
    36d8:	220e      	movs	r2, #14
    36da:	5eab      	ldrsh	r3, [r5, r2]
    36dc:	3301      	adds	r3, #1
    36de:	d004      	beq.n	36ea <_fwalk_reent+0x3e>
    36e0:	0029      	movs	r1, r5
    36e2:	0038      	movs	r0, r7
    36e4:	9b01      	ldr	r3, [sp, #4]
    36e6:	4798      	blx	r3
    36e8:	4306      	orrs	r6, r0
    36ea:	3568      	adds	r5, #104	; 0x68
    36ec:	e7eb      	b.n	36c6 <_fwalk_reent+0x1a>
	...

000036f0 <__swhatbuf_r>:
    36f0:	b570      	push	{r4, r5, r6, lr}
    36f2:	000e      	movs	r6, r1
    36f4:	001d      	movs	r5, r3
    36f6:	230e      	movs	r3, #14
    36f8:	5ec9      	ldrsh	r1, [r1, r3]
    36fa:	b090      	sub	sp, #64	; 0x40
    36fc:	0014      	movs	r4, r2
    36fe:	2900      	cmp	r1, #0
    3700:	da07      	bge.n	3712 <__swhatbuf_r+0x22>
    3702:	2300      	movs	r3, #0
    3704:	602b      	str	r3, [r5, #0]
    3706:	89b3      	ldrh	r3, [r6, #12]
    3708:	061b      	lsls	r3, r3, #24
    370a:	d411      	bmi.n	3730 <__swhatbuf_r+0x40>
    370c:	2380      	movs	r3, #128	; 0x80
    370e:	00db      	lsls	r3, r3, #3
    3710:	e00f      	b.n	3732 <__swhatbuf_r+0x42>
    3712:	aa01      	add	r2, sp, #4
    3714:	f000 fdc0 	bl	4298 <_fstat_r>
    3718:	2800      	cmp	r0, #0
    371a:	dbf2      	blt.n	3702 <__swhatbuf_r+0x12>
    371c:	22f0      	movs	r2, #240	; 0xf0
    371e:	9b02      	ldr	r3, [sp, #8]
    3720:	0212      	lsls	r2, r2, #8
    3722:	4013      	ands	r3, r2
    3724:	4a05      	ldr	r2, [pc, #20]	; (373c <__swhatbuf_r+0x4c>)
    3726:	189b      	adds	r3, r3, r2
    3728:	425a      	negs	r2, r3
    372a:	4153      	adcs	r3, r2
    372c:	602b      	str	r3, [r5, #0]
    372e:	e7ed      	b.n	370c <__swhatbuf_r+0x1c>
    3730:	2340      	movs	r3, #64	; 0x40
    3732:	2000      	movs	r0, #0
    3734:	6023      	str	r3, [r4, #0]
    3736:	b010      	add	sp, #64	; 0x40
    3738:	bd70      	pop	{r4, r5, r6, pc}
    373a:	46c0      	nop			; (mov r8, r8)
    373c:	ffffe000 	.word	0xffffe000

00003740 <__smakebuf_r>:
    3740:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3742:	2602      	movs	r6, #2
    3744:	898b      	ldrh	r3, [r1, #12]
    3746:	0005      	movs	r5, r0
    3748:	000c      	movs	r4, r1
    374a:	4233      	tst	r3, r6
    374c:	d006      	beq.n	375c <__smakebuf_r+0x1c>
    374e:	0023      	movs	r3, r4
    3750:	3347      	adds	r3, #71	; 0x47
    3752:	6023      	str	r3, [r4, #0]
    3754:	6123      	str	r3, [r4, #16]
    3756:	2301      	movs	r3, #1
    3758:	6163      	str	r3, [r4, #20]
    375a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    375c:	ab01      	add	r3, sp, #4
    375e:	466a      	mov	r2, sp
    3760:	f7ff ffc6 	bl	36f0 <__swhatbuf_r>
    3764:	9900      	ldr	r1, [sp, #0]
    3766:	0007      	movs	r7, r0
    3768:	0028      	movs	r0, r5
    376a:	f000 f881 	bl	3870 <_malloc_r>
    376e:	2800      	cmp	r0, #0
    3770:	d108      	bne.n	3784 <__smakebuf_r+0x44>
    3772:	220c      	movs	r2, #12
    3774:	5ea3      	ldrsh	r3, [r4, r2]
    3776:	059a      	lsls	r2, r3, #22
    3778:	d4ef      	bmi.n	375a <__smakebuf_r+0x1a>
    377a:	2203      	movs	r2, #3
    377c:	4393      	bics	r3, r2
    377e:	431e      	orrs	r6, r3
    3780:	81a6      	strh	r6, [r4, #12]
    3782:	e7e4      	b.n	374e <__smakebuf_r+0xe>
    3784:	4b0f      	ldr	r3, [pc, #60]	; (37c4 <__smakebuf_r+0x84>)
    3786:	62ab      	str	r3, [r5, #40]	; 0x28
    3788:	2380      	movs	r3, #128	; 0x80
    378a:	89a2      	ldrh	r2, [r4, #12]
    378c:	6020      	str	r0, [r4, #0]
    378e:	4313      	orrs	r3, r2
    3790:	81a3      	strh	r3, [r4, #12]
    3792:	9b00      	ldr	r3, [sp, #0]
    3794:	6120      	str	r0, [r4, #16]
    3796:	6163      	str	r3, [r4, #20]
    3798:	9b01      	ldr	r3, [sp, #4]
    379a:	2b00      	cmp	r3, #0
    379c:	d00d      	beq.n	37ba <__smakebuf_r+0x7a>
    379e:	230e      	movs	r3, #14
    37a0:	5ee1      	ldrsh	r1, [r4, r3]
    37a2:	0028      	movs	r0, r5
    37a4:	f000 fd8a 	bl	42bc <_isatty_r>
    37a8:	2800      	cmp	r0, #0
    37aa:	d006      	beq.n	37ba <__smakebuf_r+0x7a>
    37ac:	2203      	movs	r2, #3
    37ae:	89a3      	ldrh	r3, [r4, #12]
    37b0:	4393      	bics	r3, r2
    37b2:	001a      	movs	r2, r3
    37b4:	2301      	movs	r3, #1
    37b6:	4313      	orrs	r3, r2
    37b8:	81a3      	strh	r3, [r4, #12]
    37ba:	89a0      	ldrh	r0, [r4, #12]
    37bc:	4338      	orrs	r0, r7
    37be:	81a0      	strh	r0, [r4, #12]
    37c0:	e7cb      	b.n	375a <__smakebuf_r+0x1a>
    37c2:	46c0      	nop			; (mov r8, r8)
    37c4:	00003541 	.word	0x00003541

000037c8 <malloc>:
    37c8:	b510      	push	{r4, lr}
    37ca:	4b03      	ldr	r3, [pc, #12]	; (37d8 <malloc+0x10>)
    37cc:	0001      	movs	r1, r0
    37ce:	6818      	ldr	r0, [r3, #0]
    37d0:	f000 f84e 	bl	3870 <_malloc_r>
    37d4:	bd10      	pop	{r4, pc}
    37d6:	46c0      	nop			; (mov r8, r8)
    37d8:	20000000 	.word	0x20000000

000037dc <_free_r>:
    37dc:	b570      	push	{r4, r5, r6, lr}
    37de:	0005      	movs	r5, r0
    37e0:	2900      	cmp	r1, #0
    37e2:	d010      	beq.n	3806 <_free_r+0x2a>
    37e4:	1f0c      	subs	r4, r1, #4
    37e6:	6823      	ldr	r3, [r4, #0]
    37e8:	2b00      	cmp	r3, #0
    37ea:	da00      	bge.n	37ee <_free_r+0x12>
    37ec:	18e4      	adds	r4, r4, r3
    37ee:	0028      	movs	r0, r5
    37f0:	f000 fdb0 	bl	4354 <__malloc_lock>
    37f4:	4a1d      	ldr	r2, [pc, #116]	; (386c <_free_r+0x90>)
    37f6:	6813      	ldr	r3, [r2, #0]
    37f8:	2b00      	cmp	r3, #0
    37fa:	d105      	bne.n	3808 <_free_r+0x2c>
    37fc:	6063      	str	r3, [r4, #4]
    37fe:	6014      	str	r4, [r2, #0]
    3800:	0028      	movs	r0, r5
    3802:	f000 fda8 	bl	4356 <__malloc_unlock>
    3806:	bd70      	pop	{r4, r5, r6, pc}
    3808:	42a3      	cmp	r3, r4
    380a:	d909      	bls.n	3820 <_free_r+0x44>
    380c:	6821      	ldr	r1, [r4, #0]
    380e:	1860      	adds	r0, r4, r1
    3810:	4283      	cmp	r3, r0
    3812:	d1f3      	bne.n	37fc <_free_r+0x20>
    3814:	6818      	ldr	r0, [r3, #0]
    3816:	685b      	ldr	r3, [r3, #4]
    3818:	1841      	adds	r1, r0, r1
    381a:	6021      	str	r1, [r4, #0]
    381c:	e7ee      	b.n	37fc <_free_r+0x20>
    381e:	0013      	movs	r3, r2
    3820:	685a      	ldr	r2, [r3, #4]
    3822:	2a00      	cmp	r2, #0
    3824:	d001      	beq.n	382a <_free_r+0x4e>
    3826:	42a2      	cmp	r2, r4
    3828:	d9f9      	bls.n	381e <_free_r+0x42>
    382a:	6819      	ldr	r1, [r3, #0]
    382c:	1858      	adds	r0, r3, r1
    382e:	42a0      	cmp	r0, r4
    3830:	d10b      	bne.n	384a <_free_r+0x6e>
    3832:	6820      	ldr	r0, [r4, #0]
    3834:	1809      	adds	r1, r1, r0
    3836:	1858      	adds	r0, r3, r1
    3838:	6019      	str	r1, [r3, #0]
    383a:	4282      	cmp	r2, r0
    383c:	d1e0      	bne.n	3800 <_free_r+0x24>
    383e:	6810      	ldr	r0, [r2, #0]
    3840:	6852      	ldr	r2, [r2, #4]
    3842:	1841      	adds	r1, r0, r1
    3844:	6019      	str	r1, [r3, #0]
    3846:	605a      	str	r2, [r3, #4]
    3848:	e7da      	b.n	3800 <_free_r+0x24>
    384a:	42a0      	cmp	r0, r4
    384c:	d902      	bls.n	3854 <_free_r+0x78>
    384e:	230c      	movs	r3, #12
    3850:	602b      	str	r3, [r5, #0]
    3852:	e7d5      	b.n	3800 <_free_r+0x24>
    3854:	6821      	ldr	r1, [r4, #0]
    3856:	1860      	adds	r0, r4, r1
    3858:	4282      	cmp	r2, r0
    385a:	d103      	bne.n	3864 <_free_r+0x88>
    385c:	6810      	ldr	r0, [r2, #0]
    385e:	6852      	ldr	r2, [r2, #4]
    3860:	1841      	adds	r1, r0, r1
    3862:	6021      	str	r1, [r4, #0]
    3864:	6062      	str	r2, [r4, #4]
    3866:	605c      	str	r4, [r3, #4]
    3868:	e7ca      	b.n	3800 <_free_r+0x24>
    386a:	46c0      	nop			; (mov r8, r8)
    386c:	200000a8 	.word	0x200000a8

00003870 <_malloc_r>:
    3870:	2303      	movs	r3, #3
    3872:	b570      	push	{r4, r5, r6, lr}
    3874:	1ccd      	adds	r5, r1, #3
    3876:	439d      	bics	r5, r3
    3878:	3508      	adds	r5, #8
    387a:	0006      	movs	r6, r0
    387c:	2d0c      	cmp	r5, #12
    387e:	d21e      	bcs.n	38be <_malloc_r+0x4e>
    3880:	250c      	movs	r5, #12
    3882:	42a9      	cmp	r1, r5
    3884:	d81d      	bhi.n	38c2 <_malloc_r+0x52>
    3886:	0030      	movs	r0, r6
    3888:	f000 fd64 	bl	4354 <__malloc_lock>
    388c:	4a25      	ldr	r2, [pc, #148]	; (3924 <_malloc_r+0xb4>)
    388e:	6814      	ldr	r4, [r2, #0]
    3890:	0021      	movs	r1, r4
    3892:	2900      	cmp	r1, #0
    3894:	d119      	bne.n	38ca <_malloc_r+0x5a>
    3896:	4c24      	ldr	r4, [pc, #144]	; (3928 <_malloc_r+0xb8>)
    3898:	6823      	ldr	r3, [r4, #0]
    389a:	2b00      	cmp	r3, #0
    389c:	d103      	bne.n	38a6 <_malloc_r+0x36>
    389e:	0030      	movs	r0, r6
    38a0:	f000 fc76 	bl	4190 <_sbrk_r>
    38a4:	6020      	str	r0, [r4, #0]
    38a6:	0029      	movs	r1, r5
    38a8:	0030      	movs	r0, r6
    38aa:	f000 fc71 	bl	4190 <_sbrk_r>
    38ae:	1c43      	adds	r3, r0, #1
    38b0:	d12c      	bne.n	390c <_malloc_r+0x9c>
    38b2:	230c      	movs	r3, #12
    38b4:	0030      	movs	r0, r6
    38b6:	6033      	str	r3, [r6, #0]
    38b8:	f000 fd4d 	bl	4356 <__malloc_unlock>
    38bc:	e003      	b.n	38c6 <_malloc_r+0x56>
    38be:	2d00      	cmp	r5, #0
    38c0:	dadf      	bge.n	3882 <_malloc_r+0x12>
    38c2:	230c      	movs	r3, #12
    38c4:	6033      	str	r3, [r6, #0]
    38c6:	2000      	movs	r0, #0
    38c8:	bd70      	pop	{r4, r5, r6, pc}
    38ca:	680b      	ldr	r3, [r1, #0]
    38cc:	1b5b      	subs	r3, r3, r5
    38ce:	d41a      	bmi.n	3906 <_malloc_r+0x96>
    38d0:	2b0b      	cmp	r3, #11
    38d2:	d903      	bls.n	38dc <_malloc_r+0x6c>
    38d4:	600b      	str	r3, [r1, #0]
    38d6:	18cc      	adds	r4, r1, r3
    38d8:	6025      	str	r5, [r4, #0]
    38da:	e003      	b.n	38e4 <_malloc_r+0x74>
    38dc:	428c      	cmp	r4, r1
    38de:	d10e      	bne.n	38fe <_malloc_r+0x8e>
    38e0:	6863      	ldr	r3, [r4, #4]
    38e2:	6013      	str	r3, [r2, #0]
    38e4:	0030      	movs	r0, r6
    38e6:	f000 fd36 	bl	4356 <__malloc_unlock>
    38ea:	0020      	movs	r0, r4
    38ec:	2207      	movs	r2, #7
    38ee:	300b      	adds	r0, #11
    38f0:	1d23      	adds	r3, r4, #4
    38f2:	4390      	bics	r0, r2
    38f4:	1ac3      	subs	r3, r0, r3
    38f6:	d0e7      	beq.n	38c8 <_malloc_r+0x58>
    38f8:	425a      	negs	r2, r3
    38fa:	50e2      	str	r2, [r4, r3]
    38fc:	e7e4      	b.n	38c8 <_malloc_r+0x58>
    38fe:	684b      	ldr	r3, [r1, #4]
    3900:	6063      	str	r3, [r4, #4]
    3902:	000c      	movs	r4, r1
    3904:	e7ee      	b.n	38e4 <_malloc_r+0x74>
    3906:	000c      	movs	r4, r1
    3908:	6849      	ldr	r1, [r1, #4]
    390a:	e7c2      	b.n	3892 <_malloc_r+0x22>
    390c:	2303      	movs	r3, #3
    390e:	1cc4      	adds	r4, r0, #3
    3910:	439c      	bics	r4, r3
    3912:	42a0      	cmp	r0, r4
    3914:	d0e0      	beq.n	38d8 <_malloc_r+0x68>
    3916:	1a21      	subs	r1, r4, r0
    3918:	0030      	movs	r0, r6
    391a:	f000 fc39 	bl	4190 <_sbrk_r>
    391e:	1c43      	adds	r3, r0, #1
    3920:	d1da      	bne.n	38d8 <_malloc_r+0x68>
    3922:	e7c6      	b.n	38b2 <_malloc_r+0x42>
    3924:	200000a8 	.word	0x200000a8
    3928:	200000ac 	.word	0x200000ac

0000392c <__ssputs_r>:
    392c:	b5f0      	push	{r4, r5, r6, r7, lr}
    392e:	688e      	ldr	r6, [r1, #8]
    3930:	b085      	sub	sp, #20
    3932:	0007      	movs	r7, r0
    3934:	000c      	movs	r4, r1
    3936:	9203      	str	r2, [sp, #12]
    3938:	9301      	str	r3, [sp, #4]
    393a:	429e      	cmp	r6, r3
    393c:	d839      	bhi.n	39b2 <__ssputs_r+0x86>
    393e:	2390      	movs	r3, #144	; 0x90
    3940:	898a      	ldrh	r2, [r1, #12]
    3942:	00db      	lsls	r3, r3, #3
    3944:	421a      	tst	r2, r3
    3946:	d034      	beq.n	39b2 <__ssputs_r+0x86>
    3948:	2503      	movs	r5, #3
    394a:	6909      	ldr	r1, [r1, #16]
    394c:	6823      	ldr	r3, [r4, #0]
    394e:	1a5b      	subs	r3, r3, r1
    3950:	9302      	str	r3, [sp, #8]
    3952:	6963      	ldr	r3, [r4, #20]
    3954:	9802      	ldr	r0, [sp, #8]
    3956:	435d      	muls	r5, r3
    3958:	0feb      	lsrs	r3, r5, #31
    395a:	195d      	adds	r5, r3, r5
    395c:	9b01      	ldr	r3, [sp, #4]
    395e:	106d      	asrs	r5, r5, #1
    3960:	3301      	adds	r3, #1
    3962:	181b      	adds	r3, r3, r0
    3964:	42ab      	cmp	r3, r5
    3966:	d900      	bls.n	396a <__ssputs_r+0x3e>
    3968:	001d      	movs	r5, r3
    396a:	0553      	lsls	r3, r2, #21
    396c:	d532      	bpl.n	39d4 <__ssputs_r+0xa8>
    396e:	0029      	movs	r1, r5
    3970:	0038      	movs	r0, r7
    3972:	f7ff ff7d 	bl	3870 <_malloc_r>
    3976:	1e06      	subs	r6, r0, #0
    3978:	d109      	bne.n	398e <__ssputs_r+0x62>
    397a:	230c      	movs	r3, #12
    397c:	603b      	str	r3, [r7, #0]
    397e:	2340      	movs	r3, #64	; 0x40
    3980:	2001      	movs	r0, #1
    3982:	89a2      	ldrh	r2, [r4, #12]
    3984:	4240      	negs	r0, r0
    3986:	4313      	orrs	r3, r2
    3988:	81a3      	strh	r3, [r4, #12]
    398a:	b005      	add	sp, #20
    398c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    398e:	9a02      	ldr	r2, [sp, #8]
    3990:	6921      	ldr	r1, [r4, #16]
    3992:	f000 fcc4 	bl	431e <memcpy>
    3996:	89a3      	ldrh	r3, [r4, #12]
    3998:	4a14      	ldr	r2, [pc, #80]	; (39ec <__ssputs_r+0xc0>)
    399a:	401a      	ands	r2, r3
    399c:	2380      	movs	r3, #128	; 0x80
    399e:	4313      	orrs	r3, r2
    39a0:	81a3      	strh	r3, [r4, #12]
    39a2:	9b02      	ldr	r3, [sp, #8]
    39a4:	6126      	str	r6, [r4, #16]
    39a6:	18f6      	adds	r6, r6, r3
    39a8:	6026      	str	r6, [r4, #0]
    39aa:	6165      	str	r5, [r4, #20]
    39ac:	9e01      	ldr	r6, [sp, #4]
    39ae:	1aed      	subs	r5, r5, r3
    39b0:	60a5      	str	r5, [r4, #8]
    39b2:	9b01      	ldr	r3, [sp, #4]
    39b4:	42b3      	cmp	r3, r6
    39b6:	d200      	bcs.n	39ba <__ssputs_r+0x8e>
    39b8:	001e      	movs	r6, r3
    39ba:	0032      	movs	r2, r6
    39bc:	9903      	ldr	r1, [sp, #12]
    39be:	6820      	ldr	r0, [r4, #0]
    39c0:	f000 fcb6 	bl	4330 <memmove>
    39c4:	68a3      	ldr	r3, [r4, #8]
    39c6:	2000      	movs	r0, #0
    39c8:	1b9b      	subs	r3, r3, r6
    39ca:	60a3      	str	r3, [r4, #8]
    39cc:	6823      	ldr	r3, [r4, #0]
    39ce:	199e      	adds	r6, r3, r6
    39d0:	6026      	str	r6, [r4, #0]
    39d2:	e7da      	b.n	398a <__ssputs_r+0x5e>
    39d4:	002a      	movs	r2, r5
    39d6:	0038      	movs	r0, r7
    39d8:	f000 fcbe 	bl	4358 <_realloc_r>
    39dc:	1e06      	subs	r6, r0, #0
    39de:	d1e0      	bne.n	39a2 <__ssputs_r+0x76>
    39e0:	6921      	ldr	r1, [r4, #16]
    39e2:	0038      	movs	r0, r7
    39e4:	f7ff fefa 	bl	37dc <_free_r>
    39e8:	e7c7      	b.n	397a <__ssputs_r+0x4e>
    39ea:	46c0      	nop			; (mov r8, r8)
    39ec:	fffffb7f 	.word	0xfffffb7f

000039f0 <_svfiprintf_r>:
    39f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    39f2:	b09f      	sub	sp, #124	; 0x7c
    39f4:	9002      	str	r0, [sp, #8]
    39f6:	9305      	str	r3, [sp, #20]
    39f8:	898b      	ldrh	r3, [r1, #12]
    39fa:	000f      	movs	r7, r1
    39fc:	0016      	movs	r6, r2
    39fe:	061b      	lsls	r3, r3, #24
    3a00:	d511      	bpl.n	3a26 <_svfiprintf_r+0x36>
    3a02:	690b      	ldr	r3, [r1, #16]
    3a04:	2b00      	cmp	r3, #0
    3a06:	d10e      	bne.n	3a26 <_svfiprintf_r+0x36>
    3a08:	2140      	movs	r1, #64	; 0x40
    3a0a:	f7ff ff31 	bl	3870 <_malloc_r>
    3a0e:	6038      	str	r0, [r7, #0]
    3a10:	6138      	str	r0, [r7, #16]
    3a12:	2800      	cmp	r0, #0
    3a14:	d105      	bne.n	3a22 <_svfiprintf_r+0x32>
    3a16:	230c      	movs	r3, #12
    3a18:	9a02      	ldr	r2, [sp, #8]
    3a1a:	3801      	subs	r0, #1
    3a1c:	6013      	str	r3, [r2, #0]
    3a1e:	b01f      	add	sp, #124	; 0x7c
    3a20:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3a22:	2340      	movs	r3, #64	; 0x40
    3a24:	617b      	str	r3, [r7, #20]
    3a26:	2300      	movs	r3, #0
    3a28:	ad06      	add	r5, sp, #24
    3a2a:	616b      	str	r3, [r5, #20]
    3a2c:	3320      	adds	r3, #32
    3a2e:	766b      	strb	r3, [r5, #25]
    3a30:	3310      	adds	r3, #16
    3a32:	76ab      	strb	r3, [r5, #26]
    3a34:	0034      	movs	r4, r6
    3a36:	7823      	ldrb	r3, [r4, #0]
    3a38:	2b00      	cmp	r3, #0
    3a3a:	d147      	bne.n	3acc <_svfiprintf_r+0xdc>
    3a3c:	1ba3      	subs	r3, r4, r6
    3a3e:	9304      	str	r3, [sp, #16]
    3a40:	d00d      	beq.n	3a5e <_svfiprintf_r+0x6e>
    3a42:	1ba3      	subs	r3, r4, r6
    3a44:	0032      	movs	r2, r6
    3a46:	0039      	movs	r1, r7
    3a48:	9802      	ldr	r0, [sp, #8]
    3a4a:	f7ff ff6f 	bl	392c <__ssputs_r>
    3a4e:	1c43      	adds	r3, r0, #1
    3a50:	d100      	bne.n	3a54 <_svfiprintf_r+0x64>
    3a52:	e0b5      	b.n	3bc0 <_svfiprintf_r+0x1d0>
    3a54:	696a      	ldr	r2, [r5, #20]
    3a56:	9b04      	ldr	r3, [sp, #16]
    3a58:	4694      	mov	ip, r2
    3a5a:	4463      	add	r3, ip
    3a5c:	616b      	str	r3, [r5, #20]
    3a5e:	7823      	ldrb	r3, [r4, #0]
    3a60:	2b00      	cmp	r3, #0
    3a62:	d100      	bne.n	3a66 <_svfiprintf_r+0x76>
    3a64:	e0ac      	b.n	3bc0 <_svfiprintf_r+0x1d0>
    3a66:	2201      	movs	r2, #1
    3a68:	2300      	movs	r3, #0
    3a6a:	4252      	negs	r2, r2
    3a6c:	606a      	str	r2, [r5, #4]
    3a6e:	a902      	add	r1, sp, #8
    3a70:	3254      	adds	r2, #84	; 0x54
    3a72:	1852      	adds	r2, r2, r1
    3a74:	3401      	adds	r4, #1
    3a76:	602b      	str	r3, [r5, #0]
    3a78:	60eb      	str	r3, [r5, #12]
    3a7a:	60ab      	str	r3, [r5, #8]
    3a7c:	7013      	strb	r3, [r2, #0]
    3a7e:	65ab      	str	r3, [r5, #88]	; 0x58
    3a80:	4e58      	ldr	r6, [pc, #352]	; (3be4 <_svfiprintf_r+0x1f4>)
    3a82:	2205      	movs	r2, #5
    3a84:	7821      	ldrb	r1, [r4, #0]
    3a86:	0030      	movs	r0, r6
    3a88:	f000 fc3e 	bl	4308 <memchr>
    3a8c:	1c62      	adds	r2, r4, #1
    3a8e:	2800      	cmp	r0, #0
    3a90:	d120      	bne.n	3ad4 <_svfiprintf_r+0xe4>
    3a92:	6829      	ldr	r1, [r5, #0]
    3a94:	06cb      	lsls	r3, r1, #27
    3a96:	d504      	bpl.n	3aa2 <_svfiprintf_r+0xb2>
    3a98:	2353      	movs	r3, #83	; 0x53
    3a9a:	ae02      	add	r6, sp, #8
    3a9c:	3020      	adds	r0, #32
    3a9e:	199b      	adds	r3, r3, r6
    3aa0:	7018      	strb	r0, [r3, #0]
    3aa2:	070b      	lsls	r3, r1, #28
    3aa4:	d504      	bpl.n	3ab0 <_svfiprintf_r+0xc0>
    3aa6:	2353      	movs	r3, #83	; 0x53
    3aa8:	202b      	movs	r0, #43	; 0x2b
    3aaa:	ae02      	add	r6, sp, #8
    3aac:	199b      	adds	r3, r3, r6
    3aae:	7018      	strb	r0, [r3, #0]
    3ab0:	7823      	ldrb	r3, [r4, #0]
    3ab2:	2b2a      	cmp	r3, #42	; 0x2a
    3ab4:	d016      	beq.n	3ae4 <_svfiprintf_r+0xf4>
    3ab6:	2000      	movs	r0, #0
    3ab8:	210a      	movs	r1, #10
    3aba:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3abc:	7822      	ldrb	r2, [r4, #0]
    3abe:	3a30      	subs	r2, #48	; 0x30
    3ac0:	2a09      	cmp	r2, #9
    3ac2:	d955      	bls.n	3b70 <_svfiprintf_r+0x180>
    3ac4:	2800      	cmp	r0, #0
    3ac6:	d015      	beq.n	3af4 <_svfiprintf_r+0x104>
    3ac8:	9309      	str	r3, [sp, #36]	; 0x24
    3aca:	e013      	b.n	3af4 <_svfiprintf_r+0x104>
    3acc:	2b25      	cmp	r3, #37	; 0x25
    3ace:	d0b5      	beq.n	3a3c <_svfiprintf_r+0x4c>
    3ad0:	3401      	adds	r4, #1
    3ad2:	e7b0      	b.n	3a36 <_svfiprintf_r+0x46>
    3ad4:	2301      	movs	r3, #1
    3ad6:	1b80      	subs	r0, r0, r6
    3ad8:	4083      	lsls	r3, r0
    3ada:	6829      	ldr	r1, [r5, #0]
    3adc:	0014      	movs	r4, r2
    3ade:	430b      	orrs	r3, r1
    3ae0:	602b      	str	r3, [r5, #0]
    3ae2:	e7cd      	b.n	3a80 <_svfiprintf_r+0x90>
    3ae4:	9b05      	ldr	r3, [sp, #20]
    3ae6:	1d18      	adds	r0, r3, #4
    3ae8:	681b      	ldr	r3, [r3, #0]
    3aea:	9005      	str	r0, [sp, #20]
    3aec:	2b00      	cmp	r3, #0
    3aee:	db39      	blt.n	3b64 <_svfiprintf_r+0x174>
    3af0:	9309      	str	r3, [sp, #36]	; 0x24
    3af2:	0014      	movs	r4, r2
    3af4:	7823      	ldrb	r3, [r4, #0]
    3af6:	2b2e      	cmp	r3, #46	; 0x2e
    3af8:	d10b      	bne.n	3b12 <_svfiprintf_r+0x122>
    3afa:	7863      	ldrb	r3, [r4, #1]
    3afc:	1c62      	adds	r2, r4, #1
    3afe:	2b2a      	cmp	r3, #42	; 0x2a
    3b00:	d13e      	bne.n	3b80 <_svfiprintf_r+0x190>
    3b02:	9b05      	ldr	r3, [sp, #20]
    3b04:	3402      	adds	r4, #2
    3b06:	1d1a      	adds	r2, r3, #4
    3b08:	681b      	ldr	r3, [r3, #0]
    3b0a:	9205      	str	r2, [sp, #20]
    3b0c:	2b00      	cmp	r3, #0
    3b0e:	db34      	blt.n	3b7a <_svfiprintf_r+0x18a>
    3b10:	9307      	str	r3, [sp, #28]
    3b12:	4e35      	ldr	r6, [pc, #212]	; (3be8 <_svfiprintf_r+0x1f8>)
    3b14:	7821      	ldrb	r1, [r4, #0]
    3b16:	2203      	movs	r2, #3
    3b18:	0030      	movs	r0, r6
    3b1a:	f000 fbf5 	bl	4308 <memchr>
    3b1e:	2800      	cmp	r0, #0
    3b20:	d006      	beq.n	3b30 <_svfiprintf_r+0x140>
    3b22:	2340      	movs	r3, #64	; 0x40
    3b24:	1b80      	subs	r0, r0, r6
    3b26:	4083      	lsls	r3, r0
    3b28:	682a      	ldr	r2, [r5, #0]
    3b2a:	3401      	adds	r4, #1
    3b2c:	4313      	orrs	r3, r2
    3b2e:	602b      	str	r3, [r5, #0]
    3b30:	7821      	ldrb	r1, [r4, #0]
    3b32:	2206      	movs	r2, #6
    3b34:	482d      	ldr	r0, [pc, #180]	; (3bec <_svfiprintf_r+0x1fc>)
    3b36:	1c66      	adds	r6, r4, #1
    3b38:	7629      	strb	r1, [r5, #24]
    3b3a:	f000 fbe5 	bl	4308 <memchr>
    3b3e:	2800      	cmp	r0, #0
    3b40:	d046      	beq.n	3bd0 <_svfiprintf_r+0x1e0>
    3b42:	4b2b      	ldr	r3, [pc, #172]	; (3bf0 <_svfiprintf_r+0x200>)
    3b44:	2b00      	cmp	r3, #0
    3b46:	d12f      	bne.n	3ba8 <_svfiprintf_r+0x1b8>
    3b48:	6829      	ldr	r1, [r5, #0]
    3b4a:	9b05      	ldr	r3, [sp, #20]
    3b4c:	2207      	movs	r2, #7
    3b4e:	05c9      	lsls	r1, r1, #23
    3b50:	d528      	bpl.n	3ba4 <_svfiprintf_r+0x1b4>
    3b52:	189b      	adds	r3, r3, r2
    3b54:	4393      	bics	r3, r2
    3b56:	3308      	adds	r3, #8
    3b58:	9305      	str	r3, [sp, #20]
    3b5a:	696b      	ldr	r3, [r5, #20]
    3b5c:	9a03      	ldr	r2, [sp, #12]
    3b5e:	189b      	adds	r3, r3, r2
    3b60:	616b      	str	r3, [r5, #20]
    3b62:	e767      	b.n	3a34 <_svfiprintf_r+0x44>
    3b64:	425b      	negs	r3, r3
    3b66:	60eb      	str	r3, [r5, #12]
    3b68:	2302      	movs	r3, #2
    3b6a:	430b      	orrs	r3, r1
    3b6c:	602b      	str	r3, [r5, #0]
    3b6e:	e7c0      	b.n	3af2 <_svfiprintf_r+0x102>
    3b70:	434b      	muls	r3, r1
    3b72:	3401      	adds	r4, #1
    3b74:	189b      	adds	r3, r3, r2
    3b76:	2001      	movs	r0, #1
    3b78:	e7a0      	b.n	3abc <_svfiprintf_r+0xcc>
    3b7a:	2301      	movs	r3, #1
    3b7c:	425b      	negs	r3, r3
    3b7e:	e7c7      	b.n	3b10 <_svfiprintf_r+0x120>
    3b80:	2300      	movs	r3, #0
    3b82:	0014      	movs	r4, r2
    3b84:	200a      	movs	r0, #10
    3b86:	001a      	movs	r2, r3
    3b88:	606b      	str	r3, [r5, #4]
    3b8a:	7821      	ldrb	r1, [r4, #0]
    3b8c:	3930      	subs	r1, #48	; 0x30
    3b8e:	2909      	cmp	r1, #9
    3b90:	d903      	bls.n	3b9a <_svfiprintf_r+0x1aa>
    3b92:	2b00      	cmp	r3, #0
    3b94:	d0bd      	beq.n	3b12 <_svfiprintf_r+0x122>
    3b96:	9207      	str	r2, [sp, #28]
    3b98:	e7bb      	b.n	3b12 <_svfiprintf_r+0x122>
    3b9a:	4342      	muls	r2, r0
    3b9c:	3401      	adds	r4, #1
    3b9e:	1852      	adds	r2, r2, r1
    3ba0:	2301      	movs	r3, #1
    3ba2:	e7f2      	b.n	3b8a <_svfiprintf_r+0x19a>
    3ba4:	3307      	adds	r3, #7
    3ba6:	e7d5      	b.n	3b54 <_svfiprintf_r+0x164>
    3ba8:	ab05      	add	r3, sp, #20
    3baa:	9300      	str	r3, [sp, #0]
    3bac:	003a      	movs	r2, r7
    3bae:	4b11      	ldr	r3, [pc, #68]	; (3bf4 <_svfiprintf_r+0x204>)
    3bb0:	0029      	movs	r1, r5
    3bb2:	9802      	ldr	r0, [sp, #8]
    3bb4:	e000      	b.n	3bb8 <_svfiprintf_r+0x1c8>
    3bb6:	bf00      	nop
    3bb8:	9003      	str	r0, [sp, #12]
    3bba:	9b03      	ldr	r3, [sp, #12]
    3bbc:	3301      	adds	r3, #1
    3bbe:	d1cc      	bne.n	3b5a <_svfiprintf_r+0x16a>
    3bc0:	89bb      	ldrh	r3, [r7, #12]
    3bc2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3bc4:	065b      	lsls	r3, r3, #25
    3bc6:	d400      	bmi.n	3bca <_svfiprintf_r+0x1da>
    3bc8:	e729      	b.n	3a1e <_svfiprintf_r+0x2e>
    3bca:	2001      	movs	r0, #1
    3bcc:	4240      	negs	r0, r0
    3bce:	e726      	b.n	3a1e <_svfiprintf_r+0x2e>
    3bd0:	ab05      	add	r3, sp, #20
    3bd2:	9300      	str	r3, [sp, #0]
    3bd4:	003a      	movs	r2, r7
    3bd6:	4b07      	ldr	r3, [pc, #28]	; (3bf4 <_svfiprintf_r+0x204>)
    3bd8:	0029      	movs	r1, r5
    3bda:	9802      	ldr	r0, [sp, #8]
    3bdc:	f000 f9be 	bl	3f5c <_printf_i>
    3be0:	e7ea      	b.n	3bb8 <_svfiprintf_r+0x1c8>
    3be2:	46c0      	nop			; (mov r8, r8)
    3be4:	00004624 	.word	0x00004624
    3be8:	0000462a 	.word	0x0000462a
    3bec:	0000462e 	.word	0x0000462e
    3bf0:	00000000 	.word	0x00000000
    3bf4:	0000392d 	.word	0x0000392d

00003bf8 <__sfputc_r>:
    3bf8:	6893      	ldr	r3, [r2, #8]
    3bfa:	b510      	push	{r4, lr}
    3bfc:	3b01      	subs	r3, #1
    3bfe:	6093      	str	r3, [r2, #8]
    3c00:	2b00      	cmp	r3, #0
    3c02:	da05      	bge.n	3c10 <__sfputc_r+0x18>
    3c04:	6994      	ldr	r4, [r2, #24]
    3c06:	42a3      	cmp	r3, r4
    3c08:	db08      	blt.n	3c1c <__sfputc_r+0x24>
    3c0a:	b2cb      	uxtb	r3, r1
    3c0c:	2b0a      	cmp	r3, #10
    3c0e:	d005      	beq.n	3c1c <__sfputc_r+0x24>
    3c10:	6813      	ldr	r3, [r2, #0]
    3c12:	1c58      	adds	r0, r3, #1
    3c14:	6010      	str	r0, [r2, #0]
    3c16:	7019      	strb	r1, [r3, #0]
    3c18:	b2c8      	uxtb	r0, r1
    3c1a:	bd10      	pop	{r4, pc}
    3c1c:	f7ff fb0e 	bl	323c <__swbuf_r>
    3c20:	e7fb      	b.n	3c1a <__sfputc_r+0x22>

00003c22 <__sfputs_r>:
    3c22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3c24:	0006      	movs	r6, r0
    3c26:	000f      	movs	r7, r1
    3c28:	0014      	movs	r4, r2
    3c2a:	18d5      	adds	r5, r2, r3
    3c2c:	42ac      	cmp	r4, r5
    3c2e:	d101      	bne.n	3c34 <__sfputs_r+0x12>
    3c30:	2000      	movs	r0, #0
    3c32:	e007      	b.n	3c44 <__sfputs_r+0x22>
    3c34:	7821      	ldrb	r1, [r4, #0]
    3c36:	003a      	movs	r2, r7
    3c38:	0030      	movs	r0, r6
    3c3a:	f7ff ffdd 	bl	3bf8 <__sfputc_r>
    3c3e:	3401      	adds	r4, #1
    3c40:	1c43      	adds	r3, r0, #1
    3c42:	d1f3      	bne.n	3c2c <__sfputs_r+0xa>
    3c44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00003c48 <_vfiprintf_r>:
    3c48:	b5f0      	push	{r4, r5, r6, r7, lr}
    3c4a:	b09f      	sub	sp, #124	; 0x7c
    3c4c:	0006      	movs	r6, r0
    3c4e:	000f      	movs	r7, r1
    3c50:	0014      	movs	r4, r2
    3c52:	9305      	str	r3, [sp, #20]
    3c54:	2800      	cmp	r0, #0
    3c56:	d004      	beq.n	3c62 <_vfiprintf_r+0x1a>
    3c58:	6983      	ldr	r3, [r0, #24]
    3c5a:	2b00      	cmp	r3, #0
    3c5c:	d101      	bne.n	3c62 <_vfiprintf_r+0x1a>
    3c5e:	f7ff fcb1 	bl	35c4 <__sinit>
    3c62:	4b7f      	ldr	r3, [pc, #508]	; (3e60 <_vfiprintf_r+0x218>)
    3c64:	429f      	cmp	r7, r3
    3c66:	d15c      	bne.n	3d22 <_vfiprintf_r+0xda>
    3c68:	6877      	ldr	r7, [r6, #4]
    3c6a:	89bb      	ldrh	r3, [r7, #12]
    3c6c:	071b      	lsls	r3, r3, #28
    3c6e:	d562      	bpl.n	3d36 <_vfiprintf_r+0xee>
    3c70:	693b      	ldr	r3, [r7, #16]
    3c72:	2b00      	cmp	r3, #0
    3c74:	d05f      	beq.n	3d36 <_vfiprintf_r+0xee>
    3c76:	2300      	movs	r3, #0
    3c78:	ad06      	add	r5, sp, #24
    3c7a:	616b      	str	r3, [r5, #20]
    3c7c:	3320      	adds	r3, #32
    3c7e:	766b      	strb	r3, [r5, #25]
    3c80:	3310      	adds	r3, #16
    3c82:	76ab      	strb	r3, [r5, #26]
    3c84:	9402      	str	r4, [sp, #8]
    3c86:	9c02      	ldr	r4, [sp, #8]
    3c88:	7823      	ldrb	r3, [r4, #0]
    3c8a:	2b00      	cmp	r3, #0
    3c8c:	d15d      	bne.n	3d4a <_vfiprintf_r+0x102>
    3c8e:	9b02      	ldr	r3, [sp, #8]
    3c90:	1ae3      	subs	r3, r4, r3
    3c92:	9304      	str	r3, [sp, #16]
    3c94:	d00d      	beq.n	3cb2 <_vfiprintf_r+0x6a>
    3c96:	9b04      	ldr	r3, [sp, #16]
    3c98:	9a02      	ldr	r2, [sp, #8]
    3c9a:	0039      	movs	r1, r7
    3c9c:	0030      	movs	r0, r6
    3c9e:	f7ff ffc0 	bl	3c22 <__sfputs_r>
    3ca2:	1c43      	adds	r3, r0, #1
    3ca4:	d100      	bne.n	3ca8 <_vfiprintf_r+0x60>
    3ca6:	e0cc      	b.n	3e42 <_vfiprintf_r+0x1fa>
    3ca8:	696a      	ldr	r2, [r5, #20]
    3caa:	9b04      	ldr	r3, [sp, #16]
    3cac:	4694      	mov	ip, r2
    3cae:	4463      	add	r3, ip
    3cb0:	616b      	str	r3, [r5, #20]
    3cb2:	7823      	ldrb	r3, [r4, #0]
    3cb4:	2b00      	cmp	r3, #0
    3cb6:	d100      	bne.n	3cba <_vfiprintf_r+0x72>
    3cb8:	e0c3      	b.n	3e42 <_vfiprintf_r+0x1fa>
    3cba:	2201      	movs	r2, #1
    3cbc:	2300      	movs	r3, #0
    3cbe:	4252      	negs	r2, r2
    3cc0:	606a      	str	r2, [r5, #4]
    3cc2:	a902      	add	r1, sp, #8
    3cc4:	3254      	adds	r2, #84	; 0x54
    3cc6:	1852      	adds	r2, r2, r1
    3cc8:	3401      	adds	r4, #1
    3cca:	602b      	str	r3, [r5, #0]
    3ccc:	60eb      	str	r3, [r5, #12]
    3cce:	60ab      	str	r3, [r5, #8]
    3cd0:	7013      	strb	r3, [r2, #0]
    3cd2:	65ab      	str	r3, [r5, #88]	; 0x58
    3cd4:	7821      	ldrb	r1, [r4, #0]
    3cd6:	2205      	movs	r2, #5
    3cd8:	4862      	ldr	r0, [pc, #392]	; (3e64 <_vfiprintf_r+0x21c>)
    3cda:	f000 fb15 	bl	4308 <memchr>
    3cde:	1c63      	adds	r3, r4, #1
    3ce0:	469c      	mov	ip, r3
    3ce2:	2800      	cmp	r0, #0
    3ce4:	d135      	bne.n	3d52 <_vfiprintf_r+0x10a>
    3ce6:	6829      	ldr	r1, [r5, #0]
    3ce8:	06cb      	lsls	r3, r1, #27
    3cea:	d504      	bpl.n	3cf6 <_vfiprintf_r+0xae>
    3cec:	2353      	movs	r3, #83	; 0x53
    3cee:	aa02      	add	r2, sp, #8
    3cf0:	3020      	adds	r0, #32
    3cf2:	189b      	adds	r3, r3, r2
    3cf4:	7018      	strb	r0, [r3, #0]
    3cf6:	070b      	lsls	r3, r1, #28
    3cf8:	d504      	bpl.n	3d04 <_vfiprintf_r+0xbc>
    3cfa:	2353      	movs	r3, #83	; 0x53
    3cfc:	202b      	movs	r0, #43	; 0x2b
    3cfe:	aa02      	add	r2, sp, #8
    3d00:	189b      	adds	r3, r3, r2
    3d02:	7018      	strb	r0, [r3, #0]
    3d04:	7823      	ldrb	r3, [r4, #0]
    3d06:	2b2a      	cmp	r3, #42	; 0x2a
    3d08:	d02c      	beq.n	3d64 <_vfiprintf_r+0x11c>
    3d0a:	2000      	movs	r0, #0
    3d0c:	210a      	movs	r1, #10
    3d0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3d10:	7822      	ldrb	r2, [r4, #0]
    3d12:	3a30      	subs	r2, #48	; 0x30
    3d14:	2a09      	cmp	r2, #9
    3d16:	d800      	bhi.n	3d1a <_vfiprintf_r+0xd2>
    3d18:	e06b      	b.n	3df2 <_vfiprintf_r+0x1aa>
    3d1a:	2800      	cmp	r0, #0
    3d1c:	d02a      	beq.n	3d74 <_vfiprintf_r+0x12c>
    3d1e:	9309      	str	r3, [sp, #36]	; 0x24
    3d20:	e028      	b.n	3d74 <_vfiprintf_r+0x12c>
    3d22:	4b51      	ldr	r3, [pc, #324]	; (3e68 <_vfiprintf_r+0x220>)
    3d24:	429f      	cmp	r7, r3
    3d26:	d101      	bne.n	3d2c <_vfiprintf_r+0xe4>
    3d28:	68b7      	ldr	r7, [r6, #8]
    3d2a:	e79e      	b.n	3c6a <_vfiprintf_r+0x22>
    3d2c:	4b4f      	ldr	r3, [pc, #316]	; (3e6c <_vfiprintf_r+0x224>)
    3d2e:	429f      	cmp	r7, r3
    3d30:	d19b      	bne.n	3c6a <_vfiprintf_r+0x22>
    3d32:	68f7      	ldr	r7, [r6, #12]
    3d34:	e799      	b.n	3c6a <_vfiprintf_r+0x22>
    3d36:	0039      	movs	r1, r7
    3d38:	0030      	movs	r0, r6
    3d3a:	f7ff fad5 	bl	32e8 <__swsetup_r>
    3d3e:	2800      	cmp	r0, #0
    3d40:	d099      	beq.n	3c76 <_vfiprintf_r+0x2e>
    3d42:	2001      	movs	r0, #1
    3d44:	4240      	negs	r0, r0
    3d46:	b01f      	add	sp, #124	; 0x7c
    3d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3d4a:	2b25      	cmp	r3, #37	; 0x25
    3d4c:	d09f      	beq.n	3c8e <_vfiprintf_r+0x46>
    3d4e:	3401      	adds	r4, #1
    3d50:	e79a      	b.n	3c88 <_vfiprintf_r+0x40>
    3d52:	4b44      	ldr	r3, [pc, #272]	; (3e64 <_vfiprintf_r+0x21c>)
    3d54:	6829      	ldr	r1, [r5, #0]
    3d56:	1ac0      	subs	r0, r0, r3
    3d58:	2301      	movs	r3, #1
    3d5a:	4083      	lsls	r3, r0
    3d5c:	430b      	orrs	r3, r1
    3d5e:	602b      	str	r3, [r5, #0]
    3d60:	4664      	mov	r4, ip
    3d62:	e7b7      	b.n	3cd4 <_vfiprintf_r+0x8c>
    3d64:	9b05      	ldr	r3, [sp, #20]
    3d66:	1d18      	adds	r0, r3, #4
    3d68:	681b      	ldr	r3, [r3, #0]
    3d6a:	9005      	str	r0, [sp, #20]
    3d6c:	2b00      	cmp	r3, #0
    3d6e:	db3a      	blt.n	3de6 <_vfiprintf_r+0x19e>
    3d70:	9309      	str	r3, [sp, #36]	; 0x24
    3d72:	4664      	mov	r4, ip
    3d74:	7823      	ldrb	r3, [r4, #0]
    3d76:	2b2e      	cmp	r3, #46	; 0x2e
    3d78:	d10b      	bne.n	3d92 <_vfiprintf_r+0x14a>
    3d7a:	7863      	ldrb	r3, [r4, #1]
    3d7c:	1c62      	adds	r2, r4, #1
    3d7e:	2b2a      	cmp	r3, #42	; 0x2a
    3d80:	d13f      	bne.n	3e02 <_vfiprintf_r+0x1ba>
    3d82:	9b05      	ldr	r3, [sp, #20]
    3d84:	3402      	adds	r4, #2
    3d86:	1d1a      	adds	r2, r3, #4
    3d88:	681b      	ldr	r3, [r3, #0]
    3d8a:	9205      	str	r2, [sp, #20]
    3d8c:	2b00      	cmp	r3, #0
    3d8e:	db35      	blt.n	3dfc <_vfiprintf_r+0x1b4>
    3d90:	9307      	str	r3, [sp, #28]
    3d92:	7821      	ldrb	r1, [r4, #0]
    3d94:	2203      	movs	r2, #3
    3d96:	4836      	ldr	r0, [pc, #216]	; (3e70 <_vfiprintf_r+0x228>)
    3d98:	f000 fab6 	bl	4308 <memchr>
    3d9c:	2800      	cmp	r0, #0
    3d9e:	d007      	beq.n	3db0 <_vfiprintf_r+0x168>
    3da0:	4b33      	ldr	r3, [pc, #204]	; (3e70 <_vfiprintf_r+0x228>)
    3da2:	682a      	ldr	r2, [r5, #0]
    3da4:	1ac0      	subs	r0, r0, r3
    3da6:	2340      	movs	r3, #64	; 0x40
    3da8:	4083      	lsls	r3, r0
    3daa:	4313      	orrs	r3, r2
    3dac:	602b      	str	r3, [r5, #0]
    3dae:	3401      	adds	r4, #1
    3db0:	7821      	ldrb	r1, [r4, #0]
    3db2:	1c63      	adds	r3, r4, #1
    3db4:	2206      	movs	r2, #6
    3db6:	482f      	ldr	r0, [pc, #188]	; (3e74 <_vfiprintf_r+0x22c>)
    3db8:	9302      	str	r3, [sp, #8]
    3dba:	7629      	strb	r1, [r5, #24]
    3dbc:	f000 faa4 	bl	4308 <memchr>
    3dc0:	2800      	cmp	r0, #0
    3dc2:	d044      	beq.n	3e4e <_vfiprintf_r+0x206>
    3dc4:	4b2c      	ldr	r3, [pc, #176]	; (3e78 <_vfiprintf_r+0x230>)
    3dc6:	2b00      	cmp	r3, #0
    3dc8:	d12f      	bne.n	3e2a <_vfiprintf_r+0x1e2>
    3dca:	6829      	ldr	r1, [r5, #0]
    3dcc:	9b05      	ldr	r3, [sp, #20]
    3dce:	2207      	movs	r2, #7
    3dd0:	05c9      	lsls	r1, r1, #23
    3dd2:	d528      	bpl.n	3e26 <_vfiprintf_r+0x1de>
    3dd4:	189b      	adds	r3, r3, r2
    3dd6:	4393      	bics	r3, r2
    3dd8:	3308      	adds	r3, #8
    3dda:	9305      	str	r3, [sp, #20]
    3ddc:	696b      	ldr	r3, [r5, #20]
    3dde:	9a03      	ldr	r2, [sp, #12]
    3de0:	189b      	adds	r3, r3, r2
    3de2:	616b      	str	r3, [r5, #20]
    3de4:	e74f      	b.n	3c86 <_vfiprintf_r+0x3e>
    3de6:	425b      	negs	r3, r3
    3de8:	60eb      	str	r3, [r5, #12]
    3dea:	2302      	movs	r3, #2
    3dec:	430b      	orrs	r3, r1
    3dee:	602b      	str	r3, [r5, #0]
    3df0:	e7bf      	b.n	3d72 <_vfiprintf_r+0x12a>
    3df2:	434b      	muls	r3, r1
    3df4:	3401      	adds	r4, #1
    3df6:	189b      	adds	r3, r3, r2
    3df8:	2001      	movs	r0, #1
    3dfa:	e789      	b.n	3d10 <_vfiprintf_r+0xc8>
    3dfc:	2301      	movs	r3, #1
    3dfe:	425b      	negs	r3, r3
    3e00:	e7c6      	b.n	3d90 <_vfiprintf_r+0x148>
    3e02:	2300      	movs	r3, #0
    3e04:	0014      	movs	r4, r2
    3e06:	200a      	movs	r0, #10
    3e08:	001a      	movs	r2, r3
    3e0a:	606b      	str	r3, [r5, #4]
    3e0c:	7821      	ldrb	r1, [r4, #0]
    3e0e:	3930      	subs	r1, #48	; 0x30
    3e10:	2909      	cmp	r1, #9
    3e12:	d903      	bls.n	3e1c <_vfiprintf_r+0x1d4>
    3e14:	2b00      	cmp	r3, #0
    3e16:	d0bc      	beq.n	3d92 <_vfiprintf_r+0x14a>
    3e18:	9207      	str	r2, [sp, #28]
    3e1a:	e7ba      	b.n	3d92 <_vfiprintf_r+0x14a>
    3e1c:	4342      	muls	r2, r0
    3e1e:	3401      	adds	r4, #1
    3e20:	1852      	adds	r2, r2, r1
    3e22:	2301      	movs	r3, #1
    3e24:	e7f2      	b.n	3e0c <_vfiprintf_r+0x1c4>
    3e26:	3307      	adds	r3, #7
    3e28:	e7d5      	b.n	3dd6 <_vfiprintf_r+0x18e>
    3e2a:	ab05      	add	r3, sp, #20
    3e2c:	9300      	str	r3, [sp, #0]
    3e2e:	003a      	movs	r2, r7
    3e30:	4b12      	ldr	r3, [pc, #72]	; (3e7c <_vfiprintf_r+0x234>)
    3e32:	0029      	movs	r1, r5
    3e34:	0030      	movs	r0, r6
    3e36:	e000      	b.n	3e3a <_vfiprintf_r+0x1f2>
    3e38:	bf00      	nop
    3e3a:	9003      	str	r0, [sp, #12]
    3e3c:	9b03      	ldr	r3, [sp, #12]
    3e3e:	3301      	adds	r3, #1
    3e40:	d1cc      	bne.n	3ddc <_vfiprintf_r+0x194>
    3e42:	89bb      	ldrh	r3, [r7, #12]
    3e44:	065b      	lsls	r3, r3, #25
    3e46:	d500      	bpl.n	3e4a <_vfiprintf_r+0x202>
    3e48:	e77b      	b.n	3d42 <_vfiprintf_r+0xfa>
    3e4a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3e4c:	e77b      	b.n	3d46 <_vfiprintf_r+0xfe>
    3e4e:	ab05      	add	r3, sp, #20
    3e50:	9300      	str	r3, [sp, #0]
    3e52:	003a      	movs	r2, r7
    3e54:	4b09      	ldr	r3, [pc, #36]	; (3e7c <_vfiprintf_r+0x234>)
    3e56:	0029      	movs	r1, r5
    3e58:	0030      	movs	r0, r6
    3e5a:	f000 f87f 	bl	3f5c <_printf_i>
    3e5e:	e7ec      	b.n	3e3a <_vfiprintf_r+0x1f2>
    3e60:	000045e4 	.word	0x000045e4
    3e64:	00004624 	.word	0x00004624
    3e68:	00004604 	.word	0x00004604
    3e6c:	000045c4 	.word	0x000045c4
    3e70:	0000462a 	.word	0x0000462a
    3e74:	0000462e 	.word	0x0000462e
    3e78:	00000000 	.word	0x00000000
    3e7c:	00003c23 	.word	0x00003c23

00003e80 <_printf_common>:
    3e80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3e82:	0015      	movs	r5, r2
    3e84:	9301      	str	r3, [sp, #4]
    3e86:	688a      	ldr	r2, [r1, #8]
    3e88:	690b      	ldr	r3, [r1, #16]
    3e8a:	9000      	str	r0, [sp, #0]
    3e8c:	000c      	movs	r4, r1
    3e8e:	4293      	cmp	r3, r2
    3e90:	da00      	bge.n	3e94 <_printf_common+0x14>
    3e92:	0013      	movs	r3, r2
    3e94:	0022      	movs	r2, r4
    3e96:	602b      	str	r3, [r5, #0]
    3e98:	3243      	adds	r2, #67	; 0x43
    3e9a:	7812      	ldrb	r2, [r2, #0]
    3e9c:	2a00      	cmp	r2, #0
    3e9e:	d001      	beq.n	3ea4 <_printf_common+0x24>
    3ea0:	3301      	adds	r3, #1
    3ea2:	602b      	str	r3, [r5, #0]
    3ea4:	6823      	ldr	r3, [r4, #0]
    3ea6:	069b      	lsls	r3, r3, #26
    3ea8:	d502      	bpl.n	3eb0 <_printf_common+0x30>
    3eaa:	682b      	ldr	r3, [r5, #0]
    3eac:	3302      	adds	r3, #2
    3eae:	602b      	str	r3, [r5, #0]
    3eb0:	2706      	movs	r7, #6
    3eb2:	6823      	ldr	r3, [r4, #0]
    3eb4:	401f      	ands	r7, r3
    3eb6:	d027      	beq.n	3f08 <_printf_common+0x88>
    3eb8:	0023      	movs	r3, r4
    3eba:	3343      	adds	r3, #67	; 0x43
    3ebc:	781b      	ldrb	r3, [r3, #0]
    3ebe:	1e5a      	subs	r2, r3, #1
    3ec0:	4193      	sbcs	r3, r2
    3ec2:	6822      	ldr	r2, [r4, #0]
    3ec4:	0692      	lsls	r2, r2, #26
    3ec6:	d430      	bmi.n	3f2a <_printf_common+0xaa>
    3ec8:	0022      	movs	r2, r4
    3eca:	9901      	ldr	r1, [sp, #4]
    3ecc:	3243      	adds	r2, #67	; 0x43
    3ece:	9800      	ldr	r0, [sp, #0]
    3ed0:	9e08      	ldr	r6, [sp, #32]
    3ed2:	47b0      	blx	r6
    3ed4:	1c43      	adds	r3, r0, #1
    3ed6:	d025      	beq.n	3f24 <_printf_common+0xa4>
    3ed8:	2306      	movs	r3, #6
    3eda:	6820      	ldr	r0, [r4, #0]
    3edc:	682a      	ldr	r2, [r5, #0]
    3ede:	68e1      	ldr	r1, [r4, #12]
    3ee0:	4003      	ands	r3, r0
    3ee2:	2500      	movs	r5, #0
    3ee4:	2b04      	cmp	r3, #4
    3ee6:	d103      	bne.n	3ef0 <_printf_common+0x70>
    3ee8:	1a8d      	subs	r5, r1, r2
    3eea:	43eb      	mvns	r3, r5
    3eec:	17db      	asrs	r3, r3, #31
    3eee:	401d      	ands	r5, r3
    3ef0:	68a3      	ldr	r3, [r4, #8]
    3ef2:	6922      	ldr	r2, [r4, #16]
    3ef4:	4293      	cmp	r3, r2
    3ef6:	dd01      	ble.n	3efc <_printf_common+0x7c>
    3ef8:	1a9b      	subs	r3, r3, r2
    3efa:	18ed      	adds	r5, r5, r3
    3efc:	2700      	movs	r7, #0
    3efe:	42bd      	cmp	r5, r7
    3f00:	d120      	bne.n	3f44 <_printf_common+0xc4>
    3f02:	2000      	movs	r0, #0
    3f04:	e010      	b.n	3f28 <_printf_common+0xa8>
    3f06:	3701      	adds	r7, #1
    3f08:	68e3      	ldr	r3, [r4, #12]
    3f0a:	682a      	ldr	r2, [r5, #0]
    3f0c:	1a9b      	subs	r3, r3, r2
    3f0e:	429f      	cmp	r7, r3
    3f10:	dad2      	bge.n	3eb8 <_printf_common+0x38>
    3f12:	0022      	movs	r2, r4
    3f14:	2301      	movs	r3, #1
    3f16:	3219      	adds	r2, #25
    3f18:	9901      	ldr	r1, [sp, #4]
    3f1a:	9800      	ldr	r0, [sp, #0]
    3f1c:	9e08      	ldr	r6, [sp, #32]
    3f1e:	47b0      	blx	r6
    3f20:	1c43      	adds	r3, r0, #1
    3f22:	d1f0      	bne.n	3f06 <_printf_common+0x86>
    3f24:	2001      	movs	r0, #1
    3f26:	4240      	negs	r0, r0
    3f28:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    3f2a:	2030      	movs	r0, #48	; 0x30
    3f2c:	18e1      	adds	r1, r4, r3
    3f2e:	3143      	adds	r1, #67	; 0x43
    3f30:	7008      	strb	r0, [r1, #0]
    3f32:	0021      	movs	r1, r4
    3f34:	1c5a      	adds	r2, r3, #1
    3f36:	3145      	adds	r1, #69	; 0x45
    3f38:	7809      	ldrb	r1, [r1, #0]
    3f3a:	18a2      	adds	r2, r4, r2
    3f3c:	3243      	adds	r2, #67	; 0x43
    3f3e:	3302      	adds	r3, #2
    3f40:	7011      	strb	r1, [r2, #0]
    3f42:	e7c1      	b.n	3ec8 <_printf_common+0x48>
    3f44:	0022      	movs	r2, r4
    3f46:	2301      	movs	r3, #1
    3f48:	321a      	adds	r2, #26
    3f4a:	9901      	ldr	r1, [sp, #4]
    3f4c:	9800      	ldr	r0, [sp, #0]
    3f4e:	9e08      	ldr	r6, [sp, #32]
    3f50:	47b0      	blx	r6
    3f52:	1c43      	adds	r3, r0, #1
    3f54:	d0e6      	beq.n	3f24 <_printf_common+0xa4>
    3f56:	3701      	adds	r7, #1
    3f58:	e7d1      	b.n	3efe <_printf_common+0x7e>
	...

00003f5c <_printf_i>:
    3f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
    3f5e:	b08b      	sub	sp, #44	; 0x2c
    3f60:	9206      	str	r2, [sp, #24]
    3f62:	000a      	movs	r2, r1
    3f64:	3243      	adds	r2, #67	; 0x43
    3f66:	9307      	str	r3, [sp, #28]
    3f68:	9005      	str	r0, [sp, #20]
    3f6a:	9204      	str	r2, [sp, #16]
    3f6c:	7e0a      	ldrb	r2, [r1, #24]
    3f6e:	000c      	movs	r4, r1
    3f70:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3f72:	2a6e      	cmp	r2, #110	; 0x6e
    3f74:	d100      	bne.n	3f78 <_printf_i+0x1c>
    3f76:	e08f      	b.n	4098 <_printf_i+0x13c>
    3f78:	d817      	bhi.n	3faa <_printf_i+0x4e>
    3f7a:	2a63      	cmp	r2, #99	; 0x63
    3f7c:	d02c      	beq.n	3fd8 <_printf_i+0x7c>
    3f7e:	d808      	bhi.n	3f92 <_printf_i+0x36>
    3f80:	2a00      	cmp	r2, #0
    3f82:	d100      	bne.n	3f86 <_printf_i+0x2a>
    3f84:	e099      	b.n	40ba <_printf_i+0x15e>
    3f86:	2a58      	cmp	r2, #88	; 0x58
    3f88:	d054      	beq.n	4034 <_printf_i+0xd8>
    3f8a:	0026      	movs	r6, r4
    3f8c:	3642      	adds	r6, #66	; 0x42
    3f8e:	7032      	strb	r2, [r6, #0]
    3f90:	e029      	b.n	3fe6 <_printf_i+0x8a>
    3f92:	2a64      	cmp	r2, #100	; 0x64
    3f94:	d001      	beq.n	3f9a <_printf_i+0x3e>
    3f96:	2a69      	cmp	r2, #105	; 0x69
    3f98:	d1f7      	bne.n	3f8a <_printf_i+0x2e>
    3f9a:	6821      	ldr	r1, [r4, #0]
    3f9c:	681a      	ldr	r2, [r3, #0]
    3f9e:	0608      	lsls	r0, r1, #24
    3fa0:	d523      	bpl.n	3fea <_printf_i+0x8e>
    3fa2:	1d11      	adds	r1, r2, #4
    3fa4:	6019      	str	r1, [r3, #0]
    3fa6:	6815      	ldr	r5, [r2, #0]
    3fa8:	e025      	b.n	3ff6 <_printf_i+0x9a>
    3faa:	2a73      	cmp	r2, #115	; 0x73
    3fac:	d100      	bne.n	3fb0 <_printf_i+0x54>
    3fae:	e088      	b.n	40c2 <_printf_i+0x166>
    3fb0:	d808      	bhi.n	3fc4 <_printf_i+0x68>
    3fb2:	2a6f      	cmp	r2, #111	; 0x6f
    3fb4:	d029      	beq.n	400a <_printf_i+0xae>
    3fb6:	2a70      	cmp	r2, #112	; 0x70
    3fb8:	d1e7      	bne.n	3f8a <_printf_i+0x2e>
    3fba:	2220      	movs	r2, #32
    3fbc:	6809      	ldr	r1, [r1, #0]
    3fbe:	430a      	orrs	r2, r1
    3fc0:	6022      	str	r2, [r4, #0]
    3fc2:	e003      	b.n	3fcc <_printf_i+0x70>
    3fc4:	2a75      	cmp	r2, #117	; 0x75
    3fc6:	d020      	beq.n	400a <_printf_i+0xae>
    3fc8:	2a78      	cmp	r2, #120	; 0x78
    3fca:	d1de      	bne.n	3f8a <_printf_i+0x2e>
    3fcc:	0022      	movs	r2, r4
    3fce:	2178      	movs	r1, #120	; 0x78
    3fd0:	3245      	adds	r2, #69	; 0x45
    3fd2:	7011      	strb	r1, [r2, #0]
    3fd4:	4a6c      	ldr	r2, [pc, #432]	; (4188 <_printf_i+0x22c>)
    3fd6:	e030      	b.n	403a <_printf_i+0xde>
    3fd8:	000e      	movs	r6, r1
    3fda:	681a      	ldr	r2, [r3, #0]
    3fdc:	3642      	adds	r6, #66	; 0x42
    3fde:	1d11      	adds	r1, r2, #4
    3fe0:	6019      	str	r1, [r3, #0]
    3fe2:	6813      	ldr	r3, [r2, #0]
    3fe4:	7033      	strb	r3, [r6, #0]
    3fe6:	2301      	movs	r3, #1
    3fe8:	e079      	b.n	40de <_printf_i+0x182>
    3fea:	0649      	lsls	r1, r1, #25
    3fec:	d5d9      	bpl.n	3fa2 <_printf_i+0x46>
    3fee:	1d11      	adds	r1, r2, #4
    3ff0:	6019      	str	r1, [r3, #0]
    3ff2:	2300      	movs	r3, #0
    3ff4:	5ed5      	ldrsh	r5, [r2, r3]
    3ff6:	2d00      	cmp	r5, #0
    3ff8:	da03      	bge.n	4002 <_printf_i+0xa6>
    3ffa:	232d      	movs	r3, #45	; 0x2d
    3ffc:	9a04      	ldr	r2, [sp, #16]
    3ffe:	426d      	negs	r5, r5
    4000:	7013      	strb	r3, [r2, #0]
    4002:	4b62      	ldr	r3, [pc, #392]	; (418c <_printf_i+0x230>)
    4004:	270a      	movs	r7, #10
    4006:	9303      	str	r3, [sp, #12]
    4008:	e02f      	b.n	406a <_printf_i+0x10e>
    400a:	6820      	ldr	r0, [r4, #0]
    400c:	6819      	ldr	r1, [r3, #0]
    400e:	0605      	lsls	r5, r0, #24
    4010:	d503      	bpl.n	401a <_printf_i+0xbe>
    4012:	1d08      	adds	r0, r1, #4
    4014:	6018      	str	r0, [r3, #0]
    4016:	680d      	ldr	r5, [r1, #0]
    4018:	e005      	b.n	4026 <_printf_i+0xca>
    401a:	0640      	lsls	r0, r0, #25
    401c:	d5f9      	bpl.n	4012 <_printf_i+0xb6>
    401e:	680d      	ldr	r5, [r1, #0]
    4020:	1d08      	adds	r0, r1, #4
    4022:	6018      	str	r0, [r3, #0]
    4024:	b2ad      	uxth	r5, r5
    4026:	4b59      	ldr	r3, [pc, #356]	; (418c <_printf_i+0x230>)
    4028:	2708      	movs	r7, #8
    402a:	9303      	str	r3, [sp, #12]
    402c:	2a6f      	cmp	r2, #111	; 0x6f
    402e:	d018      	beq.n	4062 <_printf_i+0x106>
    4030:	270a      	movs	r7, #10
    4032:	e016      	b.n	4062 <_printf_i+0x106>
    4034:	3145      	adds	r1, #69	; 0x45
    4036:	700a      	strb	r2, [r1, #0]
    4038:	4a54      	ldr	r2, [pc, #336]	; (418c <_printf_i+0x230>)
    403a:	9203      	str	r2, [sp, #12]
    403c:	681a      	ldr	r2, [r3, #0]
    403e:	6821      	ldr	r1, [r4, #0]
    4040:	1d10      	adds	r0, r2, #4
    4042:	6018      	str	r0, [r3, #0]
    4044:	6815      	ldr	r5, [r2, #0]
    4046:	0608      	lsls	r0, r1, #24
    4048:	d522      	bpl.n	4090 <_printf_i+0x134>
    404a:	07cb      	lsls	r3, r1, #31
    404c:	d502      	bpl.n	4054 <_printf_i+0xf8>
    404e:	2320      	movs	r3, #32
    4050:	4319      	orrs	r1, r3
    4052:	6021      	str	r1, [r4, #0]
    4054:	2710      	movs	r7, #16
    4056:	2d00      	cmp	r5, #0
    4058:	d103      	bne.n	4062 <_printf_i+0x106>
    405a:	2320      	movs	r3, #32
    405c:	6822      	ldr	r2, [r4, #0]
    405e:	439a      	bics	r2, r3
    4060:	6022      	str	r2, [r4, #0]
    4062:	0023      	movs	r3, r4
    4064:	2200      	movs	r2, #0
    4066:	3343      	adds	r3, #67	; 0x43
    4068:	701a      	strb	r2, [r3, #0]
    406a:	6863      	ldr	r3, [r4, #4]
    406c:	60a3      	str	r3, [r4, #8]
    406e:	2b00      	cmp	r3, #0
    4070:	db5c      	blt.n	412c <_printf_i+0x1d0>
    4072:	2204      	movs	r2, #4
    4074:	6821      	ldr	r1, [r4, #0]
    4076:	4391      	bics	r1, r2
    4078:	6021      	str	r1, [r4, #0]
    407a:	2d00      	cmp	r5, #0
    407c:	d158      	bne.n	4130 <_printf_i+0x1d4>
    407e:	9e04      	ldr	r6, [sp, #16]
    4080:	2b00      	cmp	r3, #0
    4082:	d064      	beq.n	414e <_printf_i+0x1f2>
    4084:	0026      	movs	r6, r4
    4086:	9b03      	ldr	r3, [sp, #12]
    4088:	3642      	adds	r6, #66	; 0x42
    408a:	781b      	ldrb	r3, [r3, #0]
    408c:	7033      	strb	r3, [r6, #0]
    408e:	e05e      	b.n	414e <_printf_i+0x1f2>
    4090:	0648      	lsls	r0, r1, #25
    4092:	d5da      	bpl.n	404a <_printf_i+0xee>
    4094:	b2ad      	uxth	r5, r5
    4096:	e7d8      	b.n	404a <_printf_i+0xee>
    4098:	6809      	ldr	r1, [r1, #0]
    409a:	681a      	ldr	r2, [r3, #0]
    409c:	0608      	lsls	r0, r1, #24
    409e:	d505      	bpl.n	40ac <_printf_i+0x150>
    40a0:	1d11      	adds	r1, r2, #4
    40a2:	6019      	str	r1, [r3, #0]
    40a4:	6813      	ldr	r3, [r2, #0]
    40a6:	6962      	ldr	r2, [r4, #20]
    40a8:	601a      	str	r2, [r3, #0]
    40aa:	e006      	b.n	40ba <_printf_i+0x15e>
    40ac:	0649      	lsls	r1, r1, #25
    40ae:	d5f7      	bpl.n	40a0 <_printf_i+0x144>
    40b0:	1d11      	adds	r1, r2, #4
    40b2:	6019      	str	r1, [r3, #0]
    40b4:	6813      	ldr	r3, [r2, #0]
    40b6:	8aa2      	ldrh	r2, [r4, #20]
    40b8:	801a      	strh	r2, [r3, #0]
    40ba:	2300      	movs	r3, #0
    40bc:	9e04      	ldr	r6, [sp, #16]
    40be:	6123      	str	r3, [r4, #16]
    40c0:	e054      	b.n	416c <_printf_i+0x210>
    40c2:	681a      	ldr	r2, [r3, #0]
    40c4:	1d11      	adds	r1, r2, #4
    40c6:	6019      	str	r1, [r3, #0]
    40c8:	6816      	ldr	r6, [r2, #0]
    40ca:	2100      	movs	r1, #0
    40cc:	6862      	ldr	r2, [r4, #4]
    40ce:	0030      	movs	r0, r6
    40d0:	f000 f91a 	bl	4308 <memchr>
    40d4:	2800      	cmp	r0, #0
    40d6:	d001      	beq.n	40dc <_printf_i+0x180>
    40d8:	1b80      	subs	r0, r0, r6
    40da:	6060      	str	r0, [r4, #4]
    40dc:	6863      	ldr	r3, [r4, #4]
    40de:	6123      	str	r3, [r4, #16]
    40e0:	2300      	movs	r3, #0
    40e2:	9a04      	ldr	r2, [sp, #16]
    40e4:	7013      	strb	r3, [r2, #0]
    40e6:	e041      	b.n	416c <_printf_i+0x210>
    40e8:	6923      	ldr	r3, [r4, #16]
    40ea:	0032      	movs	r2, r6
    40ec:	9906      	ldr	r1, [sp, #24]
    40ee:	9805      	ldr	r0, [sp, #20]
    40f0:	9d07      	ldr	r5, [sp, #28]
    40f2:	47a8      	blx	r5
    40f4:	1c43      	adds	r3, r0, #1
    40f6:	d043      	beq.n	4180 <_printf_i+0x224>
    40f8:	6823      	ldr	r3, [r4, #0]
    40fa:	2500      	movs	r5, #0
    40fc:	079b      	lsls	r3, r3, #30
    40fe:	d40f      	bmi.n	4120 <_printf_i+0x1c4>
    4100:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4102:	68e0      	ldr	r0, [r4, #12]
    4104:	4298      	cmp	r0, r3
    4106:	da3d      	bge.n	4184 <_printf_i+0x228>
    4108:	0018      	movs	r0, r3
    410a:	e03b      	b.n	4184 <_printf_i+0x228>
    410c:	0022      	movs	r2, r4
    410e:	2301      	movs	r3, #1
    4110:	3219      	adds	r2, #25
    4112:	9906      	ldr	r1, [sp, #24]
    4114:	9805      	ldr	r0, [sp, #20]
    4116:	9e07      	ldr	r6, [sp, #28]
    4118:	47b0      	blx	r6
    411a:	1c43      	adds	r3, r0, #1
    411c:	d030      	beq.n	4180 <_printf_i+0x224>
    411e:	3501      	adds	r5, #1
    4120:	68e3      	ldr	r3, [r4, #12]
    4122:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4124:	1a9b      	subs	r3, r3, r2
    4126:	429d      	cmp	r5, r3
    4128:	dbf0      	blt.n	410c <_printf_i+0x1b0>
    412a:	e7e9      	b.n	4100 <_printf_i+0x1a4>
    412c:	2d00      	cmp	r5, #0
    412e:	d0a9      	beq.n	4084 <_printf_i+0x128>
    4130:	9e04      	ldr	r6, [sp, #16]
    4132:	0028      	movs	r0, r5
    4134:	0039      	movs	r1, r7
    4136:	f7fd f941 	bl	13bc <__aeabi_uidivmod>
    413a:	9b03      	ldr	r3, [sp, #12]
    413c:	3e01      	subs	r6, #1
    413e:	5c5b      	ldrb	r3, [r3, r1]
    4140:	0028      	movs	r0, r5
    4142:	7033      	strb	r3, [r6, #0]
    4144:	0039      	movs	r1, r7
    4146:	f7fd f8b3 	bl	12b0 <__udivsi3>
    414a:	1e05      	subs	r5, r0, #0
    414c:	d1f1      	bne.n	4132 <_printf_i+0x1d6>
    414e:	2f08      	cmp	r7, #8
    4150:	d109      	bne.n	4166 <_printf_i+0x20a>
    4152:	6823      	ldr	r3, [r4, #0]
    4154:	07db      	lsls	r3, r3, #31
    4156:	d506      	bpl.n	4166 <_printf_i+0x20a>
    4158:	6863      	ldr	r3, [r4, #4]
    415a:	6922      	ldr	r2, [r4, #16]
    415c:	4293      	cmp	r3, r2
    415e:	dc02      	bgt.n	4166 <_printf_i+0x20a>
    4160:	2330      	movs	r3, #48	; 0x30
    4162:	3e01      	subs	r6, #1
    4164:	7033      	strb	r3, [r6, #0]
    4166:	9b04      	ldr	r3, [sp, #16]
    4168:	1b9b      	subs	r3, r3, r6
    416a:	6123      	str	r3, [r4, #16]
    416c:	9b07      	ldr	r3, [sp, #28]
    416e:	aa09      	add	r2, sp, #36	; 0x24
    4170:	9300      	str	r3, [sp, #0]
    4172:	0021      	movs	r1, r4
    4174:	9b06      	ldr	r3, [sp, #24]
    4176:	9805      	ldr	r0, [sp, #20]
    4178:	f7ff fe82 	bl	3e80 <_printf_common>
    417c:	1c43      	adds	r3, r0, #1
    417e:	d1b3      	bne.n	40e8 <_printf_i+0x18c>
    4180:	2001      	movs	r0, #1
    4182:	4240      	negs	r0, r0
    4184:	b00b      	add	sp, #44	; 0x2c
    4186:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4188:	00004646 	.word	0x00004646
    418c:	00004635 	.word	0x00004635

00004190 <_sbrk_r>:
    4190:	2300      	movs	r3, #0
    4192:	b570      	push	{r4, r5, r6, lr}
    4194:	4c06      	ldr	r4, [pc, #24]	; (41b0 <_sbrk_r+0x20>)
    4196:	0005      	movs	r5, r0
    4198:	0008      	movs	r0, r1
    419a:	6023      	str	r3, [r4, #0]
    419c:	f7fc fc68 	bl	a70 <_sbrk>
    41a0:	1c43      	adds	r3, r0, #1
    41a2:	d103      	bne.n	41ac <_sbrk_r+0x1c>
    41a4:	6823      	ldr	r3, [r4, #0]
    41a6:	2b00      	cmp	r3, #0
    41a8:	d000      	beq.n	41ac <_sbrk_r+0x1c>
    41aa:	602b      	str	r3, [r5, #0]
    41ac:	bd70      	pop	{r4, r5, r6, pc}
    41ae:	46c0      	nop			; (mov r8, r8)
    41b0:	20000108 	.word	0x20000108

000041b4 <__sread>:
    41b4:	b570      	push	{r4, r5, r6, lr}
    41b6:	000c      	movs	r4, r1
    41b8:	250e      	movs	r5, #14
    41ba:	5f49      	ldrsh	r1, [r1, r5]
    41bc:	f000 f8f2 	bl	43a4 <_read_r>
    41c0:	2800      	cmp	r0, #0
    41c2:	db03      	blt.n	41cc <__sread+0x18>
    41c4:	6d63      	ldr	r3, [r4, #84]	; 0x54
    41c6:	181b      	adds	r3, r3, r0
    41c8:	6563      	str	r3, [r4, #84]	; 0x54
    41ca:	bd70      	pop	{r4, r5, r6, pc}
    41cc:	89a3      	ldrh	r3, [r4, #12]
    41ce:	4a02      	ldr	r2, [pc, #8]	; (41d8 <__sread+0x24>)
    41d0:	4013      	ands	r3, r2
    41d2:	81a3      	strh	r3, [r4, #12]
    41d4:	e7f9      	b.n	41ca <__sread+0x16>
    41d6:	46c0      	nop			; (mov r8, r8)
    41d8:	ffffefff 	.word	0xffffefff

000041dc <__swrite>:
    41dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    41de:	001f      	movs	r7, r3
    41e0:	898b      	ldrh	r3, [r1, #12]
    41e2:	0005      	movs	r5, r0
    41e4:	000c      	movs	r4, r1
    41e6:	0016      	movs	r6, r2
    41e8:	05db      	lsls	r3, r3, #23
    41ea:	d505      	bpl.n	41f8 <__swrite+0x1c>
    41ec:	230e      	movs	r3, #14
    41ee:	5ec9      	ldrsh	r1, [r1, r3]
    41f0:	2200      	movs	r2, #0
    41f2:	2302      	movs	r3, #2
    41f4:	f000 f874 	bl	42e0 <_lseek_r>
    41f8:	89a3      	ldrh	r3, [r4, #12]
    41fa:	4a05      	ldr	r2, [pc, #20]	; (4210 <__swrite+0x34>)
    41fc:	0028      	movs	r0, r5
    41fe:	4013      	ands	r3, r2
    4200:	81a3      	strh	r3, [r4, #12]
    4202:	0032      	movs	r2, r6
    4204:	230e      	movs	r3, #14
    4206:	5ee1      	ldrsh	r1, [r4, r3]
    4208:	003b      	movs	r3, r7
    420a:	f000 f81f 	bl	424c <_write_r>
    420e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4210:	ffffefff 	.word	0xffffefff

00004214 <__sseek>:
    4214:	b570      	push	{r4, r5, r6, lr}
    4216:	000c      	movs	r4, r1
    4218:	250e      	movs	r5, #14
    421a:	5f49      	ldrsh	r1, [r1, r5]
    421c:	f000 f860 	bl	42e0 <_lseek_r>
    4220:	89a3      	ldrh	r3, [r4, #12]
    4222:	1c42      	adds	r2, r0, #1
    4224:	d103      	bne.n	422e <__sseek+0x1a>
    4226:	4a05      	ldr	r2, [pc, #20]	; (423c <__sseek+0x28>)
    4228:	4013      	ands	r3, r2
    422a:	81a3      	strh	r3, [r4, #12]
    422c:	bd70      	pop	{r4, r5, r6, pc}
    422e:	2280      	movs	r2, #128	; 0x80
    4230:	0152      	lsls	r2, r2, #5
    4232:	4313      	orrs	r3, r2
    4234:	81a3      	strh	r3, [r4, #12]
    4236:	6560      	str	r0, [r4, #84]	; 0x54
    4238:	e7f8      	b.n	422c <__sseek+0x18>
    423a:	46c0      	nop			; (mov r8, r8)
    423c:	ffffefff 	.word	0xffffefff

00004240 <__sclose>:
    4240:	b510      	push	{r4, lr}
    4242:	230e      	movs	r3, #14
    4244:	5ec9      	ldrsh	r1, [r1, r3]
    4246:	f000 f815 	bl	4274 <_close_r>
    424a:	bd10      	pop	{r4, pc}

0000424c <_write_r>:
    424c:	b570      	push	{r4, r5, r6, lr}
    424e:	0005      	movs	r5, r0
    4250:	0008      	movs	r0, r1
    4252:	0011      	movs	r1, r2
    4254:	2200      	movs	r2, #0
    4256:	4c06      	ldr	r4, [pc, #24]	; (4270 <_write_r+0x24>)
    4258:	6022      	str	r2, [r4, #0]
    425a:	001a      	movs	r2, r3
    425c:	f7fc ffca 	bl	11f4 <_write>
    4260:	1c43      	adds	r3, r0, #1
    4262:	d103      	bne.n	426c <_write_r+0x20>
    4264:	6823      	ldr	r3, [r4, #0]
    4266:	2b00      	cmp	r3, #0
    4268:	d000      	beq.n	426c <_write_r+0x20>
    426a:	602b      	str	r3, [r5, #0]
    426c:	bd70      	pop	{r4, r5, r6, pc}
    426e:	46c0      	nop			; (mov r8, r8)
    4270:	20000108 	.word	0x20000108

00004274 <_close_r>:
    4274:	2300      	movs	r3, #0
    4276:	b570      	push	{r4, r5, r6, lr}
    4278:	4c06      	ldr	r4, [pc, #24]	; (4294 <_close_r+0x20>)
    427a:	0005      	movs	r5, r0
    427c:	0008      	movs	r0, r1
    427e:	6023      	str	r3, [r4, #0]
    4280:	f7fc fc08 	bl	a94 <_close>
    4284:	1c43      	adds	r3, r0, #1
    4286:	d103      	bne.n	4290 <_close_r+0x1c>
    4288:	6823      	ldr	r3, [r4, #0]
    428a:	2b00      	cmp	r3, #0
    428c:	d000      	beq.n	4290 <_close_r+0x1c>
    428e:	602b      	str	r3, [r5, #0]
    4290:	bd70      	pop	{r4, r5, r6, pc}
    4292:	46c0      	nop			; (mov r8, r8)
    4294:	20000108 	.word	0x20000108

00004298 <_fstat_r>:
    4298:	2300      	movs	r3, #0
    429a:	b570      	push	{r4, r5, r6, lr}
    429c:	4c06      	ldr	r4, [pc, #24]	; (42b8 <_fstat_r+0x20>)
    429e:	0005      	movs	r5, r0
    42a0:	0008      	movs	r0, r1
    42a2:	0011      	movs	r1, r2
    42a4:	6023      	str	r3, [r4, #0]
    42a6:	f7fc fbf8 	bl	a9a <_fstat>
    42aa:	1c43      	adds	r3, r0, #1
    42ac:	d103      	bne.n	42b6 <_fstat_r+0x1e>
    42ae:	6823      	ldr	r3, [r4, #0]
    42b0:	2b00      	cmp	r3, #0
    42b2:	d000      	beq.n	42b6 <_fstat_r+0x1e>
    42b4:	602b      	str	r3, [r5, #0]
    42b6:	bd70      	pop	{r4, r5, r6, pc}
    42b8:	20000108 	.word	0x20000108

000042bc <_isatty_r>:
    42bc:	2300      	movs	r3, #0
    42be:	b570      	push	{r4, r5, r6, lr}
    42c0:	4c06      	ldr	r4, [pc, #24]	; (42dc <_isatty_r+0x20>)
    42c2:	0005      	movs	r5, r0
    42c4:	0008      	movs	r0, r1
    42c6:	6023      	str	r3, [r4, #0]
    42c8:	f7fc fbec 	bl	aa4 <_isatty>
    42cc:	1c43      	adds	r3, r0, #1
    42ce:	d103      	bne.n	42d8 <_isatty_r+0x1c>
    42d0:	6823      	ldr	r3, [r4, #0]
    42d2:	2b00      	cmp	r3, #0
    42d4:	d000      	beq.n	42d8 <_isatty_r+0x1c>
    42d6:	602b      	str	r3, [r5, #0]
    42d8:	bd70      	pop	{r4, r5, r6, pc}
    42da:	46c0      	nop			; (mov r8, r8)
    42dc:	20000108 	.word	0x20000108

000042e0 <_lseek_r>:
    42e0:	b570      	push	{r4, r5, r6, lr}
    42e2:	0005      	movs	r5, r0
    42e4:	0008      	movs	r0, r1
    42e6:	0011      	movs	r1, r2
    42e8:	2200      	movs	r2, #0
    42ea:	4c06      	ldr	r4, [pc, #24]	; (4304 <_lseek_r+0x24>)
    42ec:	6022      	str	r2, [r4, #0]
    42ee:	001a      	movs	r2, r3
    42f0:	f7fc fbda 	bl	aa8 <_lseek>
    42f4:	1c43      	adds	r3, r0, #1
    42f6:	d103      	bne.n	4300 <_lseek_r+0x20>
    42f8:	6823      	ldr	r3, [r4, #0]
    42fa:	2b00      	cmp	r3, #0
    42fc:	d000      	beq.n	4300 <_lseek_r+0x20>
    42fe:	602b      	str	r3, [r5, #0]
    4300:	bd70      	pop	{r4, r5, r6, pc}
    4302:	46c0      	nop			; (mov r8, r8)
    4304:	20000108 	.word	0x20000108

00004308 <memchr>:
    4308:	b2c9      	uxtb	r1, r1
    430a:	1882      	adds	r2, r0, r2
    430c:	4290      	cmp	r0, r2
    430e:	d101      	bne.n	4314 <memchr+0xc>
    4310:	2000      	movs	r0, #0
    4312:	4770      	bx	lr
    4314:	7803      	ldrb	r3, [r0, #0]
    4316:	428b      	cmp	r3, r1
    4318:	d0fb      	beq.n	4312 <memchr+0xa>
    431a:	3001      	adds	r0, #1
    431c:	e7f6      	b.n	430c <memchr+0x4>

0000431e <memcpy>:
    431e:	2300      	movs	r3, #0
    4320:	b510      	push	{r4, lr}
    4322:	429a      	cmp	r2, r3
    4324:	d100      	bne.n	4328 <memcpy+0xa>
    4326:	bd10      	pop	{r4, pc}
    4328:	5ccc      	ldrb	r4, [r1, r3]
    432a:	54c4      	strb	r4, [r0, r3]
    432c:	3301      	adds	r3, #1
    432e:	e7f8      	b.n	4322 <memcpy+0x4>

00004330 <memmove>:
    4330:	b510      	push	{r4, lr}
    4332:	4288      	cmp	r0, r1
    4334:	d902      	bls.n	433c <memmove+0xc>
    4336:	188b      	adds	r3, r1, r2
    4338:	4298      	cmp	r0, r3
    433a:	d308      	bcc.n	434e <memmove+0x1e>
    433c:	2300      	movs	r3, #0
    433e:	429a      	cmp	r2, r3
    4340:	d007      	beq.n	4352 <memmove+0x22>
    4342:	5ccc      	ldrb	r4, [r1, r3]
    4344:	54c4      	strb	r4, [r0, r3]
    4346:	3301      	adds	r3, #1
    4348:	e7f9      	b.n	433e <memmove+0xe>
    434a:	5c8b      	ldrb	r3, [r1, r2]
    434c:	5483      	strb	r3, [r0, r2]
    434e:	3a01      	subs	r2, #1
    4350:	d2fb      	bcs.n	434a <memmove+0x1a>
    4352:	bd10      	pop	{r4, pc}

00004354 <__malloc_lock>:
    4354:	4770      	bx	lr

00004356 <__malloc_unlock>:
    4356:	4770      	bx	lr

00004358 <_realloc_r>:
    4358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    435a:	0007      	movs	r7, r0
    435c:	000d      	movs	r5, r1
    435e:	0016      	movs	r6, r2
    4360:	2900      	cmp	r1, #0
    4362:	d105      	bne.n	4370 <_realloc_r+0x18>
    4364:	0011      	movs	r1, r2
    4366:	f7ff fa83 	bl	3870 <_malloc_r>
    436a:	0004      	movs	r4, r0
    436c:	0020      	movs	r0, r4
    436e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4370:	2a00      	cmp	r2, #0
    4372:	d103      	bne.n	437c <_realloc_r+0x24>
    4374:	f7ff fa32 	bl	37dc <_free_r>
    4378:	0034      	movs	r4, r6
    437a:	e7f7      	b.n	436c <_realloc_r+0x14>
    437c:	f000 f826 	bl	43cc <_malloc_usable_size_r>
    4380:	002c      	movs	r4, r5
    4382:	4286      	cmp	r6, r0
    4384:	d9f2      	bls.n	436c <_realloc_r+0x14>
    4386:	0031      	movs	r1, r6
    4388:	0038      	movs	r0, r7
    438a:	f7ff fa71 	bl	3870 <_malloc_r>
    438e:	1e04      	subs	r4, r0, #0
    4390:	d0ec      	beq.n	436c <_realloc_r+0x14>
    4392:	0029      	movs	r1, r5
    4394:	0032      	movs	r2, r6
    4396:	f7ff ffc2 	bl	431e <memcpy>
    439a:	0029      	movs	r1, r5
    439c:	0038      	movs	r0, r7
    439e:	f7ff fa1d 	bl	37dc <_free_r>
    43a2:	e7e3      	b.n	436c <_realloc_r+0x14>

000043a4 <_read_r>:
    43a4:	b570      	push	{r4, r5, r6, lr}
    43a6:	0005      	movs	r5, r0
    43a8:	0008      	movs	r0, r1
    43aa:	0011      	movs	r1, r2
    43ac:	2200      	movs	r2, #0
    43ae:	4c06      	ldr	r4, [pc, #24]	; (43c8 <_read_r+0x24>)
    43b0:	6022      	str	r2, [r4, #0]
    43b2:	001a      	movs	r2, r3
    43b4:	f7fc ff0a 	bl	11cc <_read>
    43b8:	1c43      	adds	r3, r0, #1
    43ba:	d103      	bne.n	43c4 <_read_r+0x20>
    43bc:	6823      	ldr	r3, [r4, #0]
    43be:	2b00      	cmp	r3, #0
    43c0:	d000      	beq.n	43c4 <_read_r+0x20>
    43c2:	602b      	str	r3, [r5, #0]
    43c4:	bd70      	pop	{r4, r5, r6, pc}
    43c6:	46c0      	nop			; (mov r8, r8)
    43c8:	20000108 	.word	0x20000108

000043cc <_malloc_usable_size_r>:
    43cc:	1f0b      	subs	r3, r1, #4
    43ce:	681b      	ldr	r3, [r3, #0]
    43d0:	1f18      	subs	r0, r3, #4
    43d2:	2b00      	cmp	r3, #0
    43d4:	da01      	bge.n	43da <_malloc_usable_size_r+0xe>
    43d6:	580b      	ldr	r3, [r1, r0]
    43d8:	18c0      	adds	r0, r0, r3
    43da:	4770      	bx	lr
    43dc:	682f2e2e 	.word	0x682f2e2e
    43e0:	732f6c61 	.word	0x732f6c61
    43e4:	682f6372 	.word	0x682f6372
    43e8:	615f6c61 	.word	0x615f6c61
    43ec:	615f6364 	.word	0x615f6364
    43f0:	636e7973 	.word	0x636e7973
    43f4:	0000632e 	.word	0x0000632e
    43f8:	682f2e2e 	.word	0x682f2e2e
    43fc:	732f6c61 	.word	0x732f6c61
    4400:	682f6372 	.word	0x682f6372
    4404:	695f6c61 	.word	0x695f6c61
    4408:	00632e6f 	.word	0x00632e6f
    440c:	682f2e2e 	.word	0x682f2e2e
    4410:	732f6c61 	.word	0x732f6c61
    4414:	682f6372 	.word	0x682f6372
    4418:	755f6c61 	.word	0x755f6c61
    441c:	74726173 	.word	0x74726173
    4420:	6e79735f 	.word	0x6e79735f
    4424:	00632e63 	.word	0x00632e63
    4428:	682f2e2e 	.word	0x682f2e2e
    442c:	752f6c61 	.word	0x752f6c61
    4430:	736c6974 	.word	0x736c6974
    4434:	6372732f 	.word	0x6372732f
    4438:	6974752f 	.word	0x6974752f
    443c:	725f736c 	.word	0x725f736c
    4440:	62676e69 	.word	0x62676e69
    4444:	65666675 	.word	0x65666675
    4448:	00632e72 	.word	0x00632e72

0000444c <_adcs>:
    444c:	00000200 00300000 00000000 00001906     ......0.........
	...
    4468:	682f2e2e 612f6c70 682f6364 615f6c70     ../hpl/adc/hpl_a
    4478:	632e6364 00000000                       dc.c....

00004480 <_usarts>:
    4480:	00000000 40100004 00030000 0000b15b     .......@....[...
    4490:	00000000                                ....

00004494 <_i2cms>:
	...

000044ac <_i2css>:
	...

000044bc <sercomspi_regs>:
	...
    44d0:	682f2e2e 732f6c70 6f637265 70682f6d     ../hpl/sercom/hp
    44e0:	65735f6c 6d6f6372 0000632e 736e6553     l_sercom.c..Sens
    44f0:	6420726f 754c2065 25203a7a 000a0d73     or de Luz: %s...
    4500:	000016c8 00001618 00001618 00001616     ................
    4510:	000016ba 000016ba 000016b0 00001616     ................
    4520:	000016ba 000016b0 000016ba 00001616     ................
    4530:	000016c0 000016c0 000016c0 00001750     ............P...
    4540:	00001dec 00001dce 00001d88 00001ca6     ................
    4550:	00001d88 00001dc0 00001d88 00001ca6     ................
    4560:	00001dce 00001dce 00001dc0 00001ca6     ................
    4570:	00001c9e 00001c9e 00001c9e 00002004     ............. ..
    4580:	0000244c 0000230c 0000230c 00002308     L$...#...#...#..
    4590:	00002424 00002424 00002416 00002308     $$..$$...$...#..
    45a0:	00002424 00002416 00002424 00002308     $$...$..$$...#..
    45b0:	0000242c 0000242c 0000242c 00002630     ,$..,$..,$..0&..

000045c0 <_global_impure_ptr>:
    45c0:	20000004                                ... 

000045c4 <__sf_fake_stderr>:
	...

000045e4 <__sf_fake_stdin>:
	...

00004604 <__sf_fake_stdout>:
	...
    4624:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    4634:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    4644:	31300046 35343332 39383736 64636261     F.0123456789abcd
    4654:	00006665                                ef..

00004658 <_init>:
    4658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    465a:	46c0      	nop			; (mov r8, r8)
    465c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    465e:	bc08      	pop	{r3}
    4660:	469e      	mov	lr, r3
    4662:	4770      	bx	lr

00004664 <__init_array_start>:
    4664:	000000dd 	.word	0x000000dd

00004668 <_fini>:
    4668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    466a:	46c0      	nop			; (mov r8, r8)
    466c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    466e:	bc08      	pop	{r3}
    4670:	469e      	mov	lr, r3
    4672:	4770      	bx	lr

00004674 <__fini_array_start>:
    4674:	000000b5 	.word	0x000000b5
