Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May  5 14:38:12 2025
| Host         : cosmos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree             1           
TIMING-17  Critical Warning  Non-clocked sequential cell       229         
HPDR-1     Warning           Port pin direction inconsistency  22          
LUTAR-1    Warning           LUT drives async reset alert      66          
TIMING-18  Warning           Missing input or output delay     50          
TIMING-20  Warning           Non-clocked latch                 32          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (293)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (643)
5. checking no_input_delay (5)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (293)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[9]/Q (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: u_touch_top/u_i2c_dri_m/dri_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (643)
--------------------------------------------------
 There are 643 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.431        0.000                      0                 1844        0.115        0.000                      0                 1844        7.000        0.000                       0                   653  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.431        0.000                      0                 1451        0.115        0.000                      0                 1451        9.500        0.000                       0                   649  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       10.894        0.000                      0                  393        0.586        0.000                      0                  393  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__1/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.025ns  (logic 7.407ns (38.934%)  route 11.618ns (61.066%))
  Logic Levels:           23  (CARRY4=14 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 18.675 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.751    -0.583    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y42         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.065 f  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/Q
                         net (fo=5, routed)           0.784     0.719    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.117     0.836 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.406     1.242    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2_n_0
    SLICE_X37Y36         LDCE (SetClr_ldce_CLR_Q)     1.093     2.335 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC/Q
                         net (fo=18, routed)          0.944     3.279    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_n_0
    SLICE_X34Y35         LUT3 (Prop_lut3_I1_O)        0.124     3.403 r  overall_FSM/game_controller/mole/gen_location/p_0_out_i_4/O
                         net (fo=8, routed)           0.793     4.196    overall_FSM/game_controller/mole/gen_location/p_0_out_i_4_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.592 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_494/CO[3]
                         net (fo=1, routed)           0.000     4.592    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_494_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.709 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     4.709    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.826 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     4.826    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.943 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     4.943    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.060 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     5.060    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.383 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053     6.436    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306     6.742 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734     7.476    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.861 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000     7.861    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.195 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725     8.920    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303     9.223 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531     9.755    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.159 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    10.159    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.276 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.276    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.599 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    11.329    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.059 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    12.671    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    12.974 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.974    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.375 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.375    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.597 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.371    14.969    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.299    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6/O
                         net (fo=1, routed)           1.037    16.305    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=17, routed)          1.400    17.829    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I1_O)        0.117    17.946 r  overall_FSM/game_controller/mole/gen_location/moles_reg[13]_rep__1_i_1/O
                         net (fo=1, routed)           0.495    18.442    overall_FSM/game_controller/mole/gen_location_n_29
    SLICE_X29Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.482    18.675    overall_FSM/game_controller/mole/clk_out1
    SLICE_X29Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__1/C
                         clock pessimism              0.588    19.263    
                         clock uncertainty           -0.102    19.161    
    SLICE_X29Y24         FDPE (Setup_fdpe_C_D)       -0.288    18.873    overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__1
  -------------------------------------------------------------------
                         required time                         18.873    
                         arrival time                         -18.442    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[1]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.295ns  (logic 7.414ns (38.424%)  route 11.881ns (61.576%))
  Logic Levels:           23  (CARRY4=14 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns = ( 18.753 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.751    -0.583    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y42         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.065 f  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/Q
                         net (fo=5, routed)           0.784     0.719    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.117     0.836 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.406     1.242    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2_n_0
    SLICE_X37Y36         LDCE (SetClr_ldce_CLR_Q)     1.093     2.335 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC/Q
                         net (fo=18, routed)          0.944     3.279    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_n_0
    SLICE_X34Y35         LUT3 (Prop_lut3_I1_O)        0.124     3.403 r  overall_FSM/game_controller/mole/gen_location/p_0_out_i_4/O
                         net (fo=8, routed)           0.793     4.196    overall_FSM/game_controller/mole/gen_location/p_0_out_i_4_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.592 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_494/CO[3]
                         net (fo=1, routed)           0.000     4.592    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_494_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.709 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     4.709    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.826 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     4.826    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.943 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     4.943    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.060 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     5.060    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.383 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053     6.436    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306     6.742 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734     7.476    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.861 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000     7.861    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.195 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725     8.920    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303     9.223 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531     9.755    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.159 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    10.159    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.276 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.276    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.599 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    11.329    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.059 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    12.671    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    12.974 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.974    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.375 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.375    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.597 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.371    14.969    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.299    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6/O
                         net (fo=1, routed)           1.037    16.305    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=17, routed)          1.624    18.053    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I1_O)        0.124    18.177 r  overall_FSM/game_controller/mole/gen_location/moles_reg[1]_rep_i_1/O
                         net (fo=1, routed)           0.535    18.712    overall_FSM/game_controller/mole/gen_location_n_51
    SLICE_X36Y23         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.560    18.753    overall_FSM/game_controller/mole/clk_out1
    SLICE_X36Y23         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[1]_rep/C
                         clock pessimism              0.588    19.341    
                         clock uncertainty           -0.102    19.239    
    SLICE_X36Y23         FDPE (Setup_fdpe_C_D)       -0.047    19.192    overall_FSM/game_controller/mole/moles_reg_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         19.192    
                         arrival time                         -18.712    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.943ns  (logic 9.763ns (44.492%)  route 12.180ns (55.508%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=3 LUT5=3 LUT6=2)
  Clock Path Skew:        2.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 21.422 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.742    -0.592    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X41Y19         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.173 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/Q
                         net (fo=8, routed)           1.297     1.124    u_lcd_rgb_char/u_rd_id/lcd_id[7]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.296     1.420 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4/O
                         net (fo=2, routed)           1.199     2.619    u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     2.743 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_1/O
                         net (fo=15, routed)          0.906     3.649    u_lcd_rgb_char/u_rd_id/lcd_id_reg[6]_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.119     3.768 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.974     4.742    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.325     5.067 r  u_lcd_rgb_char/u_rd_id/i___8_carry_i_1/O
                         net (fo=1, routed)           0.572     5.639    u_lcd_rgb_char/u_lcd_driver/i__carry_i_5
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.819     6.458 r  u_lcd_rgb_char/u_lcd_driver/data_req3_inferred__0/i___8_carry/CO[3]
                         net (fo=6, routed)           1.140     7.598    u_lcd_rgb_char/u_rd_id/data_req2_inferred__1/i__carry__0_0[0]
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.722 r  u_lcd_rgb_char/u_rd_id/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     7.722    u_lcd_rgb_char/u_lcd_driver/rom_bg_addr0_0[1]
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.214 r  u_lcd_rgb_char/u_lcd_driver/data_req2_inferred__1/i__carry__0/CO[1]
                         net (fo=130, routed)         1.457     9.671    u_lcd_rgb_char/u_lcd_driver/data_req21_in
    SLICE_X28Y9          LUT5 (Prop_lut5_I2_O)        0.358    10.029 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_18/O
                         net (fo=50, routed)          1.468    11.497    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[3]_0[0]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    12.251 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.251    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_3_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.368 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.368    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.683 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_1/O[3]
                         net (fo=3, routed)           0.879    13.561    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__2_0[10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[10]_P[7])
                                                      5.253    18.814 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__2/P[7]
                         net (fo=1, routed)           1.707    20.521    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__2_n_98
    SLICE_X29Y6          LUT6 (Prop_lut6_I2_O)        0.124    20.645 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[7]_i_2/O
                         net (fo=1, routed)           0.582    21.227    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[7]_i_2_n_0
    SLICE_X30Y6          LUT5 (Prop_lut5_I0_O)        0.124    21.351 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    21.351    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[7]_i_1_n_0
    SLICE_X30Y6          FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.901    19.094    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.100    19.194 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    19.832    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.923 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=194, routed)         1.499    21.422    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X30Y6          FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[7]/C
                         clock pessimism              0.474    21.896    
                         clock uncertainty           -0.102    21.793    
    SLICE_X30Y6          FDCE (Setup_fdce_C_D)        0.079    21.872    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         21.872    
                         arrival time                         -21.351    
  -------------------------------------------------------------------
                         slack                                  0.521    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[17]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.134ns  (logic 7.414ns (38.747%)  route 11.720ns (61.253%))
  Logic Levels:           23  (CARRY4=14 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 18.679 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.751    -0.583    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y42         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.065 f  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/Q
                         net (fo=5, routed)           0.784     0.719    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.117     0.836 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.406     1.242    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2_n_0
    SLICE_X37Y36         LDCE (SetClr_ldce_CLR_Q)     1.093     2.335 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC/Q
                         net (fo=18, routed)          0.944     3.279    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_n_0
    SLICE_X34Y35         LUT3 (Prop_lut3_I1_O)        0.124     3.403 r  overall_FSM/game_controller/mole/gen_location/p_0_out_i_4/O
                         net (fo=8, routed)           0.793     4.196    overall_FSM/game_controller/mole/gen_location/p_0_out_i_4_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.592 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_494/CO[3]
                         net (fo=1, routed)           0.000     4.592    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_494_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.709 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     4.709    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.826 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     4.826    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.943 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     4.943    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.060 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     5.060    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.383 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053     6.436    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306     6.742 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734     7.476    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.861 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000     7.861    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.195 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725     8.920    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303     9.223 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531     9.755    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.159 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    10.159    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.276 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.276    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.599 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    11.329    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.059 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    12.671    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    12.974 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.974    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.375 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.375    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.597 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.371    14.969    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.299    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6/O
                         net (fo=1, routed)           1.037    16.305    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=17, routed)          1.405    17.834    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.124    17.958 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_rep_i_1/O
                         net (fo=1, routed)           0.593    18.552    overall_FSM/game_controller/mole/gen_location_n_22
    SLICE_X35Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[17]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.486    18.679    overall_FSM/game_controller/mole/clk_out1
    SLICE_X35Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[17]_rep/C
                         clock pessimism              0.588    19.267    
                         clock uncertainty           -0.102    19.165    
    SLICE_X35Y22         FDPE (Setup_fdpe_C_D)       -0.081    19.084    overall_FSM/game_controller/mole/moles_reg_reg[17]_rep
  -------------------------------------------------------------------
                         required time                         19.084    
                         arrival time                         -18.552    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[9]_rep__2/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.944ns  (logic 7.407ns (39.100%)  route 11.537ns (60.900%))
  Logic Levels:           23  (CARRY4=14 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 18.676 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.751    -0.583    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y42         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.065 f  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/Q
                         net (fo=5, routed)           0.784     0.719    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.117     0.836 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.406     1.242    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2_n_0
    SLICE_X37Y36         LDCE (SetClr_ldce_CLR_Q)     1.093     2.335 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC/Q
                         net (fo=18, routed)          0.944     3.279    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_n_0
    SLICE_X34Y35         LUT3 (Prop_lut3_I1_O)        0.124     3.403 r  overall_FSM/game_controller/mole/gen_location/p_0_out_i_4/O
                         net (fo=8, routed)           0.793     4.196    overall_FSM/game_controller/mole/gen_location/p_0_out_i_4_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.592 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_494/CO[3]
                         net (fo=1, routed)           0.000     4.592    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_494_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.709 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     4.709    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.826 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     4.826    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.943 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     4.943    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.060 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     5.060    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.383 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053     6.436    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306     6.742 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734     7.476    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.861 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000     7.861    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.195 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725     8.920    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303     9.223 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531     9.755    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.159 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    10.159    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.276 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.276    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.599 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    11.329    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.059 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    12.671    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    12.974 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.974    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.375 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.375    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.597 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.371    14.969    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.299    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6/O
                         net (fo=1, routed)           1.037    16.305    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=17, routed)          1.452    17.881    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X34Y24         LUT5 (Prop_lut5_I1_O)        0.117    17.998 r  overall_FSM/game_controller/mole/gen_location/moles_reg[9]_rep__2_i_1/O
                         net (fo=1, routed)           0.362    18.361    overall_FSM/game_controller/mole/gen_location_n_26
    SLICE_X35Y25         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.483    18.676    overall_FSM/game_controller/mole/clk_out1
    SLICE_X35Y25         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]_rep__2/C
                         clock pessimism              0.588    19.264    
                         clock uncertainty           -0.102    19.162    
    SLICE_X35Y25         FDPE (Setup_fdpe_C_D)       -0.264    18.898    overall_FSM/game_controller/mole/moles_reg_reg[9]_rep__2
  -------------------------------------------------------------------
                         required time                         18.898    
                         arrival time                         -18.361    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.921ns  (logic 9.763ns (44.537%)  route 12.158ns (55.463%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=3 LUT5=3 LUT6=2)
  Clock Path Skew:        2.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 21.422 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.742    -0.592    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X41Y19         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.173 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/Q
                         net (fo=8, routed)           1.297     1.124    u_lcd_rgb_char/u_rd_id/lcd_id[7]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.296     1.420 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4/O
                         net (fo=2, routed)           1.199     2.619    u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     2.743 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_1/O
                         net (fo=15, routed)          0.906     3.649    u_lcd_rgb_char/u_rd_id/lcd_id_reg[6]_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.119     3.768 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.974     4.742    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.325     5.067 r  u_lcd_rgb_char/u_rd_id/i___8_carry_i_1/O
                         net (fo=1, routed)           0.572     5.639    u_lcd_rgb_char/u_lcd_driver/i__carry_i_5
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.819     6.458 r  u_lcd_rgb_char/u_lcd_driver/data_req3_inferred__0/i___8_carry/CO[3]
                         net (fo=6, routed)           1.140     7.598    u_lcd_rgb_char/u_rd_id/data_req2_inferred__1/i__carry__0_0[0]
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.722 r  u_lcd_rgb_char/u_rd_id/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     7.722    u_lcd_rgb_char/u_lcd_driver/rom_bg_addr0_0[1]
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.214 r  u_lcd_rgb_char/u_lcd_driver/data_req2_inferred__1/i__carry__0/CO[1]
                         net (fo=130, routed)         1.457     9.671    u_lcd_rgb_char/u_lcd_driver/data_req21_in
    SLICE_X28Y9          LUT5 (Prop_lut5_I2_O)        0.358    10.029 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_18/O
                         net (fo=50, routed)          1.468    11.497    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[3]_0[0]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    12.251 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.251    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_3_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.368 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.368    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.683 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_1/O[3]
                         net (fo=3, routed)           0.879    13.561    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__2_0[10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[10]_P[2])
                                                      5.253    18.814 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__2/P[2]
                         net (fo=1, routed)           1.555    20.369    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__2_n_103
    SLICE_X30Y5          LUT6 (Prop_lut6_I2_O)        0.124    20.493 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[2]_i_2/O
                         net (fo=1, routed)           0.712    21.205    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[2]_i_2_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124    21.329 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    21.329    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[2]_i_1_n_0
    SLICE_X30Y5          FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.901    19.094    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.100    19.194 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    19.832    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.923 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=194, routed)         1.499    21.422    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X30Y5          FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[2]/C
                         clock pessimism              0.474    21.896    
                         clock uncertainty           -0.102    21.793    
    SLICE_X30Y5          FDCE (Setup_fdce_C_D)        0.077    21.870    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         21.870    
                         arrival time                         -21.329    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.904ns  (logic 9.763ns (44.571%)  route 12.141ns (55.429%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=3 LUT5=3 LUT6=2)
  Clock Path Skew:        2.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 21.422 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.742    -0.592    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X41Y19         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.173 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/Q
                         net (fo=8, routed)           1.297     1.124    u_lcd_rgb_char/u_rd_id/lcd_id[7]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.296     1.420 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4/O
                         net (fo=2, routed)           1.199     2.619    u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     2.743 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_1/O
                         net (fo=15, routed)          0.906     3.649    u_lcd_rgb_char/u_rd_id/lcd_id_reg[6]_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.119     3.768 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.974     4.742    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.325     5.067 r  u_lcd_rgb_char/u_rd_id/i___8_carry_i_1/O
                         net (fo=1, routed)           0.572     5.639    u_lcd_rgb_char/u_lcd_driver/i__carry_i_5
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.819     6.458 r  u_lcd_rgb_char/u_lcd_driver/data_req3_inferred__0/i___8_carry/CO[3]
                         net (fo=6, routed)           1.140     7.598    u_lcd_rgb_char/u_rd_id/data_req2_inferred__1/i__carry__0_0[0]
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.722 r  u_lcd_rgb_char/u_rd_id/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     7.722    u_lcd_rgb_char/u_lcd_driver/rom_bg_addr0_0[1]
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.214 r  u_lcd_rgb_char/u_lcd_driver/data_req2_inferred__1/i__carry__0/CO[1]
                         net (fo=130, routed)         1.457     9.671    u_lcd_rgb_char/u_lcd_driver/data_req21_in
    SLICE_X28Y9          LUT5 (Prop_lut5_I2_O)        0.358    10.029 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_18/O
                         net (fo=50, routed)          1.468    11.497    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[3]_0[0]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    12.251 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.251    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_3_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.368 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.368    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.683 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_1/O[3]
                         net (fo=3, routed)           0.879    13.561    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__2_0[10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[10]_P[5])
                                                      5.253    18.814 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__2/P[5]
                         net (fo=1, routed)           1.520    20.335    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__2_n_100
    SLICE_X32Y8          LUT6 (Prop_lut6_I2_O)        0.124    20.459 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[5]_i_2/O
                         net (fo=1, routed)           0.730    21.189    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[5]_i_2_n_0
    SLICE_X32Y8          LUT5 (Prop_lut5_I0_O)        0.124    21.313 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[5]_i_1/O
                         net (fo=1, routed)           0.000    21.313    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[5]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.901    19.094    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.100    19.194 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    19.832    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.923 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=194, routed)         1.499    21.422    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X32Y8          FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[5]/C
                         clock pessimism              0.474    21.896    
                         clock uncertainty           -0.102    21.793    
    SLICE_X32Y8          FDCE (Setup_fdce_C_D)        0.081    21.874    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         21.874    
                         arrival time                         -21.313    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.807ns  (logic 9.763ns (44.771%)  route 12.044ns (55.229%))
  Logic Levels:           14  (CARRY4=5 DSP48E1=1 LUT2=3 LUT5=3 LUT6=2)
  Clock Path Skew:        2.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 21.421 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.742    -0.592    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X41Y19         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.173 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/Q
                         net (fo=8, routed)           1.297     1.124    u_lcd_rgb_char/u_rd_id/lcd_id[7]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.296     1.420 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4/O
                         net (fo=2, routed)           1.199     2.619    u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     2.743 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_1/O
                         net (fo=15, routed)          0.906     3.649    u_lcd_rgb_char/u_rd_id/lcd_id_reg[6]_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.119     3.768 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.974     4.742    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.325     5.067 r  u_lcd_rgb_char/u_rd_id/i___8_carry_i_1/O
                         net (fo=1, routed)           0.572     5.639    u_lcd_rgb_char/u_lcd_driver/i__carry_i_5
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.819     6.458 r  u_lcd_rgb_char/u_lcd_driver/data_req3_inferred__0/i___8_carry/CO[3]
                         net (fo=6, routed)           1.140     7.598    u_lcd_rgb_char/u_rd_id/data_req2_inferred__1/i__carry__0_0[0]
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.722 r  u_lcd_rgb_char/u_rd_id/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     7.722    u_lcd_rgb_char/u_lcd_driver/rom_bg_addr0_0[1]
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.214 r  u_lcd_rgb_char/u_lcd_driver/data_req2_inferred__1/i__carry__0/CO[1]
                         net (fo=130, routed)         1.457     9.671    u_lcd_rgb_char/u_lcd_driver/data_req21_in
    SLICE_X28Y9          LUT5 (Prop_lut5_I2_O)        0.358    10.029 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_18/O
                         net (fo=50, routed)          1.468    11.497    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[3]_0[0]
    SLICE_X10Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    12.251 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.251    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_3_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.368 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.368    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_2_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.683 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__2_i_1/O[3]
                         net (fo=3, routed)           0.879    13.561    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__2_0[10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_D[10]_P[11])
                                                      5.253    18.814 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__2/P[11]
                         net (fo=1, routed)           1.516    20.330    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__2_n_94
    SLICE_X28Y8          LUT6 (Prop_lut6_I2_O)        0.124    20.454 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[11]_i_2/O
                         net (fo=1, routed)           0.636    21.091    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[11]_i_2_n_0
    SLICE_X31Y8          LUT5 (Prop_lut5_I0_O)        0.124    21.215 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[11]_i_1/O
                         net (fo=1, routed)           0.000    21.215    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[11]_i_1_n_0
    SLICE_X31Y8          FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.901    19.094    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.100    19.194 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    19.832    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.923 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=194, routed)         1.498    21.421    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X31Y8          FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[11]/C
                         clock pessimism              0.474    21.895    
                         clock uncertainty           -0.102    21.792    
    SLICE_X31Y8          FDCE (Setup_fdce_C_D)        0.029    21.821    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         21.821    
                         arrival time                         -21.215    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.846ns  (logic 9.637ns (44.113%)  route 12.209ns (55.887%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=1 LUT2=3 LUT5=3 LUT6=2)
  Clock Path Skew:        2.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 21.423 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.742    -0.592    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X41Y19         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.173 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/Q
                         net (fo=8, routed)           1.297     1.124    u_lcd_rgb_char/u_rd_id/lcd_id[7]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.296     1.420 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4/O
                         net (fo=2, routed)           1.199     2.619    u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     2.743 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_1/O
                         net (fo=15, routed)          0.906     3.649    u_lcd_rgb_char/u_rd_id/lcd_id_reg[6]_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.119     3.768 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.974     4.742    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X34Y16         LUT2 (Prop_lut2_I1_O)        0.325     5.067 r  u_lcd_rgb_char/u_rd_id/i___8_carry_i_1/O
                         net (fo=1, routed)           0.572     5.639    u_lcd_rgb_char/u_lcd_driver/i__carry_i_5
    SLICE_X34Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.819     6.458 r  u_lcd_rgb_char/u_lcd_driver/data_req3_inferred__0/i___8_carry/CO[3]
                         net (fo=6, routed)           1.140     7.598    u_lcd_rgb_char/u_rd_id/data_req2_inferred__1/i__carry__0_0[0]
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.722 r  u_lcd_rgb_char/u_rd_id/i__carry__0_i_3__1/O
                         net (fo=1, routed)           0.000     7.722    u_lcd_rgb_char/u_lcd_driver/rom_bg_addr0_0[1]
    SLICE_X34Y19         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.214 r  u_lcd_rgb_char/u_lcd_driver/data_req2_inferred__1/i__carry__0/CO[1]
                         net (fo=130, routed)         1.457     9.671    u_lcd_rgb_char/u_lcd_driver/data_req21_in
    SLICE_X28Y9          LUT5 (Prop_lut5_I2_O)        0.358    10.029 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_18/O
                         net (fo=50, routed)          1.428    11.456    u_lcd_rgb_char/u_lcd_driver/v_cnt_reg[3]_0[0]
    SLICE_X11Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    12.186 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.186    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.520 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2/O[1]
                         net (fo=1, routed)           0.869    13.389    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_0[4]
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_D[4]_P[9])
                                                      5.249    18.638 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1/P[9]
                         net (fo=1, routed)           1.714    20.353    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_n_96
    SLICE_X32Y4          LUT6 (Prop_lut6_I0_O)        0.124    20.477 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[9]_i_2/O
                         net (fo=1, routed)           0.654    21.130    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[9]_i_2_n_0
    SLICE_X32Y4          LUT5 (Prop_lut5_I0_O)        0.124    21.254 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    21.254    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[9]_i_1_n_0
    SLICE_X32Y4          FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.901    19.094    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.100    19.194 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.638    19.832    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.923 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=194, routed)         1.500    21.423    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X32Y4          FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]/C
                         clock pessimism              0.474    21.897    
                         clock uncertainty           -0.102    21.794    
    SLICE_X32Y4          FDCE (Setup_fdce_C_D)        0.077    21.871    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         21.871    
                         arrival time                         -21.254    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__0/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.048ns  (logic 7.414ns (38.922%)  route 11.634ns (61.078%))
  Logic Levels:           23  (CARRY4=14 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 18.675 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.751    -0.583    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y42         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.518    -0.065 f  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/Q
                         net (fo=5, routed)           0.784     0.719    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.117     0.836 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.406     1.242    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2_n_0
    SLICE_X37Y36         LDCE (SetClr_ldce_CLR_Q)     1.093     2.335 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC/Q
                         net (fo=18, routed)          0.944     3.279    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_n_0
    SLICE_X34Y35         LUT3 (Prop_lut3_I1_O)        0.124     3.403 r  overall_FSM/game_controller/mole/gen_location/p_0_out_i_4/O
                         net (fo=8, routed)           0.793     4.196    overall_FSM/game_controller/mole/gen_location/p_0_out_i_4_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.592 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_494/CO[3]
                         net (fo=1, routed)           0.000     4.592    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_494_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.709 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     4.709    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.826 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     4.826    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.943 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     4.943    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.060 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     5.060    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.383 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053     6.436    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306     6.742 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734     7.476    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.861 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000     7.861    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.195 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725     8.920    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303     9.223 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531     9.755    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.159 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    10.159    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.276 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.276    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.599 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    11.329    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    12.059 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    12.671    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    12.974 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    12.974    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.375 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.375    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.597 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.371    14.969    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.299    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6/O
                         net (fo=1, routed)           1.037    16.305    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.124    16.429 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=17, routed)          1.400    17.829    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I1_O)        0.124    17.953 r  overall_FSM/game_controller/mole/gen_location/moles_reg[13]_rep__0_i_1/O
                         net (fo=1, routed)           0.512    18.465    overall_FSM/game_controller/mole/gen_location_n_28
    SLICE_X29Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.482    18.675    overall_FSM/game_controller/mole/clk_out1
    SLICE_X29Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__0/C
                         clock pessimism              0.588    19.263    
                         clock uncertainty           -0.102    19.161    
    SLICE_X29Y24         FDPE (Setup_fdpe_C_D)       -0.067    19.094    overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__0
  -------------------------------------------------------------------
                         required time                         19.094    
                         arrival time                         -18.465    
  -------------------------------------------------------------------
                         slack                                  0.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/kill_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/kill_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.187ns (38.320%)  route 0.301ns (61.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.557    -0.469    overall_FSM/game_controller/clk_out1
    SLICE_X22Y12         FDCE                                         r  overall_FSM/game_controller/kill_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  overall_FSM/game_controller/kill_reg_reg[1]/Q
                         net (fo=15, routed)          0.301    -0.027    overall_FSM/game_controller/kill[1]
    SLICE_X21Y11         LUT5 (Prop_lut5_I2_O)        0.046     0.019 r  overall_FSM/game_controller/kill_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.019    overall_FSM/game_controller/p_0_in__0[4]
    SLICE_X21Y11         FDCE                                         r  overall_FSM/game_controller/kill_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.828    -0.699    overall_FSM/game_controller/clk_out1
    SLICE_X21Y11         FDCE                                         r  overall_FSM/game_controller/kill_reg_reg[4]/C
                         clock pessimism              0.496    -0.203    
    SLICE_X21Y11         FDCE (Hold_fdce_C_D)         0.107    -0.096    overall_FSM/game_controller/kill_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.096    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/kill_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/kill_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.193%)  route 0.301ns (61.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.557    -0.469    overall_FSM/game_controller/clk_out1
    SLICE_X22Y12         FDCE                                         r  overall_FSM/game_controller/kill_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  overall_FSM/game_controller/kill_reg_reg[1]/Q
                         net (fo=15, routed)          0.301    -0.027    overall_FSM/game_controller/kill[1]
    SLICE_X21Y11         LUT4 (Prop_lut4_I0_O)        0.045     0.018 r  overall_FSM/game_controller/kill_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.018    overall_FSM/game_controller/p_0_in__0[3]
    SLICE_X21Y11         FDCE                                         r  overall_FSM/game_controller/kill_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.828    -0.699    overall_FSM/game_controller/clk_out1
    SLICE_X21Y11         FDCE                                         r  overall_FSM/game_controller/kill_reg_reg[3]/C
                         clock pessimism              0.496    -0.203    
    SLICE_X21Y11         FDCE (Hold_fdce_C_D)         0.091    -0.112    overall_FSM/game_controller/kill_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.018    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/moles_reg_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/genblk1[2].kill_list_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.810%)  route 0.080ns (30.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.550    -0.476    overall_FSM/game_controller/mole/clk_out1
    SLICE_X35Y25         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDPE (Prop_fdpe_C_Q)         0.141    -0.335 f  overall_FSM/game_controller/mole/moles_reg_reg[8]/Q
                         net (fo=106, routed)         0.080    -0.255    overall_FSM/game_controller/mole/moles_reg_reg[19]_0[2]
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.045    -0.210 r  overall_FSM/game_controller/mole/genblk1[2].kill_list[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    overall_FSM/game_controller/kill_list9_out
    SLICE_X34Y25         FDCE                                         r  overall_FSM/game_controller/genblk1[2].kill_list_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.816    -0.711    overall_FSM/game_controller/clk_out1
    SLICE_X34Y25         FDCE                                         r  overall_FSM/game_controller/genblk1[2].kill_list_reg[2]/C
                         clock pessimism              0.248    -0.463    
    SLICE_X34Y25         FDCE (Hold_fdce_C_D)         0.120    -0.343    overall_FSM/game_controller/genblk1[2].kill_list_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.521%)  route 0.297ns (61.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.564    -0.462    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X35Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_C/Q
                         net (fo=4, routed)           0.099    -0.222    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_C_n_0
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.045    -0.177 r  overall_FSM/game_controller/mole/gen_location/rand_reg[27]_C_i_1/O
                         net (fo=3, routed)           0.198     0.021    overall_FSM/game_controller/mole/gen_location/random_data[28]
    SLICE_X33Y50         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.831    -0.696    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X33Y50         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_C/C
                         clock pessimism              0.501    -0.195    
    SLICE_X33Y50         FDCE (Hold_fdce_C_D)         0.070    -0.125    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_C
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri_m/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri_m/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.187ns (36.006%)  route 0.332ns (63.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.561    -0.465    u_touch_top/u_i2c_dri_m/CLK
    SLICE_X22Y49         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[5]/Q
                         net (fo=8, routed)           0.332     0.008    u_touch_top/u_i2c_dri_m/clk_cnt[5]
    SLICE_X21Y48         LUT5 (Prop_lut5_I2_O)        0.046     0.054 r  u_touch_top/u_i2c_dri_m/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.054    u_touch_top/u_i2c_dri_m/clk_cnt_2[7]
    SLICE_X21Y48         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.831    -0.696    u_touch_top/u_i2c_dri_m/CLK
    SLICE_X21Y48         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[7]/C
                         clock pessimism              0.496    -0.200    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.107    -0.093    u_touch_top/u_i2c_dri_m/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.119%)  route 0.272ns (65.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.731    -0.295    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.016    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.042 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=194, routed)         0.563     0.605    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X31Y5          FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDCE (Prop_fdce_C_Q)         0.141     0.746 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[0]/Q
                         net (fo=5, routed)           0.272     1.018    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.035    -0.492    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.436 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.137    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.108 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=194, routed)         0.872     0.764    <hidden>
    RAMB36_X1Y1          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.083     0.682    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.865    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.933%)  route 0.275ns (66.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.731    -0.295    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.016    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.042 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=194, routed)         0.563     0.605    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X31Y5          FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDCE (Prop_fdce_C_Q)         0.141     0.746 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[1]/Q
                         net (fo=5, routed)           0.275     1.021    <hidden>
    RAMB18_X1Y0          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.035    -0.492    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.436 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.137    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.108 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=194, routed)         0.873     0.765    <hidden>
    RAMB18_X1Y0          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.083     0.683    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     0.866    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.024%)  route 0.256ns (60.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.731    -0.295    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.016    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.042 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=194, routed)         0.563     0.605    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X30Y6          FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y6          FDCE (Prop_fdce_C_Q)         0.164     0.769 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[6]/Q
                         net (fo=5, routed)           0.256     1.025    <hidden>
    RAMB18_X1Y0          RAMB18E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.035    -0.492    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.436 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.137    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.108 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=194, routed)         0.873     0.765    <hidden>
    RAMB18_X1Y0          RAMB18E1                                     r  <hidden>
                         clock pessimism             -0.083     0.683    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.866    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.866    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri_m/clk_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri_m/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.883%)  route 0.332ns (64.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.561    -0.465    u_touch_top/u_i2c_dri_m/CLK
    SLICE_X22Y49         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[5]/Q
                         net (fo=8, routed)           0.332     0.008    u_touch_top/u_i2c_dri_m/clk_cnt[5]
    SLICE_X21Y48         LUT4 (Prop_lut4_I1_O)        0.045     0.053 r  u_touch_top/u_i2c_dri_m/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.053    u_touch_top/u_i2c_dri_m/clk_cnt_2[6]
    SLICE_X21Y48         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.831    -0.696    u_touch_top/u_i2c_dri_m/CLK
    SLICE_X21Y48         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[6]/C
                         clock pessimism              0.496    -0.200    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.091    -0.109    u_touch_top/u_i2c_dri_m/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.807%)  route 0.259ns (61.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.761ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.731    -0.295    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.250 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.266     0.016    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.042 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=194, routed)         0.562     0.604    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X32Y8          FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y8          FDCE (Prop_fdce_C_Q)         0.164     0.768 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[5]/Q
                         net (fo=5, routed)           0.259     1.027    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.035    -0.492    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.436 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.299    -0.137    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.108 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=194, routed)         0.869     0.761    <hidden>
    RAMB36_X2Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.083     0.679    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.862    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y12     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y12     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y4      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y3      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y2      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y18     OverScreen_i_16/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y18     OverScreen_i_16/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X30Y25     overall_FSM/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X30Y25     overall_FSM/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y25     overall_FSM/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y25     overall_FSM/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y25     overall_FSM/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y25     overall_FSM/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y2       overall_FSM/game_controller/clk_1s_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y2       overall_FSM/game_controller/clk_1s_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y18     OverScreen_i_16/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y18     OverScreen_i_16/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X30Y25     overall_FSM/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X30Y25     overall_FSM/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y25     overall_FSM/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y25     overall_FSM/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y25     overall_FSM/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y25     overall_FSM/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y2       overall_FSM/game_controller/clk_1s_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X0Y2       overall_FSM/game_controller/clk_1s_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.894ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.890ns (10.411%)  route 7.658ns (89.589%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 18.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.654    -0.680    overall_FSM/clk_out1
    SLICE_X30Y25         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.162 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.593     2.431    u_touch_top/u_touch_dri/moles_reg[19]_i_10_0[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I1_O)        0.124     2.555 f  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.714     3.269    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.393 f  u_touch_top/u_touch_dri/moles_reg[19]_i_10/O
                         net (fo=86, routed)          1.387     4.781    overall_FSM/game_controller/mole/game_rst_n
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.905 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         2.964     7.869    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X33Y29         FDCE                                         f  overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.489    18.682    overall_FSM/game_controller/mole/clk_out1
    SLICE_X33Y29         FDCE                                         r  overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][10]/C
                         clock pessimism              0.588    19.270    
                         clock uncertainty           -0.102    19.168    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.405    18.763    overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][10]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                 10.894    

Slack (MET) :             10.894ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.890ns (10.411%)  route 7.658ns (89.589%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 18.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.654    -0.680    overall_FSM/clk_out1
    SLICE_X30Y25         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.162 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.593     2.431    u_touch_top/u_touch_dri/moles_reg[19]_i_10_0[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I1_O)        0.124     2.555 f  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.714     3.269    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.393 f  u_touch_top/u_touch_dri/moles_reg[19]_i_10/O
                         net (fo=86, routed)          1.387     4.781    overall_FSM/game_controller/mole/game_rst_n
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.905 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         2.964     7.869    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X33Y29         FDCE                                         f  overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.489    18.682    overall_FSM/game_controller/mole/clk_out1
    SLICE_X33Y29         FDCE                                         r  overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][11]/C
                         clock pessimism              0.588    19.270    
                         clock uncertainty           -0.102    19.168    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.405    18.763    overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][11]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                 10.894    

Slack (MET) :             10.894ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.890ns (10.411%)  route 7.658ns (89.589%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 18.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.654    -0.680    overall_FSM/clk_out1
    SLICE_X30Y25         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.162 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.593     2.431    u_touch_top/u_touch_dri/moles_reg[19]_i_10_0[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I1_O)        0.124     2.555 f  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.714     3.269    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.393 f  u_touch_top/u_touch_dri/moles_reg[19]_i_10/O
                         net (fo=86, routed)          1.387     4.781    overall_FSM/game_controller/mole/game_rst_n
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.905 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         2.964     7.869    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X33Y29         FDCE                                         f  overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.489    18.682    overall_FSM/game_controller/mole/clk_out1
    SLICE_X33Y29         FDCE                                         r  overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][8]/C
                         clock pessimism              0.588    19.270    
                         clock uncertainty           -0.102    19.168    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.405    18.763    overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][8]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                 10.894    

Slack (MET) :             10.894ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.890ns (10.411%)  route 7.658ns (89.589%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 18.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.654    -0.680    overall_FSM/clk_out1
    SLICE_X30Y25         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.162 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.593     2.431    u_touch_top/u_touch_dri/moles_reg[19]_i_10_0[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I1_O)        0.124     2.555 f  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.714     3.269    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.393 f  u_touch_top/u_touch_dri/moles_reg[19]_i_10/O
                         net (fo=86, routed)          1.387     4.781    overall_FSM/game_controller/mole/game_rst_n
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.905 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         2.964     7.869    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X33Y29         FDCE                                         f  overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.489    18.682    overall_FSM/game_controller/mole/clk_out1
    SLICE_X33Y29         FDCE                                         r  overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][9]/C
                         clock pessimism              0.588    19.270    
                         clock uncertainty           -0.102    19.168    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.405    18.763    overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][9]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                 10.894    

Slack (MET) :             10.980ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.890ns (10.411%)  route 7.658ns (89.589%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 18.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.654    -0.680    overall_FSM/clk_out1
    SLICE_X30Y25         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.162 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.593     2.431    u_touch_top/u_touch_dri/moles_reg[19]_i_10_0[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I1_O)        0.124     2.555 f  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.714     3.269    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.393 f  u_touch_top/u_touch_dri/moles_reg[19]_i_10/O
                         net (fo=86, routed)          1.387     4.781    overall_FSM/game_controller/mole/game_rst_n
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.905 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         2.964     7.869    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X32Y29         FDCE                                         f  overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.489    18.682    overall_FSM/game_controller/mole/clk_out1
    SLICE_X32Y29         FDCE                                         r  overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][28]/C
                         clock pessimism              0.588    19.270    
                         clock uncertainty           -0.102    19.168    
    SLICE_X32Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.849    overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][28]
  -------------------------------------------------------------------
                         required time                         18.849    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                 10.980    

Slack (MET) :             10.980ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.890ns (10.411%)  route 7.658ns (89.589%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 18.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.654    -0.680    overall_FSM/clk_out1
    SLICE_X30Y25         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.162 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.593     2.431    u_touch_top/u_touch_dri/moles_reg[19]_i_10_0[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I1_O)        0.124     2.555 f  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.714     3.269    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.393 f  u_touch_top/u_touch_dri/moles_reg[19]_i_10/O
                         net (fo=86, routed)          1.387     4.781    overall_FSM/game_controller/mole/game_rst_n
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.905 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         2.964     7.869    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X32Y29         FDCE                                         f  overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.489    18.682    overall_FSM/game_controller/mole/clk_out1
    SLICE_X32Y29         FDCE                                         r  overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][29]/C
                         clock pessimism              0.588    19.270    
                         clock uncertainty           -0.102    19.168    
    SLICE_X32Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.849    overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][29]
  -------------------------------------------------------------------
                         required time                         18.849    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                 10.980    

Slack (MET) :             10.980ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.890ns (10.411%)  route 7.658ns (89.589%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 18.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.654    -0.680    overall_FSM/clk_out1
    SLICE_X30Y25         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.162 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.593     2.431    u_touch_top/u_touch_dri/moles_reg[19]_i_10_0[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I1_O)        0.124     2.555 f  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.714     3.269    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.393 f  u_touch_top/u_touch_dri/moles_reg[19]_i_10/O
                         net (fo=86, routed)          1.387     4.781    overall_FSM/game_controller/mole/game_rst_n
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.905 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         2.964     7.869    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X32Y29         FDCE                                         f  overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.489    18.682    overall_FSM/game_controller/mole/clk_out1
    SLICE_X32Y29         FDCE                                         r  overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][30]/C
                         clock pessimism              0.588    19.270    
                         clock uncertainty           -0.102    19.168    
    SLICE_X32Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.849    overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][30]
  -------------------------------------------------------------------
                         required time                         18.849    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                 10.980    

Slack (MET) :             10.980ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.890ns (10.411%)  route 7.658ns (89.589%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 18.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.654    -0.680    overall_FSM/clk_out1
    SLICE_X30Y25         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.162 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.593     2.431    u_touch_top/u_touch_dri/moles_reg[19]_i_10_0[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I1_O)        0.124     2.555 f  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.714     3.269    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.393 f  u_touch_top/u_touch_dri/moles_reg[19]_i_10/O
                         net (fo=86, routed)          1.387     4.781    overall_FSM/game_controller/mole/game_rst_n
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.905 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         2.964     7.869    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X32Y29         FDCE                                         f  overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.489    18.682    overall_FSM/game_controller/mole/clk_out1
    SLICE_X32Y29         FDCE                                         r  overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][31]/C
                         clock pessimism              0.588    19.270    
                         clock uncertainty           -0.102    19.168    
    SLICE_X32Y29         FDCE (Recov_fdce_C_CLR)     -0.319    18.849    overall_FSM/game_controller/mole/genblk2[1].moles_life_reg[1][31]
  -------------------------------------------------------------------
                         required time                         18.849    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                 10.980    

Slack (MET) :             11.043ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 0.890ns (10.595%)  route 7.510ns (89.405%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 18.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.654    -0.680    overall_FSM/clk_out1
    SLICE_X30Y25         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.162 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.593     2.431    u_touch_top/u_touch_dri/moles_reg[19]_i_10_0[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I1_O)        0.124     2.555 f  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.714     3.269    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.393 f  u_touch_top/u_touch_dri/moles_reg[19]_i_10/O
                         net (fo=86, routed)          1.387     4.781    overall_FSM/game_controller/mole/game_rst_n
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.905 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         2.815     7.720    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X33Y30         FDCE                                         f  overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.489    18.682    overall_FSM/game_controller/mole/clk_out1
    SLICE_X33Y30         FDCE                                         r  overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][12]/C
                         clock pessimism              0.588    19.270    
                         clock uncertainty           -0.102    19.168    
    SLICE_X33Y30         FDCE (Recov_fdce_C_CLR)     -0.405    18.763    overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][12]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 11.043    

Slack (MET) :             11.043ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 0.890ns (10.595%)  route 7.510ns (89.405%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.318ns = ( 18.682 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.654    -0.680    overall_FSM/clk_out1
    SLICE_X30Y25         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.162 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.593     2.431    u_touch_top/u_touch_dri/moles_reg[19]_i_10_0[1]
    SLICE_X37Y28         LUT6 (Prop_lut6_I1_O)        0.124     2.555 f  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.714     3.269    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X37Y27         LUT6 (Prop_lut6_I4_O)        0.124     3.393 f  u_touch_top/u_touch_dri/moles_reg[19]_i_10/O
                         net (fo=86, routed)          1.387     4.781    overall_FSM/game_controller/mole/game_rst_n
    SLICE_X30Y25         LUT2 (Prop_lut2_I1_O)        0.124     4.905 f  overall_FSM/game_controller/mole/moles_reg[19]_i_3/O
                         net (fo=244, routed)         2.815     7.720    overall_FSM/game_controller/mole/moles_reg[19]_i_3_n_0
    SLICE_X33Y30         FDCE                                         f  overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.489    18.682    overall_FSM/game_controller/mole/clk_out1
    SLICE_X33Y30         FDCE                                         r  overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][13]/C
                         clock pessimism              0.588    19.270    
                         clock uncertainty           -0.102    19.168    
    SLICE_X33Y30         FDCE (Recov_fdce_C_CLR)     -0.405    18.763    overall_FSM/game_controller/mole/genblk2[4].moles_life_reg[4][13]
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                          -7.720    
  -------------------------------------------------------------------
                         slack                                 11.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.209ns (27.657%)  route 0.547ns (72.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.591    -0.435    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y47         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.271 f  overall_FSM/game_controller/mole/gen_location/seed_reg[26]/Q
                         net (fo=4, routed)           0.326     0.055    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[26]
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.100 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_LDC_i_1/O
                         net (fo=2, routed)           0.221     0.320    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_LDC_i_1_n_0
    SLICE_X32Y50         FDPE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.831    -0.696    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X32Y50         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_P/C
                         clock pessimism              0.501    -0.195    
    SLICE_X32Y50         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.266    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_P
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[17]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.520%)  route 0.334ns (61.480%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.590    -0.436    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y45         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.272 r  overall_FSM/game_controller/mole/gen_location/seed_reg[17]/Q
                         net (fo=4, routed)           0.157    -0.115    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[17]
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.070 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.176     0.106    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[17]_LDC_i_2_n_0
    SLICE_X40Y44         FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.861    -0.666    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X40Y44         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[17]_C/C
                         clock pessimism              0.268    -0.398    
    SLICE_X40Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[17]_C
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.209ns (27.612%)  route 0.548ns (72.388%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.591    -0.435    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y47         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.271 r  overall_FSM/game_controller/mole/gen_location/seed_reg[27]/Q
                         net (fo=4, routed)           0.358     0.086    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[27]
    SLICE_X35Y50         LUT2 (Prop_lut2_I0_O)        0.045     0.131 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_LDC_i_2/O
                         net (fo=2, routed)           0.190     0.322    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_LDC_i_2_n_0
    SLICE_X33Y50         FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.831    -0.696    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X33Y50         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_C/C
                         clock pessimism              0.501    -0.195    
    SLICE_X33Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.287    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_C
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.626ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.209ns (38.080%)  route 0.340ns (61.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.589    -0.437    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y42         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.273 r  overall_FSM/game_controller/mole/gen_location/seed_reg[5]/Q
                         net (fo=4, routed)           0.226    -0.048    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[5]
    SLICE_X38Y39         LUT2 (Prop_lut2_I0_O)        0.045    -0.003 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.114     0.112    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2_n_0
    SLICE_X37Y39         FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.857    -0.670    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X37Y39         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_C/C
                         clock pessimism              0.248    -0.422    
    SLICE_X37Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.514    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.611%)  route 0.384ns (67.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.592    -0.434    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X40Y45         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.293 r  overall_FSM/game_controller/mole/gen_location/seed_reg[13]/Q
                         net (fo=4, routed)           0.210    -0.083    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[13]
    SLICE_X41Y42         LUT2 (Prop_lut2_I0_O)        0.045    -0.038 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.174     0.136    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_LDC_i_2_n_0
    SLICE_X43Y42         FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.860    -0.667    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X43Y42         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_C/C
                         clock pessimism              0.248    -0.419    
    SLICE_X43Y42         FDCE (Remov_fdce_C_CLR)     -0.092    -0.511    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_C
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.664ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.604%)  route 0.422ns (69.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.592    -0.434    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X41Y43         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.293 f  overall_FSM/game_controller/mole/gen_location/seed_reg[11]/Q
                         net (fo=4, routed)           0.308     0.014    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[11]
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.045     0.059 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.114     0.173    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC_i_1_n_0
    SLICE_X42Y41         FDPE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.860    -0.667    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X42Y41         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_P/C
                         clock pessimism              0.248    -0.419    
    SLICE_X42Y41         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.490    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_P
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.173    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.212ns (28.124%)  route 0.542ns (71.876%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.591    -0.435    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y47         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDCE (Prop_fdce_C_Q)         0.164    -0.271 r  overall_FSM/game_controller/mole/gen_location/seed_reg[26]/Q
                         net (fo=4, routed)           0.295     0.023    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[26]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.048     0.071 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.247     0.318    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_LDC_i_2_n_0
    SLICE_X33Y51         FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.831    -0.696    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X33Y51         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_C/C
                         clock pessimism              0.501    -0.195    
    SLICE_X33Y51         FDCE (Remov_fdce_C_CLR)     -0.154    -0.349    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_C
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.186ns (28.268%)  route 0.472ns (71.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.592    -0.434    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X41Y43         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.293 r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q
                         net (fo=4, routed)           0.284    -0.010    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[8]
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.035 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.224    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2_n_0
    SLICE_X38Y38         FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.857    -0.670    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y38         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_C/C
                         clock pessimism              0.268    -0.402    
    SLICE_X38Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.469    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_C
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.189ns (32.791%)  route 0.387ns (67.209%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.592    -0.434    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X40Y45         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.293 f  overall_FSM/game_controller/mole/gen_location/seed_reg[13]/Q
                         net (fo=4, routed)           0.210    -0.083    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[13]
    SLICE_X41Y42         LUT2 (Prop_lut2_I0_O)        0.048    -0.035 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_LDC_i_1/O
                         net (fo=2, routed)           0.177     0.142    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_LDC_i_1_n_0
    SLICE_X42Y42         FDPE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.860    -0.667    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X42Y42         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_P/C
                         clock pessimism              0.248    -0.419    
    SLICE_X42Y42         FDPE (Remov_fdpe_C_PRE)     -0.133    -0.552    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_P
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           0.142    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[19]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.213ns (37.519%)  route 0.355ns (62.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.436ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.590    -0.436    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y45         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.272 f  overall_FSM/game_controller/mole/gen_location/seed_reg[19]/Q
                         net (fo=4, routed)           0.161    -0.111    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[19]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.049    -0.062 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[19]_LDC_i_1/O
                         net (fo=2, routed)           0.193     0.131    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[19]_LDC_i_1_n_0
    SLICE_X36Y45         FDPE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[19]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.859    -0.668    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X36Y45         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[19]_P/C
                         clock pessimism              0.248    -0.420    
    SLICE_X36Y45         FDPE (Remov_fdpe_C_PRE)     -0.162    -0.582    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[19]_P
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.714    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           647 Endpoints
Min Delay           647 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/flow_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 1.740ns (20.014%)  route 6.954ns (79.986%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[3]/C
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_touch_top/u_touch_dri/cur_state_reg[3]/Q
                         net (fo=9, routed)           1.289     1.807    u_touch_top/u_touch_dri/cur_state[3]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.931 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     2.602    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     2.726 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          0.883     3.608    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.152     3.760 f  u_touch_top/u_touch_dri/reg_num[0]_i_2/O
                         net (fo=11, routed)          1.333     5.093    u_touch_top/u_touch_dri/reg_num[0]_i_2_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.326     5.419 f  u_touch_top/u_touch_dri/flow_cnt[2]_i_10/O
                         net (fo=4, routed)           0.840     6.259    u_touch_top/u_touch_dri/flow_cnt[2]_i_10_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.383 r  u_touch_top/u_touch_dri/flow_cnt[1]_i_4/O
                         net (fo=1, routed)           0.498     6.881    u_touch_top/u_touch_dri/flow_cnt[1]_i_4_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.005 r  u_touch_top/u_touch_dri/flow_cnt[1]_i_3/O
                         net (fo=1, routed)           1.008     8.013    u_touch_top/u_touch_dri/flow_cnt[1]_i_3_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.137 r  u_touch_top/u_touch_dri/flow_cnt[1]_i_2/O
                         net (fo=1, routed)           0.433     8.570    u_touch_top/u_touch_dri/flow_cnt[1]_i_2_n_0
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.124     8.694 r  u_touch_top/u_touch_dri/flow_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.694    u_touch_top/u_touch_dri/flow_cnt[1]_i_1_n_0
    SLICE_X39Y33         FDCE                                         r  u_touch_top/u_touch_dri/flow_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/slave_addr_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.384ns  (logic 1.520ns (18.129%)  route 6.864ns (81.871%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[3]/C
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_touch_top/u_touch_dri/cur_state_reg[3]/Q
                         net (fo=9, routed)           1.289     1.807    u_touch_top/u_touch_dri/cur_state[3]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.931 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     2.602    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     2.726 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          1.223     3.949    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X43Y32         LUT5 (Prop_lut5_I4_O)        0.152     4.101 f  u_touch_top/u_touch_dri/cur_state[3]_i_1__0/O
                         net (fo=22, routed)          0.808     4.909    u_touch_top/u_touch_dri/cur_state[3]_i_1__0_n_0
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.326     5.235 r  u_touch_top/u_touch_dri/reg_num[1]_i_2/O
                         net (fo=2, routed)           0.683     5.918    u_touch_top/u_touch_dri/reg_num[1]_i_2_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.042 r  u_touch_top/u_touch_dri/reg_num[1]_i_1/O
                         net (fo=11, routed)          1.713     7.755    u_touch_top/u_touch_dri/reg_num[1]_i_1_n_0
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.152     7.907 r  u_touch_top/u_touch_dri/slave_addr[5]_i_1/O
                         net (fo=3, routed)           0.477     8.384    u_touch_top/u_touch_dri/slave_addr0
    SLICE_X39Y36         FDCE                                         r  u_touch_top/u_touch_dri/slave_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/slave_addr_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.384ns  (logic 1.520ns (18.129%)  route 6.864ns (81.871%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[3]/C
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_touch_top/u_touch_dri/cur_state_reg[3]/Q
                         net (fo=9, routed)           1.289     1.807    u_touch_top/u_touch_dri/cur_state[3]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.931 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     2.602    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     2.726 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          1.223     3.949    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X43Y32         LUT5 (Prop_lut5_I4_O)        0.152     4.101 f  u_touch_top/u_touch_dri/cur_state[3]_i_1__0/O
                         net (fo=22, routed)          0.808     4.909    u_touch_top/u_touch_dri/cur_state[3]_i_1__0_n_0
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.326     5.235 r  u_touch_top/u_touch_dri/reg_num[1]_i_2/O
                         net (fo=2, routed)           0.683     5.918    u_touch_top/u_touch_dri/reg_num[1]_i_2_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.042 r  u_touch_top/u_touch_dri/reg_num[1]_i_1/O
                         net (fo=11, routed)          1.713     7.755    u_touch_top/u_touch_dri/reg_num[1]_i_1_n_0
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.152     7.907 r  u_touch_top/u_touch_dri/slave_addr[5]_i_1/O
                         net (fo=3, routed)           0.477     8.384    u_touch_top/u_touch_dri/slave_addr0
    SLICE_X39Y36         FDCE                                         r  u_touch_top/u_touch_dri/slave_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/slave_addr_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.384ns  (logic 1.520ns (18.129%)  route 6.864ns (81.871%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[3]/C
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_touch_top/u_touch_dri/cur_state_reg[3]/Q
                         net (fo=9, routed)           1.289     1.807    u_touch_top/u_touch_dri/cur_state[3]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.931 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     2.602    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     2.726 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          1.223     3.949    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X43Y32         LUT5 (Prop_lut5_I4_O)        0.152     4.101 f  u_touch_top/u_touch_dri/cur_state[3]_i_1__0/O
                         net (fo=22, routed)          0.808     4.909    u_touch_top/u_touch_dri/cur_state[3]_i_1__0_n_0
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.326     5.235 r  u_touch_top/u_touch_dri/reg_num[1]_i_2/O
                         net (fo=2, routed)           0.683     5.918    u_touch_top/u_touch_dri/reg_num[1]_i_2_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.042 r  u_touch_top/u_touch_dri/reg_num[1]_i_1/O
                         net (fo=11, routed)          1.713     7.755    u_touch_top/u_touch_dri/reg_num[1]_i_1_n_0
    SLICE_X43Y35         LUT3 (Prop_lut3_I0_O)        0.152     7.907 r  u_touch_top/u_touch_dri/slave_addr[5]_i_1/O
                         net (fo=3, routed)           0.477     8.384    u_touch_top/u_touch_dri/slave_addr0
    SLICE_X39Y36         FDCE                                         r  u_touch_top/u_touch_dri/slave_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/reg_num_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.298ns  (logic 1.492ns (17.981%)  route 6.806ns (82.019%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[3]/C
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_touch_top/u_touch_dri/cur_state_reg[3]/Q
                         net (fo=9, routed)           1.289     1.807    u_touch_top/u_touch_dri/cur_state[3]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.931 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     2.602    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     2.726 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          1.223     3.949    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X43Y32         LUT5 (Prop_lut5_I4_O)        0.152     4.101 f  u_touch_top/u_touch_dri/cur_state[3]_i_1__0/O
                         net (fo=22, routed)          0.808     4.909    u_touch_top/u_touch_dri/cur_state[3]_i_1__0_n_0
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.326     5.235 r  u_touch_top/u_touch_dri/reg_num[1]_i_2/O
                         net (fo=2, routed)           0.683     5.918    u_touch_top/u_touch_dri/reg_num[1]_i_2_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.042 r  u_touch_top/u_touch_dri/reg_num[1]_i_1/O
                         net (fo=11, routed)          1.481     7.523    u_touch_top/u_touch_dri/reg_num[1]_i_1_n_0
    SLICE_X37Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.647 r  u_touch_top/u_touch_dri/i2c_exec_i_1/O
                         net (fo=13, routed)          0.651     8.298    u_touch_top/u_touch_dri/i2c_addr0
    SLICE_X42Y34         FDCE                                         r  u_touch_top/u_touch_dri/reg_num_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/flow_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.288ns  (logic 1.766ns (21.308%)  route 6.522ns (78.692%))
  Logic Levels:           9  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[3]/C
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_touch_top/u_touch_dri/cur_state_reg[3]/Q
                         net (fo=9, routed)           1.289     1.807    u_touch_top/u_touch_dri/cur_state[3]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.931 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     2.602    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     2.726 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          0.883     3.608    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I1_O)        0.152     3.760 f  u_touch_top/u_touch_dri/reg_num[0]_i_2/O
                         net (fo=11, routed)          1.333     5.093    u_touch_top/u_touch_dri/reg_num[0]_i_2_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.326     5.419 f  u_touch_top/u_touch_dri/flow_cnt[2]_i_10/O
                         net (fo=4, routed)           0.849     6.268    u_touch_top/u_touch_dri/flow_cnt[2]_i_10_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I2_O)        0.124     6.392 r  u_touch_top/u_touch_dri/flow_cnt[2]_i_8/O
                         net (fo=1, routed)           0.494     6.886    u_touch_top/u_touch_dri/flow_cnt[2]_i_8_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.010 r  u_touch_top/u_touch_dri/flow_cnt[2]_i_4/O
                         net (fo=1, routed)           0.303     7.313    u_touch_top/u_touch_dri/flow_cnt[2]_i_4_n_0
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.437 r  u_touch_top/u_touch_dri/flow_cnt[2]_i_2/O
                         net (fo=1, routed)           0.701     8.138    u_touch_top/u_touch_dri/flow_cnt[2]_i_2_n_0
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.150     8.288 r  u_touch_top/u_touch_dri/flow_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.288    u_touch_top/u_touch_dri/flow_cnt[2]_i_1_n_0
    SLICE_X39Y33         FDCE                                         r  u_touch_top/u_touch_dri/flow_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/chip_version_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 1.616ns (19.692%)  route 6.590ns (80.308%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[3]/C
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_touch_top/u_touch_dri/cur_state_reg[3]/Q
                         net (fo=9, routed)           1.289     1.807    u_touch_top/u_touch_dri/cur_state[3]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.931 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     2.602    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     2.726 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          1.223     3.949    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X43Y32         LUT5 (Prop_lut5_I4_O)        0.152     4.101 f  u_touch_top/u_touch_dri/cur_state[3]_i_1__0/O
                         net (fo=22, routed)          0.808     4.909    u_touch_top/u_touch_dri/cur_state[3]_i_1__0_n_0
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.326     5.235 r  u_touch_top/u_touch_dri/reg_num[1]_i_2/O
                         net (fo=2, routed)           0.683     5.918    u_touch_top/u_touch_dri/reg_num[1]_i_2_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.042 r  u_touch_top/u_touch_dri/reg_num[1]_i_1/O
                         net (fo=11, routed)          0.754     6.796    u_touch_top/u_touch_dri/reg_num[1]_i_1_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.920 f  u_touch_top/u_touch_dri/chip_version[15]_i_3/O
                         net (fo=2, routed)           0.445     7.364    u_touch_top/u_touch_dri/chip_version[15]_i_3_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.488 r  u_touch_top/u_touch_dri/chip_version[7]_i_1/O
                         net (fo=8, routed)           0.718     8.206    u_touch_top/u_touch_dri/chip_version[7]_i_1_n_0
    SLICE_X37Y32         FDCE                                         r  u_touch_top/u_touch_dri/chip_version_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/chip_version_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 1.616ns (19.703%)  route 6.586ns (80.297%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[3]/C
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_touch_top/u_touch_dri/cur_state_reg[3]/Q
                         net (fo=9, routed)           1.289     1.807    u_touch_top/u_touch_dri/cur_state[3]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.931 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     2.602    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     2.726 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          1.223     3.949    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X43Y32         LUT5 (Prop_lut5_I4_O)        0.152     4.101 f  u_touch_top/u_touch_dri/cur_state[3]_i_1__0/O
                         net (fo=22, routed)          0.808     4.909    u_touch_top/u_touch_dri/cur_state[3]_i_1__0_n_0
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.326     5.235 r  u_touch_top/u_touch_dri/reg_num[1]_i_2/O
                         net (fo=2, routed)           0.683     5.918    u_touch_top/u_touch_dri/reg_num[1]_i_2_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.042 r  u_touch_top/u_touch_dri/reg_num[1]_i_1/O
                         net (fo=11, routed)          0.754     6.796    u_touch_top/u_touch_dri/reg_num[1]_i_1_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.920 f  u_touch_top/u_touch_dri/chip_version[15]_i_3/O
                         net (fo=2, routed)           0.675     7.595    u_touch_top/u_touch_dri/chip_version[15]_i_3_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.719 r  u_touch_top/u_touch_dri/chip_version[15]_i_1/O
                         net (fo=8, routed)           0.483     8.202    u_touch_top/u_touch_dri/chip_version[15]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  u_touch_top/u_touch_dri/chip_version_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/chip_version_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 1.616ns (19.703%)  route 6.586ns (80.297%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[3]/C
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_touch_top/u_touch_dri/cur_state_reg[3]/Q
                         net (fo=9, routed)           1.289     1.807    u_touch_top/u_touch_dri/cur_state[3]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.931 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     2.602    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     2.726 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          1.223     3.949    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X43Y32         LUT5 (Prop_lut5_I4_O)        0.152     4.101 f  u_touch_top/u_touch_dri/cur_state[3]_i_1__0/O
                         net (fo=22, routed)          0.808     4.909    u_touch_top/u_touch_dri/cur_state[3]_i_1__0_n_0
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.326     5.235 r  u_touch_top/u_touch_dri/reg_num[1]_i_2/O
                         net (fo=2, routed)           0.683     5.918    u_touch_top/u_touch_dri/reg_num[1]_i_2_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.042 r  u_touch_top/u_touch_dri/reg_num[1]_i_1/O
                         net (fo=11, routed)          0.754     6.796    u_touch_top/u_touch_dri/reg_num[1]_i_1_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.920 f  u_touch_top/u_touch_dri/chip_version[15]_i_3/O
                         net (fo=2, routed)           0.675     7.595    u_touch_top/u_touch_dri/chip_version[15]_i_3_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.719 r  u_touch_top/u_touch_dri/chip_version[15]_i_1/O
                         net (fo=8, routed)           0.483     8.202    u_touch_top/u_touch_dri/chip_version[15]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  u_touch_top/u_touch_dri/chip_version_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/chip_version_reg[15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.202ns  (logic 1.616ns (19.703%)  route 6.586ns (80.297%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[3]/C
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u_touch_top/u_touch_dri/cur_state_reg[3]/Q
                         net (fo=9, routed)           1.289     1.807    u_touch_top/u_touch_dri/cur_state[3]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     1.931 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     2.602    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X43Y34         LUT5 (Prop_lut5_I3_O)        0.124     2.726 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          1.223     3.949    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X43Y32         LUT5 (Prop_lut5_I4_O)        0.152     4.101 f  u_touch_top/u_touch_dri/cur_state[3]_i_1__0/O
                         net (fo=22, routed)          0.808     4.909    u_touch_top/u_touch_dri/cur_state[3]_i_1__0_n_0
    SLICE_X42Y34         LUT3 (Prop_lut3_I2_O)        0.326     5.235 r  u_touch_top/u_touch_dri/reg_num[1]_i_2/O
                         net (fo=2, routed)           0.683     5.918    u_touch_top/u_touch_dri/reg_num[1]_i_2_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.042 r  u_touch_top/u_touch_dri/reg_num[1]_i_1/O
                         net (fo=11, routed)          0.754     6.796    u_touch_top/u_touch_dri/reg_num[1]_i_1_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124     6.920 f  u_touch_top/u_touch_dri/chip_version[15]_i_3/O
                         net (fo=2, routed)           0.675     7.595    u_touch_top/u_touch_dri/chip_version[15]_i_3_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.719 r  u_touch_top/u_touch_dri/chip_version[15]_i_1/O
                         net (fo=8, routed)           0.483     8.202    u_touch_top/u_touch_dri/chip_version[15]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  u_touch_top/u_touch_dri/chip_version_reg[15]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_y_coord_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/last_tp_y_coord_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_y_coord_reg[2]/C
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_touch_top/u_touch_dri/tp_y_coord_reg[2]/Q
                         net (fo=10, routed)          0.075     0.203    u_touch_top/u_touch_dri/tp_y_coord[2]
    SLICE_X38Y29         FDCE                                         r  u_touch_top/u_touch_dri/last_tp_y_coord_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/i2c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri_m/addr_t_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/i2c_addr_reg[0]/C
    SLICE_X41Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/i2c_addr_reg[0]/Q
                         net (fo=1, routed)           0.118     0.259    u_touch_top/u_i2c_dri_m/addr_t_reg[7]_0[0]
    SLICE_X40Y35         FDCE                                         r  u_touch_top/u_i2c_dri_m/addr_t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/i2c_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri_m/addr_t_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.281%)  route 0.119ns (45.719%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/i2c_addr_reg[2]/C
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/i2c_addr_reg[2]/Q
                         net (fo=1, routed)           0.119     0.260    u_touch_top/u_i2c_dri_m/addr_t_reg[7]_0[2]
    SLICE_X40Y34         FDCE                                         r  u_touch_top/u_i2c_dri_m/addr_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/i2c_addr_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri_m/addr_t_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.208%)  route 0.119ns (45.792%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/i2c_addr_reg[7]/C
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/i2c_addr_reg[7]/Q
                         net (fo=1, routed)           0.119     0.260    u_touch_top/u_i2c_dri_m/addr_t_reg[7]_0[7]
    SLICE_X40Y34         FDCE                                         r  u_touch_top/u_i2c_dri_m/addr_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_x_coord_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/last_tp_x_coord_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_x_coord_reg[14]/C
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/tp_x_coord_reg[14]/Q
                         net (fo=6, routed)           0.120     0.261    u_touch_top/u_touch_dri/tp_x_coord[14]
    SLICE_X41Y28         FDCE                                         r  u_touch_top/u_touch_dri/last_tp_x_coord_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_i2c_dri_m/data_r_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri_m/i2c_data_r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDCE                         0.000     0.000 r  u_touch_top/u_i2c_dri_m/data_r_reg[1]/C
    SLICE_X37Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_i2c_dri_m/data_r_reg[1]/Q
                         net (fo=2, routed)           0.127     0.268    u_touch_top/u_i2c_dri_m/data_r[1]
    SLICE_X37Y35         FDCE                                         r  u_touch_top/u_i2c_dri_m/i2c_data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_x_coord_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/last_tp_x_coord_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_x_coord_reg[10]/C
    SLICE_X39Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/tp_x_coord_reg[10]/Q
                         net (fo=6, routed)           0.128     0.269    u_touch_top/u_touch_dri/tp_x_coord[10]
    SLICE_X39Y27         FDCE                                         r  u_touch_top/u_touch_dri/last_tp_x_coord_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_x_coord_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/last_tp_x_coord_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.636%)  route 0.132ns (48.364%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_x_coord_reg[11]/C
    SLICE_X41Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/tp_x_coord_reg[11]/Q
                         net (fo=6, routed)           0.132     0.273    u_touch_top/u_touch_dri/tp_x_coord[11]
    SLICE_X41Y28         FDCE                                         r  u_touch_top/u_touch_dri/last_tp_x_coord_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_x_coord_t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/tp_x_coord_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (65.024%)  route 0.100ns (34.976%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_x_coord_t_reg[0]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/tp_x_coord_t_reg[0]/Q
                         net (fo=3, routed)           0.100     0.241    u_touch_top/u_touch_dri/tp_x_coord_t[0]
    SLICE_X41Y30         LUT5 (Prop_lut5_I2_O)        0.045     0.286 r  u_touch_top/u_touch_dri/tp_x_coord[0]_i_1/O
                         net (fo=1, routed)           0.000     0.286    u_touch_top/u_touch_dri/tp_x_coord[0]_i_1_n_0
    SLICE_X41Y30         FDCE                                         r  u_touch_top/u_touch_dri/tp_x_coord_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_x_coord_t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/tp_y_coord_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.189ns (65.387%)  route 0.100ns (34.613%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_x_coord_t_reg[0]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/tp_x_coord_t_reg[0]/Q
                         net (fo=3, routed)           0.100     0.241    u_touch_top/u_touch_dri/tp_x_coord_t[0]
    SLICE_X41Y30         LUT5 (Prop_lut5_I0_O)        0.048     0.289 r  u_touch_top/u_touch_dri/tp_y_coord[8]_i_1/O
                         net (fo=1, routed)           0.000     0.289    u_touch_top/u_touch_dri/tp_y_coord[8]_i_1_n_0
    SLICE_X41Y30         FDCE                                         r  u_touch_top/u_touch_dri/tp_y_coord_reg[8]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.576ns  (logic 3.875ns (33.476%)  route 7.701ns (66.524%))
  Logic Levels:           4  (BUFG=2 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530    11.530 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     5.805 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.565    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.666 f  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         2.172     9.838    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.124     9.962 f  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.730    10.692    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.793 f  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=194, routed)         3.039    13.832    lcd_clk_OBUF_BUFG
    P19                  OBUF (Prop_obuf_I_O)         3.549    17.381 f  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    17.381    lcd_clk
    P19                                                               f  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.863ns  (logic 6.683ns (37.409%)  route 11.181ns (62.591%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.742    -0.592    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X41Y19         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.173 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/Q
                         net (fo=8, routed)           1.297     1.124    u_lcd_rgb_char/u_rd_id/lcd_id[7]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.296     1.420 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4/O
                         net (fo=2, routed)           1.199     2.619    u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     2.743 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_1/O
                         net (fo=15, routed)          0.906     3.649    u_lcd_rgb_char/u_rd_id/lcd_id_reg[6]_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.119     3.768 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.947     4.715    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  u_lcd_rgb_char/u_rd_id/data_req4__1_carry_i_2/O
                         net (fo=1, routed)           0.000     5.047    u_lcd_rgb_char/u_lcd_driver/i__carry_i_8[0]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.471 r  u_lcd_rgb_char/u_lcd_driver/data_req4__1_carry/O[1]
                         net (fo=2, routed)           0.876     6.347    u_lcd_rgb_char/u_rd_id/lcd_en2_inferred__0/i__carry_0[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I3_O)        0.303     6.650 r  u_lcd_rgb_char/u_rd_id/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.650    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0_1[0]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.182 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.339 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0/CO[1]
                         net (fo=25, routed)          1.191     8.530    u_lcd_rgb_char/u_lcd_driver/lcd_en20_in
    SLICE_X38Y21         LUT4 (Prop_lut4_I2_O)        0.329     8.859 r  u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.653     9.512    u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF
    SLICE_X43Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.636 f  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          4.112    13.748    lcd_rgb_IOBUF[15]_inst/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.524    17.271 r  lcd_rgb_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.271    lcd_rgb[15]
    P16                                                               r  lcd_rgb[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.721ns  (logic 6.680ns (37.695%)  route 11.041ns (62.305%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.742    -0.592    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X41Y19         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.173 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/Q
                         net (fo=8, routed)           1.297     1.124    u_lcd_rgb_char/u_rd_id/lcd_id[7]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.296     1.420 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4/O
                         net (fo=2, routed)           1.199     2.619    u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     2.743 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_1/O
                         net (fo=15, routed)          0.906     3.649    u_lcd_rgb_char/u_rd_id/lcd_id_reg[6]_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.119     3.768 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.947     4.715    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  u_lcd_rgb_char/u_rd_id/data_req4__1_carry_i_2/O
                         net (fo=1, routed)           0.000     5.047    u_lcd_rgb_char/u_lcd_driver/i__carry_i_8[0]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.471 r  u_lcd_rgb_char/u_lcd_driver/data_req4__1_carry/O[1]
                         net (fo=2, routed)           0.876     6.347    u_lcd_rgb_char/u_rd_id/lcd_en2_inferred__0/i__carry_0[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I3_O)        0.303     6.650 r  u_lcd_rgb_char/u_rd_id/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.650    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0_1[0]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.182 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.339 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0/CO[1]
                         net (fo=25, routed)          1.191     8.530    u_lcd_rgb_char/u_lcd_driver/lcd_en20_in
    SLICE_X38Y21         LUT4 (Prop_lut4_I2_O)        0.329     8.859 r  u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.653     9.512    u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF
    SLICE_X43Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.636 f  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          3.972    13.608    lcd_rgb_TRI[0]
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    17.129 r  lcd_rgb_OBUFT[14]_inst/O
                         net (fo=0)                   0.000    17.129    lcd_rgb[14]
    P15                                                               r  lcd_rgb[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.607ns  (logic 6.716ns (38.145%)  route 10.891ns (61.855%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.742    -0.592    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X41Y19         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.173 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/Q
                         net (fo=8, routed)           1.297     1.124    u_lcd_rgb_char/u_rd_id/lcd_id[7]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.296     1.420 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4/O
                         net (fo=2, routed)           1.199     2.619    u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     2.743 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_1/O
                         net (fo=15, routed)          0.906     3.649    u_lcd_rgb_char/u_rd_id/lcd_id_reg[6]_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.119     3.768 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.947     4.715    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  u_lcd_rgb_char/u_rd_id/data_req4__1_carry_i_2/O
                         net (fo=1, routed)           0.000     5.047    u_lcd_rgb_char/u_lcd_driver/i__carry_i_8[0]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.471 r  u_lcd_rgb_char/u_lcd_driver/data_req4__1_carry/O[1]
                         net (fo=2, routed)           0.876     6.347    u_lcd_rgb_char/u_rd_id/lcd_en2_inferred__0/i__carry_0[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I3_O)        0.303     6.650 r  u_lcd_rgb_char/u_rd_id/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.650    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0_1[0]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.182 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.339 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0/CO[1]
                         net (fo=25, routed)          1.191     8.530    u_lcd_rgb_char/u_lcd_driver/lcd_en20_in
    SLICE_X38Y21         LUT4 (Prop_lut4_I2_O)        0.329     8.859 r  u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.653     9.512    u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF
    SLICE_X43Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.636 f  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          3.822    13.458    lcd_rgb_TRI[0]
    P18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.557    17.015 r  lcd_rgb_OBUFT[6]_inst/O
                         net (fo=0)                   0.000    17.015    lcd_rgb[6]
    P18                                                               r  lcd_rgb[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.511ns  (logic 6.601ns (37.698%)  route 10.910ns (62.302%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT5=3 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.742    -0.592    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X41Y19         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.173 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/Q
                         net (fo=8, routed)           1.297     1.124    u_lcd_rgb_char/u_rd_id/lcd_id[7]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.296     1.420 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4/O
                         net (fo=2, routed)           1.199     2.619    u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     2.743 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_1/O
                         net (fo=15, routed)          0.906     3.649    u_lcd_rgb_char/u_rd_id/lcd_id_reg[6]_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.119     3.768 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.947     4.715    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  u_lcd_rgb_char/u_rd_id/data_req4__1_carry_i_2/O
                         net (fo=1, routed)           0.000     5.047    u_lcd_rgb_char/u_lcd_driver/i__carry_i_8[0]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.471 r  u_lcd_rgb_char/u_lcd_driver/data_req4__1_carry/O[1]
                         net (fo=2, routed)           0.876     6.347    u_lcd_rgb_char/u_rd_id/lcd_en2_inferred__0/i__carry_0[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I3_O)        0.303     6.650 r  u_lcd_rgb_char/u_rd_id/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.650    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0_1[0]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.182 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.339 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0/CO[1]
                         net (fo=25, routed)          2.678    10.017    u_lcd_rgb_char/u_lcd_driver/lcd_en20_in
    SLICE_X21Y24         LUT5 (Prop_lut5_I2_O)        0.329    10.346 r  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[19]_inst_i_1/O
                         net (fo=1, routed)           3.007    13.353    lcd_rgb_OBUF[19]
    T15                  OBUFT (Prop_obuft_I_O)       3.566    16.919 r  lcd_rgb_OBUFT[19]_inst/O
                         net (fo=0)                   0.000    16.919    lcd_rgb[19]
    T15                                                               r  lcd_rgb[19] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.466ns  (logic 6.725ns (38.503%)  route 10.741ns (61.497%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.742    -0.592    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X41Y19         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.173 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/Q
                         net (fo=8, routed)           1.297     1.124    u_lcd_rgb_char/u_rd_id/lcd_id[7]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.296     1.420 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4/O
                         net (fo=2, routed)           1.199     2.619    u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     2.743 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_1/O
                         net (fo=15, routed)          0.906     3.649    u_lcd_rgb_char/u_rd_id/lcd_id_reg[6]_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.119     3.768 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.947     4.715    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  u_lcd_rgb_char/u_rd_id/data_req4__1_carry_i_2/O
                         net (fo=1, routed)           0.000     5.047    u_lcd_rgb_char/u_lcd_driver/i__carry_i_8[0]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.471 r  u_lcd_rgb_char/u_lcd_driver/data_req4__1_carry/O[1]
                         net (fo=2, routed)           0.876     6.347    u_lcd_rgb_char/u_rd_id/lcd_en2_inferred__0/i__carry_0[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I3_O)        0.303     6.650 r  u_lcd_rgb_char/u_rd_id/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.650    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0_1[0]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.182 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.339 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0/CO[1]
                         net (fo=25, routed)          1.191     8.530    u_lcd_rgb_char/u_lcd_driver/lcd_en20_in
    SLICE_X38Y21         LUT4 (Prop_lut4_I2_O)        0.329     8.859 r  u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.653     9.512    u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF
    SLICE_X43Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.636 f  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          3.672    13.308    lcd_rgb_IOBUF[7]_inst/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.566    16.874 r  lcd_rgb_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.874    lcd_rgb[7]
    N17                                                               r  lcd_rgb[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.292ns  (logic 6.701ns (38.750%)  route 10.591ns (61.250%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.742    -0.592    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X41Y19         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.173 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/Q
                         net (fo=8, routed)           1.297     1.124    u_lcd_rgb_char/u_rd_id/lcd_id[7]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.296     1.420 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4/O
                         net (fo=2, routed)           1.199     2.619    u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     2.743 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_1/O
                         net (fo=15, routed)          0.906     3.649    u_lcd_rgb_char/u_rd_id/lcd_id_reg[6]_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.119     3.768 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.947     4.715    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  u_lcd_rgb_char/u_rd_id/data_req4__1_carry_i_2/O
                         net (fo=1, routed)           0.000     5.047    u_lcd_rgb_char/u_lcd_driver/i__carry_i_8[0]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.471 r  u_lcd_rgb_char/u_lcd_driver/data_req4__1_carry/O[1]
                         net (fo=2, routed)           0.876     6.347    u_lcd_rgb_char/u_rd_id/lcd_en2_inferred__0/i__carry_0[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I3_O)        0.303     6.650 r  u_lcd_rgb_char/u_rd_id/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.650    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0_1[0]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.182 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.339 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0/CO[1]
                         net (fo=25, routed)          1.191     8.530    u_lcd_rgb_char/u_lcd_driver/lcd_en20_in
    SLICE_X38Y21         LUT4 (Prop_lut4_I2_O)        0.329     8.859 r  u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.653     9.512    u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF
    SLICE_X43Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.636 f  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          3.522    13.158    lcd_rgb_TRI[0]
    W19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.542    16.700 r  lcd_rgb_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    16.700    lcd_rgb[1]
    W19                                                               r  lcd_rgb[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.278ns  (logic 6.553ns (37.926%)  route 10.725ns (62.074%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.742    -0.592    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X41Y19         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.173 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/Q
                         net (fo=8, routed)           1.297     1.124    u_lcd_rgb_char/u_rd_id/lcd_id[7]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.296     1.420 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4/O
                         net (fo=2, routed)           1.199     2.619    u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     2.743 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_1/O
                         net (fo=15, routed)          0.906     3.649    u_lcd_rgb_char/u_rd_id/lcd_id_reg[6]_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.119     3.768 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          1.080     4.847    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.332     5.179 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_7/O
                         net (fo=1, routed)           0.000     5.179    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_i_9[1]
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.819 r  u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry/O[3]
                         net (fo=6, routed)           1.116     6.936    u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry_n_4
    SLICE_X37Y19         LUT4 (Prop_lut4_I2_O)        0.306     7.242 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.242    u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.699 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0/CO[1]
                         net (fo=25, routed)          2.363    10.062    u_lcd_rgb_char/u_lcd_driver/lcd_en2
    SLICE_X21Y21         LUT5 (Prop_lut5_I1_O)        0.329    10.391 r  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[17]_inst_i_1/O
                         net (fo=1, routed)           2.764    13.155    lcd_rgb_OBUF[17]
    W16                  OBUFT (Prop_obuft_I_O)       3.531    16.686 r  lcd_rgb_OBUFT[17]_inst/O
                         net (fo=0)                   0.000    16.686    lcd_rgb[17]
    W16                                                               r  lcd_rgb[17] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.260ns  (logic 6.738ns (39.036%)  route 10.522ns (60.964%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT2=2 LUT4=1 LUT5=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.742    -0.592    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X41Y19         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.173 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/Q
                         net (fo=8, routed)           1.297     1.124    u_lcd_rgb_char/u_rd_id/lcd_id[7]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.296     1.420 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4/O
                         net (fo=2, routed)           1.199     2.619    u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     2.743 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_1/O
                         net (fo=15, routed)          0.906     3.649    u_lcd_rgb_char/u_rd_id/lcd_id_reg[6]_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.119     3.768 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.947     4.715    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X37Y16         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  u_lcd_rgb_char/u_rd_id/data_req4__1_carry_i_2/O
                         net (fo=1, routed)           0.000     5.047    u_lcd_rgb_char/u_lcd_driver/i__carry_i_8[0]
    SLICE_X37Y16         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     5.471 r  u_lcd_rgb_char/u_lcd_driver/data_req4__1_carry/O[1]
                         net (fo=2, routed)           0.876     6.347    u_lcd_rgb_char/u_rd_id/lcd_en2_inferred__0/i__carry_0[0]
    SLICE_X35Y16         LUT5 (Prop_lut5_I3_O)        0.303     6.650 r  u_lcd_rgb_char/u_rd_id/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.650    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0_1[0]
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.182 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.339 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0/CO[1]
                         net (fo=25, routed)          1.191     8.530    u_lcd_rgb_char/u_lcd_driver/lcd_en20_in
    SLICE_X38Y21         LUT4 (Prop_lut4_I2_O)        0.329     8.859 r  u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.653     9.512    u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF
    SLICE_X43Y21         LUT1 (Prop_lut1_I0_O)        0.124     9.636 f  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          3.453    13.089    lcd_rgb_TRI[0]
    T14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.579    16.668 r  lcd_rgb_OBUFT[18]_inst/O
                         net (fo=0)                   0.000    16.668    lcd_rgb[18]
    T14                                                               r  lcd_rgb[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.258ns  (logic 6.548ns (37.941%)  route 10.710ns (62.059%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.742    -0.592    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X41Y19         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.173 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[7]/Q
                         net (fo=8, routed)           1.297     1.124    u_lcd_rgb_char/u_rd_id/lcd_id[7]
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.296     1.420 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4/O
                         net (fo=2, routed)           1.199     2.619    u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_4_n_0
    SLICE_X41Y18         LUT5 (Prop_lut5_I0_O)        0.124     2.743 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_1/O
                         net (fo=15, routed)          0.906     3.649    u_lcd_rgb_char/u_rd_id/lcd_id_reg[6]_0
    SLICE_X40Y14         LUT2 (Prop_lut2_I1_O)        0.119     3.768 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          1.080     4.847    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X39Y18         LUT3 (Prop_lut3_I1_O)        0.332     5.179 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_7/O
                         net (fo=1, routed)           0.000     5.179    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_i_9[1]
    SLICE_X39Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.819 r  u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry/O[3]
                         net (fo=6, routed)           1.116     6.936    u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry_n_4
    SLICE_X37Y19         LUT4 (Prop_lut4_I2_O)        0.306     7.242 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.242    u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.699 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0/CO[1]
                         net (fo=25, routed)          2.358    10.057    u_lcd_rgb_char/u_lcd_driver/lcd_en2
    SLICE_X21Y21         LUT5 (Prop_lut5_I1_O)        0.329    10.386 r  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[16]_inst_i_1/O
                         net (fo=1, routed)           2.754    13.140    lcd_rgb_OBUF[16]
    V16                  OBUFT (Prop_obuft_I_O)       3.526    16.666 r  lcd_rgb_OBUFT[16]_inst/O
                         net (fo=0)                   0.000    16.666    lcd_rgb[16]
    V16                                                               r  lcd_rgb[16] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[17]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.294ns  (logic 0.518ns (40.024%)  route 0.776ns (59.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.575    -1.232    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y45         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.418    -0.814 r  overall_FSM/game_controller/mole/gen_location/seed_reg[17]/Q
                         net (fo=4, routed)           0.366    -0.448    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[17]
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.100    -0.348 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[17]_LDC_i_2/O
                         net (fo=2, routed)           0.410     0.062    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[17]_LDC_i_2_n_0
    SLICE_X41Y44         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[17]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.186ns (31.864%)  route 0.398ns (68.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.592    -0.434    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X40Y45         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.293 r  overall_FSM/game_controller/mole/gen_location/seed_reg[20]/Q
                         net (fo=4, routed)           0.215    -0.078    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[20]
    SLICE_X37Y45         LUT2 (Prop_lut2_I0_O)        0.045    -0.033 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.182     0.149    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_LDC_i_2_n_0
    SLICE_X37Y45         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[18]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.186ns (31.669%)  route 0.401ns (68.331%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.592    -0.434    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X40Y45         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.293 r  overall_FSM/game_controller/mole/gen_location/seed_reg[18]/Q
                         net (fo=4, routed)           0.229    -0.064    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[18]
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.019 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[18]_LDC_i_2/O
                         net (fo=2, routed)           0.172     0.153    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[18]_LDC_i_2_n_0
    SLICE_X37Y43         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[18]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.209ns (34.645%)  route 0.394ns (65.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.589    -0.437    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y42         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.273 r  overall_FSM/game_controller/mole/gen_location/seed_reg[5]/Q
                         net (fo=4, routed)           0.226    -0.048    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[5]
    SLICE_X38Y39         LUT2 (Prop_lut2_I0_O)        0.045    -0.003 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.169     0.166    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC_i_2_n_0
    SLICE_X37Y38         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.189ns (31.103%)  route 0.419ns (68.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.592    -0.434    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X41Y43         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.293 r  overall_FSM/game_controller/mole/gen_location/seed_reg[11]/Q
                         net (fo=4, routed)           0.246    -0.047    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[11]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.048     0.001 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.172     0.173    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC_i_2_n_0
    SLICE_X43Y41         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[19]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.211ns (34.301%)  route 0.404ns (65.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.590    -0.436    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y45         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.272 r  overall_FSM/game_controller/mole/gen_location/seed_reg[19]/Q
                         net (fo=4, routed)           0.227    -0.045    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[19]
    SLICE_X38Y44         LUT2 (Prop_lut2_I0_O)        0.047     0.002 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.177     0.179    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[19]_LDC_i_2_n_0
    SLICE_X37Y44         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[19]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.417ns  (logic 0.518ns (36.558%)  route 0.899ns (63.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.576    -1.231    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDCE (Prop_fdce_C_Q)         0.418    -0.813 r  overall_FSM/game_controller/mole/gen_location/seed_reg[30]/Q
                         net (fo=4, routed)           0.564    -0.249    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[30]
    SLICE_X35Y48         LUT2 (Prop_lut2_I0_O)        0.100    -0.149 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.335     0.186    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC_i_2_n_0
    SLICE_X34Y48         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.630ns  (logic 0.186ns (29.523%)  route 0.444ns (70.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.592    -0.434    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X40Y43         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.293 r  overall_FSM/game_controller/mole/gen_location/seed_reg[10]/Q
                         net (fo=4, routed)           0.257    -0.036    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[10]
    SLICE_X40Y41         LUT2 (Prop_lut2_I0_O)        0.045     0.009 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.187     0.196    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_LDC_i_2_n_0
    SLICE_X40Y41         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.649ns  (logic 0.213ns (32.832%)  route 0.436ns (67.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.589    -0.437    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y42         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.273 r  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/Q
                         net (fo=5, routed)           0.298     0.025    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[0]
    SLICE_X37Y36         LUT2 (Prop_lut2_I0_O)        0.049     0.074 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.138     0.211    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2_n_0
    SLICE_X37Y36         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.658ns  (logic 0.186ns (28.268%)  route 0.472ns (71.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.592    -0.434    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X41Y43         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.293 r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q
                         net (fo=4, routed)           0.284    -0.010    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[8]
    SLICE_X39Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.035 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.188     0.224    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_2_n_0
    SLICE_X39Y38         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530    11.530 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.010     5.805 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     7.565    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.666 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     9.343    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.178ns  (logic 0.091ns (2.864%)  route 3.086ns (97.136%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.487    -1.320    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           650 Endpoints
Min Delay           650 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[1]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.042ns  (logic 8.073ns (35.037%)  route 14.969ns (64.963%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.196     5.671    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.537     6.332    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2_n_0
    SLICE_X30Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     7.230 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/Q
                         net (fo=13, routed)          0.621     7.851    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.975 r  overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1/O
                         net (fo=7, routed)           0.660     8.635    overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.039 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     9.039    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.156 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     9.156    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.273 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     9.273    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     9.390    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.713 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053    10.766    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306    11.072 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734    11.806    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000    12.191    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725    13.250    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303    13.553 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531    14.084    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.488 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    14.488    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.605 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.605    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.928 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    15.659    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.389 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    17.001    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    17.304 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    17.304    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.705 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.705    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.927 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.371    19.298    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.299    19.597 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6/O
                         net (fo=1, routed)           1.037    20.635    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.759 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=17, routed)          1.624    22.382    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X36Y23         LUT5 (Prop_lut5_I1_O)        0.124    22.506 r  overall_FSM/game_controller/mole/gen_location/moles_reg[1]_rep_i_1/O
                         net (fo=1, routed)           0.535    23.042    overall_FSM/game_controller/mole/gen_location_n_51
    SLICE_X36Y23         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.560    -1.247    overall_FSM/game_controller/mole/clk_out1
    SLICE_X36Y23         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[1]_rep/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[17]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.881ns  (logic 8.073ns (35.283%)  route 14.808ns (64.717%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.196     5.671    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.537     6.332    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2_n_0
    SLICE_X30Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     7.230 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/Q
                         net (fo=13, routed)          0.621     7.851    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.975 r  overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1/O
                         net (fo=7, routed)           0.660     8.635    overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.039 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     9.039    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.156 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     9.156    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.273 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     9.273    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     9.390    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.713 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053    10.766    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306    11.072 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734    11.806    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000    12.191    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725    13.250    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303    13.553 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531    14.084    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.488 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    14.488    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.605 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.605    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.928 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    15.659    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.389 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    17.001    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    17.304 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    17.304    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.705 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.705    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.927 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.371    19.298    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.299    19.597 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6/O
                         net (fo=1, routed)           1.037    20.635    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.759 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=17, routed)          1.405    22.164    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X35Y22         LUT5 (Prop_lut5_I1_O)        0.124    22.288 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_rep_i_1/O
                         net (fo=1, routed)           0.593    22.881    overall_FSM/game_controller/mole/gen_location_n_22
    SLICE_X35Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[17]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.486    -1.321    overall_FSM/game_controller/mole/clk_out1
    SLICE_X35Y22         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[17]_rep/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__0/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.795ns  (logic 8.073ns (35.417%)  route 14.722ns (64.583%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.196     5.671    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.537     6.332    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2_n_0
    SLICE_X30Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     7.230 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/Q
                         net (fo=13, routed)          0.621     7.851    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.975 r  overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1/O
                         net (fo=7, routed)           0.660     8.635    overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.039 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     9.039    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.156 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     9.156    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.273 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     9.273    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     9.390    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.713 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053    10.766    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306    11.072 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734    11.806    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000    12.191    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725    13.250    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303    13.553 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531    14.084    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.488 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    14.488    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.605 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.605    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.928 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    15.659    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.389 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    17.001    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    17.304 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    17.304    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.705 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.705    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.927 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.371    19.298    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.299    19.597 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6/O
                         net (fo=1, routed)           1.037    20.635    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.759 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=17, routed)          1.400    22.159    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I1_O)        0.124    22.283 r  overall_FSM/game_controller/mole/gen_location/moles_reg[13]_rep__0_i_1/O
                         net (fo=1, routed)           0.512    22.795    overall_FSM/game_controller/mole/gen_location_n_28
    SLICE_X29Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.482    -1.325    overall_FSM/game_controller/mole/clk_out1
    SLICE_X29Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__0/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__1/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.771ns  (logic 8.066ns (35.423%)  route 14.705ns (64.577%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.196     5.671    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.537     6.332    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2_n_0
    SLICE_X30Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     7.230 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/Q
                         net (fo=13, routed)          0.621     7.851    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.975 r  overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1/O
                         net (fo=7, routed)           0.660     8.635    overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.039 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     9.039    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.156 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     9.156    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.273 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     9.273    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     9.390    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.713 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053    10.766    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306    11.072 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734    11.806    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000    12.191    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725    13.250    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303    13.553 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531    14.084    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.488 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    14.488    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.605 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.605    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.928 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    15.659    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.389 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    17.001    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    17.304 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    17.304    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.705 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.705    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.927 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.371    19.298    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.299    19.597 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6/O
                         net (fo=1, routed)           1.037    20.635    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.759 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=17, routed)          1.400    22.159    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I1_O)        0.117    22.276 r  overall_FSM/game_controller/mole/gen_location/moles_reg[13]_rep__1_i_1/O
                         net (fo=1, routed)           0.495    22.771    overall_FSM/game_controller/mole/gen_location_n_29
    SLICE_X29Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.482    -1.325    overall_FSM/game_controller/mole/clk_out1
    SLICE_X29Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[13]_rep__1/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[9]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.697ns  (logic 8.073ns (35.570%)  route 14.624ns (64.430%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.196     5.671    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.537     6.332    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2_n_0
    SLICE_X30Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     7.230 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/Q
                         net (fo=13, routed)          0.621     7.851    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.975 r  overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1/O
                         net (fo=7, routed)           0.660     8.635    overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.039 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     9.039    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.156 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     9.156    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.273 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     9.273    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     9.390    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.713 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053    10.766    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306    11.072 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734    11.806    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000    12.191    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725    13.250    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303    13.553 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531    14.084    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.488 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    14.488    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.605 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.605    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.928 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    15.659    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.389 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    17.001    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    17.304 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    17.304    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.705 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.705    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.927 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.371    19.298    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.299    19.597 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6/O
                         net (fo=1, routed)           1.037    20.635    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.759 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=17, routed)          1.435    22.194    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X30Y24         LUT5 (Prop_lut5_I1_O)        0.124    22.318 r  overall_FSM/game_controller/mole/gen_location/moles_reg[9]_rep_i_1/O
                         net (fo=1, routed)           0.379    22.697    overall_FSM/game_controller/mole/gen_location_n_23
    SLICE_X30Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.482    -1.325    overall_FSM/game_controller/mole/clk_out1
    SLICE_X30Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]_rep/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[9]_rep__2/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.690ns  (logic 8.066ns (35.549%)  route 14.624ns (64.451%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.196     5.671    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.537     6.332    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2_n_0
    SLICE_X30Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     7.230 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/Q
                         net (fo=13, routed)          0.621     7.851    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.975 r  overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1/O
                         net (fo=7, routed)           0.660     8.635    overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.039 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     9.039    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.156 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     9.156    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.273 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     9.273    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     9.390    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.713 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053    10.766    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306    11.072 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734    11.806    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000    12.191    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725    13.250    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303    13.553 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531    14.084    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.488 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    14.488    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.605 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.605    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.928 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    15.659    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.389 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    17.001    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    17.304 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    17.304    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.705 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.705    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.927 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.371    19.298    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.299    19.597 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6/O
                         net (fo=1, routed)           1.037    20.635    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.759 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=17, routed)          1.452    22.211    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X34Y24         LUT5 (Prop_lut5_I1_O)        0.117    22.328 r  overall_FSM/game_controller/mole/gen_location/moles_reg[9]_rep__2_i_1/O
                         net (fo=1, routed)           0.362    22.690    overall_FSM/game_controller/mole/gen_location_n_26
    SLICE_X35Y25         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.483    -1.324    overall_FSM/game_controller/mole/clk_out1
    SLICE_X35Y25         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]_rep__2/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.673ns  (logic 8.073ns (35.607%)  route 14.600ns (64.393%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.196     5.671    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.537     6.332    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2_n_0
    SLICE_X30Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     7.230 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/Q
                         net (fo=13, routed)          0.621     7.851    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.975 r  overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1/O
                         net (fo=7, routed)           0.660     8.635    overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.039 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     9.039    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.156 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     9.156    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.273 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     9.273    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     9.390    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.713 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053    10.766    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306    11.072 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734    11.806    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000    12.191    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725    13.250    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303    13.553 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531    14.084    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.488 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    14.488    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.605 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.605    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.928 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    15.659    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.389 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    17.001    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    17.304 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    17.304    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.705 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.705    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.927 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.371    19.298    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.299    19.597 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6/O
                         net (fo=1, routed)           1.037    20.635    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.759 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=17, routed)          1.452    22.211    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X34Y24         LUT5 (Prop_lut5_I1_O)        0.124    22.335 r  overall_FSM/game_controller/mole/gen_location/moles_reg[9]_i_1/O
                         net (fo=1, routed)           0.338    22.673    overall_FSM/game_controller/mole/next_moles[9]
    SLICE_X33Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.483    -1.324    overall_FSM/game_controller/mole/clk_out1
    SLICE_X33Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[9]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[5]_rep__0/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.580ns  (logic 8.066ns (35.723%)  route 14.513ns (64.277%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.196     5.671    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.537     6.332    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2_n_0
    SLICE_X30Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     7.230 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/Q
                         net (fo=13, routed)          0.621     7.851    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.975 r  overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1/O
                         net (fo=7, routed)           0.660     8.635    overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.039 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     9.039    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.156 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     9.156    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.273 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     9.273    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     9.390    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.713 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053    10.766    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306    11.072 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734    11.806    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000    12.191    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725    13.250    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303    13.553 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531    14.084    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.488 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    14.488    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.605 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.605    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.928 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    15.659    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.389 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    17.001    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    17.304 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    17.304    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.705 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.705    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.927 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.371    19.298    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.299    19.597 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6/O
                         net (fo=1, routed)           1.037    20.635    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.759 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=17, routed)          1.322    22.080    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I1_O)        0.117    22.197 r  overall_FSM/game_controller/mole/gen_location/moles_reg[5]_rep__0_i_1/O
                         net (fo=1, routed)           0.382    22.580    overall_FSM/game_controller/mole/gen_location_n_21
    SLICE_X35Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.483    -1.324    overall_FSM/game_controller/mole/clk_out1
    SLICE_X35Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]_rep__0/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[6]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.577ns  (logic 8.073ns (35.759%)  route 14.503ns (64.241%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.196     5.671    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.537     6.332    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2_n_0
    SLICE_X30Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     7.230 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/Q
                         net (fo=13, routed)          0.621     7.851    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.975 r  overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1/O
                         net (fo=7, routed)           0.660     8.635    overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.039 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     9.039    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.156 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     9.156    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.273 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     9.273    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     9.390    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.713 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053    10.766    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306    11.072 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734    11.806    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000    12.191    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725    13.250    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303    13.553 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531    14.084    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.488 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    14.488    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.605 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.605    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.928 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    15.659    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.389 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    17.001    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    17.304 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    17.304    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.705 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.705    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.927 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.525    19.452    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.299    19.751 r  overall_FSM/game_controller/mole/gen_location/moles_reg[18]_i_7/O
                         net (fo=1, routed)           0.425    20.176    overall_FSM/game_controller/mole/gen_location/moles_reg[18]_i_7_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.124    20.300 r  overall_FSM/game_controller/mole/gen_location/moles_reg[18]_i_3/O
                         net (fo=8, routed)           1.540    21.840    overall_FSM/game_controller/mole/gen_location/moles_reg[18]_i_3_n_0
    SLICE_X34Y24         LUT5 (Prop_lut5_I3_O)        0.124    21.964 r  overall_FSM/game_controller/mole/gen_location/moles_reg[6]_rep_i_1/O
                         net (fo=1, routed)           0.612    22.577    overall_FSM/game_controller/mole/gen_location_n_42
    SLICE_X34Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.483    -1.324    overall_FSM/game_controller/mole/clk_out1
    SLICE_X34Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[6]_rep/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[5]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.536ns  (logic 8.073ns (35.823%)  route 14.463ns (64.177%))
  Logic Levels:           23  (CARRY4=13 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -1.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.196     5.671    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X31Y38         LUT2 (Prop_lut2_I1_O)        0.124     5.795 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.537     6.332    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_2_n_0
    SLICE_X30Y38         LDCE (SetClr_ldce_CLR_Q)     0.898     7.230 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/Q
                         net (fo=13, routed)          0.621     7.851    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_n_0
    SLICE_X32Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.975 r  overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1/O
                         net (fo=7, routed)           0.660     8.635    overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.039 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534/CO[3]
                         net (fo=1, routed)           0.000     9.039    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_534_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.156 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495/CO[3]
                         net (fo=1, routed)           0.000     9.156    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_495_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.273 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437/CO[3]
                         net (fo=1, routed)           0.000     9.273    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_437_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.390 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376/CO[3]
                         net (fo=1, routed)           0.000     9.390    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_376_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.713 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278/O[1]
                         net (fo=3, routed)           1.053    10.766    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_278_n_6
    SLICE_X37Y41         LUT3 (Prop_lut3_I0_O)        0.306    11.072 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269/O
                         net (fo=1, routed)           0.734    11.806    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_269_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.191 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200/CO[3]
                         net (fo=1, routed)           0.000    12.191    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_200_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.525 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135/O[1]
                         net (fo=3, routed)           0.725    13.250    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_135_n_6
    SLICE_X34Y36         LUT5 (Prop_lut5_I4_O)        0.303    13.553 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126/O
                         net (fo=1, routed)           0.531    14.084    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_126_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    14.488 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88/CO[3]
                         net (fo=1, routed)           0.000    14.488    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_88_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.605 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    14.605    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_53_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.928 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52/O[1]
                         net (fo=1, routed)           0.730    15.659    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_52_n_6
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    16.389 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51/O[1]
                         net (fo=1, routed)           0.612    17.001    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_51_n_6
    SLICE_X31Y39         LUT4 (Prop_lut4_I3_O)        0.303    17.304 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22/O
                         net (fo=1, routed)           0.000    17.304    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_22_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.705 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    17.705    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.927 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/O[0]
                         net (fo=19, routed)          1.371    19.298    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_7
    SLICE_X10Y38         LUT5 (Prop_lut5_I1_O)        0.299    19.597 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6/O
                         net (fo=1, routed)           1.037    20.635    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_6_n_0
    SLICE_X14Y37         LUT6 (Prop_lut6_I3_O)        0.124    20.759 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=17, routed)          1.322    22.080    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X35Y24         LUT5 (Prop_lut5_I1_O)        0.124    22.204 r  overall_FSM/game_controller/mole/gen_location/moles_reg[5]_rep_i_1/O
                         net (fo=1, routed)           0.332    22.536    overall_FSM/game_controller/mole/gen_location_n_20
    SLICE_X34Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         1.483    -1.324    overall_FSM/game_controller/mole/clk_out1
    SLICE_X34Y24         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]_rep/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[23]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.269ns (55.407%)  route 0.217ns (44.593%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_LDC/G
    SLICE_X31Y46         LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_LDC/Q
                         net (fo=5, routed)           0.217     0.441    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_LDC_n_0
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.045     0.486 r  overall_FSM/game_controller/mole/gen_location/rand_reg[23]_C_i_1/O
                         net (fo=4, routed)           0.000     0.486    overall_FSM/game_controller/mole/gen_location/random_data[24]
    SLICE_X31Y43         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[23]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.831    -0.696    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X31Y43         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[23]_P/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.290ns (50.307%)  route 0.286ns (49.693%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC/G
    SLICE_X34Y48         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC/Q
                         net (fo=4, routed)           0.156     0.401    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC_n_0
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.446 r  overall_FSM/game_controller/mole/gen_location/p_0_out_i_6/O
                         net (fo=3, routed)           0.130     0.576    overall_FSM/game_controller/mole/gen_location/p_0_out_i_6_n_0
    SLICE_X32Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.832    -0.695    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X32Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_C/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.268ns (44.825%)  route 0.330ns (55.175%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC/G
    SLICE_X31Y48         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC/Q
                         net (fo=4, routed)           0.193     0.416    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC_n_0
    SLICE_X33Y48         LUT3 (Prop_lut3_I1_O)        0.045     0.461 r  overall_FSM/game_controller/mole/gen_location/p_0_out_i_5/O
                         net (fo=3, routed)           0.137     0.598    overall_FSM/game_controller/mole/gen_location/p_0_out_i_5_n_0
    SLICE_X35Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.833    -0.694    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X35Y48         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_C/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[17]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[16]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.277ns (45.978%)  route 0.325ns (54.022%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[17]_LDC/G
    SLICE_X41Y44         LDCE (EnToQ_ldce_G_Q)        0.232     0.232 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[17]_LDC/Q
                         net (fo=7, routed)           0.176     0.408    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[17]_LDC_n_0
    SLICE_X38Y44         LUT3 (Prop_lut3_I1_O)        0.045     0.453 r  overall_FSM/game_controller/mole/gen_location/rand_reg[16]_C_i_1/O
                         net (fo=5, routed)           0.149     0.602    overall_FSM/game_controller/mole/gen_location/random_data[17]
    SLICE_X38Y44         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[16]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.859    -0.668    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X38Y44         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[16]_P/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.203ns (33.293%)  route 0.407ns (66.707%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC/G
    SLICE_X43Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC/Q
                         net (fo=9, routed)           0.238     0.396    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_LDC_n_0
    SLICE_X40Y41         LUT3 (Prop_lut3_I1_O)        0.045     0.441 r  overall_FSM/game_controller/mole/gen_location/rand_reg[10]_C_i_1/O
                         net (fo=6, routed)           0.168     0.610    overall_FSM/game_controller/mole/gen_location/random_data[11]
    SLICE_X39Y41         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.858    -0.669    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X39Y41         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_P/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.268ns (42.960%)  route 0.356ns (57.040%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_LDC/G
    SLICE_X40Y41         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_LDC/Q
                         net (fo=10, routed)          0.191     0.414    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[10]_LDC_n_0
    SLICE_X38Y40         LUT3 (Prop_lut3_I1_O)        0.045     0.459 r  overall_FSM/game_controller/mole/gen_location/rand_reg[9]_C_i_1/O
                         net (fo=6, routed)           0.165     0.624    overall_FSM/game_controller/mole/gen_location/random_data[10]
    SLICE_X40Y40         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.860    -0.667    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X40Y40         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_C/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.223ns (35.415%)  route 0.407ns (64.585%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_LDC/G
    SLICE_X32Y51         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_LDC/Q
                         net (fo=4, routed)           0.238     0.416    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[26]_LDC_n_0
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.461 r  overall_FSM/game_controller/mole/gen_location/rand_reg[25]_C_i_1/O
                         net (fo=3, routed)           0.169     0.630    overall_FSM/game_controller/mole/gen_location/random_data[26]
    SLICE_X33Y47         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.832    -0.695    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X33Y47         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_P/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[12]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.285ns (44.982%)  route 0.349ns (55.018%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[12]_LDC/G
    SLICE_X38Y39         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[12]_LDC/Q
                         net (fo=9, routed)           0.183     0.423    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[12]_LDC_n_0
    SLICE_X38Y40         LUT3 (Prop_lut3_I1_O)        0.045     0.468 r  overall_FSM/game_controller/mole/gen_location/rand_reg[11]_C_i_1/O
                         net (fo=6, routed)           0.165     0.634    overall_FSM/game_controller/mole/gen_location/random_data[12]
    SLICE_X42Y40         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.860    -0.667    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X42Y40         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[11]_C/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.290ns (45.545%)  route 0.347ns (54.455%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC/G
    SLICE_X34Y48         LDCE (EnToQ_ldce_G_Q)        0.245     0.245 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC/Q
                         net (fo=4, routed)           0.156     0.401    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC_n_0
    SLICE_X33Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.446 r  overall_FSM/game_controller/mole/gen_location/p_0_out_i_6/O
                         net (fo=3, routed)           0.191     0.637    overall_FSM/game_controller/mole/gen_location/p_0_out_i_6_n_0
    SLICE_X33Y48         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.832    -0.695    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X33Y48         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_P/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[12]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.653ns  (logic 0.265ns (40.587%)  route 0.388ns (59.413%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_LDC/G
    SLICE_X41Y42         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_LDC/Q
                         net (fo=9, routed)           0.110     0.330    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[13]_LDC_n_0
    SLICE_X40Y42         LUT3 (Prop_lut3_I1_O)        0.045     0.375 r  overall_FSM/game_controller/mole/gen_location/rand_reg[12]_C_i_1/O
                         net (fo=5, routed)           0.278     0.653    overall_FSM/game_controller/mole/gen_location/random_data[13]
    SLICE_X39Y40         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=454, routed)         0.858    -0.669    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X39Y40         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[12]_C/C





