
---------- Begin Simulation Statistics ----------
final_tick                               111875434000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226094                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717748                       # Number of bytes of host memory used
host_op_rate                                   246758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   442.29                       # Real time elapsed on the host
host_tick_rate                              252943655                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111875                       # Number of seconds simulated
sim_ticks                                111875434000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.685012                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062912                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8699262                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             89122                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15845013                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287877                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          577027                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           289150                       # Number of indirect misses.
system.cpu.branchPred.lookups                19685451                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050603                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1214                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.118754                       # CPI: cycles per instruction
system.cpu.discardedOps                        429264                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49117452                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17518711                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083642                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         5297683                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.893851                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        111875434                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       106577751                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11385                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1135                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       231464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          104                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       463293                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            104                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 111875434000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                345                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1426                       # Transaction distribution
system.membus.trans_dist::CleanEvict              119                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9495                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9495                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           345                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        21225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2884096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2884096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9840                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9840    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9840                       # Request fanout histogram
system.membus.respLayer1.occupancy          172064000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            34201000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 111875434000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            222222                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        26353                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       204684                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2071                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9612                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9612                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        204803                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17419                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       614290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        80837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                695127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    104828672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     13301248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              118129920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1649                       # Total snoops (count)
system.tol2bus.snoopTraffic                    365056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           233483                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005328                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.072799                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 232239     99.47%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1244      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             233483                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2300181000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         243281997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1843227000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 111875434000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               204576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17415                       # number of demand (read+write) hits
system.l2.demand_hits::total                   221991                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              204576                       # number of overall hits
system.l2.overall_hits::.cpu.data               17415                       # number of overall hits
system.l2.overall_hits::total                  221991                       # number of overall hits
system.l2.demand_misses::.cpu.inst                227                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               9616                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9843                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               227                       # number of overall misses
system.l2.overall_misses::.cpu.data              9616                       # number of overall misses
system.l2.overall_misses::total                  9843                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     25590000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1183672000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1209262000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     25590000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1183672000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1209262000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           204803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            27031                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               231834                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          204803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           27031                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              231834                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.001108                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.355740                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.042457                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.001108                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.355740                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.042457                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 112731.277533                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 123094.009983                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 122855.023875                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 112731.277533                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 123094.009983                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 122855.023875                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1426                       # number of writebacks
system.l2.writebacks::total                      1426                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          9613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9840                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         9613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9840                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     21050000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    991090000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1012140000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     21050000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    991090000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1012140000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.001108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.355629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.042444                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.001108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.355629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.042444                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 92731.277533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 103098.928534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102859.756098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 92731.277533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 103098.928534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102859.756098                       # average overall mshr miss latency
system.l2.replacements                           1649                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        24927                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            24927                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        24927                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        24927                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       203626                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           203626                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       203626                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       203626                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   117                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9495                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9495                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1168446000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1168446000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 123059.083728                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 123059.083728                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9495                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    978546000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    978546000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 103059.083728                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103059.083728                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         204576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             204576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     25590000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25590000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       204803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         204803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.001108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 112731.277533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112731.277533                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     21050000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     21050000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.001108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001108                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 92731.277533                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92731.277533                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         17298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15226000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15226000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006946                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 125834.710744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 125834.710744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          118                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12544000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12544000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 106305.084746                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 106305.084746                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 111875434000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6569.212996                       # Cycle average of tags in use
system.l2.tags.total_refs                      462155                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9841                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     46.962199                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.321920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       147.186384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6421.704692                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.017967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.783899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.801906                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7687                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3707105                       # Number of tag accesses
system.l2.tags.data_accesses                  3707105                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 111875434000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2460928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2519040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       365056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          365056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            9613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1426                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1426                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            519435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          21997036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22516471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       519435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           519435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3263058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3263058                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3263058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           519435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         21997036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             25779529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5704.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.037521604750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          284                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          284                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               79284                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5412                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9840                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1426                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39360                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5704                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              320                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    988560250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  196800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1726560250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25115.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43865.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30106                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5027                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39360                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5704                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9912                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    290.847458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   275.316084                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   135.515998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           31      0.31%      0.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           29      0.29%      0.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9023     91.03%     91.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      0.18%     91.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          501      5.05%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      0.12%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           56      0.56%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      0.18%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          224      2.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9912                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          284                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     138.577465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.070116                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1690.807457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          281     98.94%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.70%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           284                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          284                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.017606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.016282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.244458                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              282     99.30%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.35%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           284                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2519040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  363840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2519040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               365056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        22.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  111857063000                       # Total gap between requests
system.mem_ctrls.avgGap                    9928729.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2460928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       363840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 519434.856449361367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 21997036.453954674304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3252188.501007290091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          908                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38452                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5704                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30753000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1695807250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1525237827250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33868.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44101.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 267397936.05                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             34129200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             18140100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           136431120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           12449700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8831147520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8904770280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      35461413120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        53398481040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        477.303007                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  92092503500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3735680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  16047250500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             36642480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             19475940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           144599280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           17226000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8831147520.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9186709380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35223990720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53459791320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        477.851030                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  91471844000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3735680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16667910000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    111875434000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 111875434000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     24853648                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         24853648                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     24853648                       # number of overall hits
system.cpu.icache.overall_hits::total        24853648                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       204803                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         204803                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       204803                       # number of overall misses
system.cpu.icache.overall_misses::total        204803                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5562953000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5562953000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5562953000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5562953000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25058451                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25058451                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25058451                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25058451                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008173                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008173                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008173                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008173                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27162.458558                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27162.458558                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27162.458558                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27162.458558                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       204684                       # number of writebacks
system.cpu.icache.writebacks::total            204684                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       204803                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       204803                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       204803                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       204803                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5153347000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5153347000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5153347000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5153347000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008173                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008173                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008173                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008173                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 25162.458558                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25162.458558                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 25162.458558                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25162.458558                       # average overall mshr miss latency
system.cpu.icache.replacements                 204684                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     24853648                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        24853648                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       204803                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        204803                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5562953000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5562953000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25058451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25058451                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27162.458558                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27162.458558                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       204803                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       204803                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5153347000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5153347000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008173                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 25162.458558                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25162.458558                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 111875434000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           118.982998                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25058451                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            204803                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            122.353925                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   118.982998                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.929555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.929555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          50321705                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         50321705                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 111875434000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111875434000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 111875434000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34593494                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34593494                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34596559                       # number of overall hits
system.cpu.dcache.overall_hits::total        34596559                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        32699                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32699                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        32763                       # number of overall misses
system.cpu.dcache.overall_misses::total         32763                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2163221000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2163221000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2163221000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2163221000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34626193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34626193                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34629322                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34629322                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000944                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000944                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000946                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000946                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66155.570507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66155.570507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66026.340689                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66026.340689                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        24927                       # number of writebacks
system.cpu.dcache.writebacks::total             24927                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5700                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5700                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5700                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5700                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        26999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26999                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        27031                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        27031                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1629731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1629731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1631066000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1631066000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000780                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000780                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000781                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000781                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60362.643061                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60362.643061                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60340.571936                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60340.571936                       # average overall mshr miss latency
system.cpu.dcache.replacements                  26775                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20425952                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20425952                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    517135000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    517135000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20444800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20444800                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27437.128608                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27437.128608                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1461                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1461                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17387                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    429727000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    429727000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24715.419566                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24715.419566                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14167542                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14167542                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        13851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1646086000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1646086000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14181393                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14181393                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000977                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 118842.394051                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 118842.394051                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4239                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         9612                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9612                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1200004000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1200004000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 124844.361215                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 124844.361215                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3065                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3065                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           64                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           64                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.020454                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.020454                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1335000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1335000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010227                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010227                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41718.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41718.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111875434000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.388248                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34794810                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             27031                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1287.218749                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.388248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69628115                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69628115                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 111875434000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111875434000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
