

================================================================
== Vitis HLS Report for 'compute_linear_on_stream'
================================================================
* Date:           Wed Jul 31 17:00:24 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.344 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%use_gelu_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %use_gelu_offset"   --->   Operation 4 'read' 'use_gelu_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%in_dim_offset_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %in_dim_offset"   --->   Operation 5 'read' 'in_dim_offset_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.83ns)   --->   "%out_dim_offset_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %out_dim_offset"   --->   Operation 6 'read' 'out_dim_offset_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i10P0A, i10 %out_dim_offset_c, i10 %out_dim_offset_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_dim_cast_i_i = zext i10 %in_dim_offset_read"   --->   Operation 8 'zext' 'in_dim_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_dim_cast_i_i = zext i10 %out_dim_offset_read"   --->   Operation 9 'zext' 'out_dim_cast_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.78ns)   --->   "%add_ln70 = add i11 %out_dim_cast_i_i, i11 15" [Deit_cpp/src/../include/util.hpp:70->Deit_cpp/src/linear.cpp:354]   --->   Operation 10 'add' 'add_ln70' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_dim_iters_i = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln70, i32 4, i32 10" [Deit_cpp/src/../include/util.hpp:70->Deit_cpp/src/linear.cpp:354]   --->   Operation 11 'partselect' 'out_dim_iters_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.78ns)   --->   "%add_ln70_1 = add i11 %in_dim_cast_i_i, i11 15" [Deit_cpp/src/../include/util.hpp:70->Deit_cpp/src/linear.cpp:354]   --->   Operation 12 'add' 'add_ln70_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_dim_iters_i = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %add_ln70_1, i32 4, i32 10" [Deit_cpp/src/../include/util.hpp:70->Deit_cpp/src/linear.cpp:354]   --->   Operation 13 'partselect' 'in_dim_iters_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln278 = zext i7 %out_dim_iters_i" [Deit_cpp/src/linear.cpp:278->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 14 'zext' 'zext_ln278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i7 %in_dim_iters_i" [Deit_cpp/src/linear.cpp:280->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 15 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.77ns)   --->   "%last_in_dim_iter = add i7 %in_dim_iters_i, i7 127" [Deit_cpp/src/linear.cpp:281->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 16 'add' 'last_in_dim_iter' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.51ns)   --->   "%total_dim_iters = mul i14 %zext_ln280, i14 %zext_ln278" [Deit_cpp/src/linear.cpp:282->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 17 'mul' 'total_dim_iters' <Predicate = true> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln282 = zext i14 %total_dim_iters" [Deit_cpp/src/linear.cpp:282->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 18 'zext' 'zext_ln282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln282 = trunc i14 %total_dim_iters" [Deit_cpp/src/linear.cpp:282->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 19 'trunc' 'trunc_ln282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.82ns)   --->   "%last_total_dim_iter = add i13 %trunc_ln282, i13 8191" [Deit_cpp/src/linear.cpp:283->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 20 'add' 'last_total_dim_iter' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln_i = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i13.i7, i13 %trunc_ln282, i7 0" [Deit_cpp/src/linear.cpp:284->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 21 'bitconcatenate' 'shl_ln_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.89ns)   --->   "%iters = add i20 %shl_ln_i, i20 %zext_ln282" [Deit_cpp/src/linear.cpp:284->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 22 'add' 'iters' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 23 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln284 = call void @compute_linear_on_stream_Pipeline__ln290_for_each_i, i20 %iters, i288 %bias, i4096 %weights, i13 %last_total_dim_iter, i7 %last_in_dim_iter, i512 %in_stream, i512 %out_stream, i1 %use_gelu_offset_read, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/linear.cpp:284->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 24 'call' 'call_ln284' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %out_dim_offset_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %out_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %in_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln284 = call void @compute_linear_on_stream_Pipeline__ln290_for_each_i, i20 %iters, i288 %bias, i4096 %weights, i13 %last_total_dim_iter, i7 %last_in_dim_iter, i512 %in_stream, i512 %out_stream, i1 %use_gelu_offset_read, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/linear.cpp:284->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354]   --->   Operation 28 'call' 'call_ln284' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln354 = ret" [Deit_cpp/src/linear.cpp:354]   --->   Operation 29 'ret' 'ret_ln354' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	wire read operation ('out_dim_offset_read') on port 'out_dim_offset' [12]  (1.84 ns)
	fifo write operation ('write_ln0') on port 'out_dim_offset_c' [14]  (1.84 ns)

 <State 2>: 2.4ns
The critical path consists of the following:
	'mul' operation ('total_dim_iters', Deit_cpp/src/linear.cpp:282->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354) [26]  (1.51 ns)
	'add' operation ('iters', Deit_cpp/src/linear.cpp:284->Deit_cpp/src/linear.cpp:354->Deit_cpp/src/linear.cpp:354) [31]  (0.894 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
