
F4_flight_controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c178  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000304  0800c308  0800c308  0001c308  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c60c  0800c60c  00020f24  2**0
                  CONTENTS
  4 .ARM          00000008  0800c60c  0800c60c  0001c60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c614  0800c614  00020f24  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c614  0800c614  0001c614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c618  0800c618  0001c618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000f24  20000000  0800c61c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a34  20000f24  0800d540  00020f24  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001958  0800d540  00021958  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020f24  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002cf08  00000000  00000000  00020f54  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000524b  00000000  00000000  0004de5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017b0  00000000  00000000  000530a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001560  00000000  00000000  00054858  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027bbe  00000000  00000000  00055db8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001e65b  00000000  00000000  0007d976  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cc4c5  00000000  00000000  0009bfd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00168496  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ecc  00000000  00000000  00168514  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000f24 	.word	0x20000f24
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c2f0 	.word	0x0800c2f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000f28 	.word	0x20000f28
 80001cc:	0800c2f0 	.word	0x0800c2f0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b972 	b.w	8000f44 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	4688      	mov	r8, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14b      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4615      	mov	r5, r2
 8000c8a:	d967      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b14a      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c92:	f1c2 0720 	rsb	r7, r2, #32
 8000c96:	fa01 f302 	lsl.w	r3, r1, r2
 8000c9a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c9e:	4095      	lsls	r5, r2
 8000ca0:	ea47 0803 	orr.w	r8, r7, r3
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cb0:	fa1f fc85 	uxth.w	ip, r5
 8000cb4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cb8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18eb      	adds	r3, r5, r3
 8000cc6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cca:	f080 811b 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8118 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000cd4:	3f02      	subs	r7, #2
 8000cd6:	442b      	add	r3, r5
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ce0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cec:	45a4      	cmp	ip, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	192c      	adds	r4, r5, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8107 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cfa:	45a4      	cmp	ip, r4
 8000cfc:	f240 8104 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000d00:	3802      	subs	r0, #2
 8000d02:	442c      	add	r4, r5
 8000d04:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d08:	eba4 040c 	sub.w	r4, r4, ip
 8000d0c:	2700      	movs	r7, #0
 8000d0e:	b11e      	cbz	r6, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c6 4300 	strd	r4, r3, [r6]
 8000d18:	4639      	mov	r1, r7
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0xbe>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80eb 	beq.w	8000efe <__udivmoddi4+0x286>
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d2e:	4638      	mov	r0, r7
 8000d30:	4639      	mov	r1, r7
 8000d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d36:	fab3 f783 	clz	r7, r3
 8000d3a:	2f00      	cmp	r7, #0
 8000d3c:	d147      	bne.n	8000dce <__udivmoddi4+0x156>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d302      	bcc.n	8000d48 <__udivmoddi4+0xd0>
 8000d42:	4282      	cmp	r2, r0
 8000d44:	f200 80fa 	bhi.w	8000f3c <__udivmoddi4+0x2c4>
 8000d48:	1a84      	subs	r4, r0, r2
 8000d4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d4e:	2001      	movs	r0, #1
 8000d50:	4698      	mov	r8, r3
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d0e0      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000d56:	e9c6 4800 	strd	r4, r8, [r6]
 8000d5a:	e7dd      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000d5c:	b902      	cbnz	r2, 8000d60 <__udivmoddi4+0xe8>
 8000d5e:	deff      	udf	#255	; 0xff
 8000d60:	fab2 f282 	clz	r2, r2
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f040 808f 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d6a:	1b49      	subs	r1, r1, r5
 8000d6c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d70:	fa1f f885 	uxth.w	r8, r5
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d7a:	0c23      	lsrs	r3, r4, #16
 8000d7c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d80:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d84:	fb08 f10c 	mul.w	r1, r8, ip
 8000d88:	4299      	cmp	r1, r3
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8c:	18eb      	adds	r3, r5, r3
 8000d8e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4299      	cmp	r1, r3
 8000d96:	f200 80cd 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d9a:	4684      	mov	ip, r0
 8000d9c:	1a59      	subs	r1, r3, r1
 8000d9e:	b2a3      	uxth	r3, r4
 8000da0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000da4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000da8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dac:	fb08 f800 	mul.w	r8, r8, r0
 8000db0:	45a0      	cmp	r8, r4
 8000db2:	d907      	bls.n	8000dc4 <__udivmoddi4+0x14c>
 8000db4:	192c      	adds	r4, r5, r4
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	d202      	bcs.n	8000dc2 <__udivmoddi4+0x14a>
 8000dbc:	45a0      	cmp	r8, r4
 8000dbe:	f200 80b6 	bhi.w	8000f2e <__udivmoddi4+0x2b6>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	eba4 0408 	sub.w	r4, r4, r8
 8000dc8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dcc:	e79f      	b.n	8000d0e <__udivmoddi4+0x96>
 8000dce:	f1c7 0c20 	rsb	ip, r7, #32
 8000dd2:	40bb      	lsls	r3, r7
 8000dd4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dd8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ddc:	fa01 f407 	lsl.w	r4, r1, r7
 8000de0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000de4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000de8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dec:	4325      	orrs	r5, r4
 8000dee:	fbb3 f9f8 	udiv	r9, r3, r8
 8000df2:	0c2c      	lsrs	r4, r5, #16
 8000df4:	fb08 3319 	mls	r3, r8, r9, r3
 8000df8:	fa1f fa8e 	uxth.w	sl, lr
 8000dfc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e00:	fb09 f40a 	mul.w	r4, r9, sl
 8000e04:	429c      	cmp	r4, r3
 8000e06:	fa02 f207 	lsl.w	r2, r2, r7
 8000e0a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1e 0303 	adds.w	r3, lr, r3
 8000e14:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e18:	f080 8087 	bcs.w	8000f2a <__udivmoddi4+0x2b2>
 8000e1c:	429c      	cmp	r4, r3
 8000e1e:	f240 8084 	bls.w	8000f2a <__udivmoddi4+0x2b2>
 8000e22:	f1a9 0902 	sub.w	r9, r9, #2
 8000e26:	4473      	add	r3, lr
 8000e28:	1b1b      	subs	r3, r3, r4
 8000e2a:	b2ad      	uxth	r5, r5
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e38:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e3c:	45a2      	cmp	sl, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1e 0404 	adds.w	r4, lr, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	d26b      	bcs.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4a:	45a2      	cmp	sl, r4
 8000e4c:	d969      	bls.n	8000f22 <__udivmoddi4+0x2aa>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	4474      	add	r4, lr
 8000e52:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e56:	fba0 8902 	umull	r8, r9, r0, r2
 8000e5a:	eba4 040a 	sub.w	r4, r4, sl
 8000e5e:	454c      	cmp	r4, r9
 8000e60:	46c2      	mov	sl, r8
 8000e62:	464b      	mov	r3, r9
 8000e64:	d354      	bcc.n	8000f10 <__udivmoddi4+0x298>
 8000e66:	d051      	beq.n	8000f0c <__udivmoddi4+0x294>
 8000e68:	2e00      	cmp	r6, #0
 8000e6a:	d069      	beq.n	8000f40 <__udivmoddi4+0x2c8>
 8000e6c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e70:	eb64 0403 	sbc.w	r4, r4, r3
 8000e74:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e78:	40fd      	lsrs	r5, r7
 8000e7a:	40fc      	lsrs	r4, r7
 8000e7c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e80:	e9c6 5400 	strd	r5, r4, [r6]
 8000e84:	2700      	movs	r7, #0
 8000e86:	e747      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000e88:	f1c2 0320 	rsb	r3, r2, #32
 8000e8c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e90:	4095      	lsls	r5, r2
 8000e92:	fa01 f002 	lsl.w	r0, r1, r2
 8000e96:	fa21 f303 	lsr.w	r3, r1, r3
 8000e9a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e9e:	4338      	orrs	r0, r7
 8000ea0:	0c01      	lsrs	r1, r0, #16
 8000ea2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ea6:	fa1f f885 	uxth.w	r8, r5
 8000eaa:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eae:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb2:	fb07 f308 	mul.w	r3, r7, r8
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ebc:	d907      	bls.n	8000ece <__udivmoddi4+0x256>
 8000ebe:	1869      	adds	r1, r5, r1
 8000ec0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ec4:	d22f      	bcs.n	8000f26 <__udivmoddi4+0x2ae>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	d92d      	bls.n	8000f26 <__udivmoddi4+0x2ae>
 8000eca:	3f02      	subs	r7, #2
 8000ecc:	4429      	add	r1, r5
 8000ece:	1acb      	subs	r3, r1, r3
 8000ed0:	b281      	uxth	r1, r0
 8000ed2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ed6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ede:	fb00 f308 	mul.w	r3, r0, r8
 8000ee2:	428b      	cmp	r3, r1
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x27e>
 8000ee6:	1869      	adds	r1, r5, r1
 8000ee8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000eec:	d217      	bcs.n	8000f1e <__udivmoddi4+0x2a6>
 8000eee:	428b      	cmp	r3, r1
 8000ef0:	d915      	bls.n	8000f1e <__udivmoddi4+0x2a6>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4429      	add	r1, r5
 8000ef6:	1ac9      	subs	r1, r1, r3
 8000ef8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000efc:	e73b      	b.n	8000d76 <__udivmoddi4+0xfe>
 8000efe:	4637      	mov	r7, r6
 8000f00:	4630      	mov	r0, r6
 8000f02:	e709      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f04:	4607      	mov	r7, r0
 8000f06:	e6e7      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f08:	4618      	mov	r0, r3
 8000f0a:	e6fb      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f0c:	4541      	cmp	r1, r8
 8000f0e:	d2ab      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f10:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f14:	eb69 020e 	sbc.w	r2, r9, lr
 8000f18:	3801      	subs	r0, #1
 8000f1a:	4613      	mov	r3, r2
 8000f1c:	e7a4      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f1e:	4660      	mov	r0, ip
 8000f20:	e7e9      	b.n	8000ef6 <__udivmoddi4+0x27e>
 8000f22:	4618      	mov	r0, r3
 8000f24:	e795      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f26:	4667      	mov	r7, ip
 8000f28:	e7d1      	b.n	8000ece <__udivmoddi4+0x256>
 8000f2a:	4681      	mov	r9, r0
 8000f2c:	e77c      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f2e:	3802      	subs	r0, #2
 8000f30:	442c      	add	r4, r5
 8000f32:	e747      	b.n	8000dc4 <__udivmoddi4+0x14c>
 8000f34:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f38:	442b      	add	r3, r5
 8000f3a:	e72f      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f3c:	4638      	mov	r0, r7
 8000f3e:	e708      	b.n	8000d52 <__udivmoddi4+0xda>
 8000f40:	4637      	mov	r7, r6
 8000f42:	e6e9      	b.n	8000d18 <__udivmoddi4+0xa0>

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <angle_180>:
static float absolu(float x);
static float acc_correction(float x);
static float angle_180(float x);


static float angle_180(float x){
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	ed87 0a01 	vstr	s0, [r7, #4]
	if(x > 180)
 8000f52:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f56:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8000fac <angle_180+0x64>
 8000f5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f62:	dd08      	ble.n	8000f76 <angle_180+0x2e>
		x -= 360;
 8000f64:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f68:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8000fb0 <angle_180+0x68>
 8000f6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000f70:	edc7 7a01 	vstr	s15, [r7, #4]
 8000f74:	e010      	b.n	8000f98 <angle_180+0x50>
	else if( x < -180)
 8000f76:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f7a:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8000fb4 <angle_180+0x6c>
 8000f7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f86:	d507      	bpl.n	8000f98 <angle_180+0x50>
		x += 360 ;
 8000f88:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f8c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8000fb0 <angle_180+0x68>
 8000f90:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f94:	edc7 7a01 	vstr	s15, [r7, #4]
	return x ;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	ee07 3a90 	vmov	s15, r3
}
 8000f9e:	eeb0 0a67 	vmov.f32	s0, s15
 8000fa2:	370c      	adds	r7, #12
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	43340000 	.word	0x43340000
 8000fb0:	43b40000 	.word	0x43b40000
 8000fb4:	c3340000 	.word	0xc3340000

08000fb8 <absolu>:

static float absolu(float x){
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	ed87 0a01 	vstr	s0, [r7, #4]
	if( x > 0)
 8000fc2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000fce:	dd02      	ble.n	8000fd6 <absolu+0x1e>
		return x ;
 8000fd0:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fd4:	e003      	b.n	8000fde <absolu+0x26>
	else
		return -x ;
 8000fd6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fda:	eef1 7a67 	vneg.f32	s15, s15
}
 8000fde:	eeb0 0a67 	vmov.f32	s0, s15
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <acc_correction>:
static float acc_correction(float x){
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	ed87 0a01 	vstr	s0, [r7, #4]
	x = ( x > 0) ? 180 - x : -180 -x ;
 8000ff6:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ffa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001002:	dd06      	ble.n	8001012 <acc_correction+0x26>
 8001004:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001038 <acc_correction+0x4c>
 8001008:	edd7 7a01 	vldr	s15, [r7, #4]
 800100c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001010:	e005      	b.n	800101e <acc_correction+0x32>
 8001012:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 800103c <acc_correction+0x50>
 8001016:	edd7 7a01 	vldr	s15, [r7, #4]
 800101a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800101e:	edc7 7a01 	vstr	s15, [r7, #4]
	return x ;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	ee07 3a90 	vmov	s15, r3
}
 8001028:	eeb0 0a67 	vmov.f32	s0, s15
 800102c:	370c      	adds	r7, #12
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	43340000 	.word	0x43340000
 800103c:	c3340000 	.word	0xc3340000

08001040 <ORIENTATION_Init>:

void ORIENTATION_Init(orientation_t * orientation, gyro_t * gyro, acc_t * acc, int32_t frequency){
 8001040:	b480      	push	{r7}
 8001042:	b087      	sub	sp, #28
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
 800104c:	603b      	str	r3, [r7, #0]
	//Link data structures
	orientation->acc = acc ;
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	687a      	ldr	r2, [r7, #4]
 8001052:	625a      	str	r2, [r3, #36]	; 0x24
	orientation->gyro = gyro ;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	68ba      	ldr	r2, [r7, #8]
 8001058:	621a      	str	r2, [r3, #32]
	orientation->angular_velocity = gyro->filtered ;
 800105a:	68bb      	ldr	r3, [r7, #8]
 800105c:	f103 0208 	add.w	r2, r3, #8
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	60da      	str	r2, [r3, #12]

	//Configure our frequency
	orientation->frequency = frequency ;
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	683a      	ldr	r2, [r7, #0]
 8001068:	629a      	str	r2, [r3, #40]	; 0x28
	orientation->periode = (float)1 / (float)frequency ;
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	ee07 3a90 	vmov	s15, r3
 8001070:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001074:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001078:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

	orientation->alpha = ORIENTATION_ALPHA ;
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	4a0f      	ldr	r2, [pc, #60]	; (80010c4 <ORIENTATION_Init+0x84>)
 8001086:	631a      	str	r2, [r3, #48]	; 0x30

	//Init our values to zero
	for(int x = 0; x < 3; x++)
 8001088:	2300      	movs	r3, #0
 800108a:	617b      	str	r3, [r7, #20]
 800108c:	e011      	b.n	80010b2 <ORIENTATION_Init+0x72>
	{
		orientation->angular_position[x] = 0 ;
 800108e:	68fa      	ldr	r2, [r7, #12]
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4413      	add	r3, r2
 8001096:	f04f 0200 	mov.w	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
		orientation->angular_velocity[x] = 0 ;
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	68da      	ldr	r2, [r3, #12]
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	4413      	add	r3, r2
 80010a6:	f04f 0200 	mov.w	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
	for(int x = 0; x < 3; x++)
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	3301      	adds	r3, #1
 80010b0:	617b      	str	r3, [r7, #20]
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	ddea      	ble.n	800108e <ORIENTATION_Init+0x4e>
	}

}
 80010b8:	bf00      	nop
 80010ba:	371c      	adds	r7, #28
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr
 80010c4:	3f7d70a4 	.word	0x3f7d70a4

080010c8 <ORIENTATION_Update>:

void ORIENTATION_Update(orientation_t * orientation){
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
	//Just to make the code lighter
	acc_t * acc = orientation->acc ;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010d4:	61fb      	str	r3, [r7, #28]
	gyro_t * gyro = orientation->gyro ;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6a1b      	ldr	r3, [r3, #32]
 80010da:	61bb      	str	r3, [r7, #24]

	//Guess our angular position using the accelerometer

	//Total acceleration
	float acc_total = acc->filtered[ACC_AXE_X] * acc->filtered[ACC_AXE_X] ;
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	ed93 7a02 	vldr	s14, [r3, #8]
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	edd3 7a02 	vldr	s15, [r3, #8]
 80010e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ec:	edc7 7a05 	vstr	s15, [r7, #20]
	acc_total += acc->filtered[ACC_AXE_Y] * acc->filtered[ACC_AXE_Y] ;
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	ed93 7a03 	vldr	s14, [r3, #12]
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80010fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001100:	ed97 7a05 	vldr	s14, [r7, #20]
 8001104:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001108:	edc7 7a05 	vstr	s15, [r7, #20]
	acc_total += acc->filtered[ACC_AXE_Z] * acc->filtered[ACC_AXE_Z] ;
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	ed93 7a04 	vldr	s14, [r3, #16]
 8001112:	69fb      	ldr	r3, [r7, #28]
 8001114:	edd3 7a04 	vldr	s15, [r3, #16]
 8001118:	ee67 7a27 	vmul.f32	s15, s14, s15
 800111c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001120:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001124:	edc7 7a05 	vstr	s15, [r7, #20]
	acc_total = sqrtf(acc_total);
 8001128:	ed97 0a05 	vldr	s0, [r7, #20]
 800112c:	f00a ff92 	bl	800c054 <sqrtf>
 8001130:	ed87 0a05 	vstr	s0, [r7, #20]

	if(acc_total)	//To avoid /0
 8001134:	edd7 7a05 	vldr	s15, [r7, #20]
 8001138:	eef5 7a40 	vcmp.f32	s15, #0.0
 800113c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001140:	d069      	beq.n	8001216 <ORIENTATION_Update+0x14e>
	{
		if(absolu(acc->filtered[ACC_AXE_X]) < acc_total)	//To avoid asin x with x greater than 1
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	edd3 7a02 	vldr	s15, [r3, #8]
 8001148:	eeb0 0a67 	vmov.f32	s0, s15
 800114c:	f7ff ff34 	bl	8000fb8 <absolu>
 8001150:	eeb0 7a40 	vmov.f32	s14, s0
 8001154:	edd7 7a05 	vldr	s15, [r7, #20]
 8001158:	eef4 7ac7 	vcmpe.f32	s15, s14
 800115c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001160:	dd15      	ble.n	800118e <ORIENTATION_Update+0xc6>
			orientation->acc_angles[ACC_AXE_Y] = -asinf(acc->filtered[ACC_AXE_X] / acc_total) * 57.32f;
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	ed93 7a02 	vldr	s14, [r3, #8]
 8001168:	edd7 7a05 	vldr	s15, [r7, #20]
 800116c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001170:	eeb0 0a66 	vmov.f32	s0, s13
 8001174:	f00a ff16 	bl	800bfa4 <asinf>
 8001178:	eef0 7a40 	vmov.f32	s15, s0
 800117c:	eef1 7a67 	vneg.f32	s15, s15
 8001180:	ed9f 7a74 	vldr	s14, [pc, #464]	; 8001354 <ORIENTATION_Update+0x28c>
 8001184:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	edc3 7a05 	vstr	s15, [r3, #20]
		if(absolu(acc->filtered[ACC_AXE_Y]) < acc_total) 	//To avoid asin x with x greater than 1
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	edd3 7a03 	vldr	s15, [r3, #12]
 8001194:	eeb0 0a67 	vmov.f32	s0, s15
 8001198:	f7ff ff0e 	bl	8000fb8 <absolu>
 800119c:	eeb0 7a40 	vmov.f32	s14, s0
 80011a0:	edd7 7a05 	vldr	s15, [r7, #20]
 80011a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ac:	dd13      	ble.n	80011d6 <ORIENTATION_Update+0x10e>
			orientation->acc_angles[ACC_AXE_X] = asinf(acc->filtered[ACC_AXE_Y] / acc_total) * 57.32f;
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	ed93 7a03 	vldr	s14, [r3, #12]
 80011b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80011b8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80011bc:	eeb0 0a66 	vmov.f32	s0, s13
 80011c0:	f00a fef0 	bl	800bfa4 <asinf>
 80011c4:	eeb0 7a40 	vmov.f32	s14, s0
 80011c8:	eddf 7a62 	vldr	s15, [pc, #392]	; 8001354 <ORIENTATION_Update+0x28c>
 80011cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	edc3 7a04 	vstr	s15, [r3, #16]
		if(acc->filtered[ACC_AXE_Z] < 0)
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	edd3 7a04 	vldr	s15, [r3, #16]
 80011dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80011e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e4:	d517      	bpl.n	8001216 <ORIENTATION_Update+0x14e>
		{
			orientation->acc_angles[ACC_AXE_X] = acc_correction(orientation->acc_angles[ACC_AXE_X]);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	edd3 7a04 	vldr	s15, [r3, #16]
 80011ec:	eeb0 0a67 	vmov.f32	s0, s15
 80011f0:	f7ff fefc 	bl	8000fec <acc_correction>
 80011f4:	eef0 7a40 	vmov.f32	s15, s0
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	edc3 7a04 	vstr	s15, [r3, #16]
			orientation->acc_angles[ACC_AXE_Y] = acc_correction(orientation->acc_angles[ACC_AXE_Y]);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	edd3 7a05 	vldr	s15, [r3, #20]
 8001204:	eeb0 0a67 	vmov.f32	s0, s15
 8001208:	f7ff fef0 	bl	8000fec <acc_correction>
 800120c:	eef0 7a40 	vmov.f32	s15, s0
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	edc3 7a05 	vstr	s15, [r3, #20]
		}
	}

	//If it's our first use, we dont use the gyro
	if(first_use)
 8001216:	4b50      	ldr	r3, [pc, #320]	; (8001358 <ORIENTATION_Update+0x290>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d00f      	beq.n	800123e <ORIENTATION_Update+0x176>
	{
		orientation->angular_position[GYRO_AXE_X] = orientation->acc_angles[ACC_AXE_X] ;
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	691a      	ldr	r2, [r3, #16]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	601a      	str	r2, [r3, #0]
		orientation->angular_position[GYRO_AXE_Y] = orientation->acc_angles[ACC_AXE_Y] ;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	695a      	ldr	r2, [r3, #20]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	605a      	str	r2, [r3, #4]
		orientation->angular_position[GYRO_AXE_Z] = 0 ;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f04f 0200 	mov.w	r2, #0
 8001234:	609a      	str	r2, [r3, #8]
		first_use = FALSE ;
 8001236:	4b48      	ldr	r3, [pc, #288]	; (8001358 <ORIENTATION_Update+0x290>)
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
		orientation->angular_position[GYRO_AXE_Y] = orientation->alpha * orientation->angular_position[GYRO_AXE_Y] + (1.0f - orientation->alpha) * orientation->acc_angles[ACC_AXE_Y];



	}
}
 800123c:	e085      	b.n	800134a <ORIENTATION_Update+0x282>
		float dx = gyro->filtered[GYRO_AXE_X] * orientation->periode ;
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	ed93 7a02 	vldr	s14, [r3, #8]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800124a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800124e:	edc7 7a04 	vstr	s15, [r7, #16]
		float dy = gyro->filtered[GYRO_AXE_Y] * orientation->periode ;
 8001252:	69bb      	ldr	r3, [r7, #24]
 8001254:	ed93 7a03 	vldr	s14, [r3, #12]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800125e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001262:	edc7 7a03 	vstr	s15, [r7, #12]
		float dz = gyro->filtered[GYRO_AXE_Z] * orientation->periode ;
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	ed93 7a04 	vldr	s14, [r3, #16]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8001272:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001276:	edc7 7a02 	vstr	s15, [r7, #8]
		orientation->angular_position[GYRO_AXE_X] += dx ;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	ed93 7a00 	vldr	s14, [r3]
 8001280:	edd7 7a04 	vldr	s15, [r7, #16]
 8001284:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	edc3 7a00 	vstr	s15, [r3]
		orientation->angular_position[GYRO_AXE_Y] += dy ;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	ed93 7a01 	vldr	s14, [r3, #4]
 8001294:	edd7 7a03 	vldr	s15, [r7, #12]
 8001298:	ee77 7a27 	vadd.f32	s15, s14, s15
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	edc3 7a01 	vstr	s15, [r3, #4]
		orientation->angular_position[GYRO_AXE_Z] += dz ;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	ed93 7a02 	vldr	s14, [r3, #8]
 80012a8:	edd7 7a02 	vldr	s15, [r7, #8]
 80012ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	edc3 7a02 	vstr	s15, [r3, #8]
		orientation->angular_position[GYRO_AXE_X] = angle_180(orientation->angular_position[GYRO_AXE_X]);
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	edd3 7a00 	vldr	s15, [r3]
 80012bc:	eeb0 0a67 	vmov.f32	s0, s15
 80012c0:	f7ff fe42 	bl	8000f48 <angle_180>
 80012c4:	eef0 7a40 	vmov.f32	s15, s0
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	edc3 7a00 	vstr	s15, [r3]
		orientation->angular_position[GYRO_AXE_Y] = angle_180(orientation->angular_position[GYRO_AXE_Y]);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	edd3 7a01 	vldr	s15, [r3, #4]
 80012d4:	eeb0 0a67 	vmov.f32	s0, s15
 80012d8:	f7ff fe36 	bl	8000f48 <angle_180>
 80012dc:	eef0 7a40 	vmov.f32	s15, s0
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	edc3 7a01 	vstr	s15, [r3, #4]
		orientation->angular_position[GYRO_AXE_X] = orientation->alpha * orientation->angular_position[GYRO_AXE_X] + (1.0f - orientation->alpha) * orientation->acc_angles[ACC_AXE_X];
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	edd3 7a00 	vldr	s15, [r3]
 80012f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80012fc:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001300:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	edd3 7a04 	vldr	s15, [r3, #16]
 800130a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800130e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edc3 7a00 	vstr	s15, [r3]
		orientation->angular_position[GYRO_AXE_Y] = orientation->alpha * orientation->angular_position[GYRO_AXE_Y] + (1.0f - orientation->alpha) * orientation->acc_angles[ACC_AXE_Y];
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	edd3 7a01 	vldr	s15, [r3, #4]
 8001324:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800132e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001332:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	edd3 7a05 	vldr	s15, [r3, #20]
 800133c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001340:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800134a:	bf00      	nop
 800134c:	3720      	adds	r7, #32
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	426547ae 	.word	0x426547ae
 8001358:	20000000 	.word	0x20000000

0800135c <DEBUG_init>:
#include "debug.h"
#include "retarget.h"

extern UART_HandleTypeDef huart6 ;

void DEBUG_init(void){
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
	RetargetInit(&huart6);
 8001360:	4803      	ldr	r0, [pc, #12]	; (8001370 <DEBUG_init+0x14>)
 8001362:	f000 f809 	bl	8001378 <RetargetInit>
	printf("Debuger is init\n");
 8001366:	4803      	ldr	r0, [pc, #12]	; (8001374 <DEBUG_init+0x18>)
 8001368:	f008 feb2 	bl	800a0d0 <puts>
}
 800136c:	bf00      	nop
 800136e:	bd80      	pop	{r7, pc}
 8001370:	200018d0 	.word	0x200018d0
 8001374:	0800c308 	.word	0x0800c308

08001378 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8001380:	4a07      	ldr	r2, [pc, #28]	; (80013a0 <RetargetInit+0x28>)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001386:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <RetargetInit+0x2c>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	6898      	ldr	r0, [r3, #8]
 800138c:	2300      	movs	r3, #0
 800138e:	2202      	movs	r2, #2
 8001390:	2100      	movs	r1, #0
 8001392:	f008 fea5 	bl	800a0e0 <setvbuf>
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20001000 	.word	0x20001000
 80013a4:	20000d50 	.word	0x20000d50

080013a8 <_isatty>:

int _isatty(int fd) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	db04      	blt.n	80013c0 <_isatty+0x18>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	dc01      	bgt.n	80013c0 <_isatty+0x18>
    return 1;
 80013bc:	2301      	movs	r3, #1
 80013be:	e005      	b.n	80013cc <_isatty+0x24>

  errno = EBADF;
 80013c0:	f008 f96a 	bl	8009698 <__errno>
 80013c4:	4602      	mov	r2, r0
 80013c6:	2309      	movs	r3, #9
 80013c8:	6013      	str	r3, [r2, #0]
  return 0;
 80013ca:	2300      	movs	r3, #0
}
 80013cc:	4618      	mov	r0, r3
 80013ce:	3708      	adds	r7, #8
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bd80      	pop	{r7, pc}

080013d4 <_write>:

int _write(int fd, char* ptr, int len) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	60f8      	str	r0, [r7, #12]
 80013dc:	60b9      	str	r1, [r7, #8]
 80013de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d002      	beq.n	80013ec <_write+0x18>
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	2b02      	cmp	r3, #2
 80013ea:	d110      	bne.n	800140e <_write+0x3a>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, 100);
 80013ec:	4b0d      	ldr	r3, [pc, #52]	; (8001424 <_write+0x50>)
 80013ee:	6818      	ldr	r0, [r3, #0]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	2364      	movs	r3, #100	; 0x64
 80013f6:	68b9      	ldr	r1, [r7, #8]
 80013f8:	f006 fde5 	bl	8007fc6 <HAL_UART_Transmit>
 80013fc:	4603      	mov	r3, r0
 80013fe:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8001400:	7dfb      	ldrb	r3, [r7, #23]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d101      	bne.n	800140a <_write+0x36>
      return len;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	e008      	b.n	800141c <_write+0x48>
    else
      return EIO;
 800140a:	2305      	movs	r3, #5
 800140c:	e006      	b.n	800141c <_write+0x48>
  }
  errno = EBADF;
 800140e:	f008 f943 	bl	8009698 <__errno>
 8001412:	4602      	mov	r2, r0
 8001414:	2309      	movs	r3, #9
 8001416:	6013      	str	r3, [r2, #0]
  return -1;
 8001418:	f04f 33ff 	mov.w	r3, #4294967295
}
 800141c:	4618      	mov	r0, r3
 800141e:	3718      	adds	r7, #24
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	20001000 	.word	0x20001000

08001428 <_close>:

int _close(int fd) {
 8001428:	b580      	push	{r7, lr}
 800142a:	b082      	sub	sp, #8
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2b00      	cmp	r3, #0
 8001434:	db04      	blt.n	8001440 <_close+0x18>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2b02      	cmp	r3, #2
 800143a:	dc01      	bgt.n	8001440 <_close+0x18>
    return 0;
 800143c:	2300      	movs	r3, #0
 800143e:	e006      	b.n	800144e <_close+0x26>

  errno = EBADF;
 8001440:	f008 f92a 	bl	8009698 <__errno>
 8001444:	4602      	mov	r2, r0
 8001446:	2309      	movs	r3, #9
 8001448:	6013      	str	r3, [r2, #0]
  return -1;
 800144a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800144e:	4618      	mov	r0, r3
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}

08001456 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8001456:	b580      	push	{r7, lr}
 8001458:	b084      	sub	sp, #16
 800145a:	af00      	add	r7, sp, #0
 800145c:	60f8      	str	r0, [r7, #12]
 800145e:	60b9      	str	r1, [r7, #8]
 8001460:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 8001462:	f008 f919 	bl	8009698 <__errno>
 8001466:	4602      	mov	r2, r0
 8001468:	2309      	movs	r3, #9
 800146a:	6013      	str	r3, [r2, #0]
  return -1;
 800146c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001470:	4618      	mov	r0, r3
 8001472:	3710      	adds	r7, #16
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <_read>:

int _read(int fd, char* ptr, int len) {
 8001478:	b580      	push	{r7, lr}
 800147a:	b086      	sub	sp, #24
 800147c:	af00      	add	r7, sp, #0
 800147e:	60f8      	str	r0, [r7, #12]
 8001480:	60b9      	str	r1, [r7, #8]
 8001482:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	2b00      	cmp	r3, #0
 8001488:	d110      	bne.n	80014ac <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800148a:	4b0e      	ldr	r3, [pc, #56]	; (80014c4 <_read+0x4c>)
 800148c:	6818      	ldr	r0, [r3, #0]
 800148e:	f04f 33ff 	mov.w	r3, #4294967295
 8001492:	2201      	movs	r2, #1
 8001494:	68b9      	ldr	r1, [r7, #8]
 8001496:	f006 fe2f 	bl	80080f8 <HAL_UART_Receive>
 800149a:	4603      	mov	r3, r0
 800149c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800149e:	7dfb      	ldrb	r3, [r7, #23]
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d101      	bne.n	80014a8 <_read+0x30>
      return 1;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e008      	b.n	80014ba <_read+0x42>
    else
      return EIO;
 80014a8:	2305      	movs	r3, #5
 80014aa:	e006      	b.n	80014ba <_read+0x42>
  }
  errno = EBADF;
 80014ac:	f008 f8f4 	bl	8009698 <__errno>
 80014b0:	4602      	mov	r2, r0
 80014b2:	2309      	movs	r3, #9
 80014b4:	6013      	str	r3, [r2, #0]
  return -1;
 80014b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	3718      	adds	r7, #24
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	20001000 	.word	0x20001000

080014c8 <_fstat>:

int _fstat(int fd, struct stat* st) {
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	db08      	blt.n	80014ea <_fstat+0x22>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2b02      	cmp	r3, #2
 80014dc:	dc05      	bgt.n	80014ea <_fstat+0x22>
    st->st_mode = S_IFCHR;
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014e4:	605a      	str	r2, [r3, #4]
    return 0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	e005      	b.n	80014f6 <_fstat+0x2e>
  }

  errno = EBADF;
 80014ea:	f008 f8d5 	bl	8009698 <__errno>
 80014ee:	4602      	mov	r2, r0
 80014f0:	2309      	movs	r3, #9
 80014f2:	6013      	str	r3, [r2, #0]
  return 0;
 80014f4:	2300      	movs	r3, #0
}
 80014f6:	4618      	mov	r0, r3
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
	...

08001500 <gyro_init_ok_func>:
		[EVENT_MAIN_GYRO_INIT_OK] = DEFINE_EVENT(gyro_init_ok_func, 1, EVENT_ENABLED),
		[EVENT_MAIN_ACC_INIT_OK] = DEFINE_EVENT(acc_init_ok_func, 1, EVENT_DISABLED),
		[EVENT_MAIN_IBUS_DATA_RDY] = DEFINE_EVENT(ibus_data_rdy, 1, EVENT_ENABLED)
};

static void gyro_init_ok_func(mask_def_ids_t mask_id){
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	71fb      	strb	r3, [r7, #7]
	//On dit que le gyro est ok et qu'il effectu des mesures
	EVENT_Set_flag(FLAG_GYRO_READING);
 800150a:	2001      	movs	r0, #1
 800150c:	f000 f984 	bl	8001818 <EVENT_Set_flag>
	//On lance la tche d'update du gyro
	SCHEDULER_task_set_mode(TASK_GYRO_UPDATE, TASK_MODE_TIME);
 8001510:	2101      	movs	r1, #1
 8001512:	2004      	movs	r0, #4
 8001514:	f000 fd06 	bl	8001f24 <SCHEDULER_task_set_mode>
	events_main[EVENT_MAIN_GYRO_INIT_OK].state = EVENT_DISABLED ;
 8001518:	4b03      	ldr	r3, [pc, #12]	; (8001528 <gyro_init_ok_func+0x28>)
 800151a:	2201      	movs	r2, #1
 800151c:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
}
 8001520:	bf00      	nop
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	20000004 	.word	0x20000004

0800152c <acc_init_ok_func>:

static void acc_init_ok_func(mask_def_ids_t mask_id){
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	71fb      	strb	r3, [r7, #7]
	//On dit que le gyro est ok et qu'il effectu des mesures
	EVENT_Set_flag(FLAG_ACC_READING);
 8001536:	2005      	movs	r0, #5
 8001538:	f000 f96e 	bl	8001818 <EVENT_Set_flag>
	//On lance la tche d'update du gyro
	SCHEDULER_task_set_mode(TASK_ACC_UPDATE, TASK_MODE_TIME);
 800153c:	2101      	movs	r1, #1
 800153e:	2006      	movs	r0, #6
 8001540:	f000 fcf0 	bl	8001f24 <SCHEDULER_task_set_mode>
	events_main[EVENT_MAIN_ACC_INIT_OK].state = EVENT_DISABLED ;
 8001544:	4b03      	ldr	r3, [pc, #12]	; (8001554 <acc_init_ok_func+0x28>)
 8001546:	2201      	movs	r2, #1
 8001548:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160
}
 800154c:	bf00      	nop
 800154e:	3708      	adds	r7, #8
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20000004 	.word	0x20000004

08001558 <ibus_data_rdy>:

static void ibus_data_rdy(mask_def_ids_t mask_id){
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	4603      	mov	r3, r0
 8001560:	71fb      	strb	r3, [r7, #7]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001562:	b672      	cpsid	i
	//On clean le flag ibus_data_rdy
	__disable_irq();
	MASK_clean_flag(&flags, FLAG_IBUS_DATA_RDY);
 8001564:	2108      	movs	r1, #8
 8001566:	4806      	ldr	r0, [pc, #24]	; (8001580 <ibus_data_rdy+0x28>)
 8001568:	f000 fa64 	bl	8001a34 <MASK_clean_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 800156c:	b662      	cpsie	i
	__enable_irq();
	//On dclenche la tche de traitement des octets pour l ibus
	SCHEDULER_task_set_mode(TASK_CONTROLLER_CHANNEL_UPDATE, TASK_MODE_EVENT);
 800156e:	2102      	movs	r1, #2
 8001570:	2009      	movs	r0, #9
 8001572:	f000 fcd7 	bl	8001f24 <SCHEDULER_task_set_mode>
}
 8001576:	bf00      	nop
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20000f40 	.word	0x20000f40

08001584 <gyro_data_ready_func>:
		[EVENT_IT_GYRO_DATA_READY] = 		DEFINE_EVENT(gyro_data_ready_func, 	1, EVENT_ENABLED),
		[EVENT_IT_ACC_DATA_READY] = 		DEFINE_EVENT(acc_data_ready_func, 	1, EVENT_ENABLED),
		[EVENT_IT_ORIENTATION_UPDATE] = 	DEFINE_EVENT(orientation_update, 	1, EVENT_ENABLED)
};

static void gyro_data_ready_func(mask_def_ids_t mask_id){
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 800158e:	b672      	cpsid	i
	__disable_irq();
	MASK_clean_flag(&flags, FLAG_GYRO_DATA_READY);
 8001590:	2102      	movs	r1, #2
 8001592:	4806      	ldr	r0, [pc, #24]	; (80015ac <gyro_data_ready_func+0x28>)
 8001594:	f000 fa4e 	bl	8001a34 <MASK_clean_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 8001598:	b662      	cpsie	i
	__enable_irq();
	//On lance la tche d'update du gyro
	SCHEDULER_task_set_mode(TASK_GYRO_FILTER, TASK_MODE_EVENT);
 800159a:	2102      	movs	r1, #2
 800159c:	2005      	movs	r0, #5
 800159e:	f000 fcc1 	bl	8001f24 <SCHEDULER_task_set_mode>
}
 80015a2:	bf00      	nop
 80015a4:	3708      	adds	r7, #8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	20000f40 	.word	0x20000f40

080015b0 <acc_data_ready_func>:

static void acc_data_ready_func(mask_def_ids_t mask_id){
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	4603      	mov	r3, r0
 80015b8:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 80015ba:	b672      	cpsid	i
	__disable_irq();
	MASK_clean_flag(&flags, FLAG_ACC_DATA_READY);
 80015bc:	2106      	movs	r1, #6
 80015be:	4806      	ldr	r0, [pc, #24]	; (80015d8 <acc_data_ready_func+0x28>)
 80015c0:	f000 fa38 	bl	8001a34 <MASK_clean_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 80015c4:	b662      	cpsie	i
	__enable_irq();
	//On lance la tche d'update du gyro
	SCHEDULER_task_set_mode(TASK_ACC_FILTER, TASK_MODE_EVENT);
 80015c6:	2102      	movs	r1, #2
 80015c8:	2007      	movs	r0, #7
 80015ca:	f000 fcab 	bl	8001f24 <SCHEDULER_task_set_mode>
}
 80015ce:	bf00      	nop
 80015d0:	3708      	adds	r7, #8
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000f40 	.word	0x20000f40

080015dc <orientation_update>:

static void orientation_update(mask_def_ids_t mask_id){
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	4603      	mov	r3, r0
 80015e4:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 80015e6:	b672      	cpsid	i
	__disable_irq();
	MASK_clean_flag(&flags, FLAG_ACC_FILTERED_DATA_READY);
 80015e8:	2107      	movs	r1, #7
 80015ea:	4808      	ldr	r0, [pc, #32]	; (800160c <orientation_update+0x30>)
 80015ec:	f000 fa22 	bl	8001a34 <MASK_clean_flag>
	MASK_clean_flag(&flags, FLAG_GYRO_FILTERED_DATA_READY);
 80015f0:	2103      	movs	r1, #3
 80015f2:	4806      	ldr	r0, [pc, #24]	; (800160c <orientation_update+0x30>)
 80015f4:	f000 fa1e 	bl	8001a34 <MASK_clean_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 80015f8:	b662      	cpsie	i
	__enable_irq();
	SCHEDULER_task_set_mode(TASK_ORIENTATION_UPDATE, TASK_MODE_EVENT);
 80015fa:	2102      	movs	r1, #2
 80015fc:	2008      	movs	r0, #8
 80015fe:	f000 fc91 	bl	8001f24 <SCHEDULER_task_set_mode>
}
 8001602:	bf00      	nop
 8001604:	3708      	adds	r7, #8
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	20000f40 	.word	0x20000f40

08001610 <EVENT_process_events_main>:


//Dclenchement des events en main
void EVENT_process_events_main(){
 8001610:	b590      	push	{r4, r7, lr}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
	if(initialized){
 8001616:	4b3c      	ldr	r3, [pc, #240]	; (8001708 <EVENT_process_events_main+0xf8>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d06f      	beq.n	80016fe <EVENT_process_events_main+0xee>
	//Pout chaque event
		for(uint32_t e = 0; e < EVENT_MAIN_COUNT; e ++){
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	e069      	b.n	80016f8 <EVENT_process_events_main+0xe8>

			uint32_t m = 0 ;
 8001624:	2300      	movs	r3, #0
 8001626:	60bb      	str	r3, [r7, #8]
			bool_e function_did_run_once = FALSE ;
 8001628:	2300      	movs	r3, #0
 800162a:	607b      	str	r3, [r7, #4]
			//On test chaque paires de masque
			while(m < events_main[e].nb_mask && !function_did_run_once && events_main[e].state == EVENT_ENABLED){
 800162c:	e049      	b.n	80016c2 <EVENT_process_events_main+0xb2>
				if(Mask_test_and(events_main[e].mask_and[m], flags)){		//Mask and test
 800162e:	4837      	ldr	r0, [pc, #220]	; (800170c <EVENT_process_events_main+0xfc>)
 8001630:	4937      	ldr	r1, [pc, #220]	; (8001710 <EVENT_process_events_main+0x100>)
 8001632:	68ba      	ldr	r2, [r7, #8]
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	00d2      	lsls	r2, r2, #3
 8001638:	24b4      	movs	r4, #180	; 0xb4
 800163a:	fb04 f303 	mul.w	r3, r4, r3
 800163e:	4413      	add	r3, r2
 8001640:	4419      	add	r1, r3
 8001642:	e890 000c 	ldmia.w	r0, {r2, r3}
 8001646:	c903      	ldmia	r1, {r0, r1}
 8001648:	f000 f965 	bl	8001916 <Mask_test_and>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d034      	beq.n	80016bc <EVENT_process_events_main+0xac>
					if(Mask_test_or(events_main[e].mask_or[m], flags)){		//Mask or test
 8001652:	482e      	ldr	r0, [pc, #184]	; (800170c <EVENT_process_events_main+0xfc>)
 8001654:	492e      	ldr	r1, [pc, #184]	; (8001710 <EVENT_process_events_main+0x100>)
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	1dda      	adds	r2, r3, #7
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	00d2      	lsls	r2, r2, #3
 800165e:	24b4      	movs	r4, #180	; 0xb4
 8001660:	fb04 f303 	mul.w	r3, r4, r3
 8001664:	4413      	add	r3, r2
 8001666:	4419      	add	r1, r3
 8001668:	e890 000c 	ldmia.w	r0, {r2, r3}
 800166c:	c903      	ldmia	r1, {r0, r1}
 800166e:	f000 f985 	bl	800197c <Mask_test_or>
 8001672:	4603      	mov	r3, r0
 8001674:	2b00      	cmp	r3, #0
 8001676:	d021      	beq.n	80016bc <EVENT_process_events_main+0xac>
						if(!Mask_test_or(events_main[e].mask_not[m], flags)){	//Mask not test
 8001678:	4824      	ldr	r0, [pc, #144]	; (800170c <EVENT_process_events_main+0xfc>)
 800167a:	4925      	ldr	r1, [pc, #148]	; (8001710 <EVENT_process_events_main+0x100>)
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	f103 020e 	add.w	r2, r3, #14
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	00d2      	lsls	r2, r2, #3
 8001686:	24b4      	movs	r4, #180	; 0xb4
 8001688:	fb04 f303 	mul.w	r3, r4, r3
 800168c:	4413      	add	r3, r2
 800168e:	4419      	add	r1, r3
 8001690:	e890 000c 	ldmia.w	r0, {r2, r3}
 8001694:	c903      	ldmia	r1, {r0, r1}
 8001696:	f000 f971 	bl	800197c <Mask_test_or>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d10d      	bne.n	80016bc <EVENT_process_events_main+0xac>
							events_main[e].function(m);
 80016a0:	4a1b      	ldr	r2, [pc, #108]	; (8001710 <EVENT_process_events_main+0x100>)
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	21b4      	movs	r1, #180	; 0xb4
 80016a6:	fb01 f303 	mul.w	r3, r1, r3
 80016aa:	4413      	add	r3, r2
 80016ac:	33b0      	adds	r3, #176	; 0xb0
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	68ba      	ldr	r2, [r7, #8]
 80016b2:	b2d2      	uxtb	r2, r2
 80016b4:	4610      	mov	r0, r2
 80016b6:	4798      	blx	r3
							function_did_run_once = TRUE ;
 80016b8:	2301      	movs	r3, #1
 80016ba:	607b      	str	r3, [r7, #4]
						}
					}
				}
				m++ ;
 80016bc:	68bb      	ldr	r3, [r7, #8]
 80016be:	3301      	adds	r3, #1
 80016c0:	60bb      	str	r3, [r7, #8]
			while(m < events_main[e].nb_mask && !function_did_run_once && events_main[e].state == EVENT_ENABLED){
 80016c2:	4a13      	ldr	r2, [pc, #76]	; (8001710 <EVENT_process_events_main+0x100>)
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	21b4      	movs	r1, #180	; 0xb4
 80016c8:	fb01 f303 	mul.w	r3, r1, r3
 80016cc:	4413      	add	r3, r2
 80016ce:	33a8      	adds	r3, #168	; 0xa8
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	68ba      	ldr	r2, [r7, #8]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d20c      	bcs.n	80016f2 <EVENT_process_events_main+0xe2>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d109      	bne.n	80016f2 <EVENT_process_events_main+0xe2>
 80016de:	4a0c      	ldr	r2, [pc, #48]	; (8001710 <EVENT_process_events_main+0x100>)
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	21b4      	movs	r1, #180	; 0xb4
 80016e4:	fb01 f303 	mul.w	r3, r1, r3
 80016e8:	4413      	add	r3, r2
 80016ea:	33ac      	adds	r3, #172	; 0xac
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d09d      	beq.n	800162e <EVENT_process_events_main+0x1e>
		for(uint32_t e = 0; e < EVENT_MAIN_COUNT; e ++){
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	3301      	adds	r3, #1
 80016f6:	60fb      	str	r3, [r7, #12]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2b02      	cmp	r3, #2
 80016fc:	d992      	bls.n	8001624 <EVENT_process_events_main+0x14>
			}

		}
	}
}
 80016fe:	bf00      	nop
 8001700:	3714      	adds	r7, #20
 8001702:	46bd      	mov	sp, r7
 8001704:	bd90      	pop	{r4, r7, pc}
 8001706:	bf00      	nop
 8001708:	20000f54 	.word	0x20000f54
 800170c:	20000f40 	.word	0x20000f40
 8001710:	20000004 	.word	0x20000004

08001714 <EVENT_process_events_it>:

//Dclenchement des events en it
void EVENT_process_events_it(){
 8001714:	b590      	push	{r4, r7, lr}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
	if(initialized){
 800171a:	4b3c      	ldr	r3, [pc, #240]	; (800180c <EVENT_process_events_it+0xf8>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d06f      	beq.n	8001802 <EVENT_process_events_it+0xee>
	//Pout chaque event
		for(uint32_t e = 0; e < EVENT_IT_COUNT; e ++){
 8001722:	2300      	movs	r3, #0
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	e069      	b.n	80017fc <EVENT_process_events_it+0xe8>
			uint32_t m = 0 ;
 8001728:	2300      	movs	r3, #0
 800172a:	60bb      	str	r3, [r7, #8]
			bool_e function_did_run_once = FALSE ;
 800172c:	2300      	movs	r3, #0
 800172e:	607b      	str	r3, [r7, #4]
			//On test chaque paires de masque
			while(m < events_it[e].nb_mask && !function_did_run_once && events_it[e].state == EVENT_ENABLED){
 8001730:	e049      	b.n	80017c6 <EVENT_process_events_it+0xb2>
				if(Mask_test_and(events_it[e].mask_and[m], flags)){		//Mask and test
 8001732:	4837      	ldr	r0, [pc, #220]	; (8001810 <EVENT_process_events_it+0xfc>)
 8001734:	4937      	ldr	r1, [pc, #220]	; (8001814 <EVENT_process_events_it+0x100>)
 8001736:	68ba      	ldr	r2, [r7, #8]
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	00d2      	lsls	r2, r2, #3
 800173c:	24b4      	movs	r4, #180	; 0xb4
 800173e:	fb04 f303 	mul.w	r3, r4, r3
 8001742:	4413      	add	r3, r2
 8001744:	4419      	add	r1, r3
 8001746:	e890 000c 	ldmia.w	r0, {r2, r3}
 800174a:	c903      	ldmia	r1, {r0, r1}
 800174c:	f000 f8e3 	bl	8001916 <Mask_test_and>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d034      	beq.n	80017c0 <EVENT_process_events_it+0xac>
					if(Mask_test_or(events_it[e].mask_or[m], flags)){		//Mask or test
 8001756:	482e      	ldr	r0, [pc, #184]	; (8001810 <EVENT_process_events_it+0xfc>)
 8001758:	492e      	ldr	r1, [pc, #184]	; (8001814 <EVENT_process_events_it+0x100>)
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	1dda      	adds	r2, r3, #7
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	00d2      	lsls	r2, r2, #3
 8001762:	24b4      	movs	r4, #180	; 0xb4
 8001764:	fb04 f303 	mul.w	r3, r4, r3
 8001768:	4413      	add	r3, r2
 800176a:	4419      	add	r1, r3
 800176c:	e890 000c 	ldmia.w	r0, {r2, r3}
 8001770:	c903      	ldmia	r1, {r0, r1}
 8001772:	f000 f903 	bl	800197c <Mask_test_or>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d021      	beq.n	80017c0 <EVENT_process_events_it+0xac>
						if(!Mask_test_or(events_it[e].mask_not[m], flags)){	//Mask not test
 800177c:	4824      	ldr	r0, [pc, #144]	; (8001810 <EVENT_process_events_it+0xfc>)
 800177e:	4925      	ldr	r1, [pc, #148]	; (8001814 <EVENT_process_events_it+0x100>)
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	f103 020e 	add.w	r2, r3, #14
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	00d2      	lsls	r2, r2, #3
 800178a:	24b4      	movs	r4, #180	; 0xb4
 800178c:	fb04 f303 	mul.w	r3, r4, r3
 8001790:	4413      	add	r3, r2
 8001792:	4419      	add	r1, r3
 8001794:	e890 000c 	ldmia.w	r0, {r2, r3}
 8001798:	c903      	ldmia	r1, {r0, r1}
 800179a:	f000 f8ef 	bl	800197c <Mask_test_or>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d10d      	bne.n	80017c0 <EVENT_process_events_it+0xac>
							events_it[e].function(m);
 80017a4:	4a1b      	ldr	r2, [pc, #108]	; (8001814 <EVENT_process_events_it+0x100>)
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	21b4      	movs	r1, #180	; 0xb4
 80017aa:	fb01 f303 	mul.w	r3, r1, r3
 80017ae:	4413      	add	r3, r2
 80017b0:	33b0      	adds	r3, #176	; 0xb0
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	68ba      	ldr	r2, [r7, #8]
 80017b6:	b2d2      	uxtb	r2, r2
 80017b8:	4610      	mov	r0, r2
 80017ba:	4798      	blx	r3
							function_did_run_once = TRUE ;
 80017bc:	2301      	movs	r3, #1
 80017be:	607b      	str	r3, [r7, #4]
						}
					}
				}
				m++ ;
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	3301      	adds	r3, #1
 80017c4:	60bb      	str	r3, [r7, #8]
			while(m < events_it[e].nb_mask && !function_did_run_once && events_it[e].state == EVENT_ENABLED){
 80017c6:	4a13      	ldr	r2, [pc, #76]	; (8001814 <EVENT_process_events_it+0x100>)
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	21b4      	movs	r1, #180	; 0xb4
 80017cc:	fb01 f303 	mul.w	r3, r1, r3
 80017d0:	4413      	add	r3, r2
 80017d2:	33a8      	adds	r3, #168	; 0xa8
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	68ba      	ldr	r2, [r7, #8]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d20c      	bcs.n	80017f6 <EVENT_process_events_it+0xe2>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d109      	bne.n	80017f6 <EVENT_process_events_it+0xe2>
 80017e2:	4a0c      	ldr	r2, [pc, #48]	; (8001814 <EVENT_process_events_it+0x100>)
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	21b4      	movs	r1, #180	; 0xb4
 80017e8:	fb01 f303 	mul.w	r3, r1, r3
 80017ec:	4413      	add	r3, r2
 80017ee:	33ac      	adds	r3, #172	; 0xac
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d09d      	beq.n	8001732 <EVENT_process_events_it+0x1e>
		for(uint32_t e = 0; e < EVENT_IT_COUNT; e ++){
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	3301      	adds	r3, #1
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d992      	bls.n	8001728 <EVENT_process_events_it+0x14>

			}
		}
	}
}
 8001802:	bf00      	nop
 8001804:	3714      	adds	r7, #20
 8001806:	46bd      	mov	sp, r7
 8001808:	bd90      	pop	{r4, r7, pc}
 800180a:	bf00      	nop
 800180c:	20000f54 	.word	0x20000f54
 8001810:	20000f40 	.word	0x20000f40
 8001814:	20000220 	.word	0x20000220

08001818 <EVENT_Set_flag>:

//Set et clean depuis le main
void EVENT_Set_flag(Flags_e flag){
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8001822:	b672      	cpsid	i
	__disable_irq();					//It dsactivites pour viter la rentrance
	new_flag = TRUE ;
 8001824:	4b06      	ldr	r3, [pc, #24]	; (8001840 <EVENT_Set_flag+0x28>)
 8001826:	2201      	movs	r2, #1
 8001828:	601a      	str	r2, [r3, #0]
	MASK_set_flag(&flags, flag);
 800182a:	79fb      	ldrb	r3, [r7, #7]
 800182c:	4619      	mov	r1, r3
 800182e:	4805      	ldr	r0, [pc, #20]	; (8001844 <EVENT_Set_flag+0x2c>)
 8001830:	f000 f8d0 	bl	80019d4 <MASK_set_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 8001834:	b662      	cpsie	i
	__enable_irq();
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	20000f48 	.word	0x20000f48
 8001844:	20000f40 	.word	0x20000f40

08001848 <EVENT_Clean_flag>:
void EVENT_Clean_flag(Flags_e flag){
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	4603      	mov	r3, r0
 8001850:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsid i" : : : "memory");
 8001852:	b672      	cpsid	i
	__disable_irq();					//It dsactivites pour viter la rentrance
	new_flag = TRUE ;
 8001854:	4b06      	ldr	r3, [pc, #24]	; (8001870 <EVENT_Clean_flag+0x28>)
 8001856:	2201      	movs	r2, #1
 8001858:	601a      	str	r2, [r3, #0]
	MASK_clean_flag(&flags, flag);
 800185a:	79fb      	ldrb	r3, [r7, #7]
 800185c:	4619      	mov	r1, r3
 800185e:	4805      	ldr	r0, [pc, #20]	; (8001874 <EVENT_Clean_flag+0x2c>)
 8001860:	f000 f8e8 	bl	8001a34 <MASK_clean_flag>
  __ASM volatile ("cpsie i" : : : "memory");
 8001864:	b662      	cpsie	i
	__enable_irq();
}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	20000f48 	.word	0x20000f48
 8001874:	20000f40 	.word	0x20000f40

08001878 <EVENT_timmer_callback>:



void EVENT_timmer_callback(TIM_HandleTypeDef * htim){
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
	if(new_flag){
 8001880:	4b08      	ldr	r3, [pc, #32]	; (80018a4 <EVENT_timmer_callback+0x2c>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d009      	beq.n	800189c <EVENT_timmer_callback+0x24>
		if(htim == htim_event){
 8001888:	4b07      	ldr	r3, [pc, #28]	; (80018a8 <EVENT_timmer_callback+0x30>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	429a      	cmp	r2, r3
 8001890:	d104      	bne.n	800189c <EVENT_timmer_callback+0x24>
			new_flag = FALSE ;
 8001892:	4b04      	ldr	r3, [pc, #16]	; (80018a4 <EVENT_timmer_callback+0x2c>)
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
			EVENT_process_events_it();
 8001898:	f7ff ff3c 	bl	8001714 <EVENT_process_events_it>
		}
	}
}
 800189c:	bf00      	nop
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000f48 	.word	0x20000f48
 80018a8:	20000f4c 	.word	0x20000f4c

080018ac <EVENT_init>:

void EVENT_init(system_t * sys_, TIM_HandleTypeDef * htim_event_){
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b082      	sub	sp, #8
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	6039      	str	r1, [r7, #0]
	initialized = TRUE ;
 80018b6:	4b0d      	ldr	r3, [pc, #52]	; (80018ec <EVENT_init+0x40>)
 80018b8:	2201      	movs	r2, #1
 80018ba:	601a      	str	r2, [r3, #0]
	sys =sys_;
 80018bc:	4a0c      	ldr	r2, [pc, #48]	; (80018f0 <EVENT_init+0x44>)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6013      	str	r3, [r2, #0]

	//Configuration des mask associs aux events
	mask_def_events_it_init(events_it);
 80018c2:	480c      	ldr	r0, [pc, #48]	; (80018f4 <EVENT_init+0x48>)
 80018c4:	f000 f8e5 	bl	8001a92 <mask_def_events_it_init>
	mask_def_events_main_init(events_main);
 80018c8:	480b      	ldr	r0, [pc, #44]	; (80018f8 <EVENT_init+0x4c>)
 80018ca:	f000 f8f8 	bl	8001abe <mask_def_events_main_init>

	//On lance le timmer ddi  l'it event
	if(htim_event_ != NULL){
 80018ce:	683b      	ldr	r3, [r7, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d007      	beq.n	80018e4 <EVENT_init+0x38>
		htim_event = htim_event_ ;
 80018d4:	4a09      	ldr	r2, [pc, #36]	; (80018fc <EVENT_init+0x50>)
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	6013      	str	r3, [r2, #0]
		HAL_TIM_Base_Start_IT(htim_event);
 80018da:	4b08      	ldr	r3, [pc, #32]	; (80018fc <EVENT_init+0x50>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f005 fcb7 	bl	8007252 <HAL_TIM_Base_Start_IT>
	}
}
 80018e4:	bf00      	nop
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20000f54 	.word	0x20000f54
 80018f0:	20000f50 	.word	0x20000f50
 80018f4:	20000220 	.word	0x20000220
 80018f8:	20000004 	.word	0x20000004
 80018fc:	20000f4c 	.word	0x20000f4c

08001900 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  EVENT_timmer_callback(htim);
 8001908:	6878      	ldr	r0, [r7, #4]
 800190a:	f7ff ffb5 	bl	8001878 <EVENT_timmer_callback>
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}

08001916 <Mask_test_and>:
	for(int m = 0; m < NB_ARRAY_MASK; m++)
		mask->array[m] = 0 ;
}

//Fonction qui compare si tous les bits du mask de test sont prsent dans le mask de ref
bool_e Mask_test_and(Mask_t mask_test, Mask_t mask_ref){
 8001916:	b490      	push	{r4, r7}
 8001918:	b086      	sub	sp, #24
 800191a:	af00      	add	r7, sp, #0
 800191c:	f107 0408 	add.w	r4, r7, #8
 8001920:	e884 0003 	stmia.w	r4, {r0, r1}
 8001924:	4639      	mov	r1, r7
 8001926:	e881 000c 	stmia.w	r1, {r2, r3}
	//On cherche  savoir si les bits du mask sont prsent dans le mask de ref
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 800192a:	2300      	movs	r3, #0
 800192c:	617b      	str	r3, [r7, #20]
 800192e:	e01c      	b.n	800196a <Mask_test_and+0x54>
		if((mask_test.array[m] & mask_ref.array[m]) != mask_test.array[m]){
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	f107 0218 	add.w	r2, r7, #24
 8001938:	4413      	add	r3, r2
 800193a:	f853 2c10 	ldr.w	r2, [r3, #-16]
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	f107 0118 	add.w	r1, r7, #24
 8001946:	440b      	add	r3, r1
 8001948:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800194c:	401a      	ands	r2, r3
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	f107 0118 	add.w	r1, r7, #24
 8001956:	440b      	add	r3, r1
 8001958:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800195c:	429a      	cmp	r2, r3
 800195e:	d001      	beq.n	8001964 <Mask_test_and+0x4e>
			//Si il ne y a pas correspondance sur une des entiers on renvoit faux
			return FALSE ;
 8001960:	2300      	movs	r3, #0
 8001962:	e006      	b.n	8001972 <Mask_test_and+0x5c>
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	3301      	adds	r3, #1
 8001968:	617b      	str	r3, [r7, #20]
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	2b01      	cmp	r3, #1
 800196e:	dddf      	ble.n	8001930 <Mask_test_and+0x1a>
		}
	return TRUE ;
 8001970:	2301      	movs	r3, #1
}
 8001972:	4618      	mov	r0, r3
 8001974:	3718      	adds	r7, #24
 8001976:	46bd      	mov	sp, r7
 8001978:	bc90      	pop	{r4, r7}
 800197a:	4770      	bx	lr

0800197c <Mask_test_or>:

//Fonction qui compare si au moins des bits du mask de test est prsent dans le mask de ref
bool_e Mask_test_or(Mask_t mask_test, Mask_t mask_ref){
 800197c:	b490      	push	{r4, r7}
 800197e:	b086      	sub	sp, #24
 8001980:	af00      	add	r7, sp, #0
 8001982:	f107 0408 	add.w	r4, r7, #8
 8001986:	e884 0003 	stmia.w	r4, {r0, r1}
 800198a:	4639      	mov	r1, r7
 800198c:	e881 000c 	stmia.w	r1, {r2, r3}
	//On cherche  savoir si au moins des bits du mask ref est prsent dans le mask de ref
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 8001990:	2300      	movs	r3, #0
 8001992:	617b      	str	r3, [r7, #20]
 8001994:	e015      	b.n	80019c2 <Mask_test_or+0x46>
		if(mask_test.array[m] & mask_ref.array[m])
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	009b      	lsls	r3, r3, #2
 800199a:	f107 0218 	add.w	r2, r7, #24
 800199e:	4413      	add	r3, r2
 80019a0:	f853 2c10 	ldr.w	r2, [r3, #-16]
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	009b      	lsls	r3, r3, #2
 80019a8:	f107 0118 	add.w	r1, r7, #24
 80019ac:	440b      	add	r3, r1
 80019ae:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80019b2:	4013      	ands	r3, r2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <Mask_test_or+0x40>
			//Si un des bits est prsent on renvoit vrai
			return TRUE ;
 80019b8:	2301      	movs	r3, #1
 80019ba:	e006      	b.n	80019ca <Mask_test_or+0x4e>
	for(int32_t m = 0; m < NB_ARRAY_MASK; m++)
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	3301      	adds	r3, #1
 80019c0:	617b      	str	r3, [r7, #20]
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	dde6      	ble.n	8001996 <Mask_test_or+0x1a>
	return FALSE ;
 80019c8:	2300      	movs	r3, #0
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3718      	adds	r7, #24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc90      	pop	{r4, r7}
 80019d2:	4770      	bx	lr

080019d4 <MASK_set_flag>:

//Passe le flag slctionner  l'tat haut, renvoit faux si il l'tait dj, vrai sinon
bool_e MASK_set_flag(volatile Mask_t * mask, Flags_e flag){
 80019d4:	b480      	push	{r7}
 80019d6:	b087      	sub	sp, #28
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
 80019dc:	460b      	mov	r3, r1
 80019de:	70fb      	strb	r3, [r7, #3]
	uint32_t array_nb = flag / 32 ;
 80019e0:	78fb      	ldrb	r3, [r7, #3]
 80019e2:	095b      	lsrs	r3, r3, #5
 80019e4:	b2db      	uxtb	r3, r3
 80019e6:	617b      	str	r3, [r7, #20]
	uint32_t flag_pos = flag % 32 ;
 80019e8:	78fb      	ldrb	r3, [r7, #3]
 80019ea:	f003 031f 	and.w	r3, r3, #31
 80019ee:	613b      	str	r3, [r7, #16]
	uint32_t flag_mask = (uint32_t)(1 << flag_pos) ;
 80019f0:	2201      	movs	r2, #1
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	fa02 f303 	lsl.w	r3, r2, r3
 80019f8:	60fb      	str	r3, [r7, #12]
	//On vrifi si le flag est pas dj haut
	if((mask->array[array_nb] & flag_mask) == flag_mask)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	697a      	ldr	r2, [r7, #20]
 80019fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	4013      	ands	r3, r2
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d101      	bne.n	8001a10 <MASK_set_flag+0x3c>
		return FALSE ;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	e00b      	b.n	8001a28 <MASK_set_flag+0x54>
	//Et on passe  ltat haut sinon
	mask->array[array_nb] |= flag_mask ;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	697a      	ldr	r2, [r7, #20]
 8001a14:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	ea42 0103 	orr.w	r1, r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	697a      	ldr	r2, [r7, #20]
 8001a22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	return TRUE ;
 8001a26:	2301      	movs	r3, #1
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	371c      	adds	r7, #28
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <MASK_clean_flag>:

//Clean un flag, renvoit si il tat dj clean, vrai sinon
bool_e MASK_clean_flag(volatile Mask_t * mask, Flags_e flag){
 8001a34:	b480      	push	{r7}
 8001a36:	b087      	sub	sp, #28
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	460b      	mov	r3, r1
 8001a3e:	70fb      	strb	r3, [r7, #3]
	uint32_t array_nb = flag / 32 ;
 8001a40:	78fb      	ldrb	r3, [r7, #3]
 8001a42:	095b      	lsrs	r3, r3, #5
 8001a44:	b2db      	uxtb	r3, r3
 8001a46:	617b      	str	r3, [r7, #20]
	uint32_t flag_pos = flag % 32 ;
 8001a48:	78fb      	ldrb	r3, [r7, #3]
 8001a4a:	f003 031f 	and.w	r3, r3, #31
 8001a4e:	613b      	str	r3, [r7, #16]
	uint32_t flag_mask = (uint32_t)(1 << flag_pos) ;
 8001a50:	2201      	movs	r2, #1
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	fa02 f303 	lsl.w	r3, r2, r3
 8001a58:	60fb      	str	r3, [r7, #12]
	//On  vrifi si le flag est bien lev
	if((mask->array[array_nb] & flag_mask ) == flag_mask){
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	697a      	ldr	r2, [r7, #20]
 8001a5e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	4013      	ands	r3, r2
 8001a66:	68fa      	ldr	r2, [r7, #12]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d10b      	bne.n	8001a84 <MASK_clean_flag+0x50>
		mask->array[array_nb] -= flag_mask ;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	697a      	ldr	r2, [r7, #20]
 8001a70:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	1ad1      	subs	r1, r2, r3
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	697a      	ldr	r2, [r7, #20]
 8001a7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		return TRUE ;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e000      	b.n	8001a86 <MASK_clean_flag+0x52>
	}
	return FALSE ;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	371c      	adds	r7, #28
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <mask_def_events_it_init>:
static void mask_def_orientation_update(Event_t * event);

// ----------------	Radio ------------------------
static void mask_def_ibus_data_rdy(Event_t * event);
//----------------	GLOBAL INIT ------------------------
void mask_def_events_it_init(Event_t * event){
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b082      	sub	sp, #8
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
	//Gyro mask def
	mask_def_gyro_data_ready(&event[EVENT_IT_GYRO_DATA_READY]);
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f000 f83e 	bl	8001b1c <mask_def_gyro_data_ready>

	//Acc mask def
	mask_def_acc_data_ready(&event[EVENT_IT_ACC_DATA_READY]);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	33b4      	adds	r3, #180	; 0xb4
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f000 f865 	bl	8001b74 <mask_def_acc_data_ready>

	//Orientation
	mask_def_orientation_update(&event[EVENT_IT_ORIENTATION_UPDATE]);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f000 f872 	bl	8001b9a <mask_def_orientation_update>

}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <mask_def_events_main_init>:

void mask_def_events_main_init(Event_t * event){
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b082      	sub	sp, #8
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
	//Gyro mask def
	mask_def_gyro_init_ok(&event[EVENT_MAIN_GYRO_INIT_OK]);
 8001ac6:	6878      	ldr	r0, [r7, #4]
 8001ac8:	f000 f80f 	bl	8001aea <mask_def_gyro_init_ok>

	//Acc mask def
	mask_def_acc_init_ok(&event[EVENT_MAIN_ACC_INIT_OK]);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	33b4      	adds	r3, #180	; 0xb4
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f000 f836 	bl	8001b42 <mask_def_acc_init_ok>

	//Ibus
	mask_def_ibus_data_rdy(&event[EVENT_MAIN_IBUS_DATA_RDY]);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001adc:	4618      	mov	r0, r3
 8001ade:	f000 f879 	bl	8001bd4 <mask_def_ibus_data_rdy>

}
 8001ae2:	bf00      	nop
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}

08001aea <mask_def_gyro_init_ok>:

// ----------------	GYRO ------------------------
static void mask_def_gyro_init_ok(Event_t * event){
 8001aea:	b580      	push	{r7, lr}
 8001aec:	b082      	sub	sp, #8
 8001aee:	af00      	add	r7, sp, #0
 8001af0:	6078      	str	r0, [r7, #4]
	//Si le gyro est init et pas dj en train de tourner
	MASK_set_flag(&event->mask_and[MASK_GYRO_INIT_OK], FLAG_GYRO_OK);
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2100      	movs	r1, #0
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7ff ff6c 	bl	80019d4 <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_GYRO_INIT_OK], FLAG_GYRO_OK);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	3338      	adds	r3, #56	; 0x38
 8001b00:	2100      	movs	r1, #0
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff ff66 	bl	80019d4 <MASK_set_flag>
	MASK_set_flag(&event->mask_not[MASK_GYRO_INIT_OK], FLAG_GYRO_READING);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	3370      	adds	r3, #112	; 0x70
 8001b0c:	2101      	movs	r1, #1
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff ff60 	bl	80019d4 <MASK_set_flag>
}
 8001b14:	bf00      	nop
 8001b16:	3708      	adds	r7, #8
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <mask_def_gyro_data_ready>:

static void mask_def_gyro_data_ready(Event_t * event){
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
	//Si le gyro est init et pas dj en train de tourner
	MASK_set_flag(&event->mask_and[MASK_GYRO_DATA_READY], FLAG_GYRO_OK);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2100      	movs	r1, #0
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7ff ff53 	bl	80019d4 <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_GYRO_DATA_READY], FLAG_GYRO_DATA_READY);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	3338      	adds	r3, #56	; 0x38
 8001b32:	2102      	movs	r1, #2
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff ff4d 	bl	80019d4 <MASK_set_flag>
}
 8001b3a:	bf00      	nop
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <mask_def_acc_init_ok>:

// ----------------	ACC ------------------------

static void mask_def_acc_init_ok(Event_t * event){
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
	//Si le gyro est init et pas dj en train de tourner
	MASK_set_flag(&event->mask_and[MASK_ACC_INIT_OK], FLAG_ACC_OK);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	2104      	movs	r1, #4
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f7ff ff40 	bl	80019d4 <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_ACC_INIT_OK], FLAG_ACC_OK);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	3338      	adds	r3, #56	; 0x38
 8001b58:	2104      	movs	r1, #4
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff ff3a 	bl	80019d4 <MASK_set_flag>
	MASK_set_flag(&event->mask_not[MASK_ACC_INIT_OK], FLAG_ACC_READING);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	3370      	adds	r3, #112	; 0x70
 8001b64:	2105      	movs	r1, #5
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff ff34 	bl	80019d4 <MASK_set_flag>
}
 8001b6c:	bf00      	nop
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <mask_def_acc_data_ready>:

static void mask_def_acc_data_ready(Event_t * event){
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
	//Si le gyro est init et pas dj en train de tourner
	MASK_set_flag(&event->mask_and[MASK_ACC_DATA_READY], FLAG_ACC_OK);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2104      	movs	r1, #4
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7ff ff27 	bl	80019d4 <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_ACC_DATA_READY], FLAG_ACC_DATA_READY);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	3338      	adds	r3, #56	; 0x38
 8001b8a:	2106      	movs	r1, #6
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff ff21 	bl	80019d4 <MASK_set_flag>
}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}

08001b9a <mask_def_orientation_update>:

// ----------------	ORIENTATION ------------------------
static void mask_def_orientation_update(Event_t * event){
 8001b9a:	b580      	push	{r7, lr}
 8001b9c:	b082      	sub	sp, #8
 8001b9e:	af00      	add	r7, sp, #0
 8001ba0:	6078      	str	r0, [r7, #4]
	//Si les donnes filtres du gyro et de l'acc on go
	MASK_set_flag(&event->mask_and[MASK_ORIENTATION_UPDATE], FLAG_ACC_OK);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2104      	movs	r1, #4
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff ff14 	bl	80019d4 <MASK_set_flag>
	MASK_set_flag(&event->mask_and[MASK_ORIENTATION_UPDATE], FLAG_GYRO_OK);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2100      	movs	r1, #0
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff ff0f 	bl	80019d4 <MASK_set_flag>
	MASK_set_flag(&event->mask_and[MASK_ORIENTATION_UPDATE], FLAG_GYRO_FILTERED_DATA_READY);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2103      	movs	r1, #3
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff ff0a 	bl	80019d4 <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_ORIENTATION_UPDATE], FLAG_ACC_FILTERED_DATA_READY);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3338      	adds	r3, #56	; 0x38
 8001bc4:	2107      	movs	r1, #7
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff ff04 	bl	80019d4 <MASK_set_flag>
}
 8001bcc:	bf00      	nop
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <mask_def_ibus_data_rdy>:

// ----------------	Radio ------------------------

static void mask_def_ibus_data_rdy(Event_t * event){
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
	//Si flag data rdy on y go
	MASK_set_flag(&event->mask_and[MASK_IBUS_DATA_RDY], FLAG_IBUS_DATA_RDY);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2108      	movs	r1, #8
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff fef7 	bl	80019d4 <MASK_set_flag>
	MASK_set_flag(&event->mask_or[MASK_IBUS_DATA_RDY], FLAG_IBUS_DATA_RDY);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	3338      	adds	r3, #56	; 0x38
 8001bea:	2108      	movs	r1, #8
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff fef1 	bl	80019d4 <MASK_set_flag>
}
 8001bf2:	bf00      	nop
 8001bf4:	3708      	adds	r7, #8
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
	...

08001bfc <SCHEDULER_init>:
static bool_e queu_remove(task_t * task);
//static void queu_clear(void);		Not used



void SCHEDULER_init(system_t * sys_){
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
	//Mmorise l'emplacement donnes du systme
	sys = sys_ ;
 8001c04:	4a05      	ldr	r2, [pc, #20]	; (8001c1c <SCHEDULER_init+0x20>)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6013      	str	r3, [r2, #0]

	//Init du debug pour le printf
	DEBUG_init();
 8001c0a:	f7ff fba7 	bl	800135c <DEBUG_init>

	//Init des tches
	tasks_init(sys_);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 fa7e 	bl	8002110 <tasks_init>
}
 8001c14:	bf00      	nop
 8001c16:	3708      	adds	r7, #8
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	20000f8c 	.word	0x20000f8c

08001c20 <SCHEDULER_run>:

void SCHEDULER_run(void){
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
	uint32_t current_time_us = TIME_us();
 8001c26:	f000 fba3 	bl	8002370 <TIME_us>
 8001c2a:	60f8      	str	r0, [r7, #12]
	task_t * task = get_first_task();
 8001c2c:	f000 f886 	bl	8001d3c <get_first_task>
 8001c30:	60b8      	str	r0, [r7, #8]
	bool_e task_executed = FALSE ;
 8001c32:	2300      	movs	r3, #0
 8001c34:	607b      	str	r3, [r7, #4]
	while(task_queu_position < task_queu_size && task != NULL){
 8001c36:	e046      	b.n	8001cc6 <SCHEDULER_run+0xa6>

		switch(task->mode){
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	7a1b      	ldrb	r3, [r3, #8]
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d020      	beq.n	8001c82 <SCHEDULER_run+0x62>
 8001c40:	2b03      	cmp	r3, #3
 8001c42:	d002      	beq.n	8001c4a <SCHEDULER_run+0x2a>
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d008      	beq.n	8001c5a <SCHEDULER_run+0x3a>
				task->mode = TASK_MODE_WAIT ;
				break;
			case TASK_MODE_TIMMER :
			case TASK_MODE_WAIT:
			default:
				break;
 8001c48:	e027      	b.n	8001c9a <SCHEDULER_run+0x7a>
				current_time_us = task_process(task, current_time_us);
 8001c4a:	68f9      	ldr	r1, [r7, #12]
 8001c4c:	68b8      	ldr	r0, [r7, #8]
 8001c4e:	f000 f89b 	bl	8001d88 <task_process>
 8001c52:	60f8      	str	r0, [r7, #12]
				task_executed = TRUE ;
 8001c54:	2301      	movs	r3, #1
 8001c56:	607b      	str	r3, [r7, #4]
				break;
 8001c58:	e01f      	b.n	8001c9a <SCHEDULER_run+0x7a>
				if(current_time_us >= task->desired_next_start_us){
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	6a1b      	ldr	r3, [r3, #32]
 8001c5e:	68fa      	ldr	r2, [r7, #12]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d319      	bcc.n	8001c98 <SCHEDULER_run+0x78>
					current_time_us = task_process(task, current_time_us);
 8001c64:	68f9      	ldr	r1, [r7, #12]
 8001c66:	68b8      	ldr	r0, [r7, #8]
 8001c68:	f000 f88e 	bl	8001d88 <task_process>
 8001c6c:	60f8      	str	r0, [r7, #12]
					task->desired_next_start_us += task->desired_period_us ;
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	6a1a      	ldr	r2, [r3, #32]
 8001c72:	68bb      	ldr	r3, [r7, #8]
 8001c74:	695b      	ldr	r3, [r3, #20]
 8001c76:	441a      	add	r2, r3
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	621a      	str	r2, [r3, #32]
					task_executed = TRUE ;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	607b      	str	r3, [r7, #4]
				break;
 8001c80:	e00a      	b.n	8001c98 <SCHEDULER_run+0x78>
				current_time_us = task_process(task, current_time_us);
 8001c82:	68f9      	ldr	r1, [r7, #12]
 8001c84:	68b8      	ldr	r0, [r7, #8]
 8001c86:	f000 f87f 	bl	8001d88 <task_process>
 8001c8a:	60f8      	str	r0, [r7, #12]
				task_executed = TRUE ;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	607b      	str	r3, [r7, #4]
				task->mode = TASK_MODE_WAIT ;
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	2200      	movs	r2, #0
 8001c94:	721a      	strb	r2, [r3, #8]
				break;
 8001c96:	e000      	b.n	8001c9a <SCHEDULER_run+0x7a>
				break;
 8001c98:	bf00      	nop
		}
		if(task_executed && (task != TASK_get_task(TASK_SCHEDULER)) && (task != TASK_get_task(TASK_EVENT_CHECK)))
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d00d      	beq.n	8001cbc <SCHEDULER_run+0x9c>
 8001ca0:	2000      	movs	r0, #0
 8001ca2:	f000 fb51 	bl	8002348 <TASK_get_task>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d006      	beq.n	8001cbc <SCHEDULER_run+0x9c>
 8001cae:	2001      	movs	r0, #1
 8001cb0:	f000 fb4a 	bl	8002348 <TASK_get_task>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d10e      	bne.n	8001cda <SCHEDULER_run+0xba>
			//Stop the while loop if we executed a task
			break;
		task_executed = FALSE ;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	607b      	str	r3, [r7, #4]
		task = get_next_task();
 8001cc0:	f000 f84c 	bl	8001d5c <get_next_task>
 8001cc4:	60b8      	str	r0, [r7, #8]
	while(task_queu_position < task_queu_size && task != NULL){
 8001cc6:	4b07      	ldr	r3, [pc, #28]	; (8001ce4 <SCHEDULER_run+0xc4>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	4b07      	ldr	r3, [pc, #28]	; (8001ce8 <SCHEDULER_run+0xc8>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d204      	bcs.n	8001cdc <SCHEDULER_run+0xbc>
 8001cd2:	68bb      	ldr	r3, [r7, #8]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d1af      	bne.n	8001c38 <SCHEDULER_run+0x18>
	}
}
 8001cd8:	e000      	b.n	8001cdc <SCHEDULER_run+0xbc>
			break;
 8001cda:	bf00      	nop
}
 8001cdc:	bf00      	nop
 8001cde:	3710      	adds	r7, #16
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}
 8001ce4:	20000f88 	.word	0x20000f88
 8001ce8:	20000f84 	.word	0x20000f84

08001cec <SCHEDULER_task>:

void SCHEDULER_task(void){
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
	//Changement de mode pour les tches
	for(uint8_t t = 0; t < task_to_moove_counter; t++)
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	71fb      	strb	r3, [r7, #7]
 8001cf6:	e00b      	b.n	8001d10 <SCHEDULER_task+0x24>
	{
		task_to_change[t]->mode = change_mode[t] ;
 8001cf8:	79fa      	ldrb	r2, [r7, #7]
 8001cfa:	79fb      	ldrb	r3, [r7, #7]
 8001cfc:	490c      	ldr	r1, [pc, #48]	; (8001d30 <SCHEDULER_task+0x44>)
 8001cfe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001d02:	490c      	ldr	r1, [pc, #48]	; (8001d34 <SCHEDULER_task+0x48>)
 8001d04:	5c8a      	ldrb	r2, [r1, r2]
 8001d06:	b2d2      	uxtb	r2, r2
 8001d08:	721a      	strb	r2, [r3, #8]
	for(uint8_t t = 0; t < task_to_moove_counter; t++)
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	71fb      	strb	r3, [r7, #7]
 8001d10:	4b09      	ldr	r3, [pc, #36]	; (8001d38 <SCHEDULER_task+0x4c>)
 8001d12:	781b      	ldrb	r3, [r3, #0]
 8001d14:	b2db      	uxtb	r3, r3
 8001d16:	79fa      	ldrb	r2, [r7, #7]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d3ed      	bcc.n	8001cf8 <SCHEDULER_task+0xc>
	}
	task_to_moove_counter = 0 ;
 8001d1c:	4b06      	ldr	r3, [pc, #24]	; (8001d38 <SCHEDULER_task+0x4c>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	701a      	strb	r2, [r3, #0]
}
 8001d22:	bf00      	nop
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	20000f90 	.word	0x20000f90
 8001d34:	20000fbc 	.word	0x20000fbc
 8001d38:	20000fc7 	.word	0x20000fc7

08001d3c <get_first_task>:
	for(uint32_t t = 0; t < task_queu_size; t++)
		load_pourcentage += task_queu[t]->duration_us * 10000 / task_queu[t]->real_period_us ;
	return load_pourcentage ;
}

static task_t * get_first_task(void){
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
	task_queu_position = 0 ;
 8001d40:	4b04      	ldr	r3, [pc, #16]	; (8001d54 <get_first_task+0x18>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
	return task_queu[0] ;
 8001d46:	4b04      	ldr	r3, [pc, #16]	; (8001d58 <get_first_task+0x1c>)
 8001d48:	681b      	ldr	r3, [r3, #0]
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	20000f88 	.word	0x20000f88
 8001d58:	20000f58 	.word	0x20000f58

08001d5c <get_next_task>:

static task_t * get_next_task(void){
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
	return task_queu[++task_queu_position];
 8001d60:	4b07      	ldr	r3, [pc, #28]	; (8001d80 <get_next_task+0x24>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	3301      	adds	r3, #1
 8001d66:	4a06      	ldr	r2, [pc, #24]	; (8001d80 <get_next_task+0x24>)
 8001d68:	6013      	str	r3, [r2, #0]
 8001d6a:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <get_next_task+0x24>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a05      	ldr	r2, [pc, #20]	; (8001d84 <get_next_task+0x28>)
 8001d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	20000f88 	.word	0x20000f88
 8001d84:	20000f58 	.word	0x20000f58

08001d88 <task_process>:

static uint32_t task_process(task_t * task, uint32_t current_time_us){
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b082      	sub	sp, #8
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]

	//Si la tche n'as pas de fonction associe on s'arrte
	if(task->process == NULL)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d101      	bne.n	8001d9e <task_process+0x16>
		return current_time_us ;
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	e09d      	b.n	8001eda <task_process+0x152>

	//Calcul de la priode relle en appliquant une moyenne glissante
	task->real_period_us_average_sum -= task->real_period_us_average_array[task->average_index];
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8001da8:	6879      	ldr	r1, [r7, #4]
 8001daa:	3308      	adds	r3, #8
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	440b      	add	r3, r1
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	1ad2      	subs	r2, r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	675a      	str	r2, [r3, #116]	; 0x74
	task->real_period_us_average_array[task->average_index] = current_time_us - task->last_execution_us ;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	69da      	ldr	r2, [r3, #28]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8001dc2:	6839      	ldr	r1, [r7, #0]
 8001dc4:	1a8a      	subs	r2, r1, r2
 8001dc6:	6879      	ldr	r1, [r7, #4]
 8001dc8:	3308      	adds	r3, #8
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	440b      	add	r3, r1
 8001dce:	605a      	str	r2, [r3, #4]
	task->real_period_us_average_sum += task->real_period_us_average_array[task->average_index] ;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8001dda:	6879      	ldr	r1, [r7, #4]
 8001ddc:	3308      	adds	r3, #8
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	440b      	add	r3, r1
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	441a      	add	r2, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	675a      	str	r2, [r3, #116]	; 0x74
	task->real_period_us = task->real_period_us_average_sum / TASK_STAT_AVERAGE_OVER ;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001dee:	4a3d      	ldr	r2, [pc, #244]	; (8001ee4 <task_process+0x15c>)
 8001df0:	fba2 2303 	umull	r2, r3, r2, r3
 8001df4:	091a      	lsrs	r2, r3, #4
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	619a      	str	r2, [r3, #24]

	task->last_execution_us = current_time_us ;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	683a      	ldr	r2, [r7, #0]
 8001dfe:	61da      	str	r2, [r3, #28]
	task->process(current_time_us);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	6838      	ldr	r0, [r7, #0]
 8001e06:	4798      	blx	r3
	current_time_us = TIME_us();
 8001e08:	f000 fab2 	bl	8002370 <TIME_us>
 8001e0c:	6038      	str	r0, [r7, #0]


	//Calcul du "burst time" avec une moyenne glissante
	task->duration_us_average_sum -= task->duration_us_average_array[task->average_index];
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	f8d3 10cc 	ldr.w	r1, [r3, #204]	; 0xcc
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	311e      	adds	r1, #30
 8001e1e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001e22:	1ad2      	subs	r2, r2, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	task->duration_us_average_array[task->average_index] = current_time_us - task->last_execution_us ;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	69db      	ldr	r3, [r3, #28]
 8001e2e:	687a      	ldr	r2, [r7, #4]
 8001e30:	f8d2 20cc 	ldr.w	r2, [r2, #204]	; 0xcc
 8001e34:	6839      	ldr	r1, [r7, #0]
 8001e36:	1ac9      	subs	r1, r1, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	321e      	adds	r2, #30
 8001e3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	task->duration_us_worst = MAX(task->duration_us_average_array[task->average_index] , task->duration_us_worst);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	691a      	ldr	r2, [r3, #16]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	f8d3 10cc 	ldr.w	r1, [r3, #204]	; 0xcc
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	311e      	adds	r1, #30
 8001e4e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001e52:	429a      	cmp	r2, r3
 8001e54:	bf38      	it	cc
 8001e56:	461a      	movcc	r2, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	611a      	str	r2, [r3, #16]
	task->duration_us_average_sum += task->duration_us_average_array[task->average_index];
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	f8d3 10cc 	ldr.w	r1, [r3, #204]	; 0xcc
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	311e      	adds	r1, #30
 8001e6c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001e70:	441a      	add	r2, r3
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	task->duration_us = task->duration_us_average_sum / TASK_STAT_AVERAGE_OVER ;
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8001e7e:	4a19      	ldr	r2, [pc, #100]	; (8001ee4 <task_process+0x15c>)
 8001e80:	fba2 2303 	umull	r2, r3, r2, r3
 8001e84:	091a      	lsrs	r2, r3, #4
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	60da      	str	r2, [r3, #12]

	if(task->duration_us_average_array[task->average_index] > 1000)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	321e      	adds	r2, #30
 8001e94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e98:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e9c:	d90c      	bls.n	8001eb8 <task_process+0x130>
		task->duration_us_average_array[task->average_index] ++ ;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	f103 011e 	add.w	r1, r3, #30
 8001eaa:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8001eae:	1c51      	adds	r1, r2, #1
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	331e      	adds	r3, #30
 8001eb4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	if(++task->average_index == TASK_STAT_AVERAGE_OVER)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8001ebe:	1c5a      	adds	r2, r3, #1
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8001ecc:	2b14      	cmp	r3, #20
 8001ece:	d103      	bne.n	8001ed8 <task_process+0x150>
		task->average_index = 0 ;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	return current_time_us ;
 8001ed8:	683b      	ldr	r3, [r7, #0]
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	3708      	adds	r7, #8
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	cccccccd 	.word	0xcccccccd

08001ee8 <SCHEDULER_enable_task>:




//Activation ou dsactivation par ajout ou suppression dans la queu dans la queu
void SCHEDULER_enable_task(task_ids_t id, bool_e enable){
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	4603      	mov	r3, r0
 8001ef0:	6039      	str	r1, [r7, #0]
 8001ef2:	71fb      	strb	r3, [r7, #7]
	if(enable)
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d008      	beq.n	8001f0c <SCHEDULER_enable_task+0x24>
		queu_add(TASK_get_task(id));
 8001efa:	79fb      	ldrb	r3, [r7, #7]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f000 fa23 	bl	8002348 <TASK_get_task>
 8001f02:	4603      	mov	r3, r0
 8001f04:	4618      	mov	r0, r3
 8001f06:	f000 f861 	bl	8001fcc <queu_add>
	else
		queu_remove(TASK_get_task(id));
}
 8001f0a:	e007      	b.n	8001f1c <SCHEDULER_enable_task+0x34>
		queu_remove(TASK_get_task(id));
 8001f0c:	79fb      	ldrb	r3, [r7, #7]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f000 fa1a 	bl	8002348 <TASK_get_task>
 8001f14:	4603      	mov	r3, r0
 8001f16:	4618      	mov	r0, r3
 8001f18:	f000 f8b8 	bl	800208c <queu_remove>
}
 8001f1c:	bf00      	nop
 8001f1e:	3708      	adds	r7, #8
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <SCHEDULER_task_set_mode>:

void SCHEDULER_task_set_mode(task_ids_t id, task_mode_e mode){
 8001f24:	b590      	push	{r4, r7, lr}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	460a      	mov	r2, r1
 8001f2e:	71fb      	strb	r3, [r7, #7]
 8001f30:	4613      	mov	r3, r2
 8001f32:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f34:	b672      	cpsid	i
	__disable_irq();
	task_to_change[task_to_moove_counter] = TASK_get_task(id);
 8001f36:	4b0e      	ldr	r3, [pc, #56]	; (8001f70 <SCHEDULER_task_set_mode+0x4c>)
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	461c      	mov	r4, r3
 8001f3e:	79fb      	ldrb	r3, [r7, #7]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f000 fa01 	bl	8002348 <TASK_get_task>
 8001f46:	4602      	mov	r2, r0
 8001f48:	4b0a      	ldr	r3, [pc, #40]	; (8001f74 <SCHEDULER_task_set_mode+0x50>)
 8001f4a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
	change_mode[task_to_moove_counter++] = mode ;
 8001f4e:	4b08      	ldr	r3, [pc, #32]	; (8001f70 <SCHEDULER_task_set_mode+0x4c>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	1c5a      	adds	r2, r3, #1
 8001f56:	b2d1      	uxtb	r1, r2
 8001f58:	4a05      	ldr	r2, [pc, #20]	; (8001f70 <SCHEDULER_task_set_mode+0x4c>)
 8001f5a:	7011      	strb	r1, [r2, #0]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4a06      	ldr	r2, [pc, #24]	; (8001f78 <SCHEDULER_task_set_mode+0x54>)
 8001f60:	79bb      	ldrb	r3, [r7, #6]
 8001f62:	5453      	strb	r3, [r2, r1]
  __ASM volatile ("cpsie i" : : : "memory");
 8001f64:	b662      	cpsie	i
	__enable_irq();
}
 8001f66:	bf00      	nop
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd90      	pop	{r4, r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000fc7 	.word	0x20000fc7
 8001f74:	20000f90 	.word	0x20000f90
 8001f78:	20000fbc 	.word	0x20000fbc

08001f7c <queu_contains>:
//static void queu_clear(void){
//	memset(task_queu, 0, sizeof(task_queu));
//	task_queu_size = 0 ;
//}

static bool_e queu_contains(task_t * task){
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
	if(task == NULL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <queu_contains+0x12>
		return FALSE ;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	e014      	b.n	8001fb8 <queu_contains+0x3c>

	for(uint32_t t = 0; t < task_queu_size; t++)
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60fb      	str	r3, [r7, #12]
 8001f92:	e00b      	b.n	8001fac <queu_contains+0x30>
		if(task_queu[t] == task)
 8001f94:	4a0b      	ldr	r2, [pc, #44]	; (8001fc4 <queu_contains+0x48>)
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f9c:	687a      	ldr	r2, [r7, #4]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d101      	bne.n	8001fa6 <queu_contains+0x2a>
			return TRUE ;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	e008      	b.n	8001fb8 <queu_contains+0x3c>
	for(uint32_t t = 0; t < task_queu_size; t++)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	60fb      	str	r3, [r7, #12]
 8001fac:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <queu_contains+0x4c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	68fa      	ldr	r2, [r7, #12]
 8001fb2:	429a      	cmp	r2, r3
 8001fb4:	d3ee      	bcc.n	8001f94 <queu_contains+0x18>
	return FALSE ;
 8001fb6:	2300      	movs	r3, #0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	20000f58 	.word	0x20000f58
 8001fc8:	20000f84 	.word	0x20000f84

08001fcc <queu_add>:

static bool_e queu_add(task_t * task){
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]

	if(queu_contains(task) || task_queu_size >= TASK_COUNT || task == NULL)
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f7ff ffd1 	bl	8001f7c <queu_contains>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d106      	bne.n	8001fee <queu_add+0x22>
 8001fe0:	4b28      	ldr	r3, [pc, #160]	; (8002084 <queu_add+0xb8>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2b0a      	cmp	r3, #10
 8001fe6:	d802      	bhi.n	8001fee <queu_add+0x22>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d101      	bne.n	8001ff2 <queu_add+0x26>
		return FALSE ;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	e043      	b.n	800207a <queu_add+0xae>


	uint32_t t = 0 ;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	60fb      	str	r3, [r7, #12]
	while(t < TASK_COUNT)
 8001ff6:	e03c      	b.n	8002072 <queu_add+0xa6>
	{
		if(task_queu[t] == NULL)
 8001ff8:	4a23      	ldr	r2, [pc, #140]	; (8002088 <queu_add+0xbc>)
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d10b      	bne.n	800201c <queu_add+0x50>
		{
			task_queu[t] = task ;
 8002004:	4920      	ldr	r1, [pc, #128]	; (8002088 <queu_add+0xbc>)
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			task_queu_size ++ ;
 800200e:	4b1d      	ldr	r3, [pc, #116]	; (8002084 <queu_add+0xb8>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	3301      	adds	r3, #1
 8002014:	4a1b      	ldr	r2, [pc, #108]	; (8002084 <queu_add+0xb8>)
 8002016:	6013      	str	r3, [r2, #0]
			return TRUE;
 8002018:	2301      	movs	r3, #1
 800201a:	e02e      	b.n	800207a <queu_add+0xae>
		}
		else if(task->static_priority > task_queu[t]->static_priority){
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	f993 2000 	ldrsb.w	r2, [r3]
 8002022:	4919      	ldr	r1, [pc, #100]	; (8002088 <queu_add+0xbc>)
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800202a:	f993 3000 	ldrsb.w	r3, [r3]
 800202e:	429a      	cmp	r2, r3
 8002030:	dd1c      	ble.n	800206c <queu_add+0xa0>
			memmove(&task_queu[t+1], &task_queu[t], sizeof(task) * (task_queu_size - t));
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	3301      	adds	r3, #1
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4a13      	ldr	r2, [pc, #76]	; (8002088 <queu_add+0xbc>)
 800203a:	1898      	adds	r0, r3, r2
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	4a11      	ldr	r2, [pc, #68]	; (8002088 <queu_add+0xbc>)
 8002042:	1899      	adds	r1, r3, r2
 8002044:	4b0f      	ldr	r3, [pc, #60]	; (8002084 <queu_add+0xb8>)
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	461a      	mov	r2, r3
 8002050:	f007 fb4c 	bl	80096ec <memmove>
			task_queu[t] = task ;
 8002054:	490c      	ldr	r1, [pc, #48]	; (8002088 <queu_add+0xbc>)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			task_queu_size ++ ;
 800205e:	4b09      	ldr	r3, [pc, #36]	; (8002084 <queu_add+0xb8>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	3301      	adds	r3, #1
 8002064:	4a07      	ldr	r2, [pc, #28]	; (8002084 <queu_add+0xb8>)
 8002066:	6013      	str	r3, [r2, #0]
			return TRUE ;
 8002068:	2301      	movs	r3, #1
 800206a:	e006      	b.n	800207a <queu_add+0xae>
		}
		t++;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	3301      	adds	r3, #1
 8002070:	60fb      	str	r3, [r7, #12]
	while(t < TASK_COUNT)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2b0a      	cmp	r3, #10
 8002076:	d9bf      	bls.n	8001ff8 <queu_add+0x2c>
	}
	return FALSE ;
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3710      	adds	r7, #16
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	20000f84 	.word	0x20000f84
 8002088:	20000f58 	.word	0x20000f58

0800208c <queu_remove>:

static bool_e queu_remove(task_t * task){
 800208c:	b580      	push	{r7, lr}
 800208e:	b084      	sub	sp, #16
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
	if(!queu_contains(task) || task == NULL)
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f7ff ff71 	bl	8001f7c <queu_contains>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d002      	beq.n	80020a6 <queu_remove+0x1a>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d101      	bne.n	80020aa <queu_remove+0x1e>
		return FALSE ;
 80020a6:	2300      	movs	r3, #0
 80020a8:	e02a      	b.n	8002100 <queu_remove+0x74>

	for(uint32_t t = 0; t < task_queu_size; t ++){
 80020aa:	2300      	movs	r3, #0
 80020ac:	60fb      	str	r3, [r7, #12]
 80020ae:	e021      	b.n	80020f4 <queu_remove+0x68>
		if(task == task_queu[t]){
 80020b0:	4a15      	ldr	r2, [pc, #84]	; (8002108 <queu_remove+0x7c>)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020b8:	687a      	ldr	r2, [r7, #4]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d117      	bne.n	80020ee <queu_remove+0x62>
			memmove(&task_queu[t], &task_queu[t+1], sizeof(task) * (task_queu_size - t));
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	4a11      	ldr	r2, [pc, #68]	; (8002108 <queu_remove+0x7c>)
 80020c4:	1898      	adds	r0, r3, r2
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	3301      	adds	r3, #1
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	4a0e      	ldr	r2, [pc, #56]	; (8002108 <queu_remove+0x7c>)
 80020ce:	1899      	adds	r1, r3, r2
 80020d0:	4b0e      	ldr	r3, [pc, #56]	; (800210c <queu_remove+0x80>)
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	461a      	mov	r2, r3
 80020dc:	f007 fb06 	bl	80096ec <memmove>
			task_queu_size -- ;
 80020e0:	4b0a      	ldr	r3, [pc, #40]	; (800210c <queu_remove+0x80>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	3b01      	subs	r3, #1
 80020e6:	4a09      	ldr	r2, [pc, #36]	; (800210c <queu_remove+0x80>)
 80020e8:	6013      	str	r3, [r2, #0]
			return TRUE ;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e008      	b.n	8002100 <queu_remove+0x74>
	for(uint32_t t = 0; t < task_queu_size; t ++){
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	3301      	adds	r3, #1
 80020f2:	60fb      	str	r3, [r7, #12]
 80020f4:	4b05      	ldr	r3, [pc, #20]	; (800210c <queu_remove+0x80>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	68fa      	ldr	r2, [r7, #12]
 80020fa:	429a      	cmp	r2, r3
 80020fc:	d3d8      	bcc.n	80020b0 <queu_remove+0x24>
		}
	}
	return FALSE ;
 80020fe:	2300      	movs	r3, #0
}
 8002100:	4618      	mov	r0, r3
 8002102:	3710      	adds	r7, #16
 8002104:	46bd      	mov	sp, r7
 8002106:	bd80      	pop	{r7, pc}
 8002108:	20000f58 	.word	0x20000f58
 800210c:	20000f84 	.word	0x20000f84

08002110 <tasks_init>:

static uint32_t start_time_gyro = 0;
static uint32_t end_time_filtering_gyro= 0;
static uint32_t delta_1 ;

void tasks_init(system_t * sys_){
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
	//On mmorise o se trouve notre structure systme
	sys = sys_ ;
 8002118:	4a15      	ldr	r2, [pc, #84]	; (8002170 <tasks_init+0x60>)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	6013      	str	r3, [r2, #0]

	//Activation des tches
	SCHEDULER_enable_task(TASK_SCHEDULER, TRUE);
 800211e:	2101      	movs	r1, #1
 8002120:	2000      	movs	r0, #0
 8002122:	f7ff fee1 	bl	8001ee8 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_EVENT_CHECK, TRUE);
 8002126:	2101      	movs	r1, #1
 8002128:	2001      	movs	r0, #1
 800212a:	f7ff fedd 	bl	8001ee8 <SCHEDULER_enable_task>

	SCHEDULER_enable_task(TASK_LED, TRUE);
 800212e:	2101      	movs	r1, #1
 8002130:	2003      	movs	r0, #3
 8002132:	f7ff fed9 	bl	8001ee8 <SCHEDULER_enable_task>
	//SCHEDULER_enable_task(TASK_PRINTF, TRUE);
	SCHEDULER_enable_task(TASK_ORIENTATION_UPDATE, TRUE);
 8002136:	2101      	movs	r1, #1
 8002138:	2008      	movs	r0, #8
 800213a:	f7ff fed5 	bl	8001ee8 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_GYRO_FILTER, TRUE);
 800213e:	2101      	movs	r1, #1
 8002140:	2005      	movs	r0, #5
 8002142:	f7ff fed1 	bl	8001ee8 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_GYRO_UPDATE, TRUE);
 8002146:	2101      	movs	r1, #1
 8002148:	2004      	movs	r0, #4
 800214a:	f7ff fecd 	bl	8001ee8 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_ACC_FILTER, TRUE);
 800214e:	2101      	movs	r1, #1
 8002150:	2007      	movs	r0, #7
 8002152:	f7ff fec9 	bl	8001ee8 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_CONTROLLER_CHANNEL_UPDATE, TRUE);
 8002156:	2101      	movs	r1, #1
 8002158:	2009      	movs	r0, #9
 800215a:	f7ff fec5 	bl	8001ee8 <SCHEDULER_enable_task>
	SCHEDULER_enable_task(TASK_CONTROLLER_CHANNEL_ANALYSIS, TRUE);
 800215e:	2101      	movs	r1, #1
 8002160:	200a      	movs	r0, #10
 8002162:	f7ff fec1 	bl	8001ee8 <SCHEDULER_enable_task>

}
 8002166:	bf00      	nop
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	20000fc8 	.word	0x20000fc8

08002174 <process_print_f>:

void process_print_f(uint32_t current_time_us){
 8002174:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002178:	b088      	sub	sp, #32
 800217a:	af04      	add	r7, sp, #16
 800217c:	6078      	str	r0, [r7, #4]
	//printf("%d\t%d\t%d\t%d\t%d\t%d\n", data[0], data[1], data[2], data[3], data[4], data[5]);
//	gyro_t * gyro = &sys->sensors.gyro ;
//	acc_t * acc = &sys->sensors.acc ;
	orientation_t * ori = &sys->orientation ;
 800217e:	4b14      	ldr	r3, [pc, #80]	; (80021d0 <process_print_f+0x5c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 8002186:	60fb      	str	r3, [r7, #12]
	//printf("%d\t%d\t%d\t%lu\n",sys->sensors.gyro.mpu->gyro_raw[0], sys->sensors.gyro.mpu->gyro_raw[1], sys->sensors.gyro.mpu->gyro_raw[2], TASK_get_task(TASK_GYRO)->it_duration_us);
	//printf("%f\t%f\t%f\t%f\t%f\t%f\t%lu\n",acc->raw[0], acc->raw[1], acc->raw[2],gyro->raw[0], gyro->raw[1], gyro->raw[2], TASK_get_task(TASK_GYRO_UPDATE)->duration_us);
	//printf("%f\t%f\t%lu\n", acc->filtered[ACC_AXE_Z], gyro->filtered[ACC_AXE_X], delta_1);
	//printf("%f\n", acc->filtered[GYRO_AXE_X]);
	//printf("%lu\n", delta_1);
	printf("%f\t%f\t%f\n", ori->angular_position[0], ori->angular_velocity[0], ori->acc_angles[0]);
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4618      	mov	r0, r3
 800218e:	f7fe f9db 	bl	8000548 <__aeabi_f2d>
 8002192:	4680      	mov	r8, r0
 8002194:	4689      	mov	r9, r1
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4618      	mov	r0, r3
 800219e:	f7fe f9d3 	bl	8000548 <__aeabi_f2d>
 80021a2:	4604      	mov	r4, r0
 80021a4:	460d      	mov	r5, r1
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fe f9cc 	bl	8000548 <__aeabi_f2d>
 80021b0:	4602      	mov	r2, r0
 80021b2:	460b      	mov	r3, r1
 80021b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80021b8:	e9cd 4500 	strd	r4, r5, [sp]
 80021bc:	4642      	mov	r2, r8
 80021be:	464b      	mov	r3, r9
 80021c0:	4804      	ldr	r0, [pc, #16]	; (80021d4 <process_print_f+0x60>)
 80021c2:	f007 ff11 	bl	8009fe8 <iprintf>
}
 80021c6:	bf00      	nop
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80021d0:	20000fc8 	.word	0x20000fc8
 80021d4:	0800c318 	.word	0x0800c318

080021d8 <process_led>:


void process_led(uint32_t current_time_us){
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
	LED_SEQUENCE_play(&sys->ihm.led_blue, current_time_us);
 80021e0:	4b0b      	ldr	r3, [pc, #44]	; (8002210 <process_led+0x38>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	3338      	adds	r3, #56	; 0x38
 80021e6:	6879      	ldr	r1, [r7, #4]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f007 fa01 	bl	80095f0 <LED_SEQUENCE_play>
	LED_SEQUENCE_play(&sys->ihm.led_red, current_time_us);
 80021ee:	4b08      	ldr	r3, [pc, #32]	; (8002210 <process_led+0x38>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6879      	ldr	r1, [r7, #4]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f007 f9fb 	bl	80095f0 <LED_SEQUENCE_play>
	LED_SEQUENCE_play(&sys->ihm.led_green, current_time_us);
 80021fa:	4b05      	ldr	r3, [pc, #20]	; (8002210 <process_led+0x38>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	331c      	adds	r3, #28
 8002200:	6879      	ldr	r1, [r7, #4]
 8002202:	4618      	mov	r0, r3
 8002204:	f007 f9f4 	bl	80095f0 <LED_SEQUENCE_play>
}
 8002208:	bf00      	nop
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	20000fc8 	.word	0x20000fc8

08002214 <process_gyro_update>:

void process_gyro_update(uint32_t current_time_us){
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
	start_time_gyro = current_time_us ;
 800221c:	4a06      	ldr	r2, [pc, #24]	; (8002238 <process_gyro_update+0x24>)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6013      	str	r3, [r2, #0]
	GYRO_ACC_update_dma(&sys->sensors.gyro);
 8002222:	4b06      	ldr	r3, [pc, #24]	; (800223c <process_gyro_update+0x28>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	3354      	adds	r3, #84	; 0x54
 8002228:	4618      	mov	r0, r3
 800222a:	f000 fc81 	bl	8002b30 <GYRO_ACC_update_dma>

}
 800222e:	bf00      	nop
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000fcc 	.word	0x20000fcc
 800223c:	20000fc8 	.word	0x20000fc8

08002240 <process_gyro_filter>:

void process_gyro_filter(uint32_t current_time_us){
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
	end_time_filtering_gyro = current_time_us ;
 8002248:	4a06      	ldr	r2, [pc, #24]	; (8002264 <process_gyro_filter+0x24>)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6013      	str	r3, [r2, #0]
//	delta_1 = 90  * delta_1 + 10* (end_time_filtering_gyro - start_time_gyro) ;
//	delta_1 /= 100 ;

	GYRO_process_lpf(&sys->sensors.gyro);
 800224e:	4b06      	ldr	r3, [pc, #24]	; (8002268 <process_gyro_filter+0x28>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	3354      	adds	r3, #84	; 0x54
 8002254:	4618      	mov	r0, r3
 8002256:	f000 fc87 	bl	8002b68 <GYRO_process_lpf>

}
 800225a:	bf00      	nop
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20000fd0 	.word	0x20000fd0
 8002268:	20000fc8 	.word	0x20000fc8

0800226c <process_acc_update>:

void process_acc_update(uint32_t current_time_us){
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
	ACC_update(&sys->sensors.acc);
 8002274:	4b04      	ldr	r3, [pc, #16]	; (8002288 <process_acc_update+0x1c>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	33bc      	adds	r3, #188	; 0xbc
 800227a:	4618      	mov	r0, r3
 800227c:	f000 fbb0 	bl	80029e0 <ACC_update>
}
 8002280:	bf00      	nop
 8002282:	3708      	adds	r7, #8
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	20000fc8 	.word	0x20000fc8

0800228c <process_acc_filter>:

void process_acc_filter(uint32_t current_time_us){
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
	ACC_process_lpf(&sys->sensors.acc);
 8002294:	4b04      	ldr	r3, [pc, #16]	; (80022a8 <process_acc_filter+0x1c>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	33bc      	adds	r3, #188	; 0xbc
 800229a:	4618      	mov	r0, r3
 800229c:	f000 fbbe 	bl	8002a1c <ACC_process_lpf>
}
 80022a0:	bf00      	nop
 80022a2:	3708      	adds	r7, #8
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	20000fc8 	.word	0x20000fc8

080022ac <process_event_main>:

void process_event_main(uint32_t current_time_us){
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
	UNUSED(current_time_us);
	EVENT_process_events_main();
 80022b4:	f7ff f9ac 	bl	8001610 <EVENT_process_events_main>
}
 80022b8:	bf00      	nop
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <process_orientation_update>:

void process_orientation_update(uint32_t current_time_us){
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
	UNUSED(current_time_us);
	delta_1 = (end_time_filtering_gyro - start_time_gyro) ;
 80022c8:	4b08      	ldr	r3, [pc, #32]	; (80022ec <process_orientation_update+0x2c>)
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	4b08      	ldr	r3, [pc, #32]	; (80022f0 <process_orientation_update+0x30>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	4a08      	ldr	r2, [pc, #32]	; (80022f4 <process_orientation_update+0x34>)
 80022d4:	6013      	str	r3, [r2, #0]
	ORIENTATION_Update(&sys->orientation);
 80022d6:	4b08      	ldr	r3, [pc, #32]	; (80022f8 <process_orientation_update+0x38>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f503 73da 	add.w	r3, r3, #436	; 0x1b4
 80022de:	4618      	mov	r0, r3
 80022e0:	f7fe fef2 	bl	80010c8 <ORIENTATION_Update>
}
 80022e4:	bf00      	nop
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	20000fd0 	.word	0x20000fd0
 80022f0:	20000fcc 	.word	0x20000fcc
 80022f4:	20000fd4 	.word	0x20000fd4
 80022f8:	20000fc8 	.word	0x20000fc8

080022fc <process_task_scheduler>:

void process_task_scheduler(uint32_t current_time_us){
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
	SCHEDULER_task();
 8002304:	f7ff fcf2 	bl	8001cec <SCHEDULER_task>
}
 8002308:	bf00      	nop
 800230a:	3708      	adds	r7, #8
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <process_controller_channel_update>:

void process_controller_channel_update(uint32_t current_time_us){
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
	if(CONTROLLER_Update_Channels_Array())
 8002318:	f000 fb12 	bl	8002940 <CONTROLLER_Update_Channels_Array>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d003      	beq.n	800232a <process_controller_channel_update+0x1a>
		SCHEDULER_task_set_mode(TASK_CONTROLLER_CHANNEL_ANALYSIS, TASK_MODE_EVENT);
 8002322:	2102      	movs	r1, #2
 8002324:	200a      	movs	r0, #10
 8002326:	f7ff fdfd 	bl	8001f24 <SCHEDULER_task_set_mode>
}
 800232a:	bf00      	nop
 800232c:	3708      	adds	r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <process_controller_channel_analysis>:

void process_controller_channel_analysis(uint32_t current_time_us){
 8002332:	b580      	push	{r7, lr}
 8002334:	b082      	sub	sp, #8
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]
	CONTROLLER_Update_Channels_Analysis();
 800233a:	f000 f885 	bl	8002448 <CONTROLLER_Update_Channels_Analysis>
}
 800233e:	bf00      	nop
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
	...

08002348 <TASK_get_task>:
	[TASK_CONTROLLER_CHANNEL_UPDATE] = 		DEFINE_TASK(TASK_CONTROLLER_CHANNEL_UPDATE, 	PRIORITY_MEDIUM,	process_controller_channel_update, 	PERIOD_US_FROM_HERTZ(1), 	TASK_MODE_EVENT),
	[TASK_CONTROLLER_CHANNEL_ANALYSIS] = 	DEFINE_TASK(TASK_CONTROLLER_CHANNEL_ANALYSIS, 	PRIORITY_MEDIUM,	process_controller_channel_analysis, 	PERIOD_US_FROM_HERTZ(1), 	TASK_MODE_EVENT),
};


task_t * TASK_get_task(task_ids_t id){
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	4603      	mov	r3, r0
 8002350:	71fb      	strb	r3, [r7, #7]
	return &tasks[id];
 8002352:	79fb      	ldrb	r3, [r7, #7]
 8002354:	22d0      	movs	r2, #208	; 0xd0
 8002356:	fb02 f303 	mul.w	r3, r2, r3
 800235a:	4a04      	ldr	r2, [pc, #16]	; (800236c <TASK_get_task+0x24>)
 800235c:	4413      	add	r3, r2
}
 800235e:	4618      	mov	r0, r3
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	2000043c 	.word	0x2000043c

08002370 <TIME_us>:

#include "time.h"


uint32_t TIME_us(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002376:	b672      	cpsid	i

	uint32_t t_us;
	static uint32_t previous_t_us = 0;
	__disable_irq();
	t_us = HAL_GetTick() * 1000 + 1000 - SysTick->VAL / 168;
 8002378:	f002 faa2 	bl	80048c0 <HAL_GetTick>
 800237c:	4603      	mov	r3, r0
 800237e:	3301      	adds	r3, #1
 8002380:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002384:	fb02 f203 	mul.w	r2, r2, r3
 8002388:	4b0d      	ldr	r3, [pc, #52]	; (80023c0 <TIME_us+0x50>)
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	08db      	lsrs	r3, r3, #3
 800238e:	490d      	ldr	r1, [pc, #52]	; (80023c4 <TIME_us+0x54>)
 8002390:	fba1 1303 	umull	r1, r3, r1, r3
 8002394:	085b      	lsrs	r3, r3, #1
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 800239a:	b662      	cpsie	i
	__enable_irq();

	//Parfois la hal_get_tick ne s ait pas encore fait incrmenter, donc si notre miros actuel  est plus petit qu'avant on ajoute 1000s (soit la ms qui n a pas t incrment)
	if(previous_t_us >= t_us)
 800239c:	4b0a      	ldr	r3, [pc, #40]	; (80023c8 <TIME_us+0x58>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d803      	bhi.n	80023ae <TIME_us+0x3e>
		t_us += 1000;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 80023ac:	607b      	str	r3, [r7, #4]
	previous_t_us = t_us ;
 80023ae:	4a06      	ldr	r2, [pc, #24]	; (80023c8 <TIME_us+0x58>)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6013      	str	r3, [r2, #0]

	return t_us;
 80023b4:	687b      	ldr	r3, [r7, #4]
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	e000e010 	.word	0xe000e010
 80023c4:	18618619 	.word	0x18618619
 80023c8:	20000fd8 	.word	0x20000fd8

080023cc <CONTROLLER_Init>:
//Controller used
static controller_t * controller ;
//Private functions prototypes
static void flag_process();

void CONTROLLER_Init(controller_t * controller_, ibus_t * ibus){
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
	//Sauvegarde la structure utilsi
	controller = controller_ ;
 80023d6:	4a1b      	ldr	r2, [pc, #108]	; (8002444 <CONTROLLER_Init+0x78>)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6013      	str	r3, [r2, #0]
	controller->channels = ibus->channels ;
 80023dc:	4b19      	ldr	r3, [pc, #100]	; (8002444 <CONTROLLER_Init+0x78>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	683a      	ldr	r2, [r7, #0]
 80023e2:	321a      	adds	r2, #26
 80023e4:	601a      	str	r2, [r3, #0]

	//Configuration du mode d'analyse pour les channels
	controller->analysis_mode[0] = ANALYSIS_MODE_STICK_DEAD_BAND ;
 80023e6:	4b17      	ldr	r3, [pc, #92]	; (8002444 <CONTROLLER_Init+0x78>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	2201      	movs	r2, #1
 80023ec:	711a      	strb	r2, [r3, #4]
	controller->analysis_mode[1] = ANALYSIS_MODE_STICK_DEAD_BAND ;
 80023ee:	4b15      	ldr	r3, [pc, #84]	; (8002444 <CONTROLLER_Init+0x78>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2201      	movs	r2, #1
 80023f4:	715a      	strb	r2, [r3, #5]
	controller->analysis_mode[2] = ANALYSIS_MODE_STICK_LVL ;
 80023f6:	4b13      	ldr	r3, [pc, #76]	; (8002444 <CONTROLLER_Init+0x78>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2202      	movs	r2, #2
 80023fc:	719a      	strb	r2, [r3, #6]
	controller->analysis_mode[3] = ANALYSIS_MODE_STICK_DEAD_BAND ;
 80023fe:	4b11      	ldr	r3, [pc, #68]	; (8002444 <CONTROLLER_Init+0x78>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2201      	movs	r2, #1
 8002404:	71da      	strb	r2, [r3, #7]
	controller->analysis_mode[4] = ANALYSIS_MODE_SWITCH_MODE ;
 8002406:	4b0f      	ldr	r3, [pc, #60]	; (8002444 <CONTROLLER_Init+0x78>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	2204      	movs	r2, #4
 800240c:	721a      	strb	r2, [r3, #8]
	controller->analysis_mode[5] = ANALYSIS_MODE_SWITCH_MODE ;
 800240e:	4b0d      	ldr	r3, [pc, #52]	; (8002444 <CONTROLLER_Init+0x78>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2204      	movs	r2, #4
 8002414:	725a      	strb	r2, [r3, #9]
	controller->analysis_mode[6] = ANALYSIS_MODE_SWITCH_MODE ;
 8002416:	4b0b      	ldr	r3, [pc, #44]	; (8002444 <CONTROLLER_Init+0x78>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2204      	movs	r2, #4
 800241c:	729a      	strb	r2, [r3, #10]
	controller->analysis_mode[7] = ANALYSIS_MODE_SWITCH_MODE ;
 800241e:	4b09      	ldr	r3, [pc, #36]	; (8002444 <CONTROLLER_Init+0x78>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2204      	movs	r2, #4
 8002424:	72da      	strb	r2, [r3, #11]
	controller->analysis_mode[8] = ANALYSIS_MODE_BUTTON_PUSH ;
 8002426:	4b07      	ldr	r3, [pc, #28]	; (8002444 <CONTROLLER_Init+0x78>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2206      	movs	r2, #6
 800242c:	731a      	strb	r2, [r3, #12]
	controller->analysis_mode[9] = ANALYSIS_MODE_BUTTON_ON_OFF ;
 800242e:	4b05      	ldr	r3, [pc, #20]	; (8002444 <CONTROLLER_Init+0x78>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	2205      	movs	r2, #5
 8002434:	735a      	strb	r2, [r3, #13]

}
 8002436:	bf00      	nop
 8002438:	370c      	adds	r7, #12
 800243a:	46bd      	mov	sp, r7
 800243c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002440:	4770      	bx	lr
 8002442:	bf00      	nop
 8002444:	20000fdc 	.word	0x20000fdc

08002448 <CONTROLLER_Update_Channels_Analysis>:

void CONTROLLER_Update_Channels_Analysis(void){
 8002448:	b580      	push	{r7, lr}
 800244a:	b082      	sub	sp, #8
 800244c:	af00      	add	r7, sp, #0
	//Analyse des channels
		bool_e button_state ;
		for(int8_t ch = 0; ch < NB_CHANNEL; ch++ ){
 800244e:	2300      	movs	r3, #0
 8002450:	71fb      	strb	r3, [r7, #7]
 8002452:	e19e      	b.n	8002792 <CONTROLLER_Update_Channels_Analysis+0x34a>
			switch (controller->analysis_mode[ch]) {
 8002454:	4bab      	ldr	r3, [pc, #684]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245c:	4413      	add	r3, r2
 800245e:	791b      	ldrb	r3, [r3, #4]
 8002460:	2b06      	cmp	r3, #6
 8002462:	f200 818b 	bhi.w	800277c <CONTROLLER_Update_Channels_Analysis+0x334>
 8002466:	a201      	add	r2, pc, #4	; (adr r2, 800246c <CONTROLLER_Update_Channels_Analysis+0x24>)
 8002468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800246c:	0800277d 	.word	0x0800277d
 8002470:	08002489 	.word	0x08002489
 8002474:	080024d5 	.word	0x080024d5
 8002478:	0800277d 	.word	0x0800277d
 800247c:	080026dd 	.word	0x080026dd
 8002480:	08002599 	.word	0x08002599
 8002484:	0800264d 	.word	0x0800264d
				case ANALYSIS_MODE_NONE:
					//On fait R
					break;

				case ANALYSIS_MODE_STICK_DEAD_BAND :
					if(abs(controller->channels[ch] - 1500) < JOYCTICK_DEAD_BAND)
 8002488:	4b9e      	ldr	r3, [pc, #632]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	4413      	add	r3, r2
 8002496:	881b      	ldrh	r3, [r3, #0]
 8002498:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 800249c:	f113 0f1d 	cmn.w	r3, #29
 80024a0:	f2c0 816e 	blt.w	8002780 <CONTROLLER_Update_Channels_Analysis+0x338>
 80024a4:	4b97      	ldr	r3, [pc, #604]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	4413      	add	r3, r2
 80024b2:	881b      	ldrh	r3, [r3, #0]
 80024b4:	f2a3 53dc 	subw	r3, r3, #1500	; 0x5dc
 80024b8:	2b1d      	cmp	r3, #29
 80024ba:	f300 8161 	bgt.w	8002780 <CONTROLLER_Update_Channels_Analysis+0x338>
						controller->channels[ch] = 1500 ;
 80024be:	4b91      	ldr	r3, [pc, #580]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681a      	ldr	r2, [r3, #0]
 80024c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c8:	005b      	lsls	r3, r3, #1
 80024ca:	4413      	add	r3, r2
 80024cc:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80024d0:	801a      	strh	r2, [r3, #0]
					break;
 80024d2:	e155      	b.n	8002780 <CONTROLLER_Update_Channels_Analysis+0x338>

				case ANALYSIS_MODE_STICK_LVL :
					if(controller->channels[ch] > 1000 && controller->channels[ch] <= 1070)
 80024d4:	4b8b      	ldr	r3, [pc, #556]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024de:	005b      	lsls	r3, r3, #1
 80024e0:	4413      	add	r3, r2
 80024e2:	881b      	ldrh	r3, [r3, #0]
 80024e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80024e8:	d914      	bls.n	8002514 <CONTROLLER_Update_Channels_Analysis+0xcc>
 80024ea:	4b86      	ldr	r3, [pc, #536]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	4413      	add	r3, r2
 80024f8:	881b      	ldrh	r3, [r3, #0]
 80024fa:	f240 422e 	movw	r2, #1070	; 0x42e
 80024fe:	4293      	cmp	r3, r2
 8002500:	d808      	bhi.n	8002514 <CONTROLLER_Update_Channels_Analysis+0xcc>
						controller->throttle_lvl[ch] = THROTTLE_LVL_NULL ;
 8002502:	4b80      	ldr	r3, [pc, #512]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250a:	4413      	add	r3, r2
 800250c:	2200      	movs	r2, #0
 800250e:	f883 2020 	strb.w	r2, [r3, #32]
 8002512:	e040      	b.n	8002596 <CONTROLLER_Update_Channels_Analysis+0x14e>
					else if(controller->channels[ch] > 1070 && controller->channels[ch] <= 1120)
 8002514:	4b7b      	ldr	r3, [pc, #492]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251e:	005b      	lsls	r3, r3, #1
 8002520:	4413      	add	r3, r2
 8002522:	881b      	ldrh	r3, [r3, #0]
 8002524:	f240 422e 	movw	r2, #1070	; 0x42e
 8002528:	4293      	cmp	r3, r2
 800252a:	d913      	bls.n	8002554 <CONTROLLER_Update_Channels_Analysis+0x10c>
 800252c:	4b75      	ldr	r3, [pc, #468]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	681a      	ldr	r2, [r3, #0]
 8002532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002536:	005b      	lsls	r3, r3, #1
 8002538:	4413      	add	r3, r2
 800253a:	881b      	ldrh	r3, [r3, #0]
 800253c:	f5b3 6f8c 	cmp.w	r3, #1120	; 0x460
 8002540:	d808      	bhi.n	8002554 <CONTROLLER_Update_Channels_Analysis+0x10c>
						controller->throttle_lvl[ch] = THROTTLE_LVL_LOW ;
 8002542:	4b70      	ldr	r3, [pc, #448]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254a:	4413      	add	r3, r2
 800254c:	2201      	movs	r2, #1
 800254e:	f883 2020 	strb.w	r2, [r3, #32]
 8002552:	e020      	b.n	8002596 <CONTROLLER_Update_Channels_Analysis+0x14e>
					else if(controller->channels[ch] > 1120 && controller->channels[ch] < 2000)
 8002554:	4b6b      	ldr	r3, [pc, #428]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	4413      	add	r3, r2
 8002562:	881b      	ldrh	r3, [r3, #0]
 8002564:	f5b3 6f8c 	cmp.w	r3, #1120	; 0x460
 8002568:	f240 810c 	bls.w	8002784 <CONTROLLER_Update_Channels_Analysis+0x33c>
 800256c:	4b65      	ldr	r3, [pc, #404]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002576:	005b      	lsls	r3, r3, #1
 8002578:	4413      	add	r3, r2
 800257a:	881b      	ldrh	r3, [r3, #0]
 800257c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002580:	f080 8100 	bcs.w	8002784 <CONTROLLER_Update_Channels_Analysis+0x33c>
						controller->throttle_lvl[ch] = THROTTLE_LVL_HIGH ;
 8002584:	4b5f      	ldr	r3, [pc, #380]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258c:	4413      	add	r3, r2
 800258e:	2202      	movs	r2, #2
 8002590:	f883 2020 	strb.w	r2, [r3, #32]


					break;
 8002594:	e0f6      	b.n	8002784 <CONTROLLER_Update_Channels_Analysis+0x33c>
 8002596:	e0f5      	b.n	8002784 <CONTROLLER_Update_Channels_Analysis+0x33c>

				case ANALYSIS_MODE_BUTTON_ON_OFF :
					//Active le boutton dans le code
					if(!controller->button_on_off[ch])
 8002598:	4b5a      	ldr	r3, [pc, #360]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a0:	4413      	add	r3, r2
 80025a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d107      	bne.n	80025ba <CONTROLLER_Update_Channels_Analysis+0x172>
						controller->button_on_off[ch] = BUTTON_OFF ;
 80025aa:	4b56      	ldr	r3, [pc, #344]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b2:	4413      	add	r3, r2
 80025b4:	2201      	movs	r2, #1
 80025b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					//Buton state
					button_state = controller->channels[ch] > 1500 ;
 80025ba:	4b52      	ldr	r3, [pc, #328]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c4:	005b      	lsls	r3, r3, #1
 80025c6:	4413      	add	r3, r2
 80025c8:	881b      	ldrh	r3, [r3, #0]
 80025ca:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80025ce:	4293      	cmp	r3, r2
 80025d0:	bf8c      	ite	hi
 80025d2:	2301      	movhi	r3, #1
 80025d4:	2300      	movls	r3, #0
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	603b      	str	r3, [r7, #0]
					//If different from previous state and previous was low
					if(button_state != controller->button_state[ch] && controller->button_state[ch] == 0){
 80025da:	4b4a      	ldr	r3, [pc, #296]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e2:	4413      	add	r3, r2
 80025e4:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 80025e8:	461a      	mov	r2, r3
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d022      	beq.n	8002636 <CONTROLLER_Update_Channels_Analysis+0x1ee>
 80025f0:	4b44      	ldr	r3, [pc, #272]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f8:	4413      	add	r3, r2
 80025fa:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d119      	bne.n	8002636 <CONTROLLER_Update_Channels_Analysis+0x1ee>
						if(controller->button_on_off[ch] == BUTTON_ON)
 8002602:	4b40      	ldr	r3, [pc, #256]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260a:	4413      	add	r3, r2
 800260c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002610:	2b02      	cmp	r3, #2
 8002612:	d108      	bne.n	8002626 <CONTROLLER_Update_Channels_Analysis+0x1de>
							controller->button_on_off[ch] = BUTTON_OFF ;
 8002614:	4b3b      	ldr	r3, [pc, #236]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261c:	4413      	add	r3, r2
 800261e:	2201      	movs	r2, #1
 8002620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002624:	e007      	b.n	8002636 <CONTROLLER_Update_Channels_Analysis+0x1ee>
						else
							controller->button_on_off[ch] = BUTTON_ON ;
 8002626:	4b37      	ldr	r3, [pc, #220]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262e:	4413      	add	r3, r2
 8002630:	2202      	movs	r2, #2
 8002632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					}

					controller->button_state[ch] = button_state ;
 8002636:	4b33      	ldr	r3, [pc, #204]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263e:	6839      	ldr	r1, [r7, #0]
 8002640:	b2c9      	uxtb	r1, r1
 8002642:	4413      	add	r3, r2
 8002644:	460a      	mov	r2, r1
 8002646:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
					break;
 800264a:	e09c      	b.n	8002786 <CONTROLLER_Update_Channels_Analysis+0x33e>

				case ANALYSIS_MODE_BUTTON_PUSH :
					//Active le boutton dans le code
					if(!controller->button_pushed[ch])
 800264c:	4b2d      	ldr	r3, [pc, #180]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002654:	4413      	add	r3, r2
 8002656:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800265a:	2b00      	cmp	r3, #0
 800265c:	d107      	bne.n	800266e <CONTROLLER_Update_Channels_Analysis+0x226>
						controller->button_pushed[ch] = BUTTON_PUSHED_NO_REQUEST ;
 800265e:	4b29      	ldr	r3, [pc, #164]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002666:	4413      	add	r3, r2
 8002668:	2201      	movs	r2, #1
 800266a:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
					//Buton state
					button_state = controller->channels[ch] > 1500 ;
 800266e:	4b25      	ldr	r3, [pc, #148]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002678:	005b      	lsls	r3, r3, #1
 800267a:	4413      	add	r3, r2
 800267c:	881b      	ldrh	r3, [r3, #0]
 800267e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002682:	4293      	cmp	r3, r2
 8002684:	bf8c      	ite	hi
 8002686:	2301      	movhi	r3, #1
 8002688:	2300      	movls	r3, #0
 800268a:	b2db      	uxtb	r3, r3
 800268c:	603b      	str	r3, [r7, #0]
					//If different from previous state and previous was low
					if(button_state != controller->button_state[ch] && controller->button_state[ch] == 0){
 800268e:	4b1d      	ldr	r3, [pc, #116]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002696:	4413      	add	r3, r2
 8002698:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 800269c:	461a      	mov	r2, r3
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d010      	beq.n	80026c6 <CONTROLLER_Update_Channels_Analysis+0x27e>
 80026a4:	4b17      	ldr	r3, [pc, #92]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ac:	4413      	add	r3, r2
 80026ae:	f893 304a 	ldrb.w	r3, [r3, #74]	; 0x4a
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d107      	bne.n	80026c6 <CONTROLLER_Update_Channels_Analysis+0x27e>
						controller->button_pushed[ch] = BUTTON_PUSHED_REQUEST ;
 80026b6:	4b13      	ldr	r3, [pc, #76]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026be:	4413      	add	r3, r2
 80026c0:	2202      	movs	r2, #2
 80026c2:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
					}

					controller->button_state[ch] = button_state ;
 80026c6:	4b0f      	ldr	r3, [pc, #60]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ce:	6839      	ldr	r1, [r7, #0]
 80026d0:	b2c9      	uxtb	r1, r1
 80026d2:	4413      	add	r3, r2
 80026d4:	460a      	mov	r2, r1
 80026d6:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
					break;
 80026da:	e054      	b.n	8002786 <CONTROLLER_Update_Channels_Analysis+0x33e>
				case ANALYSIS_MODE_SEQUENCE:
					//todo analyse de squences sur les switchs
					break;

				case ANALYSIS_MODE_SWITCH_MODE:
					if(controller->channels[ch] < 1300)
 80026dc:	4b09      	ldr	r3, [pc, #36]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	681a      	ldr	r2, [r3, #0]
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	005b      	lsls	r3, r3, #1
 80026e8:	4413      	add	r3, r2
 80026ea:	881b      	ldrh	r3, [r3, #0]
 80026ec:	f240 5213 	movw	r2, #1299	; 0x513
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d809      	bhi.n	8002708 <CONTROLLER_Update_Channels_Analysis+0x2c0>
						controller->switch_pos[ch] = SWITCH_POS_1 ;
 80026f4:	4b03      	ldr	r3, [pc, #12]	; (8002704 <CONTROLLER_Update_Channels_Analysis+0x2bc>)
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fc:	4413      	add	r3, r2
 80026fe:	2200      	movs	r2, #0
 8002700:	749a      	strb	r2, [r3, #18]
						controller->switch_pos[ch] = SWITCH_POS_2 ;
					else if(controller->channels[ch] > 1600)
						controller->switch_pos[ch] = SWITCH_POS_3 ;
					else
						controller->switch_pos[ch] = SWITCH_POS_ERROR ;
					break;
 8002702:	e040      	b.n	8002786 <CONTROLLER_Update_Channels_Analysis+0x33e>
 8002704:	20000fdc 	.word	0x20000fdc
					else if(controller->channels[ch] > 1300 && controller->channels[ch] < 1600)
 8002708:	4b27      	ldr	r3, [pc, #156]	; (80027a8 <CONTROLLER_Update_Channels_Analysis+0x360>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	4413      	add	r3, r2
 8002716:	881b      	ldrh	r3, [r3, #0]
 8002718:	f240 5214 	movw	r2, #1300	; 0x514
 800271c:	4293      	cmp	r3, r2
 800271e:	d912      	bls.n	8002746 <CONTROLLER_Update_Channels_Analysis+0x2fe>
 8002720:	4b21      	ldr	r3, [pc, #132]	; (80027a8 <CONTROLLER_Update_Channels_Analysis+0x360>)
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272a:	005b      	lsls	r3, r3, #1
 800272c:	4413      	add	r3, r2
 800272e:	881b      	ldrh	r3, [r3, #0]
 8002730:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8002734:	d207      	bcs.n	8002746 <CONTROLLER_Update_Channels_Analysis+0x2fe>
						controller->switch_pos[ch] = SWITCH_POS_2 ;
 8002736:	4b1c      	ldr	r3, [pc, #112]	; (80027a8 <CONTROLLER_Update_Channels_Analysis+0x360>)
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273e:	4413      	add	r3, r2
 8002740:	2201      	movs	r2, #1
 8002742:	749a      	strb	r2, [r3, #18]
					break;
 8002744:	e01f      	b.n	8002786 <CONTROLLER_Update_Channels_Analysis+0x33e>
					else if(controller->channels[ch] > 1600)
 8002746:	4b18      	ldr	r3, [pc, #96]	; (80027a8 <CONTROLLER_Update_Channels_Analysis+0x360>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002750:	005b      	lsls	r3, r3, #1
 8002752:	4413      	add	r3, r2
 8002754:	881b      	ldrh	r3, [r3, #0]
 8002756:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800275a:	d907      	bls.n	800276c <CONTROLLER_Update_Channels_Analysis+0x324>
						controller->switch_pos[ch] = SWITCH_POS_3 ;
 800275c:	4b12      	ldr	r3, [pc, #72]	; (80027a8 <CONTROLLER_Update_Channels_Analysis+0x360>)
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002764:	4413      	add	r3, r2
 8002766:	2202      	movs	r2, #2
 8002768:	749a      	strb	r2, [r3, #18]
					break;
 800276a:	e00c      	b.n	8002786 <CONTROLLER_Update_Channels_Analysis+0x33e>
						controller->switch_pos[ch] = SWITCH_POS_ERROR ;
 800276c:	4b0e      	ldr	r3, [pc, #56]	; (80027a8 <CONTROLLER_Update_Channels_Analysis+0x360>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002774:	4413      	add	r3, r2
 8002776:	2203      	movs	r2, #3
 8002778:	749a      	strb	r2, [r3, #18]
					break;
 800277a:	e004      	b.n	8002786 <CONTROLLER_Update_Channels_Analysis+0x33e>
				default:
					break;
 800277c:	bf00      	nop
 800277e:	e002      	b.n	8002786 <CONTROLLER_Update_Channels_Analysis+0x33e>
					break;
 8002780:	bf00      	nop
 8002782:	e000      	b.n	8002786 <CONTROLLER_Update_Channels_Analysis+0x33e>
					break;
 8002784:	bf00      	nop
		for(int8_t ch = 0; ch < NB_CHANNEL; ch++ ){
 8002786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278a:	b2db      	uxtb	r3, r3
 800278c:	3301      	adds	r3, #1
 800278e:	b2db      	uxtb	r3, r3
 8002790:	71fb      	strb	r3, [r7, #7]
 8002792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002796:	2b09      	cmp	r3, #9
 8002798:	f77f ae5c 	ble.w	8002454 <CONTROLLER_Update_Channels_Analysis+0xc>
			}
		}

		flag_process();
 800279c:	f000 f806 	bl	80027ac <flag_process>
}
 80027a0:	bf00      	nop
 80027a2:	3708      	adds	r7, #8
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	20000fdc 	.word	0x20000fdc

080027ac <flag_process>:

static void flag_process()
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	af00      	add	r7, sp, #0
	//Throttle lvl
	switch(controller->throttle_lvl[2]){
 80027b0:	4b62      	ldr	r3, [pc, #392]	; (800293c <flag_process+0x190>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d00d      	beq.n	80027d8 <flag_process+0x2c>
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d015      	beq.n	80027ec <flag_process+0x40>
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d11d      	bne.n	8002800 <flag_process+0x54>
		case THROTTLE_LVL_NULL :
			EVENT_Set_flag(FLAG_THROTTLE_NULL);
 80027c4:	2017      	movs	r0, #23
 80027c6:	f7ff f827 	bl	8001818 <EVENT_Set_flag>
			EVENT_Clean_flag(FLAG_THROTTLE_LOW);
 80027ca:	2016      	movs	r0, #22
 80027cc:	f7ff f83c 	bl	8001848 <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_THROTTLE_HIGH);
 80027d0:	2015      	movs	r0, #21
 80027d2:	f7ff f839 	bl	8001848 <EVENT_Clean_flag>
			break;
 80027d6:	e013      	b.n	8002800 <flag_process+0x54>
		case THROTTLE_LVL_LOW :
			EVENT_Clean_flag(FLAG_THROTTLE_NULL);
 80027d8:	2017      	movs	r0, #23
 80027da:	f7ff f835 	bl	8001848 <EVENT_Clean_flag>
			EVENT_Set_flag(FLAG_THROTTLE_LOW);
 80027de:	2016      	movs	r0, #22
 80027e0:	f7ff f81a 	bl	8001818 <EVENT_Set_flag>
			EVENT_Clean_flag(FLAG_THROTTLE_HIGH);
 80027e4:	2015      	movs	r0, #21
 80027e6:	f7ff f82f 	bl	8001848 <EVENT_Clean_flag>
			break;
 80027ea:	e009      	b.n	8002800 <flag_process+0x54>
		case THROTTLE_LVL_HIGH :
			EVENT_Clean_flag(FLAG_THROTTLE_NULL);
 80027ec:	2017      	movs	r0, #23
 80027ee:	f7ff f82b 	bl	8001848 <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_THROTTLE_LOW);
 80027f2:	2016      	movs	r0, #22
 80027f4:	f7ff f828 	bl	8001848 <EVENT_Clean_flag>
			EVENT_Set_flag(FLAG_THROTTLE_HIGH);
 80027f8:	2015      	movs	r0, #21
 80027fa:	f7ff f80d 	bl	8001818 <EVENT_Set_flag>
			break;
 80027fe:	bf00      	nop
	}

	//Switch 1 (ch5 soit ch[4])
	if(controller->switch_pos[4] == SWITCH_POS_1){
 8002800:	4b4e      	ldr	r3, [pc, #312]	; (800293c <flag_process+0x190>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	7d9b      	ldrb	r3, [r3, #22]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d106      	bne.n	8002818 <flag_process+0x6c>
		EVENT_Set_flag(FLAG_CHAN_5_POS_1);
 800280a:	2009      	movs	r0, #9
 800280c:	f7ff f804 	bl	8001818 <EVENT_Set_flag>
		EVENT_Clean_flag(FLAG_CHAN_5_POS_3);
 8002810:	200a      	movs	r0, #10
 8002812:	f7ff f819 	bl	8001848 <EVENT_Clean_flag>
 8002816:	e005      	b.n	8002824 <flag_process+0x78>
	}else{
		EVENT_Clean_flag(FLAG_CHAN_5_POS_1);
 8002818:	2009      	movs	r0, #9
 800281a:	f7ff f815 	bl	8001848 <EVENT_Clean_flag>
		EVENT_Set_flag(FLAG_CHAN_5_POS_3);
 800281e:	200a      	movs	r0, #10
 8002820:	f7fe fffa 	bl	8001818 <EVENT_Set_flag>
	}
	//Switch 2(ch6 soit ch[5])
	switch(controller->switch_pos[5]){
 8002824:	4b45      	ldr	r3, [pc, #276]	; (800293c <flag_process+0x190>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	7ddb      	ldrb	r3, [r3, #23]
 800282a:	2b03      	cmp	r3, #3
 800282c:	d828      	bhi.n	8002880 <flag_process+0xd4>
 800282e:	a201      	add	r2, pc, #4	; (adr r2, 8002834 <flag_process+0x88>)
 8002830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002834:	08002845 	.word	0x08002845
 8002838:	08002859 	.word	0x08002859
 800283c:	0800286d 	.word	0x0800286d
 8002840:	08002881 	.word	0x08002881
		case SWITCH_POS_1:
			EVENT_Set_flag(FLAG_CHAN_6_POS_1);
 8002844:	200b      	movs	r0, #11
 8002846:	f7fe ffe7 	bl	8001818 <EVENT_Set_flag>
			EVENT_Clean_flag(FLAG_CHAN_6_POS_2);
 800284a:	200c      	movs	r0, #12
 800284c:	f7fe fffc 	bl	8001848 <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_CHAN_6_POS_3);
 8002850:	200d      	movs	r0, #13
 8002852:	f7fe fff9 	bl	8001848 <EVENT_Clean_flag>
			break;
 8002856:	e013      	b.n	8002880 <flag_process+0xd4>
		case SWITCH_POS_2:
			EVENT_Clean_flag(FLAG_CHAN_6_POS_1);
 8002858:	200b      	movs	r0, #11
 800285a:	f7fe fff5 	bl	8001848 <EVENT_Clean_flag>
			EVENT_Set_flag(FLAG_CHAN_6_POS_2);
 800285e:	200c      	movs	r0, #12
 8002860:	f7fe ffda 	bl	8001818 <EVENT_Set_flag>
			EVENT_Clean_flag(FLAG_CHAN_6_POS_3);
 8002864:	200d      	movs	r0, #13
 8002866:	f7fe ffef 	bl	8001848 <EVENT_Clean_flag>
			break;
 800286a:	e009      	b.n	8002880 <flag_process+0xd4>
		case SWITCH_POS_3:
			EVENT_Clean_flag(FLAG_CHAN_6_POS_1);
 800286c:	200b      	movs	r0, #11
 800286e:	f7fe ffeb 	bl	8001848 <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_CHAN_6_POS_2);
 8002872:	200c      	movs	r0, #12
 8002874:	f7fe ffe8 	bl	8001848 <EVENT_Clean_flag>
			EVENT_Set_flag(FLAG_CHAN_6_POS_3);
 8002878:	200d      	movs	r0, #13
 800287a:	f7fe ffcd 	bl	8001818 <EVENT_Set_flag>
			break;
 800287e:	bf00      	nop
		case SWITCH_POS_ERROR:
			break;
	}
	//Switch 3(ch7 soit ch[6])
	switch(controller->switch_pos[6]){
 8002880:	4b2e      	ldr	r3, [pc, #184]	; (800293c <flag_process+0x190>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	7e1b      	ldrb	r3, [r3, #24]
 8002886:	2b03      	cmp	r3, #3
 8002888:	d828      	bhi.n	80028dc <flag_process+0x130>
 800288a:	a201      	add	r2, pc, #4	; (adr r2, 8002890 <flag_process+0xe4>)
 800288c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002890:	080028a1 	.word	0x080028a1
 8002894:	080028b5 	.word	0x080028b5
 8002898:	080028c9 	.word	0x080028c9
 800289c:	080028dd 	.word	0x080028dd
		case SWITCH_POS_1:
			EVENT_Set_flag(FLAG_CHAN_7_POS_1);
 80028a0:	200e      	movs	r0, #14
 80028a2:	f7fe ffb9 	bl	8001818 <EVENT_Set_flag>
			EVENT_Clean_flag(FLAG_CHAN_7_POS_2);
 80028a6:	200f      	movs	r0, #15
 80028a8:	f7fe ffce 	bl	8001848 <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_CHAN_7_POS_3);
 80028ac:	2010      	movs	r0, #16
 80028ae:	f7fe ffcb 	bl	8001848 <EVENT_Clean_flag>
			break;
 80028b2:	e013      	b.n	80028dc <flag_process+0x130>
		case SWITCH_POS_2:
			EVENT_Clean_flag(FLAG_CHAN_7_POS_1);
 80028b4:	200e      	movs	r0, #14
 80028b6:	f7fe ffc7 	bl	8001848 <EVENT_Clean_flag>
			EVENT_Set_flag(FLAG_CHAN_7_POS_2);
 80028ba:	200f      	movs	r0, #15
 80028bc:	f7fe ffac 	bl	8001818 <EVENT_Set_flag>
			EVENT_Clean_flag(FLAG_CHAN_7_POS_3);
 80028c0:	2010      	movs	r0, #16
 80028c2:	f7fe ffc1 	bl	8001848 <EVENT_Clean_flag>
			break;
 80028c6:	e009      	b.n	80028dc <flag_process+0x130>
		case SWITCH_POS_3:
			EVENT_Clean_flag(FLAG_CHAN_7_POS_1);
 80028c8:	200e      	movs	r0, #14
 80028ca:	f7fe ffbd 	bl	8001848 <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_CHAN_7_POS_2);
 80028ce:	200f      	movs	r0, #15
 80028d0:	f7fe ffba 	bl	8001848 <EVENT_Clean_flag>
			EVENT_Set_flag(FLAG_CHAN_7_POS_3);
 80028d4:	2010      	movs	r0, #16
 80028d6:	f7fe ff9f 	bl	8001818 <EVENT_Set_flag>
			break;
 80028da:	bf00      	nop
		case SWITCH_POS_ERROR:
			break;
	}
	//Switch 4 (ch8 soit ch[7])
	if(controller->switch_pos[7] == SWITCH_POS_1){
 80028dc:	4b17      	ldr	r3, [pc, #92]	; (800293c <flag_process+0x190>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	7e5b      	ldrb	r3, [r3, #25]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d106      	bne.n	80028f4 <flag_process+0x148>
		EVENT_Set_flag(FLAG_CHAN_8_POS_1);
 80028e6:	2011      	movs	r0, #17
 80028e8:	f7fe ff96 	bl	8001818 <EVENT_Set_flag>
		EVENT_Clean_flag(FLAG_CHAN_8_POS_3);
 80028ec:	2012      	movs	r0, #18
 80028ee:	f7fe ffab 	bl	8001848 <EVENT_Clean_flag>
 80028f2:	e005      	b.n	8002900 <flag_process+0x154>
	}else{
		EVENT_Clean_flag(FLAG_CHAN_8_POS_1);
 80028f4:	2011      	movs	r0, #17
 80028f6:	f7fe ffa7 	bl	8001848 <EVENT_Clean_flag>
		EVENT_Set_flag(FLAG_CHAN_8_POS_3);
 80028fa:	2012      	movs	r0, #18
 80028fc:	f7fe ff8c 	bl	8001818 <EVENT_Set_flag>
	}

	//Button 1 (ch9 soit ch[8]) en mode push
	if(controller->button_pushed[8] == BUTTON_PUSHED_REQUEST){
 8002900:	4b0e      	ldr	r3, [pc, #56]	; (800293c <flag_process+0x190>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8002908:	2b02      	cmp	r3, #2
 800290a:	d107      	bne.n	800291c <flag_process+0x170>
		EVENT_Set_flag(FLAG_CHAN_9_PUSH);
 800290c:	2013      	movs	r0, #19
 800290e:	f7fe ff83 	bl	8001818 <EVENT_Set_flag>
		controller->button_pushed[8] = BUTTON_PUSHED_NO_REQUEST ;
 8002912:	4b0a      	ldr	r3, [pc, #40]	; (800293c <flag_process+0x190>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	}

	//Button 2 (ch10 soit ch[9]) en mode on/off
	if(controller->button_on_off[9] == BUTTON_ON)
 800291c:	4b07      	ldr	r3, [pc, #28]	; (800293c <flag_process+0x190>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002924:	2b02      	cmp	r3, #2
 8002926:	d103      	bne.n	8002930 <flag_process+0x184>
		EVENT_Set_flag(FLAG_CHAN_10_ON);
 8002928:	2014      	movs	r0, #20
 800292a:	f7fe ff75 	bl	8001818 <EVENT_Set_flag>
	else
		EVENT_Clean_flag(FLAG_CHAN_10_ON);



}
 800292e:	e002      	b.n	8002936 <flag_process+0x18a>
		EVENT_Clean_flag(FLAG_CHAN_10_ON);
 8002930:	2014      	movs	r0, #20
 8002932:	f7fe ff89 	bl	8001848 <EVENT_Clean_flag>
}
 8002936:	bf00      	nop
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	20000fdc 	.word	0x20000fdc

08002940 <CONTROLLER_Update_Channels_Array>:

bool_e CONTROLLER_Update_Channels_Array(void){
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
	//Utilisation de l'ibus atm
	return IBUS_Channel_Update();
 8002944:	f006 fc9e 	bl	8009284 <IBUS_Channel_Update>
 8002948:	4603      	mov	r3, r0
}
 800294a:	4618      	mov	r0, r3
 800294c:	bd80      	pop	{r7, pc}

0800294e <CONTROLLER_Rx_Data_Rdy>:

void CONTROLLER_Rx_Data_Rdy(void){
 800294e:	b580      	push	{r7, lr}
 8002950:	af00      	add	r7, sp, #0
	EVENT_Set_flag(FLAG_IBUS_DATA_RDY);
 8002952:	2008      	movs	r0, #8
 8002954:	f7fe ff60 	bl	8001818 <EVENT_Set_flag>
}
 8002958:	bf00      	nop
 800295a:	bd80      	pop	{r7, pc}

0800295c <ACC_init>:

static void acc_data_callback(void);

float filter_config [3] = {0.1f, 0.9f, 0};

void ACC_init(acc_t * acc, mpu_t * mpu){
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	6039      	str	r1, [r7, #0]

	FILTER_init(&acc->filters[ACC_AXE_X], filter_config, FILTER_FIRST_ORDER);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	3314      	adds	r3, #20
 800296a:	2200      	movs	r2, #0
 800296c:	491a      	ldr	r1, [pc, #104]	; (80029d8 <ACC_init+0x7c>)
 800296e:	4618      	mov	r0, r3
 8002970:	f006 fb86 	bl	8009080 <FILTER_init>
	FILTER_init(&acc->filters[ACC_AXE_Y], filter_config, FILTER_FIRST_ORDER);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	3330      	adds	r3, #48	; 0x30
 8002978:	2200      	movs	r2, #0
 800297a:	4917      	ldr	r1, [pc, #92]	; (80029d8 <ACC_init+0x7c>)
 800297c:	4618      	mov	r0, r3
 800297e:	f006 fb7f 	bl	8009080 <FILTER_init>
	FILTER_init(&acc->filters[ACC_AXE_Z], filter_config, FILTER_FIRST_ORDER);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	334c      	adds	r3, #76	; 0x4c
 8002986:	2200      	movs	r2, #0
 8002988:	4913      	ldr	r1, [pc, #76]	; (80029d8 <ACC_init+0x7c>)
 800298a:	4618      	mov	r0, r3
 800298c:	f006 fb78 	bl	8009080 <FILTER_init>


	acc->mpu = mpu ;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	683a      	ldr	r2, [r7, #0]
 8002994:	601a      	str	r2, [r3, #0]
	acc->raw = acc->mpu->acc ;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f103 0250 	add.w	r2, r3, #80	; 0x50
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	605a      	str	r2, [r3, #4]

	switch(MPU_init_acc(acc->mpu, MPU_ACC_4G, acc_data_callback)){
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a0d      	ldr	r2, [pc, #52]	; (80029dc <ACC_init+0x80>)
 80029a8:	2101      	movs	r1, #1
 80029aa:	4618      	mov	r0, r3
 80029ac:	f000 fb20 	bl	8002ff0 <MPU_init_acc>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d008      	beq.n	80029c8 <ACC_init+0x6c>
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d008      	beq.n	80029cc <ACC_init+0x70>
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d000      	beq.n	80029c0 <ACC_init+0x64>
			break;
		case SENSOR_REQUEST_BUSY:
			break;
	}

}
 80029be:	e006      	b.n	80029ce <ACC_init+0x72>
			EVENT_Set_flag(FLAG_ACC_OK);
 80029c0:	2004      	movs	r0, #4
 80029c2:	f7fe ff29 	bl	8001818 <EVENT_Set_flag>
			break;
 80029c6:	e002      	b.n	80029ce <ACC_init+0x72>
			break;
 80029c8:	bf00      	nop
 80029ca:	e000      	b.n	80029ce <ACC_init+0x72>
			break;
 80029cc:	bf00      	nop
}
 80029ce:	bf00      	nop
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	20000d2c 	.word	0x20000d2c
 80029dc:	08002a9d 	.word	0x08002a9d

080029e0 <ACC_update>:

void ACC_update(acc_t * acc){
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
	switch(MPU_update_acc(acc->mpu)){
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4618      	mov	r0, r3
 80029ee:	f000 fba3 	bl	8003138 <MPU_update_acc>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b01      	cmp	r3, #1
 80029f6:	d00c      	beq.n	8002a12 <ACC_update+0x32>
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d006      	beq.n	8002a0a <ACC_update+0x2a>
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d000      	beq.n	8002a02 <ACC_update+0x22>
			EVENT_Clean_flag(FLAG_ACC_OK);
			break;
		case SENSOR_REQUEST_BUSY:
			break;
	}
}
 8002a00:	e008      	b.n	8002a14 <ACC_update+0x34>
			EVENT_Set_flag(FLAG_ACC_DATA_READY);
 8002a02:	2006      	movs	r0, #6
 8002a04:	f7fe ff08 	bl	8001818 <EVENT_Set_flag>
			break;
 8002a08:	e004      	b.n	8002a14 <ACC_update+0x34>
			EVENT_Clean_flag(FLAG_ACC_OK);
 8002a0a:	2004      	movs	r0, #4
 8002a0c:	f7fe ff1c 	bl	8001848 <EVENT_Clean_flag>
			break;
 8002a10:	e000      	b.n	8002a14 <ACC_update+0x34>
			break;
 8002a12:	bf00      	nop
}
 8002a14:	bf00      	nop
 8002a16:	3708      	adds	r7, #8
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <ACC_process_lpf>:
		case SENSOR_REQUEST_BUSY:
			break;
	}
}

void ACC_process_lpf(acc_t * acc){
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
	acc->filtered[ACC_AXE_X] = FILTER_process(&acc->filters[ACC_AXE_X], acc->raw[ACC_AXE_X]);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	f103 0214 	add.w	r2, r3, #20
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	edd3 7a00 	vldr	s15, [r3]
 8002a32:	eeb0 0a67 	vmov.f32	s0, s15
 8002a36:	4610      	mov	r0, r2
 8002a38:	f006 fb45 	bl	80090c6 <FILTER_process>
 8002a3c:	eef0 7a40 	vmov.f32	s15, s0
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	edc3 7a02 	vstr	s15, [r3, #8]
	acc->filtered[ACC_AXE_Y] = FILTER_process(&acc->filters[ACC_AXE_Y], acc->raw[ACC_AXE_Y]);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	3304      	adds	r3, #4
 8002a52:	edd3 7a00 	vldr	s15, [r3]
 8002a56:	eeb0 0a67 	vmov.f32	s0, s15
 8002a5a:	4610      	mov	r0, r2
 8002a5c:	f006 fb33 	bl	80090c6 <FILTER_process>
 8002a60:	eef0 7a40 	vmov.f32	s15, s0
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	edc3 7a03 	vstr	s15, [r3, #12]
	acc->filtered[ACC_AXE_Z] = FILTER_process(&acc->filters[ACC_AXE_Z], acc->raw[ACC_AXE_Z]);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	3308      	adds	r3, #8
 8002a76:	edd3 7a00 	vldr	s15, [r3]
 8002a7a:	eeb0 0a67 	vmov.f32	s0, s15
 8002a7e:	4610      	mov	r0, r2
 8002a80:	f006 fb21 	bl	80090c6 <FILTER_process>
 8002a84:	eef0 7a40 	vmov.f32	s15, s0
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	edc3 7a04 	vstr	s15, [r3, #16]
	EVENT_Set_flag(FLAG_ACC_FILTERED_DATA_READY);
 8002a8e:	2007      	movs	r0, #7
 8002a90:	f7fe fec2 	bl	8001818 <EVENT_Set_flag>
}
 8002a94:	bf00      	nop
 8002a96:	3708      	adds	r7, #8
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <acc_data_callback>:

static void acc_data_callback(void){
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
	EVENT_Set_flag(FLAG_ACC_DATA_READY);
 8002aa0:	2006      	movs	r0, #6
 8002aa2:	f7fe feb9 	bl	8001818 <EVENT_Set_flag>
}
 8002aa6:	bf00      	nop
 8002aa8:	bd80      	pop	{r7, pc}
	...

08002aac <GYRO_init>:

float filter[3] = {0.1f, 0.9f, 0};

static void gyro_data_callback(void);

void GYRO_init(gyro_t * gyro, mpu_t * mpu){
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	6039      	str	r1, [r7, #0]

	//Filters init
	FILTER_init(&gyro->filters[GYRO_AXE_X], filter, FILTER_FIRST_ORDER);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	3314      	adds	r3, #20
 8002aba:	2200      	movs	r2, #0
 8002abc:	491a      	ldr	r1, [pc, #104]	; (8002b28 <GYRO_init+0x7c>)
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f006 fade 	bl	8009080 <FILTER_init>
	FILTER_init(&gyro->filters[GYRO_AXE_Y], filter, FILTER_FIRST_ORDER);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	3330      	adds	r3, #48	; 0x30
 8002ac8:	2200      	movs	r2, #0
 8002aca:	4917      	ldr	r1, [pc, #92]	; (8002b28 <GYRO_init+0x7c>)
 8002acc:	4618      	mov	r0, r3
 8002ace:	f006 fad7 	bl	8009080 <FILTER_init>
	FILTER_init(&gyro->filters[GYRO_AXE_Z], filter, FILTER_FIRST_ORDER);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	334c      	adds	r3, #76	; 0x4c
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	4913      	ldr	r1, [pc, #76]	; (8002b28 <GYRO_init+0x7c>)
 8002ada:	4618      	mov	r0, r3
 8002adc:	f006 fad0 	bl	8009080 <FILTER_init>

	gyro->mpu = mpu ;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	683a      	ldr	r2, [r7, #0]
 8002ae4:	601a      	str	r2, [r3, #0]
	gyro->raw = gyro->mpu->gyro ;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	605a      	str	r2, [r3, #4]

	//Raise the flag "ok" if the gyro get succesfully initiated
	switch(MPU_init_gyro(gyro->mpu, MPU_GYRO_2000s, gyro_data_callback)){
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a0d      	ldr	r2, [pc, #52]	; (8002b2c <GYRO_init+0x80>)
 8002af8:	2103      	movs	r1, #3
 8002afa:	4618      	mov	r0, r3
 8002afc:	f000 f9c8 	bl	8002e90 <MPU_init_gyro>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d008      	beq.n	8002b18 <GYRO_init+0x6c>
 8002b06:	2b02      	cmp	r3, #2
 8002b08:	d008      	beq.n	8002b1c <GYRO_init+0x70>
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d000      	beq.n	8002b10 <GYRO_init+0x64>
		case SENSOR_REQUEST_FAIL:
			break;
		case SENSOR_REQUEST_BUSY:
			break;
	}
}
 8002b0e:	e006      	b.n	8002b1e <GYRO_init+0x72>
			EVENT_Set_flag(FLAG_GYRO_OK);
 8002b10:	2000      	movs	r0, #0
 8002b12:	f7fe fe81 	bl	8001818 <EVENT_Set_flag>
			break;
 8002b16:	e002      	b.n	8002b1e <GYRO_init+0x72>
			break;
 8002b18:	bf00      	nop
 8002b1a:	e000      	b.n	8002b1e <GYRO_init+0x72>
			break;
 8002b1c:	bf00      	nop
}
 8002b1e:	bf00      	nop
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
 8002b26:	bf00      	nop
 8002b28:	20000d38 	.word	0x20000d38
 8002b2c:	08002be9 	.word	0x08002be9

08002b30 <GYRO_ACC_update_dma>:
		case SENSOR_REQUEST_BUSY:
			break;
	}
}

void GYRO_ACC_update_dma(gyro_t * gyro){
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
	switch(MPU_update_all_dma(gyro->mpu)){
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f000 fb3a 	bl	80031b6 <MPU_update_all_dma>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d00a      	beq.n	8002b5e <GYRO_ACC_update_dma+0x2e>
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d001      	beq.n	8002b50 <GYRO_ACC_update_dma+0x20>
 8002b4c:	2b00      	cmp	r3, #0
		case SENSOR_REQUEST_OK:
			break;
 8002b4e:	e007      	b.n	8002b60 <GYRO_ACC_update_dma+0x30>
		case SENSOR_REQUEST_FAIL:
			EVENT_Clean_flag(FLAG_GYRO_OK);
 8002b50:	2000      	movs	r0, #0
 8002b52:	f7fe fe79 	bl	8001848 <EVENT_Clean_flag>
			EVENT_Clean_flag(FLAG_ACC_OK);
 8002b56:	2004      	movs	r0, #4
 8002b58:	f7fe fe76 	bl	8001848 <EVENT_Clean_flag>
			break;
 8002b5c:	e000      	b.n	8002b60 <GYRO_ACC_update_dma+0x30>
		case SENSOR_REQUEST_BUSY:
			break;
 8002b5e:	bf00      	nop
	}
}
 8002b60:	bf00      	nop
 8002b62:	3708      	adds	r7, #8
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}

08002b68 <GYRO_process_lpf>:

void GYRO_process_lpf(gyro_t * gyro){
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
	gyro->filtered[GYRO_AXE_X] =  FILTER_process(&gyro->filters[GYRO_AXE_X], gyro->raw[GYRO_AXE_X]);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f103 0214 	add.w	r2, r3, #20
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	edd3 7a00 	vldr	s15, [r3]
 8002b7e:	eeb0 0a67 	vmov.f32	s0, s15
 8002b82:	4610      	mov	r0, r2
 8002b84:	f006 fa9f 	bl	80090c6 <FILTER_process>
 8002b88:	eef0 7a40 	vmov.f32	s15, s0
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	edc3 7a02 	vstr	s15, [r3, #8]
	gyro->filtered[GYRO_AXE_Y] =  FILTER_process(&gyro->filters[GYRO_AXE_Y], gyro->raw[GYRO_AXE_Y]);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	3304      	adds	r3, #4
 8002b9e:	edd3 7a00 	vldr	s15, [r3]
 8002ba2:	eeb0 0a67 	vmov.f32	s0, s15
 8002ba6:	4610      	mov	r0, r2
 8002ba8:	f006 fa8d 	bl	80090c6 <FILTER_process>
 8002bac:	eef0 7a40 	vmov.f32	s15, s0
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	edc3 7a03 	vstr	s15, [r3, #12]
	gyro->filtered[GYRO_AXE_Z] =  FILTER_process(&gyro->filters[GYRO_AXE_Z], gyro->raw[GYRO_AXE_Z]);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	3308      	adds	r3, #8
 8002bc2:	edd3 7a00 	vldr	s15, [r3]
 8002bc6:	eeb0 0a67 	vmov.f32	s0, s15
 8002bca:	4610      	mov	r0, r2
 8002bcc:	f006 fa7b 	bl	80090c6 <FILTER_process>
 8002bd0:	eef0 7a40 	vmov.f32	s15, s0
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	edc3 7a04 	vstr	s15, [r3, #16]
	EVENT_Set_flag(FLAG_GYRO_FILTERED_DATA_READY);
 8002bda:	2003      	movs	r0, #3
 8002bdc:	f7fe fe1c 	bl	8001818 <EVENT_Set_flag>
}
 8002be0:	bf00      	nop
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <gyro_data_callback>:

static void gyro_data_callback(void){
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
	EVENT_Set_flag(FLAG_GYRO_DATA_READY);
 8002bec:	2002      	movs	r0, #2
 8002bee:	f7fe fe13 	bl	8001818 <EVENT_Set_flag>
}
 8002bf2:	bf00      	nop
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <convert_gyro>:
static void MPU_cs_lock(mpu_t * mpu);
static void MPU_cs_unlock(mpu_t * mpu);


//Private functions def
static void convert_gyro(mpu_t * mpu){
 8002bf6:	b480      	push	{r7}
 8002bf8:	b083      	sub	sp, #12
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
	mpu->gyro_raw[GYRO_AXE_X] = (int16_t)(mpu->gyro_data[1] << 8 | mpu->gyro_data[0]);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a1b      	ldr	r3, [r3, #32]
 8002c02:	3301      	adds	r3, #1
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	021b      	lsls	r3, r3, #8
 8002c08:	b21a      	sxth	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a1b      	ldr	r3, [r3, #32]
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	b21b      	sxth	r3, r3
 8002c12:	4313      	orrs	r3, r2
 8002c14:	b21a      	sxth	r2, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	849a      	strh	r2, [r3, #36]	; 0x24
	mpu->gyro_raw[GYRO_AXE_Y] = (int16_t)(mpu->gyro_data[3] << 8 | mpu->gyro_data[2]);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6a1b      	ldr	r3, [r3, #32]
 8002c1e:	3303      	adds	r3, #3
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	021b      	lsls	r3, r3, #8
 8002c24:	b21a      	sxth	r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a1b      	ldr	r3, [r3, #32]
 8002c2a:	3302      	adds	r3, #2
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	b21b      	sxth	r3, r3
 8002c30:	4313      	orrs	r3, r2
 8002c32:	b21a      	sxth	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	84da      	strh	r2, [r3, #38]	; 0x26
	mpu->gyro_raw[GYRO_AXE_Z] = (int16_t)(mpu->gyro_data[5] << 8 | mpu->gyro_data[4]);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a1b      	ldr	r3, [r3, #32]
 8002c3c:	3305      	adds	r3, #5
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	021b      	lsls	r3, r3, #8
 8002c42:	b21a      	sxth	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a1b      	ldr	r3, [r3, #32]
 8002c48:	3304      	adds	r3, #4
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	b21b      	sxth	r3, r3
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	b21a      	sxth	r2, r3
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	851a      	strh	r2, [r3, #40]	; 0x28

	//Convertion
	mpu->gyro[GYRO_AXE_X] = (float)mpu->gyro_raw[GYRO_AXE_X] * mpu->gyro_sensi ;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8002c5c:	ee07 3a90 	vmov	s15, r3
 8002c60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002c6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	mpu->gyro[GYRO_AXE_Y] = (float)mpu->gyro_raw[GYRO_AXE_Y] * mpu->gyro_sensi ;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8002c7a:	ee07 3a90 	vmov	s15, r3
 8002c7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002c88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
	mpu->gyro[GYRO_AXE_Z] = (float)mpu->gyro_raw[GYRO_AXE_Z] * mpu->gyro_sensi ;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8002c98:	ee07 3a90 	vmov	s15, r3
 8002c9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8002ca6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <convert_acc>:
static void convert_acc(mpu_t * mpu){
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
	mpu->acc_raw[ACC_AXE_X] = (int16_t)(mpu->acc_data[1] << 8 | mpu->acc_data[0]);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cc8:	3301      	adds	r3, #1
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	021b      	lsls	r3, r3, #8
 8002cce:	b21a      	sxth	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	b21b      	sxth	r3, r3
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	b21a      	sxth	r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	mpu->acc_raw[ACC_AXE_Y] = (int16_t)(mpu->acc_data[3] << 8 | mpu->acc_data[2]);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ce6:	3303      	adds	r3, #3
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	021b      	lsls	r3, r3, #8
 8002cec:	b21a      	sxth	r2, r3
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf2:	3302      	adds	r3, #2
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	b21b      	sxth	r3, r3
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	b21a      	sxth	r2, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
	mpu->acc_raw[ACC_AXE_Z] = (int16_t)(mpu->acc_data[5] << 8 | mpu->acc_data[4]);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d06:	3305      	adds	r3, #5
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	021b      	lsls	r3, r3, #8
 8002d0c:	b21a      	sxth	r2, r3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d12:	3304      	adds	r3, #4
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	b21b      	sxth	r3, r3
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	b21a      	sxth	r2, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

	//Convertion
	mpu->acc[ACC_AXE_X] = (float)mpu->acc_raw[ACC_AXE_X] * mpu->acc_sensi ;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f9b3 3048 	ldrsh.w	r3, [r3, #72]	; 0x48
 8002d28:	ee07 3a90 	vmov	s15, r3
 8002d2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002d36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
	mpu->acc[ACC_AXE_Y] = (float)mpu->acc_raw[ACC_AXE_Y] * mpu->acc_sensi ;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f9b3 304a 	ldrsh.w	r3, [r3, #74]	; 0x4a
 8002d46:	ee07 3a90 	vmov	s15, r3
 8002d4a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002d54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
	mpu->acc[ACC_AXE_Z] = (float)mpu->acc_raw[ACC_AXE_Z] * mpu->acc_sensi ;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f9b3 304c 	ldrsh.w	r3, [r3, #76]	; 0x4c
 8002d64:	ee07 3a90 	vmov	s15, r3
 8002d68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8002d72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr

08002d88 <MPU_cs_lock>:

static void MPU_cs_lock(mpu_t * mpu){
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(mpu->pin_cs_gpio, mpu->pin_cs, RESET);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6898      	ldr	r0, [r3, #8]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	899b      	ldrh	r3, [r3, #12]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	4619      	mov	r1, r3
 8002d9c:	f002 fe5c 	bl	8005a58 <HAL_GPIO_WritePin>
}
 8002da0:	bf00      	nop
 8002da2:	3708      	adds	r7, #8
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <MPU_cs_unlock>:
static void MPU_cs_unlock(mpu_t * mpu){
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(mpu->pin_cs_gpio, mpu->pin_cs, SET);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6898      	ldr	r0, [r3, #8]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	899b      	ldrh	r3, [r3, #12]
 8002db8:	2201      	movs	r2, #1
 8002dba:	4619      	mov	r1, r3
 8002dbc:	f002 fe4c 	bl	8005a58 <HAL_GPIO_WritePin>
}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <MPU_init>:

/*
 *
 */
sensor_request_e MPU_init(mpu_t * mpu, SPI_HandleTypeDef * hspi, GPIO_TypeDef * pin_cs_gpio, uint16_t pin_cs){
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b086      	sub	sp, #24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
 8002dd4:	807b      	strh	r3, [r7, #2]

	//Etat par default
	mpu->state = SENSOR_NOT_INIT ;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	73da      	strb	r2, [r3, #15]

	//Dfinit d'aprs la doc pour les registres du mpu
	mpu->gyro_data = &mpu->data[8] ;
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f103 021a 	add.w	r2, r3, #26
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	621a      	str	r2, [r3, #32]
	mpu->acc_data = &mpu->data[0] ;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	f103 0212 	add.w	r2, r3, #18
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	645a      	str	r2, [r3, #68]	; 0x44


	//Requiert un I2C ou SPI pour fonctionner
	if(hspi == NULL)
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d101      	bne.n	8002dfa <MPU_init+0x32>
		return SENSOR_REQUEST_FAIL ;
 8002df6:	2302      	movs	r3, #2
 8002df8:	e040      	b.n	8002e7c <MPU_init+0xb4>

	//Application des paramtres de connexion
	mpu->hspi = hspi ;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	68ba      	ldr	r2, [r7, #8]
 8002dfe:	605a      	str	r2, [r3, #4]
	mpu->pin_cs = pin_cs ;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	887a      	ldrh	r2, [r7, #2]
 8002e04:	819a      	strh	r2, [r3, #12]
	mpu->pin_cs_gpio = pin_cs_gpio ;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	609a      	str	r2, [r3, #8]

	mpu->adresse = MPU6050_I2C_ADDR ;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	22d0      	movs	r2, #208	; 0xd0
 8002e10:	745a      	strb	r2, [r3, #17]

	mpu_handlers[mpu_init_compteur] = mpu ;
 8002e12:	4b1c      	ldr	r3, [pc, #112]	; (8002e84 <MPU_init+0xbc>)
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	4619      	mov	r1, r3
 8002e18:	4a1b      	ldr	r2, [pc, #108]	; (8002e88 <MPU_init+0xc0>)
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	SPI_handlers[mpu_init_compteur++] = hspi ;
 8002e20:	4b18      	ldr	r3, [pc, #96]	; (8002e84 <MPU_init+0xbc>)
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	1c5a      	adds	r2, r3, #1
 8002e26:	b2d1      	uxtb	r1, r2
 8002e28:	4a16      	ldr	r2, [pc, #88]	; (8002e84 <MPU_init+0xbc>)
 8002e2a:	7011      	strb	r1, [r2, #0]
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	4a17      	ldr	r2, [pc, #92]	; (8002e8c <MPU_init+0xc4>)
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

	uint8_t wakeup_data[] = {MPU6050_PWR_MGMT_1, 0x00} ;
 8002e36:	236b      	movs	r3, #107	; 0x6b
 8002e38:	753b      	strb	r3, [r7, #20]
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	757b      	strb	r3, [r7, #21]

	MPU_cs_lock(mpu);
 8002e3e:	68f8      	ldr	r0, [r7, #12]
 8002e40:	f7ff ffa2 	bl	8002d88 <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_Transmit(mpu->hspi, wakeup_data, 2, 2);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6858      	ldr	r0, [r3, #4]
 8002e48:	f107 0114 	add.w	r1, r7, #20
 8002e4c:	2302      	movs	r3, #2
 8002e4e:	2202      	movs	r2, #2
 8002e50:	f003 fbf4 	bl	800663c <HAL_SPI_Transmit>
 8002e54:	4603      	mov	r3, r0
 8002e56:	461a      	mov	r2, r3
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	739a      	strb	r2, [r3, #14]
	MPU_cs_unlock(mpu);
 8002e5c:	68f8      	ldr	r0, [r7, #12]
 8002e5e:	f7ff ffa3 	bl	8002da8 <MPU_cs_unlock>

	//Pour l'init on ne s'occupe pas des cas HAL busy etc, c'est bon ou c'est pas bon c est tout^^
	if(mpu->hal_state != HAL_OK){
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	7b9b      	ldrb	r3, [r3, #14]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d004      	beq.n	8002e74 <MPU_init+0xac>
		mpu->state = SENSOR_ERROR ;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2204      	movs	r2, #4
 8002e6e:	73da      	strb	r2, [r3, #15]
		return SENSOR_REQUEST_FAIL ;
 8002e70:	2302      	movs	r3, #2
 8002e72:	e003      	b.n	8002e7c <MPU_init+0xb4>
	}

	mpu->state = SENSOR_IDDLE ;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2200      	movs	r2, #0
 8002e78:	73da      	strb	r2, [r3, #15]
	return SENSOR_REQUEST_OK;
 8002e7a:	2300      	movs	r3, #0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3718      	adds	r7, #24
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	20000fe8 	.word	0x20000fe8
 8002e88:	20000fe4 	.word	0x20000fe4
 8002e8c:	20000fe0 	.word	0x20000fe0

08002e90 <MPU_init_gyro>:

/*
 *
 */
sensor_request_e MPU_init_gyro(mpu_t * mpu, MPU_gyro_range_e gyro_range, void (*gyro_data_callback)){
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b088      	sub	sp, #32
 8002e94:	af02      	add	r7, sp, #8
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	460b      	mov	r3, r1
 8002e9a:	607a      	str	r2, [r7, #4]
 8002e9c:	72fb      	strb	r3, [r7, #11]

	mpu->gyro_range = gyro_range ;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	7afa      	ldrb	r2, [r7, #11]
 8002ea2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	mpu->gyro_data_callback = gyro_data_callback ;
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	641a      	str	r2, [r3, #64]	; 0x40

	//Si mpu non utilisable
	if(mpu->state != SENSOR_IDDLE)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	7bdb      	ldrb	r3, [r3, #15]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <MPU_init_gyro+0x28>
		return SENSOR_REQUEST_FAIL ;
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	e08e      	b.n	8002fd6 <MPU_init_gyro+0x146>

	//Configuration de la sensi du gyro dans le mpu
	//On lit
	uint8_t temp[2] ;
	temp[0] = MPU6050_GYRO_CONFIG | MPU6050_READ ;
 8002eb8:	239b      	movs	r3, #155	; 0x9b
 8002eba:	753b      	strb	r3, [r7, #20]
	MPU_cs_lock(mpu);
 8002ebc:	68f8      	ldr	r0, [r7, #12]
 8002ebe:	f7ff ff63 	bl	8002d88 <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, temp, temp, 2, 2);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6858      	ldr	r0, [r3, #4]
 8002ec6:	f107 0214 	add.w	r2, r7, #20
 8002eca:	f107 0114 	add.w	r1, r7, #20
 8002ece:	2302      	movs	r3, #2
 8002ed0:	9300      	str	r3, [sp, #0]
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	f003 fce6 	bl	80068a4 <HAL_SPI_TransmitReceive>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	461a      	mov	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	739a      	strb	r2, [r3, #14]
	MPU_cs_unlock(mpu);
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	f7ff ff61 	bl	8002da8 <MPU_cs_unlock>

	//On crit
	if(mpu->hal_state == HAL_OK){
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	7b9b      	ldrb	r3, [r3, #14]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d122      	bne.n	8002f34 <MPU_init_gyro+0xa4>
		HAL_Delay(1);
 8002eee:	2001      	movs	r0, #1
 8002ef0:	f001 fcf2 	bl	80048d8 <HAL_Delay>
		MPU_cs_lock(mpu);
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f7ff ff47 	bl	8002d88 <MPU_cs_lock>
		temp[0] = MPU6050_GYRO_CONFIG ;
 8002efa:	231b      	movs	r3, #27
 8002efc:	753b      	strb	r3, [r7, #20]
		temp[1] = (temp[1] & 0xE7) | (uint8_t)gyro_range << 3;
 8002efe:	7d7b      	ldrb	r3, [r7, #21]
 8002f00:	b25b      	sxtb	r3, r3
 8002f02:	f023 0318 	bic.w	r3, r3, #24
 8002f06:	b25a      	sxtb	r2, r3
 8002f08:	7afb      	ldrb	r3, [r7, #11]
 8002f0a:	00db      	lsls	r3, r3, #3
 8002f0c:	b25b      	sxtb	r3, r3
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	b25b      	sxtb	r3, r3
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	757b      	strb	r3, [r7, #21]
		mpu->hal_state = HAL_SPI_Transmit(mpu->hspi, temp,  2, 2);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6858      	ldr	r0, [r3, #4]
 8002f1a:	f107 0114 	add.w	r1, r7, #20
 8002f1e:	2302      	movs	r3, #2
 8002f20:	2202      	movs	r2, #2
 8002f22:	f003 fb8b 	bl	800663c <HAL_SPI_Transmit>
 8002f26:	4603      	mov	r3, r0
 8002f28:	461a      	mov	r2, r3
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	739a      	strb	r2, [r3, #14]
		MPU_cs_unlock(mpu);
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f7ff ff3a 	bl	8002da8 <MPU_cs_unlock>
	}

	//ON vrifi si on a bien cris ce que l'on voulait
	if(mpu->hal_state == HAL_OK){ // on vrifi si on a bien configur le gyro comme on voulait
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	7b9b      	ldrb	r3, [r3, #14]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d124      	bne.n	8002f86 <MPU_init_gyro+0xf6>
		uint8_t temp2 = temp[1];
 8002f3c:	7d7b      	ldrb	r3, [r7, #21]
 8002f3e:	75fb      	strb	r3, [r7, #23]
		temp[0] = MPU6050_GYRO_CONFIG | MPU6050_READ ;
 8002f40:	239b      	movs	r3, #155	; 0x9b
 8002f42:	753b      	strb	r3, [r7, #20]
		HAL_Delay(1);
 8002f44:	2001      	movs	r0, #1
 8002f46:	f001 fcc7 	bl	80048d8 <HAL_Delay>
		MPU_cs_lock(mpu);
 8002f4a:	68f8      	ldr	r0, [r7, #12]
 8002f4c:	f7ff ff1c 	bl	8002d88 <MPU_cs_lock>
		mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, temp, temp, 2, 2);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	6858      	ldr	r0, [r3, #4]
 8002f54:	f107 0214 	add.w	r2, r7, #20
 8002f58:	f107 0114 	add.w	r1, r7, #20
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	9300      	str	r3, [sp, #0]
 8002f60:	2302      	movs	r3, #2
 8002f62:	f003 fc9f 	bl	80068a4 <HAL_SPI_TransmitReceive>
 8002f66:	4603      	mov	r3, r0
 8002f68:	461a      	mov	r2, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	739a      	strb	r2, [r3, #14]
		MPU_cs_unlock(mpu);
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f7ff ff1a 	bl	8002da8 <MPU_cs_unlock>

		if(temp[1] != temp2)
 8002f74:	7d7b      	ldrb	r3, [r7, #21]
 8002f76:	7dfa      	ldrb	r2, [r7, #23]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d004      	beq.n	8002f86 <MPU_init_gyro+0xf6>
		{
			mpu->state = SENSOR_ERROR ;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2204      	movs	r2, #4
 8002f80:	73da      	strb	r2, [r3, #15]
			return SENSOR_REQUEST_FAIL ;
 8002f82:	2302      	movs	r3, #2
 8002f84:	e027      	b.n	8002fd6 <MPU_init_gyro+0x146>

	}



	if(mpu->hal_state != HAL_OK)
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	7b9b      	ldrb	r3, [r3, #14]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d004      	beq.n	8002f98 <MPU_init_gyro+0x108>
	{
		mpu->state = SENSOR_ERROR ;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	2204      	movs	r2, #4
 8002f92:	73da      	strb	r2, [r3, #15]
		return SENSOR_REQUEST_FAIL ;
 8002f94:	2302      	movs	r3, #2
 8002f96:	e01e      	b.n	8002fd6 <MPU_init_gyro+0x146>
	}

	switch(gyro_range){
 8002f98:	7afb      	ldrb	r3, [r7, #11]
 8002f9a:	2b03      	cmp	r3, #3
 8002f9c:	d81a      	bhi.n	8002fd4 <MPU_init_gyro+0x144>
 8002f9e:	a201      	add	r2, pc, #4	; (adr r2, 8002fa4 <MPU_init_gyro+0x114>)
 8002fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fa4:	08002fb5 	.word	0x08002fb5
 8002fa8:	08002fbd 	.word	0x08002fbd
 8002fac:	08002fc5 	.word	0x08002fc5
 8002fb0:	08002fcd 	.word	0x08002fcd
		case MPU_GYRO_250s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_250 ;
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	4a0a      	ldr	r2, [pc, #40]	; (8002fe0 <MPU_init_gyro+0x150>)
 8002fb8:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8002fba:	e00b      	b.n	8002fd4 <MPU_init_gyro+0x144>
		case MPU_GYRO_500s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_500 ;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	4a09      	ldr	r2, [pc, #36]	; (8002fe4 <MPU_init_gyro+0x154>)
 8002fc0:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8002fc2:	e007      	b.n	8002fd4 <MPU_init_gyro+0x144>
		case MPU_GYRO_1000s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_1000 ;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	4a08      	ldr	r2, [pc, #32]	; (8002fe8 <MPU_init_gyro+0x158>)
 8002fc8:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8002fca:	e003      	b.n	8002fd4 <MPU_init_gyro+0x144>
		case MPU_GYRO_2000s :
			mpu->gyro_sensi = (float)1 / MPU6050_GYRO_SENS_2000 ;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	4a07      	ldr	r2, [pc, #28]	; (8002fec <MPU_init_gyro+0x15c>)
 8002fd0:	63da      	str	r2, [r3, #60]	; 0x3c
			break;
 8002fd2:	bf00      	nop
	}
	return SENSOR_REQUEST_OK;
 8002fd4:	2300      	movs	r3, #0
}
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	3718      	adds	r7, #24
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	3bfa232d 	.word	0x3bfa232d
 8002fe4:	3c7a232d 	.word	0x3c7a232d
 8002fe8:	3cf9c190 	.word	0x3cf9c190
 8002fec:	3d79c190 	.word	0x3d79c190

08002ff0 <MPU_init_acc>:

/*
 *
 */
sensor_request_e MPU_init_acc(mpu_t * mpu, MPU_acc_range_e acc_range, void (*acc_data_callback)){
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b088      	sub	sp, #32
 8002ff4:	af02      	add	r7, sp, #8
 8002ff6:	60f8      	str	r0, [r7, #12]
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	607a      	str	r2, [r7, #4]
 8002ffc:	72fb      	strb	r3, [r7, #11]
	mpu->acc_range = acc_range ;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	7afa      	ldrb	r2, [r7, #11]
 8003002:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	mpu->acc_data_callback = acc_data_callback ;
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	665a      	str	r2, [r3, #100]	; 0x64
	//Si mpu non utilisable
	if(mpu->state != SENSOR_IDDLE)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	7bdb      	ldrb	r3, [r3, #15]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <MPU_init_acc+0x28>
		return SENSOR_REQUEST_FAIL ;
 8003014:	2302      	movs	r3, #2
 8003016:	e08a      	b.n	800312e <MPU_init_acc+0x13e>


	//Configuration de la sensi de l'acc dans le mpu
	//On lit
	uint8_t temp[2] ;
	temp[0] = MPU6050_ACCEL_CONFIG | MPU6050_READ ;
 8003018:	239c      	movs	r3, #156	; 0x9c
 800301a:	753b      	strb	r3, [r7, #20]
	MPU_cs_lock(mpu);
 800301c:	68f8      	ldr	r0, [r7, #12]
 800301e:	f7ff feb3 	bl	8002d88 <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, temp, temp, 2, 2);
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	6858      	ldr	r0, [r3, #4]
 8003026:	f107 0214 	add.w	r2, r7, #20
 800302a:	f107 0114 	add.w	r1, r7, #20
 800302e:	2302      	movs	r3, #2
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	2302      	movs	r3, #2
 8003034:	f003 fc36 	bl	80068a4 <HAL_SPI_TransmitReceive>
 8003038:	4603      	mov	r3, r0
 800303a:	461a      	mov	r2, r3
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	739a      	strb	r2, [r3, #14]
	MPU_cs_unlock(mpu);
 8003040:	68f8      	ldr	r0, [r7, #12]
 8003042:	f7ff feb1 	bl	8002da8 <MPU_cs_unlock>

	//On crit
	if(mpu->hal_state == HAL_OK){	//Si mpu ok on crit en spi dans le registre de config du mpu ddi au gyro
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	7b9b      	ldrb	r3, [r3, #14]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d122      	bne.n	8003094 <MPU_init_acc+0xa4>
		HAL_Delay(1);
 800304e:	2001      	movs	r0, #1
 8003050:	f001 fc42 	bl	80048d8 <HAL_Delay>
		MPU_cs_lock(mpu);
 8003054:	68f8      	ldr	r0, [r7, #12]
 8003056:	f7ff fe97 	bl	8002d88 <MPU_cs_lock>
		temp[0] = MPU6050_ACCEL_CONFIG ;
 800305a:	231c      	movs	r3, #28
 800305c:	753b      	strb	r3, [r7, #20]
		temp[1] = (temp[1] & 0xE7) | (uint8_t)acc_range << 3;
 800305e:	7d7b      	ldrb	r3, [r7, #21]
 8003060:	b25b      	sxtb	r3, r3
 8003062:	f023 0318 	bic.w	r3, r3, #24
 8003066:	b25a      	sxtb	r2, r3
 8003068:	7afb      	ldrb	r3, [r7, #11]
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	b25b      	sxtb	r3, r3
 800306e:	4313      	orrs	r3, r2
 8003070:	b25b      	sxtb	r3, r3
 8003072:	b2db      	uxtb	r3, r3
 8003074:	757b      	strb	r3, [r7, #21]
		mpu->hal_state = HAL_SPI_Transmit(mpu->hspi, temp,  2, 2);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	6858      	ldr	r0, [r3, #4]
 800307a:	f107 0114 	add.w	r1, r7, #20
 800307e:	2302      	movs	r3, #2
 8003080:	2202      	movs	r2, #2
 8003082:	f003 fadb 	bl	800663c <HAL_SPI_Transmit>
 8003086:	4603      	mov	r3, r0
 8003088:	461a      	mov	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	739a      	strb	r2, [r3, #14]
		MPU_cs_unlock(mpu);
 800308e:	68f8      	ldr	r0, [r7, #12]
 8003090:	f7ff fe8a 	bl	8002da8 <MPU_cs_unlock>
	}

	//On test si on a bien crit ce que l'on voulait
	if(mpu->hal_state == HAL_OK){ // on vrifi si on a bien configur le gyro comme on voulait
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	7b9b      	ldrb	r3, [r3, #14]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d124      	bne.n	80030e6 <MPU_init_acc+0xf6>
		uint8_t temp2 = temp[1];
 800309c:	7d7b      	ldrb	r3, [r7, #21]
 800309e:	75fb      	strb	r3, [r7, #23]
		temp[0] = MPU6050_ACCEL_CONFIG | MPU6050_READ ;
 80030a0:	239c      	movs	r3, #156	; 0x9c
 80030a2:	753b      	strb	r3, [r7, #20]
		HAL_Delay(1);
 80030a4:	2001      	movs	r0, #1
 80030a6:	f001 fc17 	bl	80048d8 <HAL_Delay>
		MPU_cs_lock(mpu);
 80030aa:	68f8      	ldr	r0, [r7, #12]
 80030ac:	f7ff fe6c 	bl	8002d88 <MPU_cs_lock>
		mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, temp, temp, 2, 2);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6858      	ldr	r0, [r3, #4]
 80030b4:	f107 0214 	add.w	r2, r7, #20
 80030b8:	f107 0114 	add.w	r1, r7, #20
 80030bc:	2302      	movs	r3, #2
 80030be:	9300      	str	r3, [sp, #0]
 80030c0:	2302      	movs	r3, #2
 80030c2:	f003 fbef 	bl	80068a4 <HAL_SPI_TransmitReceive>
 80030c6:	4603      	mov	r3, r0
 80030c8:	461a      	mov	r2, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	739a      	strb	r2, [r3, #14]
		MPU_cs_unlock(mpu);
 80030ce:	68f8      	ldr	r0, [r7, #12]
 80030d0:	f7ff fe6a 	bl	8002da8 <MPU_cs_unlock>

		if(temp[1] != temp2)
 80030d4:	7d7b      	ldrb	r3, [r7, #21]
 80030d6:	7dfa      	ldrb	r2, [r7, #23]
 80030d8:	429a      	cmp	r2, r3
 80030da:	d004      	beq.n	80030e6 <MPU_init_acc+0xf6>
		{
			mpu->state = SENSOR_ERROR ;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2204      	movs	r2, #4
 80030e0:	73da      	strb	r2, [r3, #15]
			return SENSOR_REQUEST_FAIL ;
 80030e2:	2302      	movs	r3, #2
 80030e4:	e023      	b.n	800312e <MPU_init_acc+0x13e>
		}
	}



	switch(acc_range){
 80030e6:	7afb      	ldrb	r3, [r7, #11]
 80030e8:	2b03      	cmp	r3, #3
 80030ea:	d81f      	bhi.n	800312c <MPU_init_acc+0x13c>
 80030ec:	a201      	add	r2, pc, #4	; (adr r2, 80030f4 <MPU_init_acc+0x104>)
 80030ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030f2:	bf00      	nop
 80030f4:	08003105 	.word	0x08003105
 80030f8:	0800310f 	.word	0x0800310f
 80030fc:	08003119 	.word	0x08003119
 8003100:	08003123 	.word	0x08003123
		case MPU_ACC_2G :
			mpu->acc_sensi = (float)1 / MPU6050_ACCE_SENS_2 ;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 800310a:	661a      	str	r2, [r3, #96]	; 0x60
			break;
 800310c:	e00e      	b.n	800312c <MPU_init_acc+0x13c>
		case MPU_ACC_4G :
			mpu->acc_sensi = (float)1 / MPU6050_ACCE_SENS_4 ;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8003114:	661a      	str	r2, [r3, #96]	; 0x60
			break;
 8003116:	e009      	b.n	800312c <MPU_init_acc+0x13c>
		case MPU_ACC_8G :
			mpu->acc_sensi = (float)1 / MPU6050_ACCE_SENS_8 ;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 800311e:	661a      	str	r2, [r3, #96]	; 0x60
			break;
 8003120:	e004      	b.n	800312c <MPU_init_acc+0x13c>
		case MPU_ACC_16G :
			mpu->acc_sensi = (float)1 / MPU6050_ACCE_SENS_16 ;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8003128:	661a      	str	r2, [r3, #96]	; 0x60
			break;
 800312a:	bf00      	nop
	}
	return SENSOR_REQUEST_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop

08003138 <MPU_update_acc>:
	convert_gyro(mpu);
	return SENSOR_REQUEST_OK ;

}

sensor_request_e MPU_update_acc(mpu_t * mpu){
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af02      	add	r7, sp, #8
 800313e:	6078      	str	r0, [r7, #4]

	if(mpu->state != SENSOR_IDDLE){
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	7bdb      	ldrb	r3, [r3, #15]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d001      	beq.n	800314c <MPU_update_acc+0x14>
		return SENSOR_REQUEST_FAIL ;
 8003148:	2302      	movs	r3, #2
 800314a:	e030      	b.n	80031ae <MPU_update_acc+0x76>
	}

	//Update des valeurs
	uint8_t registers [] = {MPU6050_ACCEL_XOUT_H | MPU6050_READ, 0, 0, 0, 0, 0};
 800314c:	23bb      	movs	r3, #187	; 0xbb
 800314e:	723b      	strb	r3, [r7, #8]
 8003150:	2300      	movs	r3, #0
 8003152:	727b      	strb	r3, [r7, #9]
 8003154:	2300      	movs	r3, #0
 8003156:	72bb      	strb	r3, [r7, #10]
 8003158:	2300      	movs	r3, #0
 800315a:	72fb      	strb	r3, [r7, #11]
 800315c:	2300      	movs	r3, #0
 800315e:	733b      	strb	r3, [r7, #12]
 8003160:	2300      	movs	r3, #0
 8003162:	737b      	strb	r3, [r7, #13]
	MPU_cs_lock(mpu);
 8003164:	6878      	ldr	r0, [r7, #4]
 8003166:	f7ff fe0f 	bl	8002d88 <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_TransmitReceive(mpu->hspi, registers, mpu->acc_data, 6, 2);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6858      	ldr	r0, [r3, #4]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003172:	f107 0108 	add.w	r1, r7, #8
 8003176:	2302      	movs	r3, #2
 8003178:	9300      	str	r3, [sp, #0]
 800317a:	2306      	movs	r3, #6
 800317c:	f003 fb92 	bl	80068a4 <HAL_SPI_TransmitReceive>
 8003180:	4603      	mov	r3, r0
 8003182:	461a      	mov	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	739a      	strb	r2, [r3, #14]
	MPU_cs_unlock(mpu);
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f7ff fe0d 	bl	8002da8 <MPU_cs_unlock>


	if(mpu->hal_state == HAL_BUSY)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	7b9b      	ldrb	r3, [r3, #14]
 8003192:	2b02      	cmp	r3, #2
 8003194:	d101      	bne.n	800319a <MPU_update_acc+0x62>
		return SENSOR_REQUEST_BUSY ;
 8003196:	2301      	movs	r3, #1
 8003198:	e009      	b.n	80031ae <MPU_update_acc+0x76>
	if(mpu->hal_state != HAL_OK){
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	7b9b      	ldrb	r3, [r3, #14]
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d001      	beq.n	80031a6 <MPU_update_acc+0x6e>
		return SENSOR_REQUEST_FAIL ;
 80031a2:	2302      	movs	r3, #2
 80031a4:	e003      	b.n	80031ae <MPU_update_acc+0x76>
	}

	//Convertion des valeurs
	convert_acc(mpu);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f7ff fd88 	bl	8002cbc <convert_acc>
	return SENSOR_REQUEST_OK ;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3710      	adds	r7, #16
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}

080031b6 <MPU_update_all_dma>:
	}

	return SENSOR_REQUEST_OK;
}

sensor_request_e MPU_update_all_dma(mpu_t * mpu){
 80031b6:	b580      	push	{r7, lr}
 80031b8:	b086      	sub	sp, #24
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]

	uint8_t registers [14] = {0};
 80031be:	f107 0308 	add.w	r3, r7, #8
 80031c2:	2200      	movs	r2, #0
 80031c4:	601a      	str	r2, [r3, #0]
 80031c6:	605a      	str	r2, [r3, #4]
 80031c8:	609a      	str	r2, [r3, #8]
 80031ca:	819a      	strh	r2, [r3, #12]
	registers[0] = MPU6050_ACCEL_XOUT_H | MPU6050_READ ;
 80031cc:	23bb      	movs	r3, #187	; 0xbb
 80031ce:	723b      	strb	r3, [r7, #8]
	MPU_cs_lock(mpu);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f7ff fdd9 	bl	8002d88 <MPU_cs_lock>
	mpu->hal_state = HAL_SPI_TransmitReceive_DMA(mpu->hspi, registers, mpu->data, 14);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6858      	ldr	r0, [r3, #4]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f103 0212 	add.w	r2, r3, #18
 80031e0:	f107 0108 	add.w	r1, r7, #8
 80031e4:	230e      	movs	r3, #14
 80031e6:	f003 fcff 	bl	8006be8 <HAL_SPI_TransmitReceive_DMA>
 80031ea:	4603      	mov	r3, r0
 80031ec:	461a      	mov	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	739a      	strb	r2, [r3, #14]

	if(mpu->hal_state == HAL_OK)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	7b9b      	ldrb	r3, [r3, #14]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d107      	bne.n	800320a <MPU_update_all_dma+0x54>
	{
		mpu->state = SENSOR_BUSY ;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2203      	movs	r2, #3
 80031fe:	73da      	strb	r2, [r3, #15]
		mpu->dma_state = MPU_DMA_ACC_AND_GYRO_IN_PROGRESS;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2203      	movs	r2, #3
 8003204:	741a      	strb	r2, [r3, #16]
	{
		mpu->state = SENSOR_ERROR ;
		return SENSOR_REQUEST_FAIL ;
	}

	return SENSOR_REQUEST_OK;
 8003206:	2300      	movs	r3, #0
 8003208:	e009      	b.n	800321e <MPU_update_all_dma+0x68>
	else if(mpu->hal_state == HAL_BUSY)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	7b9b      	ldrb	r3, [r3, #14]
 800320e:	2b02      	cmp	r3, #2
 8003210:	d101      	bne.n	8003216 <MPU_update_all_dma+0x60>
		return SENSOR_REQUEST_BUSY;
 8003212:	2301      	movs	r3, #1
 8003214:	e003      	b.n	800321e <MPU_update_all_dma+0x68>
		mpu->state = SENSOR_ERROR ;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2204      	movs	r2, #4
 800321a:	73da      	strb	r2, [r3, #15]
		return SENSOR_REQUEST_FAIL ;
 800321c:	2302      	movs	r3, #2
}
 800321e:	4618      	mov	r0, r3
 8003220:	3718      	adds	r7, #24
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}

08003226 <MPU_dma_transmit_complete>:



static void MPU_dma_transmit_complete(mpu_t * mpu){
 8003226:	b580      	push	{r7, lr}
 8003228:	b082      	sub	sp, #8
 800322a:	af00      	add	r7, sp, #0
 800322c:	6078      	str	r0, [r7, #4]

	//On relche le pin CS du mpu
	MPU_cs_unlock(mpu);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f7ff fdba 	bl	8002da8 <MPU_cs_unlock>


	switch(mpu->dma_state){
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	7c1b      	ldrb	r3, [r3, #16]
 8003238:	2b02      	cmp	r3, #2
 800323a:	d00b      	beq.n	8003254 <MPU_dma_transmit_complete+0x2e>
 800323c:	2b03      	cmp	r3, #3
 800323e:	d010      	beq.n	8003262 <MPU_dma_transmit_complete+0x3c>
 8003240:	2b01      	cmp	r3, #1
 8003242:	d000      	beq.n	8003246 <MPU_dma_transmit_complete+0x20>
			mpu->gyro_data_callback();

			break;
		case MPU_DMA_IDDLE:
		default:
			break;
 8003244:	e014      	b.n	8003270 <MPU_dma_transmit_complete+0x4a>
			convert_gyro(mpu);
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f7ff fcd5 	bl	8002bf6 <convert_gyro>
			mpu->gyro_data_callback();
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003250:	4798      	blx	r3
			break;
 8003252:	e00d      	b.n	8003270 <MPU_dma_transmit_complete+0x4a>
			convert_acc(mpu);
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f7ff fd31 	bl	8002cbc <convert_acc>
			mpu->acc_data_callback();
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800325e:	4798      	blx	r3
			break;
 8003260:	e006      	b.n	8003270 <MPU_dma_transmit_complete+0x4a>
			convert_gyro(mpu);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f7ff fcc7 	bl	8002bf6 <convert_gyro>
			mpu->gyro_data_callback();
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800326c:	4798      	blx	r3
			break;
 800326e:	bf00      	nop

	}
	mpu->dma_state = MPU_DMA_IDDLE ;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2200      	movs	r2, #0
 8003274:	741a      	strb	r2, [r3, #16]
}
 8003276:	bf00      	nop
 8003278:	3708      	adds	r7, #8
 800327a:	46bd      	mov	sp, r7
 800327c:	bd80      	pop	{r7, pc}

0800327e <MPU_dma_transmit_half_complete>:
static void MPU_dma_transmit_half_complete(mpu_t * mpu){
 800327e:	b580      	push	{r7, lr}
 8003280:	b082      	sub	sp, #8
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]

	if(mpu->dma_state == MPU_DMA_ACC_AND_GYRO_IN_PROGRESS)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	7c1b      	ldrb	r3, [r3, #16]
 800328a:	2b03      	cmp	r3, #3
 800328c:	d105      	bne.n	800329a <MPU_dma_transmit_half_complete+0x1c>
	{
		//A la moiti donc les donnes de l'acc sont arrives
		convert_acc(mpu);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f7ff fd14 	bl	8002cbc <convert_acc>
		mpu->acc_data_callback();
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003298:	4798      	blx	r3
	}
}
 800329a:	bf00      	nop
 800329c:	3708      	adds	r7, #8
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
	...

080032a4 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
#if NB_MPU_USED == 1
	if(hspi == SPI_handlers[0])
 80032ac:	4b06      	ldr	r3, [pc, #24]	; (80032c8 <HAL_SPI_TxRxCpltCallback+0x24>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d104      	bne.n	80032c0 <HAL_SPI_TxRxCpltCallback+0x1c>
		MPU_dma_transmit_complete(mpu_handlers[0]);
 80032b6:	4b05      	ldr	r3, [pc, #20]	; (80032cc <HAL_SPI_TxRxCpltCallback+0x28>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4618      	mov	r0, r3
 80032bc:	f7ff ffb3 	bl	8003226 <MPU_dma_transmit_complete>
#else
#error Code  faire pour grer plusieurs MPU en mme temps
#endif
}
 80032c0:	bf00      	nop
 80032c2:	3708      	adds	r7, #8
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	20000fe0 	.word	0x20000fe0
 80032cc:	20000fe4 	.word	0x20000fe4

080032d0 <HAL_SPI_TxRxHalfCpltCallback>:

void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b082      	sub	sp, #8
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
#if NB_MPU_USED == 1
if(hspi == SPI_handlers[0])
 80032d8:	4b06      	ldr	r3, [pc, #24]	; (80032f4 <HAL_SPI_TxRxHalfCpltCallback+0x24>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	687a      	ldr	r2, [r7, #4]
 80032de:	429a      	cmp	r2, r3
 80032e0:	d104      	bne.n	80032ec <HAL_SPI_TxRxHalfCpltCallback+0x1c>
	MPU_dma_transmit_half_complete(mpu_handlers[0]);
 80032e2:	4b05      	ldr	r3, [pc, #20]	; (80032f8 <HAL_SPI_TxRxHalfCpltCallback+0x28>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7ff ffc9 	bl	800327e <MPU_dma_transmit_half_complete>
#else
#error Code  faire pour grer plusieurs MPU en mme temps
#endif

}
 80032ec:	bf00      	nop
 80032ee:	3708      	adds	r7, #8
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}
 80032f4:	20000fe0 	.word	0x20000fe0
 80032f8:	20000fe4 	.word	0x20000fe4

080032fc <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8003302:	463b      	mov	r3, r7
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	605a      	str	r2, [r3, #4]
 800330a:	609a      	str	r2, [r3, #8]
 800330c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800330e:	4b21      	ldr	r3, [pc, #132]	; (8003394 <MX_ADC2_Init+0x98>)
 8003310:	4a21      	ldr	r2, [pc, #132]	; (8003398 <MX_ADC2_Init+0x9c>)
 8003312:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003314:	4b1f      	ldr	r3, [pc, #124]	; (8003394 <MX_ADC2_Init+0x98>)
 8003316:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800331a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800331c:	4b1d      	ldr	r3, [pc, #116]	; (8003394 <MX_ADC2_Init+0x98>)
 800331e:	2200      	movs	r2, #0
 8003320:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8003322:	4b1c      	ldr	r3, [pc, #112]	; (8003394 <MX_ADC2_Init+0x98>)
 8003324:	2200      	movs	r2, #0
 8003326:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8003328:	4b1a      	ldr	r3, [pc, #104]	; (8003394 <MX_ADC2_Init+0x98>)
 800332a:	2200      	movs	r2, #0
 800332c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800332e:	4b19      	ldr	r3, [pc, #100]	; (8003394 <MX_ADC2_Init+0x98>)
 8003330:	2200      	movs	r2, #0
 8003332:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003336:	4b17      	ldr	r3, [pc, #92]	; (8003394 <MX_ADC2_Init+0x98>)
 8003338:	2200      	movs	r2, #0
 800333a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800333c:	4b15      	ldr	r3, [pc, #84]	; (8003394 <MX_ADC2_Init+0x98>)
 800333e:	4a17      	ldr	r2, [pc, #92]	; (800339c <MX_ADC2_Init+0xa0>)
 8003340:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003342:	4b14      	ldr	r3, [pc, #80]	; (8003394 <MX_ADC2_Init+0x98>)
 8003344:	2200      	movs	r2, #0
 8003346:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8003348:	4b12      	ldr	r3, [pc, #72]	; (8003394 <MX_ADC2_Init+0x98>)
 800334a:	2201      	movs	r2, #1
 800334c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800334e:	4b11      	ldr	r3, [pc, #68]	; (8003394 <MX_ADC2_Init+0x98>)
 8003350:	2200      	movs	r2, #0
 8003352:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003356:	4b0f      	ldr	r3, [pc, #60]	; (8003394 <MX_ADC2_Init+0x98>)
 8003358:	2201      	movs	r2, #1
 800335a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800335c:	480d      	ldr	r0, [pc, #52]	; (8003394 <MX_ADC2_Init+0x98>)
 800335e:	f001 fadd 	bl	800491c <HAL_ADC_Init>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d001      	beq.n	800336c <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8003368:	f000 fb9a 	bl	8003aa0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800336c:	230b      	movs	r3, #11
 800336e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003370:	2301      	movs	r3, #1
 8003372:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8003374:	2300      	movs	r3, #0
 8003376:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8003378:	463b      	mov	r3, r7
 800337a:	4619      	mov	r1, r3
 800337c:	4805      	ldr	r0, [pc, #20]	; (8003394 <MX_ADC2_Init+0x98>)
 800337e:	f001 fb11 	bl	80049a4 <HAL_ADC_ConfigChannel>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d001      	beq.n	800338c <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8003388:	f000 fb8a 	bl	8003aa0 <Error_Handler>
  }

}
 800338c:	bf00      	nop
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	20001004 	.word	0x20001004
 8003398:	40012100 	.word	0x40012100
 800339c:	0f000001 	.word	0x0f000001

080033a0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b08a      	sub	sp, #40	; 0x28
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033a8:	f107 0314 	add.w	r3, r7, #20
 80033ac:	2200      	movs	r2, #0
 80033ae:	601a      	str	r2, [r3, #0]
 80033b0:	605a      	str	r2, [r3, #4]
 80033b2:	609a      	str	r2, [r3, #8]
 80033b4:	60da      	str	r2, [r3, #12]
 80033b6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a3c      	ldr	r2, [pc, #240]	; (80034b0 <HAL_ADC_MspInit+0x110>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d171      	bne.n	80034a6 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 80033c2:	2300      	movs	r3, #0
 80033c4:	613b      	str	r3, [r7, #16]
 80033c6:	4b3b      	ldr	r3, [pc, #236]	; (80034b4 <HAL_ADC_MspInit+0x114>)
 80033c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ca:	4a3a      	ldr	r2, [pc, #232]	; (80034b4 <HAL_ADC_MspInit+0x114>)
 80033cc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033d0:	6453      	str	r3, [r2, #68]	; 0x44
 80033d2:	4b38      	ldr	r3, [pc, #224]	; (80034b4 <HAL_ADC_MspInit+0x114>)
 80033d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033da:	613b      	str	r3, [r7, #16]
 80033dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033de:	2300      	movs	r3, #0
 80033e0:	60fb      	str	r3, [r7, #12]
 80033e2:	4b34      	ldr	r3, [pc, #208]	; (80034b4 <HAL_ADC_MspInit+0x114>)
 80033e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033e6:	4a33      	ldr	r2, [pc, #204]	; (80034b4 <HAL_ADC_MspInit+0x114>)
 80033e8:	f043 0304 	orr.w	r3, r3, #4
 80033ec:	6313      	str	r3, [r2, #48]	; 0x30
 80033ee:	4b31      	ldr	r3, [pc, #196]	; (80034b4 <HAL_ADC_MspInit+0x114>)
 80033f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f2:	f003 0304 	and.w	r3, r3, #4
 80033f6:	60fb      	str	r3, [r7, #12]
 80033f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033fa:	2300      	movs	r3, #0
 80033fc:	60bb      	str	r3, [r7, #8]
 80033fe:	4b2d      	ldr	r3, [pc, #180]	; (80034b4 <HAL_ADC_MspInit+0x114>)
 8003400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003402:	4a2c      	ldr	r2, [pc, #176]	; (80034b4 <HAL_ADC_MspInit+0x114>)
 8003404:	f043 0302 	orr.w	r3, r3, #2
 8003408:	6313      	str	r3, [r2, #48]	; 0x30
 800340a:	4b2a      	ldr	r3, [pc, #168]	; (80034b4 <HAL_ADC_MspInit+0x114>)
 800340c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340e:	f003 0302 	and.w	r3, r3, #2
 8003412:	60bb      	str	r3, [r7, #8]
 8003414:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PC1     ------> ADC2_IN11
    PB1     ------> ADC2_IN9
    */
    GPIO_InitStruct.Pin = PIN_V_BAT_Pin;
 8003416:	2302      	movs	r3, #2
 8003418:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800341a:	2303      	movs	r3, #3
 800341c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800341e:	2300      	movs	r3, #0
 8003420:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PIN_V_BAT_GPIO_Port, &GPIO_InitStruct);
 8003422:	f107 0314 	add.w	r3, r7, #20
 8003426:	4619      	mov	r1, r3
 8003428:	4823      	ldr	r0, [pc, #140]	; (80034b8 <HAL_ADC_MspInit+0x118>)
 800342a:	f002 f97b 	bl	8005724 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PIN_CURRENT_Pin;
 800342e:	2302      	movs	r3, #2
 8003430:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003432:	2303      	movs	r3, #3
 8003434:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003436:	2300      	movs	r3, #0
 8003438:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PIN_CURRENT_GPIO_Port, &GPIO_InitStruct);
 800343a:	f107 0314 	add.w	r3, r7, #20
 800343e:	4619      	mov	r1, r3
 8003440:	481e      	ldr	r0, [pc, #120]	; (80034bc <HAL_ADC_MspInit+0x11c>)
 8003442:	f002 f96f 	bl	8005724 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Stream2;
 8003446:	4b1e      	ldr	r3, [pc, #120]	; (80034c0 <HAL_ADC_MspInit+0x120>)
 8003448:	4a1e      	ldr	r2, [pc, #120]	; (80034c4 <HAL_ADC_MspInit+0x124>)
 800344a:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800344c:	4b1c      	ldr	r3, [pc, #112]	; (80034c0 <HAL_ADC_MspInit+0x120>)
 800344e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003452:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003454:	4b1a      	ldr	r3, [pc, #104]	; (80034c0 <HAL_ADC_MspInit+0x120>)
 8003456:	2200      	movs	r2, #0
 8003458:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800345a:	4b19      	ldr	r3, [pc, #100]	; (80034c0 <HAL_ADC_MspInit+0x120>)
 800345c:	2200      	movs	r2, #0
 800345e:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8003460:	4b17      	ldr	r3, [pc, #92]	; (80034c0 <HAL_ADC_MspInit+0x120>)
 8003462:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003466:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003468:	4b15      	ldr	r3, [pc, #84]	; (80034c0 <HAL_ADC_MspInit+0x120>)
 800346a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800346e:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003470:	4b13      	ldr	r3, [pc, #76]	; (80034c0 <HAL_ADC_MspInit+0x120>)
 8003472:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003476:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 8003478:	4b11      	ldr	r3, [pc, #68]	; (80034c0 <HAL_ADC_MspInit+0x120>)
 800347a:	2200      	movs	r2, #0
 800347c:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800347e:	4b10      	ldr	r3, [pc, #64]	; (80034c0 <HAL_ADC_MspInit+0x120>)
 8003480:	2200      	movs	r2, #0
 8003482:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003484:	4b0e      	ldr	r3, [pc, #56]	; (80034c0 <HAL_ADC_MspInit+0x120>)
 8003486:	2200      	movs	r2, #0
 8003488:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800348a:	480d      	ldr	r0, [pc, #52]	; (80034c0 <HAL_ADC_MspInit+0x120>)
 800348c:	f001 fdba 	bl	8005004 <HAL_DMA_Init>
 8003490:	4603      	mov	r3, r0
 8003492:	2b00      	cmp	r3, #0
 8003494:	d001      	beq.n	800349a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8003496:	f000 fb03 	bl	8003aa0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	4a08      	ldr	r2, [pc, #32]	; (80034c0 <HAL_ADC_MspInit+0x120>)
 800349e:	639a      	str	r2, [r3, #56]	; 0x38
 80034a0:	4a07      	ldr	r2, [pc, #28]	; (80034c0 <HAL_ADC_MspInit+0x120>)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80034a6:	bf00      	nop
 80034a8:	3728      	adds	r7, #40	; 0x28
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	40012100 	.word	0x40012100
 80034b4:	40023800 	.word	0x40023800
 80034b8:	40020800 	.word	0x40020800
 80034bc:	40020400 	.word	0x40020400
 80034c0:	2000104c 	.word	0x2000104c
 80034c4:	40026440 	.word	0x40026440

080034c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80034ce:	2300      	movs	r3, #0
 80034d0:	607b      	str	r3, [r7, #4]
 80034d2:	4b3b      	ldr	r3, [pc, #236]	; (80035c0 <MX_DMA_Init+0xf8>)
 80034d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d6:	4a3a      	ldr	r2, [pc, #232]	; (80035c0 <MX_DMA_Init+0xf8>)
 80034d8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80034dc:	6313      	str	r3, [r2, #48]	; 0x30
 80034de:	4b38      	ldr	r3, [pc, #224]	; (80035c0 <MX_DMA_Init+0xf8>)
 80034e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034e6:	607b      	str	r3, [r7, #4]
 80034e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80034ea:	2300      	movs	r3, #0
 80034ec:	603b      	str	r3, [r7, #0]
 80034ee:	4b34      	ldr	r3, [pc, #208]	; (80035c0 <MX_DMA_Init+0xf8>)
 80034f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f2:	4a33      	ldr	r2, [pc, #204]	; (80035c0 <MX_DMA_Init+0xf8>)
 80034f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80034f8:	6313      	str	r3, [r2, #48]	; 0x30
 80034fa:	4b31      	ldr	r3, [pc, #196]	; (80035c0 <MX_DMA_Init+0xf8>)
 80034fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003502:	603b      	str	r3, [r7, #0]
 8003504:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8003506:	2200      	movs	r2, #0
 8003508:	2100      	movs	r1, #0
 800350a:	200b      	movs	r0, #11
 800350c:	f001 fd43 	bl	8004f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8003510:	200b      	movs	r0, #11
 8003512:	f001 fd5c 	bl	8004fce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8003516:	2200      	movs	r2, #0
 8003518:	2100      	movs	r1, #0
 800351a:	200c      	movs	r0, #12
 800351c:	f001 fd3b 	bl	8004f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8003520:	200c      	movs	r0, #12
 8003522:	f001 fd54 	bl	8004fce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8003526:	2200      	movs	r2, #0
 8003528:	2100      	movs	r1, #0
 800352a:	200e      	movs	r0, #14
 800352c:	f001 fd33 	bl	8004f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003530:	200e      	movs	r0, #14
 8003532:	f001 fd4c 	bl	8004fce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8003536:	2200      	movs	r2, #0
 8003538:	2100      	movs	r1, #0
 800353a:	200f      	movs	r0, #15
 800353c:	f001 fd2b 	bl	8004f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8003540:	200f      	movs	r0, #15
 8003542:	f001 fd44 	bl	8004fce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003546:	2200      	movs	r2, #0
 8003548:	2100      	movs	r1, #0
 800354a:	2010      	movs	r0, #16
 800354c:	f001 fd23 	bl	8004f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8003550:	2010      	movs	r0, #16
 8003552:	f001 fd3c 	bl	8004fce <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8003556:	2200      	movs	r2, #0
 8003558:	2100      	movs	r1, #0
 800355a:	202f      	movs	r0, #47	; 0x2f
 800355c:	f001 fd1b 	bl	8004f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8003560:	202f      	movs	r0, #47	; 0x2f
 8003562:	f001 fd34 	bl	8004fce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003566:	2200      	movs	r2, #0
 8003568:	2100      	movs	r1, #0
 800356a:	2038      	movs	r0, #56	; 0x38
 800356c:	f001 fd13 	bl	8004f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003570:	2038      	movs	r0, #56	; 0x38
 8003572:	f001 fd2c 	bl	8004fce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8003576:	2200      	movs	r2, #0
 8003578:	2100      	movs	r1, #0
 800357a:	2039      	movs	r0, #57	; 0x39
 800357c:	f001 fd0b 	bl	8004f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8003580:	2039      	movs	r0, #57	; 0x39
 8003582:	f001 fd24 	bl	8004fce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8003586:	2200      	movs	r2, #0
 8003588:	2100      	movs	r1, #0
 800358a:	203a      	movs	r0, #58	; 0x3a
 800358c:	f001 fd03 	bl	8004f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003590:	203a      	movs	r0, #58	; 0x3a
 8003592:	f001 fd1c 	bl	8004fce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8003596:	2200      	movs	r2, #0
 8003598:	2100      	movs	r1, #0
 800359a:	203b      	movs	r0, #59	; 0x3b
 800359c:	f001 fcfb 	bl	8004f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80035a0:	203b      	movs	r0, #59	; 0x3b
 80035a2:	f001 fd14 	bl	8004fce <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 80035a6:	2200      	movs	r2, #0
 80035a8:	2100      	movs	r1, #0
 80035aa:	2045      	movs	r0, #69	; 0x45
 80035ac:	f001 fcf3 	bl	8004f96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80035b0:	2045      	movs	r0, #69	; 0x45
 80035b2:	f001 fd0c 	bl	8004fce <HAL_NVIC_EnableIRQ>

}
 80035b6:	bf00      	nop
 80035b8:	3708      	adds	r7, #8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	40023800 	.word	0x40023800

080035c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b08a      	sub	sp, #40	; 0x28
 80035c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ca:	f107 0314 	add.w	r3, r7, #20
 80035ce:	2200      	movs	r2, #0
 80035d0:	601a      	str	r2, [r3, #0]
 80035d2:	605a      	str	r2, [r3, #4]
 80035d4:	609a      	str	r2, [r3, #8]
 80035d6:	60da      	str	r2, [r3, #12]
 80035d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80035da:	2300      	movs	r3, #0
 80035dc:	613b      	str	r3, [r7, #16]
 80035de:	4b44      	ldr	r3, [pc, #272]	; (80036f0 <MX_GPIO_Init+0x12c>)
 80035e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e2:	4a43      	ldr	r2, [pc, #268]	; (80036f0 <MX_GPIO_Init+0x12c>)
 80035e4:	f043 0304 	orr.w	r3, r3, #4
 80035e8:	6313      	str	r3, [r2, #48]	; 0x30
 80035ea:	4b41      	ldr	r3, [pc, #260]	; (80036f0 <MX_GPIO_Init+0x12c>)
 80035ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ee:	f003 0304 	and.w	r3, r3, #4
 80035f2:	613b      	str	r3, [r7, #16]
 80035f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80035f6:	2300      	movs	r3, #0
 80035f8:	60fb      	str	r3, [r7, #12]
 80035fa:	4b3d      	ldr	r3, [pc, #244]	; (80036f0 <MX_GPIO_Init+0x12c>)
 80035fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035fe:	4a3c      	ldr	r2, [pc, #240]	; (80036f0 <MX_GPIO_Init+0x12c>)
 8003600:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003604:	6313      	str	r3, [r2, #48]	; 0x30
 8003606:	4b3a      	ldr	r3, [pc, #232]	; (80036f0 <MX_GPIO_Init+0x12c>)
 8003608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800360a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800360e:	60fb      	str	r3, [r7, #12]
 8003610:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003612:	2300      	movs	r3, #0
 8003614:	60bb      	str	r3, [r7, #8]
 8003616:	4b36      	ldr	r3, [pc, #216]	; (80036f0 <MX_GPIO_Init+0x12c>)
 8003618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800361a:	4a35      	ldr	r2, [pc, #212]	; (80036f0 <MX_GPIO_Init+0x12c>)
 800361c:	f043 0301 	orr.w	r3, r3, #1
 8003620:	6313      	str	r3, [r2, #48]	; 0x30
 8003622:	4b33      	ldr	r3, [pc, #204]	; (80036f0 <MX_GPIO_Init+0x12c>)
 8003624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	60bb      	str	r3, [r7, #8]
 800362c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800362e:	2300      	movs	r3, #0
 8003630:	607b      	str	r3, [r7, #4]
 8003632:	4b2f      	ldr	r3, [pc, #188]	; (80036f0 <MX_GPIO_Init+0x12c>)
 8003634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003636:	4a2e      	ldr	r2, [pc, #184]	; (80036f0 <MX_GPIO_Init+0x12c>)
 8003638:	f043 0302 	orr.w	r3, r3, #2
 800363c:	6313      	str	r3, [r2, #48]	; 0x30
 800363e:	4b2c      	ldr	r3, [pc, #176]	; (80036f0 <MX_GPIO_Init+0x12c>)
 8003640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003642:	f003 0302 	and.w	r3, r3, #2
 8003646:	607b      	str	r3, [r7, #4]
 8003648:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, PIN_LED_RED_Pin|PIN_LED_GREEN_Pin|PIN_LED_BLUE_Pin|PIN_USER_1_Pin
 800364a:	2200      	movs	r2, #0
 800364c:	f24e 211c 	movw	r1, #57884	; 0xe21c
 8003650:	4828      	ldr	r0, [pc, #160]	; (80036f4 <MX_GPIO_Init+0x130>)
 8003652:	f002 fa01 	bl	8005a58 <HAL_GPIO_WritePin>
                          |PIN_USER_2_Pin|PIN_CS_MICRO_SD_Pin|PIN_LED_RGB_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED_RGB_1_GPIO_Port, PIN_LED_RGB_1_Pin, GPIO_PIN_SET);
 8003656:	2201      	movs	r2, #1
 8003658:	2101      	movs	r1, #1
 800365a:	4826      	ldr	r0, [pc, #152]	; (80036f4 <MX_GPIO_Init+0x130>)
 800365c:	f002 f9fc 	bl	8005a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_USER_3_GPIO_Port, PIN_USER_3_Pin, GPIO_PIN_RESET);
 8003660:	2200      	movs	r2, #0
 8003662:	2101      	movs	r1, #1
 8003664:	4824      	ldr	r0, [pc, #144]	; (80036f8 <MX_GPIO_Init+0x134>)
 8003666:	f002 f9f7 	bl	8005a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_CS_MPU_GPIO_Port, PIN_CS_MPU_Pin, GPIO_PIN_RESET);
 800366a:	2200      	movs	r2, #0
 800366c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003670:	4822      	ldr	r0, [pc, #136]	; (80036fc <MX_GPIO_Init+0x138>)
 8003672:	f002 f9f1 	bl	8005a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = PIN_LED_RED_Pin|PIN_LED_GREEN_Pin|PIN_LED_BLUE_Pin|PIN_LED_RGB_1_Pin
 8003676:	f24e 231d 	movw	r3, #57885	; 0xe21d
 800367a:	617b      	str	r3, [r7, #20]
                          |PIN_USER_1_Pin|PIN_USER_2_Pin|PIN_CS_MICRO_SD_Pin|PIN_LED_RGB_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800367c:	2301      	movs	r3, #1
 800367e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003680:	2300      	movs	r3, #0
 8003682:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003684:	2300      	movs	r3, #0
 8003686:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003688:	f107 0314 	add.w	r3, r7, #20
 800368c:	4619      	mov	r1, r3
 800368e:	4819      	ldr	r0, [pc, #100]	; (80036f4 <MX_GPIO_Init+0x130>)
 8003690:	f002 f848 	bl	8005724 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PIN_USER_3_Pin;
 8003694:	2301      	movs	r3, #1
 8003696:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003698:	2301      	movs	r3, #1
 800369a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800369c:	2300      	movs	r3, #0
 800369e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036a0:	2300      	movs	r3, #0
 80036a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_USER_3_GPIO_Port, &GPIO_InitStruct);
 80036a4:	f107 0314 	add.w	r3, r7, #20
 80036a8:	4619      	mov	r1, r3
 80036aa:	4813      	ldr	r0, [pc, #76]	; (80036f8 <MX_GPIO_Init+0x134>)
 80036ac:	f002 f83a 	bl	8005724 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PIN_USER_4_Pin;
 80036b0:	2302      	movs	r3, #2
 80036b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80036b4:	2300      	movs	r3, #0
 80036b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036b8:	2300      	movs	r3, #0
 80036ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PIN_USER_4_GPIO_Port, &GPIO_InitStruct);
 80036bc:	f107 0314 	add.w	r3, r7, #20
 80036c0:	4619      	mov	r1, r3
 80036c2:	480d      	ldr	r0, [pc, #52]	; (80036f8 <MX_GPIO_Init+0x134>)
 80036c4:	f002 f82e 	bl	8005724 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PIN_CS_MPU_Pin;
 80036c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80036ce:	2301      	movs	r3, #1
 80036d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036d2:	2300      	movs	r3, #0
 80036d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036d6:	2300      	movs	r3, #0
 80036d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_CS_MPU_GPIO_Port, &GPIO_InitStruct);
 80036da:	f107 0314 	add.w	r3, r7, #20
 80036de:	4619      	mov	r1, r3
 80036e0:	4806      	ldr	r0, [pc, #24]	; (80036fc <MX_GPIO_Init+0x138>)
 80036e2:	f002 f81f 	bl	8005724 <HAL_GPIO_Init>

}
 80036e6:	bf00      	nop
 80036e8:	3728      	adds	r7, #40	; 0x28
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	40023800 	.word	0x40023800
 80036f4:	40020800 	.word	0x40020800
 80036f8:	40020000 	.word	0x40020000
 80036fc:	40020400 	.word	0x40020400

08003700 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8003704:	4b12      	ldr	r3, [pc, #72]	; (8003750 <MX_I2C1_Init+0x50>)
 8003706:	4a13      	ldr	r2, [pc, #76]	; (8003754 <MX_I2C1_Init+0x54>)
 8003708:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800370a:	4b11      	ldr	r3, [pc, #68]	; (8003750 <MX_I2C1_Init+0x50>)
 800370c:	4a12      	ldr	r2, [pc, #72]	; (8003758 <MX_I2C1_Init+0x58>)
 800370e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003710:	4b0f      	ldr	r3, [pc, #60]	; (8003750 <MX_I2C1_Init+0x50>)
 8003712:	2200      	movs	r2, #0
 8003714:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003716:	4b0e      	ldr	r3, [pc, #56]	; (8003750 <MX_I2C1_Init+0x50>)
 8003718:	2200      	movs	r2, #0
 800371a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800371c:	4b0c      	ldr	r3, [pc, #48]	; (8003750 <MX_I2C1_Init+0x50>)
 800371e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003722:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003724:	4b0a      	ldr	r3, [pc, #40]	; (8003750 <MX_I2C1_Init+0x50>)
 8003726:	2200      	movs	r2, #0
 8003728:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800372a:	4b09      	ldr	r3, [pc, #36]	; (8003750 <MX_I2C1_Init+0x50>)
 800372c:	2200      	movs	r2, #0
 800372e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003730:	4b07      	ldr	r3, [pc, #28]	; (8003750 <MX_I2C1_Init+0x50>)
 8003732:	2200      	movs	r2, #0
 8003734:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003736:	4b06      	ldr	r3, [pc, #24]	; (8003750 <MX_I2C1_Init+0x50>)
 8003738:	2200      	movs	r2, #0
 800373a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800373c:	4804      	ldr	r0, [pc, #16]	; (8003750 <MX_I2C1_Init+0x50>)
 800373e:	f002 f9a5 	bl	8005a8c <HAL_I2C_Init>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003748:	f000 f9aa 	bl	8003aa0 <Error_Handler>
  }

}
 800374c:	bf00      	nop
 800374e:	bd80      	pop	{r7, pc}
 8003750:	2000110c 	.word	0x2000110c
 8003754:	40005400 	.word	0x40005400
 8003758:	00061a80 	.word	0x00061a80

0800375c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b08a      	sub	sp, #40	; 0x28
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003764:	f107 0314 	add.w	r3, r7, #20
 8003768:	2200      	movs	r2, #0
 800376a:	601a      	str	r2, [r3, #0]
 800376c:	605a      	str	r2, [r3, #4]
 800376e:	609a      	str	r2, [r3, #8]
 8003770:	60da      	str	r2, [r3, #12]
 8003772:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a47      	ldr	r2, [pc, #284]	; (8003898 <HAL_I2C_MspInit+0x13c>)
 800377a:	4293      	cmp	r3, r2
 800377c:	f040 8088 	bne.w	8003890 <HAL_I2C_MspInit+0x134>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003780:	2300      	movs	r3, #0
 8003782:	613b      	str	r3, [r7, #16]
 8003784:	4b45      	ldr	r3, [pc, #276]	; (800389c <HAL_I2C_MspInit+0x140>)
 8003786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003788:	4a44      	ldr	r2, [pc, #272]	; (800389c <HAL_I2C_MspInit+0x140>)
 800378a:	f043 0302 	orr.w	r3, r3, #2
 800378e:	6313      	str	r3, [r2, #48]	; 0x30
 8003790:	4b42      	ldr	r3, [pc, #264]	; (800389c <HAL_I2C_MspInit+0x140>)
 8003792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003794:	f003 0302 	and.w	r3, r3, #2
 8003798:	613b      	str	r3, [r7, #16]
 800379a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800379c:	23c0      	movs	r3, #192	; 0xc0
 800379e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80037a0:	2312      	movs	r3, #18
 80037a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80037a4:	2301      	movs	r3, #1
 80037a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037a8:	2303      	movs	r3, #3
 80037aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80037ac:	2304      	movs	r3, #4
 80037ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037b0:	f107 0314 	add.w	r3, r7, #20
 80037b4:	4619      	mov	r1, r3
 80037b6:	483a      	ldr	r0, [pc, #232]	; (80038a0 <HAL_I2C_MspInit+0x144>)
 80037b8:	f001 ffb4 	bl	8005724 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80037bc:	2300      	movs	r3, #0
 80037be:	60fb      	str	r3, [r7, #12]
 80037c0:	4b36      	ldr	r3, [pc, #216]	; (800389c <HAL_I2C_MspInit+0x140>)
 80037c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c4:	4a35      	ldr	r2, [pc, #212]	; (800389c <HAL_I2C_MspInit+0x140>)
 80037c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80037ca:	6413      	str	r3, [r2, #64]	; 0x40
 80037cc:	4b33      	ldr	r3, [pc, #204]	; (800389c <HAL_I2C_MspInit+0x140>)
 80037ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037d4:	60fb      	str	r3, [r7, #12]
 80037d6:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80037d8:	4b32      	ldr	r3, [pc, #200]	; (80038a4 <HAL_I2C_MspInit+0x148>)
 80037da:	4a33      	ldr	r2, [pc, #204]	; (80038a8 <HAL_I2C_MspInit+0x14c>)
 80037dc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80037de:	4b31      	ldr	r3, [pc, #196]	; (80038a4 <HAL_I2C_MspInit+0x148>)
 80037e0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80037e4:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037e6:	4b2f      	ldr	r3, [pc, #188]	; (80038a4 <HAL_I2C_MspInit+0x148>)
 80037e8:	2200      	movs	r2, #0
 80037ea:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80037ec:	4b2d      	ldr	r3, [pc, #180]	; (80038a4 <HAL_I2C_MspInit+0x148>)
 80037ee:	2200      	movs	r2, #0
 80037f0:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80037f2:	4b2c      	ldr	r3, [pc, #176]	; (80038a4 <HAL_I2C_MspInit+0x148>)
 80037f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037f8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80037fa:	4b2a      	ldr	r3, [pc, #168]	; (80038a4 <HAL_I2C_MspInit+0x148>)
 80037fc:	2200      	movs	r2, #0
 80037fe:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003800:	4b28      	ldr	r3, [pc, #160]	; (80038a4 <HAL_I2C_MspInit+0x148>)
 8003802:	2200      	movs	r2, #0
 8003804:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8003806:	4b27      	ldr	r3, [pc, #156]	; (80038a4 <HAL_I2C_MspInit+0x148>)
 8003808:	2200      	movs	r2, #0
 800380a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800380c:	4b25      	ldr	r3, [pc, #148]	; (80038a4 <HAL_I2C_MspInit+0x148>)
 800380e:	2200      	movs	r2, #0
 8003810:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003812:	4b24      	ldr	r3, [pc, #144]	; (80038a4 <HAL_I2C_MspInit+0x148>)
 8003814:	2200      	movs	r2, #0
 8003816:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8003818:	4822      	ldr	r0, [pc, #136]	; (80038a4 <HAL_I2C_MspInit+0x148>)
 800381a:	f001 fbf3 	bl	8005004 <HAL_DMA_Init>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d001      	beq.n	8003828 <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8003824:	f000 f93c 	bl	8003aa0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a1e      	ldr	r2, [pc, #120]	; (80038a4 <HAL_I2C_MspInit+0x148>)
 800382c:	639a      	str	r2, [r3, #56]	; 0x38
 800382e:	4a1d      	ldr	r2, [pc, #116]	; (80038a4 <HAL_I2C_MspInit+0x148>)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream7;
 8003834:	4b1d      	ldr	r3, [pc, #116]	; (80038ac <HAL_I2C_MspInit+0x150>)
 8003836:	4a1e      	ldr	r2, [pc, #120]	; (80038b0 <HAL_I2C_MspInit+0x154>)
 8003838:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800383a:	4b1c      	ldr	r3, [pc, #112]	; (80038ac <HAL_I2C_MspInit+0x150>)
 800383c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003840:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003842:	4b1a      	ldr	r3, [pc, #104]	; (80038ac <HAL_I2C_MspInit+0x150>)
 8003844:	2240      	movs	r2, #64	; 0x40
 8003846:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003848:	4b18      	ldr	r3, [pc, #96]	; (80038ac <HAL_I2C_MspInit+0x150>)
 800384a:	2200      	movs	r2, #0
 800384c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800384e:	4b17      	ldr	r3, [pc, #92]	; (80038ac <HAL_I2C_MspInit+0x150>)
 8003850:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003854:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003856:	4b15      	ldr	r3, [pc, #84]	; (80038ac <HAL_I2C_MspInit+0x150>)
 8003858:	2200      	movs	r2, #0
 800385a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800385c:	4b13      	ldr	r3, [pc, #76]	; (80038ac <HAL_I2C_MspInit+0x150>)
 800385e:	2200      	movs	r2, #0
 8003860:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8003862:	4b12      	ldr	r3, [pc, #72]	; (80038ac <HAL_I2C_MspInit+0x150>)
 8003864:	2200      	movs	r2, #0
 8003866:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003868:	4b10      	ldr	r3, [pc, #64]	; (80038ac <HAL_I2C_MspInit+0x150>)
 800386a:	2200      	movs	r2, #0
 800386c:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800386e:	4b0f      	ldr	r3, [pc, #60]	; (80038ac <HAL_I2C_MspInit+0x150>)
 8003870:	2200      	movs	r2, #0
 8003872:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8003874:	480d      	ldr	r0, [pc, #52]	; (80038ac <HAL_I2C_MspInit+0x150>)
 8003876:	f001 fbc5 	bl	8005004 <HAL_DMA_Init>
 800387a:	4603      	mov	r3, r0
 800387c:	2b00      	cmp	r3, #0
 800387e:	d001      	beq.n	8003884 <HAL_I2C_MspInit+0x128>
    {
      Error_Handler();
 8003880:	f000 f90e 	bl	8003aa0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a09      	ldr	r2, [pc, #36]	; (80038ac <HAL_I2C_MspInit+0x150>)
 8003888:	635a      	str	r2, [r3, #52]	; 0x34
 800388a:	4a08      	ldr	r2, [pc, #32]	; (80038ac <HAL_I2C_MspInit+0x150>)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003890:	bf00      	nop
 8003892:	3728      	adds	r7, #40	; 0x28
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	40005400 	.word	0x40005400
 800389c:	40023800 	.word	0x40023800
 80038a0:	40020400 	.word	0x40020400
 80038a4:	20001160 	.word	0x20001160
 80038a8:	40026010 	.word	0x40026010
 80038ac:	200010ac 	.word	0x200010ac
 80038b0:	400260b8 	.word	0x400260b8

080038b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80038ba:	f000 ff9b 	bl	80047f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80038be:	f000 f885 	bl	80039cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80038c2:	f7ff fe7f 	bl	80035c4 <MX_GPIO_Init>
  MX_DMA_Init();
 80038c6:	f7ff fdff 	bl	80034c8 <MX_DMA_Init>
  MX_I2C1_Init();
 80038ca:	f7ff ff19 	bl	8003700 <MX_I2C1_Init>
  MX_SPI1_Init();
 80038ce:	f000 f8ef 	bl	8003ab0 <MX_SPI1_Init>
  MX_SPI2_Init();
 80038d2:	f000 f923 	bl	8003b1c <MX_SPI2_Init>
  MX_TIM1_Init();
 80038d6:	f000 fbd7 	bl	8004088 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 80038da:	f000 fd5b 	bl	8004394 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80038de:	f000 fd83 	bl	80043e8 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 80038e2:	f000 fdab 	bl	800443c <MX_USART6_UART_Init>
  MX_ADC2_Init();
 80038e6:	f7ff fd09 	bl	80032fc <MX_ADC2_Init>
  MX_TIM2_Init();
 80038ea:	f000 fc91 	bl	8004210 <MX_TIM2_Init>

  //Init du baromtre
  //MS5611_init(&sys.sensors.ms5611, &hi2c1);

  //Init du GYRO et de l ACC en utilisant un MPU6000
  MPU_init(&sys.sensors.mpu, &hspi2, PIN_CS_MPU_GPIO_Port, PIN_CS_MPU_Pin);
 80038ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038f2:	4a27      	ldr	r2, [pc, #156]	; (8003990 <main+0xdc>)
 80038f4:	4927      	ldr	r1, [pc, #156]	; (8003994 <main+0xe0>)
 80038f6:	4828      	ldr	r0, [pc, #160]	; (8003998 <main+0xe4>)
 80038f8:	f7ff fa66 	bl	8002dc8 <MPU_init>
  GYRO_init(&sys.sensors.gyro, &sys.sensors.mpu);
 80038fc:	4926      	ldr	r1, [pc, #152]	; (8003998 <main+0xe4>)
 80038fe:	4827      	ldr	r0, [pc, #156]	; (800399c <main+0xe8>)
 8003900:	f7ff f8d4 	bl	8002aac <GYRO_init>
  ACC_init(&sys.sensors.acc, &sys.sensors.mpu);
 8003904:	4924      	ldr	r1, [pc, #144]	; (8003998 <main+0xe4>)
 8003906:	4826      	ldr	r0, [pc, #152]	; (80039a0 <main+0xec>)
 8003908:	f7ff f828 	bl	800295c <ACC_init>

  ORIENTATION_Init(&sys.orientation, &sys.sensors.gyro, &sys.sensors.acc, GYRO_LOOP_FREQUENCY);
 800390c:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8003910:	4a23      	ldr	r2, [pc, #140]	; (80039a0 <main+0xec>)
 8003912:	4922      	ldr	r1, [pc, #136]	; (800399c <main+0xe8>)
 8003914:	4823      	ldr	r0, [pc, #140]	; (80039a4 <main+0xf0>)
 8003916:	f7fd fb93 	bl	8001040 <ORIENTATION_Init>

  LED_SEQUENCE_init(&sys.ihm.led_blue, PIN_LED_BLUE_GPIO_Port, PIN_LED_BLUE_Pin, SEQUENCE_LED_5, 1, 12, 1);
 800391a:	2301      	movs	r3, #1
 800391c:	9302      	str	r3, [sp, #8]
 800391e:	230c      	movs	r3, #12
 8003920:	9301      	str	r3, [sp, #4]
 8003922:	2301      	movs	r3, #1
 8003924:	9300      	str	r3, [sp, #0]
 8003926:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800392a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800392e:	491e      	ldr	r1, [pc, #120]	; (80039a8 <main+0xf4>)
 8003930:	481e      	ldr	r0, [pc, #120]	; (80039ac <main+0xf8>)
 8003932:	f005 fe2f 	bl	8009594 <LED_SEQUENCE_init>
  LED_SEQUENCE_init(&sys.ihm.led_red, PIN_LED_RED_GPIO_Port, PIN_LED_RED_Pin, SEQUENCE_LED_OFF, 200, 12, 1);
 8003936:	2301      	movs	r3, #1
 8003938:	9302      	str	r3, [sp, #8]
 800393a:	230c      	movs	r3, #12
 800393c:	9301      	str	r3, [sp, #4]
 800393e:	23c8      	movs	r3, #200	; 0xc8
 8003940:	9300      	str	r3, [sp, #0]
 8003942:	2300      	movs	r3, #0
 8003944:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003948:	4917      	ldr	r1, [pc, #92]	; (80039a8 <main+0xf4>)
 800394a:	4819      	ldr	r0, [pc, #100]	; (80039b0 <main+0xfc>)
 800394c:	f005 fe22 	bl	8009594 <LED_SEQUENCE_init>
  LED_SEQUENCE_init(&sys.ihm.led_green, PIN_LED_GREEN_GPIO_Port, PIN_LED_GREEN_Pin, SEQUENCE_LED_OFF, 200, 12, 1);
 8003950:	2301      	movs	r3, #1
 8003952:	9302      	str	r3, [sp, #8]
 8003954:	230c      	movs	r3, #12
 8003956:	9301      	str	r3, [sp, #4]
 8003958:	23c8      	movs	r3, #200	; 0xc8
 800395a:	9300      	str	r3, [sp, #0]
 800395c:	2300      	movs	r3, #0
 800395e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003962:	4911      	ldr	r1, [pc, #68]	; (80039a8 <main+0xf4>)
 8003964:	4813      	ldr	r0, [pc, #76]	; (80039b4 <main+0x100>)
 8003966:	f005 fe15 	bl	8009594 <LED_SEQUENCE_init>

  CONTROLLER_Init(&sys.radio.controller, &sys.radio.ibus);
 800396a:	4913      	ldr	r1, [pc, #76]	; (80039b8 <main+0x104>)
 800396c:	4813      	ldr	r0, [pc, #76]	; (80039bc <main+0x108>)
 800396e:	f7fe fd2d 	bl	80023cc <CONTROLLER_Init>
  IBUS_init(&sys.radio.ibus, &huart3, CONTROLLER_Rx_Data_Rdy);
 8003972:	4a13      	ldr	r2, [pc, #76]	; (80039c0 <main+0x10c>)
 8003974:	4913      	ldr	r1, [pc, #76]	; (80039c4 <main+0x110>)
 8003976:	4810      	ldr	r0, [pc, #64]	; (80039b8 <main+0x104>)
 8003978:	f005 fc2a 	bl	80091d0 <IBUS_init>


  SCHEDULER_init(&sys);
 800397c:	480c      	ldr	r0, [pc, #48]	; (80039b0 <main+0xfc>)
 800397e:	f7fe f93d 	bl	8001bfc <SCHEDULER_init>
  EVENT_init(&sys, &htim2);
 8003982:	4911      	ldr	r1, [pc, #68]	; (80039c8 <main+0x114>)
 8003984:	480a      	ldr	r0, [pc, #40]	; (80039b0 <main+0xfc>)
 8003986:	f7fd ff91 	bl	80018ac <EVENT_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	SCHEDULER_run();
 800398a:	f7fe f949 	bl	8001c20 <SCHEDULER_run>
 800398e:	e7fc      	b.n	800398a <main+0xd6>
 8003990:	40020400 	.word	0x40020400
 8003994:	20001460 	.word	0x20001460
 8003998:	200012e4 	.word	0x200012e4
 800399c:	20001214 	.word	0x20001214
 80039a0:	2000127c 	.word	0x2000127c
 80039a4:	20001374 	.word	0x20001374
 80039a8:	40020800 	.word	0x40020800
 80039ac:	200011f8 	.word	0x200011f8
 80039b0:	200011c0 	.word	0x200011c0
 80039b4:	200011dc 	.word	0x200011dc
 80039b8:	200013a8 	.word	0x200013a8
 80039bc:	20001408 	.word	0x20001408
 80039c0:	0800294f 	.word	0x0800294f
 80039c4:	20001830 	.word	0x20001830
 80039c8:	200016d0 	.word	0x200016d0

080039cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b094      	sub	sp, #80	; 0x50
 80039d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80039d2:	f107 0320 	add.w	r3, r7, #32
 80039d6:	2230      	movs	r2, #48	; 0x30
 80039d8:	2100      	movs	r1, #0
 80039da:	4618      	mov	r0, r3
 80039dc:	f005 fe9f 	bl	800971e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80039e0:	f107 030c 	add.w	r3, r7, #12
 80039e4:	2200      	movs	r2, #0
 80039e6:	601a      	str	r2, [r3, #0]
 80039e8:	605a      	str	r2, [r3, #4]
 80039ea:	609a      	str	r2, [r3, #8]
 80039ec:	60da      	str	r2, [r3, #12]
 80039ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80039f0:	2300      	movs	r3, #0
 80039f2:	60bb      	str	r3, [r7, #8]
 80039f4:	4b28      	ldr	r3, [pc, #160]	; (8003a98 <SystemClock_Config+0xcc>)
 80039f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f8:	4a27      	ldr	r2, [pc, #156]	; (8003a98 <SystemClock_Config+0xcc>)
 80039fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039fe:	6413      	str	r3, [r2, #64]	; 0x40
 8003a00:	4b25      	ldr	r3, [pc, #148]	; (8003a98 <SystemClock_Config+0xcc>)
 8003a02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a08:	60bb      	str	r3, [r7, #8]
 8003a0a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	607b      	str	r3, [r7, #4]
 8003a10:	4b22      	ldr	r3, [pc, #136]	; (8003a9c <SystemClock_Config+0xd0>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a21      	ldr	r2, [pc, #132]	; (8003a9c <SystemClock_Config+0xd0>)
 8003a16:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a1a:	6013      	str	r3, [r2, #0]
 8003a1c:	4b1f      	ldr	r3, [pc, #124]	; (8003a9c <SystemClock_Config+0xd0>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a24:	607b      	str	r3, [r7, #4]
 8003a26:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003a28:	2302      	movs	r3, #2
 8003a2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003a30:	2310      	movs	r3, #16
 8003a32:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003a34:	2302      	movs	r3, #2
 8003a36:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003a3c:	2308      	movs	r3, #8
 8003a3e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003a40:	23a8      	movs	r3, #168	; 0xa8
 8003a42:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003a44:	2302      	movs	r3, #2
 8003a46:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003a48:	2304      	movs	r3, #4
 8003a4a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003a4c:	f107 0320 	add.w	r3, r7, #32
 8003a50:	4618      	mov	r0, r3
 8003a52:	f002 f953 	bl	8005cfc <HAL_RCC_OscConfig>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d001      	beq.n	8003a60 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003a5c:	f000 f820 	bl	8003aa0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003a60:	230f      	movs	r3, #15
 8003a62:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003a64:	2302      	movs	r3, #2
 8003a66:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003a6c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003a70:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003a72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a76:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003a78:	f107 030c 	add.w	r3, r7, #12
 8003a7c:	2105      	movs	r1, #5
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f002 fbac 	bl	80061dc <HAL_RCC_ClockConfig>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d001      	beq.n	8003a8e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003a8a:	f000 f809 	bl	8003aa0 <Error_Handler>
  }
}
 8003a8e:	bf00      	nop
 8003a90:	3750      	adds	r7, #80	; 0x50
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	40023800 	.word	0x40023800
 8003a9c:	40007000 	.word	0x40007000

08003aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003aa4:	bf00      	nop
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
	...

08003ab0 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8003ab4:	4b17      	ldr	r3, [pc, #92]	; (8003b14 <MX_SPI1_Init+0x64>)
 8003ab6:	4a18      	ldr	r2, [pc, #96]	; (8003b18 <MX_SPI1_Init+0x68>)
 8003ab8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003aba:	4b16      	ldr	r3, [pc, #88]	; (8003b14 <MX_SPI1_Init+0x64>)
 8003abc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003ac0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003ac2:	4b14      	ldr	r3, [pc, #80]	; (8003b14 <MX_SPI1_Init+0x64>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ac8:	4b12      	ldr	r3, [pc, #72]	; (8003b14 <MX_SPI1_Init+0x64>)
 8003aca:	2200      	movs	r2, #0
 8003acc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ace:	4b11      	ldr	r3, [pc, #68]	; (8003b14 <MX_SPI1_Init+0x64>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003ad4:	4b0f      	ldr	r3, [pc, #60]	; (8003b14 <MX_SPI1_Init+0x64>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003ada:	4b0e      	ldr	r3, [pc, #56]	; (8003b14 <MX_SPI1_Init+0x64>)
 8003adc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ae0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003ae2:	4b0c      	ldr	r3, [pc, #48]	; (8003b14 <MX_SPI1_Init+0x64>)
 8003ae4:	2220      	movs	r2, #32
 8003ae6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003ae8:	4b0a      	ldr	r3, [pc, #40]	; (8003b14 <MX_SPI1_Init+0x64>)
 8003aea:	2200      	movs	r2, #0
 8003aec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003aee:	4b09      	ldr	r3, [pc, #36]	; (8003b14 <MX_SPI1_Init+0x64>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003af4:	4b07      	ldr	r3, [pc, #28]	; (8003b14 <MX_SPI1_Init+0x64>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003afa:	4b06      	ldr	r3, [pc, #24]	; (8003b14 <MX_SPI1_Init+0x64>)
 8003afc:	220a      	movs	r2, #10
 8003afe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003b00:	4804      	ldr	r0, [pc, #16]	; (8003b14 <MX_SPI1_Init+0x64>)
 8003b02:	f002 fd37 	bl	8006574 <HAL_SPI_Init>
 8003b06:	4603      	mov	r3, r0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d001      	beq.n	8003b10 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003b0c:	f7ff ffc8 	bl	8003aa0 <Error_Handler>
  }

}
 8003b10:	bf00      	nop
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	20001518 	.word	0x20001518
 8003b18:	40013000 	.word	0x40013000

08003b1c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8003b20:	4b17      	ldr	r3, [pc, #92]	; (8003b80 <MX_SPI2_Init+0x64>)
 8003b22:	4a18      	ldr	r2, [pc, #96]	; (8003b84 <MX_SPI2_Init+0x68>)
 8003b24:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003b26:	4b16      	ldr	r3, [pc, #88]	; (8003b80 <MX_SPI2_Init+0x64>)
 8003b28:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003b2c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003b2e:	4b14      	ldr	r3, [pc, #80]	; (8003b80 <MX_SPI2_Init+0x64>)
 8003b30:	2200      	movs	r2, #0
 8003b32:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b34:	4b12      	ldr	r3, [pc, #72]	; (8003b80 <MX_SPI2_Init+0x64>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b3a:	4b11      	ldr	r3, [pc, #68]	; (8003b80 <MX_SPI2_Init+0x64>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003b40:	4b0f      	ldr	r3, [pc, #60]	; (8003b80 <MX_SPI2_Init+0x64>)
 8003b42:	2200      	movs	r2, #0
 8003b44:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003b46:	4b0e      	ldr	r3, [pc, #56]	; (8003b80 <MX_SPI2_Init+0x64>)
 8003b48:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b4c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003b4e:	4b0c      	ldr	r3, [pc, #48]	; (8003b80 <MX_SPI2_Init+0x64>)
 8003b50:	2208      	movs	r2, #8
 8003b52:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003b54:	4b0a      	ldr	r3, [pc, #40]	; (8003b80 <MX_SPI2_Init+0x64>)
 8003b56:	2200      	movs	r2, #0
 8003b58:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003b5a:	4b09      	ldr	r3, [pc, #36]	; (8003b80 <MX_SPI2_Init+0x64>)
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b60:	4b07      	ldr	r3, [pc, #28]	; (8003b80 <MX_SPI2_Init+0x64>)
 8003b62:	2200      	movs	r2, #0
 8003b64:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003b66:	4b06      	ldr	r3, [pc, #24]	; (8003b80 <MX_SPI2_Init+0x64>)
 8003b68:	220a      	movs	r2, #10
 8003b6a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003b6c:	4804      	ldr	r0, [pc, #16]	; (8003b80 <MX_SPI2_Init+0x64>)
 8003b6e:	f002 fd01 	bl	8006574 <HAL_SPI_Init>
 8003b72:	4603      	mov	r3, r0
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d001      	beq.n	8003b7c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003b78:	f7ff ff92 	bl	8003aa0 <Error_Handler>
  }

}
 8003b7c:	bf00      	nop
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	20001460 	.word	0x20001460
 8003b84:	40003800 	.word	0x40003800

08003b88 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b08c      	sub	sp, #48	; 0x30
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b90:	f107 031c 	add.w	r3, r7, #28
 8003b94:	2200      	movs	r2, #0
 8003b96:	601a      	str	r2, [r3, #0]
 8003b98:	605a      	str	r2, [r3, #4]
 8003b9a:	609a      	str	r2, [r3, #8]
 8003b9c:	60da      	str	r2, [r3, #12]
 8003b9e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a8e      	ldr	r2, [pc, #568]	; (8003de0 <HAL_SPI_MspInit+0x258>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	f040 8089 	bne.w	8003cbe <HAL_SPI_MspInit+0x136>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003bac:	2300      	movs	r3, #0
 8003bae:	61bb      	str	r3, [r7, #24]
 8003bb0:	4b8c      	ldr	r3, [pc, #560]	; (8003de4 <HAL_SPI_MspInit+0x25c>)
 8003bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bb4:	4a8b      	ldr	r2, [pc, #556]	; (8003de4 <HAL_SPI_MspInit+0x25c>)
 8003bb6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003bba:	6453      	str	r3, [r2, #68]	; 0x44
 8003bbc:	4b89      	ldr	r3, [pc, #548]	; (8003de4 <HAL_SPI_MspInit+0x25c>)
 8003bbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bc4:	61bb      	str	r3, [r7, #24]
 8003bc6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bc8:	2300      	movs	r3, #0
 8003bca:	617b      	str	r3, [r7, #20]
 8003bcc:	4b85      	ldr	r3, [pc, #532]	; (8003de4 <HAL_SPI_MspInit+0x25c>)
 8003bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd0:	4a84      	ldr	r2, [pc, #528]	; (8003de4 <HAL_SPI_MspInit+0x25c>)
 8003bd2:	f043 0301 	orr.w	r3, r3, #1
 8003bd6:	6313      	str	r3, [r2, #48]	; 0x30
 8003bd8:	4b82      	ldr	r3, [pc, #520]	; (8003de4 <HAL_SPI_MspInit+0x25c>)
 8003bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bdc:	f003 0301 	and.w	r3, r3, #1
 8003be0:	617b      	str	r3, [r7, #20]
 8003be2:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003be4:	23e0      	movs	r3, #224	; 0xe0
 8003be6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be8:	2302      	movs	r3, #2
 8003bea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bec:	2300      	movs	r3, #0
 8003bee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003bf4:	2305      	movs	r3, #5
 8003bf6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bf8:	f107 031c 	add.w	r3, r7, #28
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	487a      	ldr	r0, [pc, #488]	; (8003de8 <HAL_SPI_MspInit+0x260>)
 8003c00:	f001 fd90 	bl	8005724 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8003c04:	4b79      	ldr	r3, [pc, #484]	; (8003dec <HAL_SPI_MspInit+0x264>)
 8003c06:	4a7a      	ldr	r2, [pc, #488]	; (8003df0 <HAL_SPI_MspInit+0x268>)
 8003c08:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8003c0a:	4b78      	ldr	r3, [pc, #480]	; (8003dec <HAL_SPI_MspInit+0x264>)
 8003c0c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8003c10:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003c12:	4b76      	ldr	r3, [pc, #472]	; (8003dec <HAL_SPI_MspInit+0x264>)
 8003c14:	2200      	movs	r2, #0
 8003c16:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c18:	4b74      	ldr	r3, [pc, #464]	; (8003dec <HAL_SPI_MspInit+0x264>)
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003c1e:	4b73      	ldr	r3, [pc, #460]	; (8003dec <HAL_SPI_MspInit+0x264>)
 8003c20:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c24:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c26:	4b71      	ldr	r3, [pc, #452]	; (8003dec <HAL_SPI_MspInit+0x264>)
 8003c28:	2200      	movs	r2, #0
 8003c2a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c2c:	4b6f      	ldr	r3, [pc, #444]	; (8003dec <HAL_SPI_MspInit+0x264>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8003c32:	4b6e      	ldr	r3, [pc, #440]	; (8003dec <HAL_SPI_MspInit+0x264>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003c38:	4b6c      	ldr	r3, [pc, #432]	; (8003dec <HAL_SPI_MspInit+0x264>)
 8003c3a:	2200      	movs	r2, #0
 8003c3c:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c3e:	4b6b      	ldr	r3, [pc, #428]	; (8003dec <HAL_SPI_MspInit+0x264>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003c44:	4869      	ldr	r0, [pc, #420]	; (8003dec <HAL_SPI_MspInit+0x264>)
 8003c46:	f001 f9dd 	bl	8005004 <HAL_DMA_Init>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d001      	beq.n	8003c54 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8003c50:	f7ff ff26 	bl	8003aa0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	4a65      	ldr	r2, [pc, #404]	; (8003dec <HAL_SPI_MspInit+0x264>)
 8003c58:	64da      	str	r2, [r3, #76]	; 0x4c
 8003c5a:	4a64      	ldr	r2, [pc, #400]	; (8003dec <HAL_SPI_MspInit+0x264>)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8003c60:	4b64      	ldr	r3, [pc, #400]	; (8003df4 <HAL_SPI_MspInit+0x26c>)
 8003c62:	4a65      	ldr	r2, [pc, #404]	; (8003df8 <HAL_SPI_MspInit+0x270>)
 8003c64:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8003c66:	4b63      	ldr	r3, [pc, #396]	; (8003df4 <HAL_SPI_MspInit+0x26c>)
 8003c68:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8003c6c:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003c6e:	4b61      	ldr	r3, [pc, #388]	; (8003df4 <HAL_SPI_MspInit+0x26c>)
 8003c70:	2240      	movs	r2, #64	; 0x40
 8003c72:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003c74:	4b5f      	ldr	r3, [pc, #380]	; (8003df4 <HAL_SPI_MspInit+0x26c>)
 8003c76:	2200      	movs	r2, #0
 8003c78:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003c7a:	4b5e      	ldr	r3, [pc, #376]	; (8003df4 <HAL_SPI_MspInit+0x26c>)
 8003c7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003c80:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c82:	4b5c      	ldr	r3, [pc, #368]	; (8003df4 <HAL_SPI_MspInit+0x26c>)
 8003c84:	2200      	movs	r2, #0
 8003c86:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c88:	4b5a      	ldr	r3, [pc, #360]	; (8003df4 <HAL_SPI_MspInit+0x26c>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003c8e:	4b59      	ldr	r3, [pc, #356]	; (8003df4 <HAL_SPI_MspInit+0x26c>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003c94:	4b57      	ldr	r3, [pc, #348]	; (8003df4 <HAL_SPI_MspInit+0x26c>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c9a:	4b56      	ldr	r3, [pc, #344]	; (8003df4 <HAL_SPI_MspInit+0x26c>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003ca0:	4854      	ldr	r0, [pc, #336]	; (8003df4 <HAL_SPI_MspInit+0x26c>)
 8003ca2:	f001 f9af 	bl	8005004 <HAL_DMA_Init>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d001      	beq.n	8003cb0 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8003cac:	f7ff fef8 	bl	8003aa0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	4a50      	ldr	r2, [pc, #320]	; (8003df4 <HAL_SPI_MspInit+0x26c>)
 8003cb4:	649a      	str	r2, [r3, #72]	; 0x48
 8003cb6:	4a4f      	ldr	r2, [pc, #316]	; (8003df4 <HAL_SPI_MspInit+0x26c>)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8003cbc:	e08c      	b.n	8003dd8 <HAL_SPI_MspInit+0x250>
  else if(spiHandle->Instance==SPI2)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a4e      	ldr	r2, [pc, #312]	; (8003dfc <HAL_SPI_MspInit+0x274>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	f040 8087 	bne.w	8003dd8 <HAL_SPI_MspInit+0x250>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003cca:	2300      	movs	r3, #0
 8003ccc:	613b      	str	r3, [r7, #16]
 8003cce:	4b45      	ldr	r3, [pc, #276]	; (8003de4 <HAL_SPI_MspInit+0x25c>)
 8003cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd2:	4a44      	ldr	r2, [pc, #272]	; (8003de4 <HAL_SPI_MspInit+0x25c>)
 8003cd4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003cd8:	6413      	str	r3, [r2, #64]	; 0x40
 8003cda:	4b42      	ldr	r3, [pc, #264]	; (8003de4 <HAL_SPI_MspInit+0x25c>)
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ce2:	613b      	str	r3, [r7, #16]
 8003ce4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	60fb      	str	r3, [r7, #12]
 8003cea:	4b3e      	ldr	r3, [pc, #248]	; (8003de4 <HAL_SPI_MspInit+0x25c>)
 8003cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cee:	4a3d      	ldr	r2, [pc, #244]	; (8003de4 <HAL_SPI_MspInit+0x25c>)
 8003cf0:	f043 0302 	orr.w	r3, r3, #2
 8003cf4:	6313      	str	r3, [r2, #48]	; 0x30
 8003cf6:	4b3b      	ldr	r3, [pc, #236]	; (8003de4 <HAL_SPI_MspInit+0x25c>)
 8003cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	60fb      	str	r3, [r7, #12]
 8003d00:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003d02:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003d06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d08:	2302      	movs	r3, #2
 8003d0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d0c:	2300      	movs	r3, #0
 8003d0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d10:	2303      	movs	r3, #3
 8003d12:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003d14:	2305      	movs	r3, #5
 8003d16:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d18:	f107 031c 	add.w	r3, r7, #28
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	4838      	ldr	r0, [pc, #224]	; (8003e00 <HAL_SPI_MspInit+0x278>)
 8003d20:	f001 fd00 	bl	8005724 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8003d24:	4b37      	ldr	r3, [pc, #220]	; (8003e04 <HAL_SPI_MspInit+0x27c>)
 8003d26:	4a38      	ldr	r2, [pc, #224]	; (8003e08 <HAL_SPI_MspInit+0x280>)
 8003d28:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8003d2a:	4b36      	ldr	r3, [pc, #216]	; (8003e04 <HAL_SPI_MspInit+0x27c>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d30:	4b34      	ldr	r3, [pc, #208]	; (8003e04 <HAL_SPI_MspInit+0x27c>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d36:	4b33      	ldr	r3, [pc, #204]	; (8003e04 <HAL_SPI_MspInit+0x27c>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003d3c:	4b31      	ldr	r3, [pc, #196]	; (8003e04 <HAL_SPI_MspInit+0x27c>)
 8003d3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d42:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d44:	4b2f      	ldr	r3, [pc, #188]	; (8003e04 <HAL_SPI_MspInit+0x27c>)
 8003d46:	2200      	movs	r2, #0
 8003d48:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003d4a:	4b2e      	ldr	r3, [pc, #184]	; (8003e04 <HAL_SPI_MspInit+0x27c>)
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8003d50:	4b2c      	ldr	r3, [pc, #176]	; (8003e04 <HAL_SPI_MspInit+0x27c>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003d56:	4b2b      	ldr	r3, [pc, #172]	; (8003e04 <HAL_SPI_MspInit+0x27c>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003d5c:	4b29      	ldr	r3, [pc, #164]	; (8003e04 <HAL_SPI_MspInit+0x27c>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8003d62:	4828      	ldr	r0, [pc, #160]	; (8003e04 <HAL_SPI_MspInit+0x27c>)
 8003d64:	f001 f94e 	bl	8005004 <HAL_DMA_Init>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d001      	beq.n	8003d72 <HAL_SPI_MspInit+0x1ea>
      Error_Handler();
 8003d6e:	f7ff fe97 	bl	8003aa0 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a23      	ldr	r2, [pc, #140]	; (8003e04 <HAL_SPI_MspInit+0x27c>)
 8003d76:	64da      	str	r2, [r3, #76]	; 0x4c
 8003d78:	4a22      	ldr	r2, [pc, #136]	; (8003e04 <HAL_SPI_MspInit+0x27c>)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8003d7e:	4b23      	ldr	r3, [pc, #140]	; (8003e0c <HAL_SPI_MspInit+0x284>)
 8003d80:	4a23      	ldr	r2, [pc, #140]	; (8003e10 <HAL_SPI_MspInit+0x288>)
 8003d82:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8003d84:	4b21      	ldr	r3, [pc, #132]	; (8003e0c <HAL_SPI_MspInit+0x284>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003d8a:	4b20      	ldr	r3, [pc, #128]	; (8003e0c <HAL_SPI_MspInit+0x284>)
 8003d8c:	2240      	movs	r2, #64	; 0x40
 8003d8e:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d90:	4b1e      	ldr	r3, [pc, #120]	; (8003e0c <HAL_SPI_MspInit+0x284>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003d96:	4b1d      	ldr	r3, [pc, #116]	; (8003e0c <HAL_SPI_MspInit+0x284>)
 8003d98:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003d9c:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003d9e:	4b1b      	ldr	r3, [pc, #108]	; (8003e0c <HAL_SPI_MspInit+0x284>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003da4:	4b19      	ldr	r3, [pc, #100]	; (8003e0c <HAL_SPI_MspInit+0x284>)
 8003da6:	2200      	movs	r2, #0
 8003da8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8003daa:	4b18      	ldr	r3, [pc, #96]	; (8003e0c <HAL_SPI_MspInit+0x284>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003db0:	4b16      	ldr	r3, [pc, #88]	; (8003e0c <HAL_SPI_MspInit+0x284>)
 8003db2:	2200      	movs	r2, #0
 8003db4:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003db6:	4b15      	ldr	r3, [pc, #84]	; (8003e0c <HAL_SPI_MspInit+0x284>)
 8003db8:	2200      	movs	r2, #0
 8003dba:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8003dbc:	4813      	ldr	r0, [pc, #76]	; (8003e0c <HAL_SPI_MspInit+0x284>)
 8003dbe:	f001 f921 	bl	8005004 <HAL_DMA_Init>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d001      	beq.n	8003dcc <HAL_SPI_MspInit+0x244>
      Error_Handler();
 8003dc8:	f7ff fe6a 	bl	8003aa0 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4a0f      	ldr	r2, [pc, #60]	; (8003e0c <HAL_SPI_MspInit+0x284>)
 8003dd0:	649a      	str	r2, [r3, #72]	; 0x48
 8003dd2:	4a0e      	ldr	r2, [pc, #56]	; (8003e0c <HAL_SPI_MspInit+0x284>)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003dd8:	bf00      	nop
 8003dda:	3730      	adds	r7, #48	; 0x30
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	40013000 	.word	0x40013000
 8003de4:	40023800 	.word	0x40023800
 8003de8:	40020000 	.word	0x40020000
 8003dec:	20001570 	.word	0x20001570
 8003df0:	40026410 	.word	0x40026410
 8003df4:	20001630 	.word	0x20001630
 8003df8:	40026458 	.word	0x40026458
 8003dfc:	40003800 	.word	0x40003800
 8003e00:	40020400 	.word	0x40020400
 8003e04:	200014b8 	.word	0x200014b8
 8003e08:	40026058 	.word	0x40026058
 8003e0c:	200015d0 	.word	0x200015d0
 8003e10:	40026070 	.word	0x40026070

08003e14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	607b      	str	r3, [r7, #4]
 8003e1e:	4b10      	ldr	r3, [pc, #64]	; (8003e60 <HAL_MspInit+0x4c>)
 8003e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e22:	4a0f      	ldr	r2, [pc, #60]	; (8003e60 <HAL_MspInit+0x4c>)
 8003e24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e28:	6453      	str	r3, [r2, #68]	; 0x44
 8003e2a:	4b0d      	ldr	r3, [pc, #52]	; (8003e60 <HAL_MspInit+0x4c>)
 8003e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e2e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e32:	607b      	str	r3, [r7, #4]
 8003e34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e36:	2300      	movs	r3, #0
 8003e38:	603b      	str	r3, [r7, #0]
 8003e3a:	4b09      	ldr	r3, [pc, #36]	; (8003e60 <HAL_MspInit+0x4c>)
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3e:	4a08      	ldr	r2, [pc, #32]	; (8003e60 <HAL_MspInit+0x4c>)
 8003e40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e44:	6413      	str	r3, [r2, #64]	; 0x40
 8003e46:	4b06      	ldr	r3, [pc, #24]	; (8003e60 <HAL_MspInit+0x4c>)
 8003e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e4e:	603b      	str	r3, [r7, #0]
 8003e50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
 8003e5e:	bf00      	nop
 8003e60:	40023800 	.word	0x40023800

08003e64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003e64:	b480      	push	{r7}
 8003e66:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003e68:	bf00      	nop
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e70:	4770      	bx	lr

08003e72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003e72:	b480      	push	{r7}
 8003e74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003e76:	e7fe      	b.n	8003e76 <HardFault_Handler+0x4>

08003e78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003e7c:	e7fe      	b.n	8003e7c <MemManage_Handler+0x4>

08003e7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003e7e:	b480      	push	{r7}
 8003e80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003e82:	e7fe      	b.n	8003e82 <BusFault_Handler+0x4>

08003e84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003e84:	b480      	push	{r7}
 8003e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003e88:	e7fe      	b.n	8003e88 <UsageFault_Handler+0x4>

08003e8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003e8e:	bf00      	nop
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003e9c:	bf00      	nop
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr

08003ea6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003eaa:	bf00      	nop
 8003eac:	46bd      	mov	sp, r7
 8003eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb2:	4770      	bx	lr

08003eb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003eb4:	b580      	push	{r7, lr}
 8003eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003eb8:	f000 fcee 	bl	8004898 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003ebc:	bf00      	nop
 8003ebe:	bd80      	pop	{r7, pc}

08003ec0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003ec4:	4802      	ldr	r0, [pc, #8]	; (8003ed0 <DMA1_Stream0_IRQHandler+0x10>)
 8003ec6:	f001 f9c5 	bl	8005254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003eca:	bf00      	nop
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	20001160 	.word	0x20001160

08003ed4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003ed8:	4802      	ldr	r0, [pc, #8]	; (8003ee4 <DMA1_Stream1_IRQHandler+0x10>)
 8003eda:	f001 f9bb 	bl	8005254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003ede:	bf00      	nop
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	200017d0 	.word	0x200017d0

08003ee8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8003eec:	4802      	ldr	r0, [pc, #8]	; (8003ef8 <DMA1_Stream3_IRQHandler+0x10>)
 8003eee:	f001 f9b1 	bl	8005254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003ef2:	bf00      	nop
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	200014b8 	.word	0x200014b8

08003efc <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8003f00:	4802      	ldr	r0, [pc, #8]	; (8003f0c <DMA1_Stream4_IRQHandler+0x10>)
 8003f02:	f001 f9a7 	bl	8005254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003f06:	bf00      	nop
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	200015d0 	.word	0x200015d0

08003f10 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003f14:	4802      	ldr	r0, [pc, #8]	; (8003f20 <DMA1_Stream5_IRQHandler+0x10>)
 8003f16:	f001 f99d 	bl	8005254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003f1a:	bf00      	nop
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	20001710 	.word	0x20001710

08003f24 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003f28:	4802      	ldr	r0, [pc, #8]	; (8003f34 <TIM2_IRQHandler+0x10>)
 8003f2a:	f003 f9eb 	bl	8007304 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003f2e:	bf00      	nop
 8003f30:	bd80      	pop	{r7, pc}
 8003f32:	bf00      	nop
 8003f34:	200016d0 	.word	0x200016d0

08003f38 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003f3c:	4802      	ldr	r0, [pc, #8]	; (8003f48 <USART3_IRQHandler+0x10>)
 8003f3e:	f004 fa01 	bl	8008344 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003f42:	bf00      	nop
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	20001830 	.word	0x20001830

08003f4c <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8003f50:	4802      	ldr	r0, [pc, #8]	; (8003f5c <DMA1_Stream7_IRQHandler+0x10>)
 8003f52:	f001 f97f 	bl	8005254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8003f56:	bf00      	nop
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	200010ac 	.word	0x200010ac

08003f60 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003f64:	4802      	ldr	r0, [pc, #8]	; (8003f70 <DMA2_Stream0_IRQHandler+0x10>)
 8003f66:	f001 f975 	bl	8005254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003f6a:	bf00      	nop
 8003f6c:	bd80      	pop	{r7, pc}
 8003f6e:	bf00      	nop
 8003f70:	20001570 	.word	0x20001570

08003f74 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8003f78:	4802      	ldr	r0, [pc, #8]	; (8003f84 <DMA2_Stream1_IRQHandler+0x10>)
 8003f7a:	f001 f96b 	bl	8005254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8003f7e:	bf00      	nop
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	20001770 	.word	0x20001770

08003f88 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003f8c:	4802      	ldr	r0, [pc, #8]	; (8003f98 <DMA2_Stream2_IRQHandler+0x10>)
 8003f8e:	f001 f961 	bl	8005254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003f92:	bf00      	nop
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	2000104c 	.word	0x2000104c

08003f9c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003fa0:	4802      	ldr	r0, [pc, #8]	; (8003fac <DMA2_Stream3_IRQHandler+0x10>)
 8003fa2:	f001 f957 	bl	8005254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003fa6:	bf00      	nop
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	20001630 	.word	0x20001630

08003fb0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 8003fb4:	4802      	ldr	r0, [pc, #8]	; (8003fc0 <DMA2_Stream6_IRQHandler+0x10>)
 8003fb6:	f001 f94d 	bl	8005254 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003fba:	bf00      	nop
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	20001870 	.word	0x20001870

08003fc4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b082      	sub	sp, #8
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
	IBUS_RxCplt(huart);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f005 f925 	bl	800921c <IBUS_RxCplt>
}
 8003fd2:	bf00      	nop
 8003fd4:	3708      	adds	r7, #8
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}

08003fda <HAL_UART_RxHalfCpltCallback>:
void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart){
 8003fda:	b580      	push	{r7, lr}
 8003fdc:	b082      	sub	sp, #8
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	6078      	str	r0, [r7, #4]
	IBUS_RxHalfCplt(huart);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f005 f934 	bl	8009250 <IBUS_RxHalfCplt>
}
 8003fe8:	bf00      	nop
 8003fea:	3708      	adds	r7, #8
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}

08003ff0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b086      	sub	sp, #24
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ff8:	4a14      	ldr	r2, [pc, #80]	; (800404c <_sbrk+0x5c>)
 8003ffa:	4b15      	ldr	r3, [pc, #84]	; (8004050 <_sbrk+0x60>)
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004004:	4b13      	ldr	r3, [pc, #76]	; (8004054 <_sbrk+0x64>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d102      	bne.n	8004012 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800400c:	4b11      	ldr	r3, [pc, #68]	; (8004054 <_sbrk+0x64>)
 800400e:	4a12      	ldr	r2, [pc, #72]	; (8004058 <_sbrk+0x68>)
 8004010:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004012:	4b10      	ldr	r3, [pc, #64]	; (8004054 <_sbrk+0x64>)
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4413      	add	r3, r2
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	429a      	cmp	r2, r3
 800401e:	d207      	bcs.n	8004030 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004020:	f005 fb3a 	bl	8009698 <__errno>
 8004024:	4602      	mov	r2, r0
 8004026:	230c      	movs	r3, #12
 8004028:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800402a:	f04f 33ff 	mov.w	r3, #4294967295
 800402e:	e009      	b.n	8004044 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004030:	4b08      	ldr	r3, [pc, #32]	; (8004054 <_sbrk+0x64>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004036:	4b07      	ldr	r3, [pc, #28]	; (8004054 <_sbrk+0x64>)
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	4413      	add	r3, r2
 800403e:	4a05      	ldr	r2, [pc, #20]	; (8004054 <_sbrk+0x64>)
 8004040:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004042:	68fb      	ldr	r3, [r7, #12]
}
 8004044:	4618      	mov	r0, r3
 8004046:	3718      	adds	r7, #24
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	20020000 	.word	0x20020000
 8004050:	00000400 	.word	0x00000400
 8004054:	20000fec 	.word	0x20000fec
 8004058:	20001958 	.word	0x20001958

0800405c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800405c:	b480      	push	{r7}
 800405e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004060:	4b08      	ldr	r3, [pc, #32]	; (8004084 <SystemInit+0x28>)
 8004062:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004066:	4a07      	ldr	r2, [pc, #28]	; (8004084 <SystemInit+0x28>)
 8004068:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800406c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004070:	4b04      	ldr	r3, [pc, #16]	; (8004084 <SystemInit+0x28>)
 8004072:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004076:	609a      	str	r2, [r3, #8]
#endif
}
 8004078:	bf00      	nop
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	e000ed00 	.word	0xe000ed00

08004088 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b096      	sub	sp, #88	; 0x58
 800408c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800408e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004092:	2200      	movs	r2, #0
 8004094:	601a      	str	r2, [r3, #0]
 8004096:	605a      	str	r2, [r3, #4]
 8004098:	609a      	str	r2, [r3, #8]
 800409a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800409c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80040a0:	2200      	movs	r2, #0
 80040a2:	601a      	str	r2, [r3, #0]
 80040a4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80040a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040aa:	2200      	movs	r2, #0
 80040ac:	601a      	str	r2, [r3, #0]
 80040ae:	605a      	str	r2, [r3, #4]
 80040b0:	609a      	str	r2, [r3, #8]
 80040b2:	60da      	str	r2, [r3, #12]
 80040b4:	611a      	str	r2, [r3, #16]
 80040b6:	615a      	str	r2, [r3, #20]
 80040b8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80040ba:	1d3b      	adds	r3, r7, #4
 80040bc:	2220      	movs	r2, #32
 80040be:	2100      	movs	r1, #0
 80040c0:	4618      	mov	r0, r3
 80040c2:	f005 fb2c 	bl	800971e <memset>

  htim1.Instance = TIM1;
 80040c6:	4b50      	ldr	r3, [pc, #320]	; (8004208 <MX_TIM1_Init+0x180>)
 80040c8:	4a50      	ldr	r2, [pc, #320]	; (800420c <MX_TIM1_Init+0x184>)
 80040ca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80040cc:	4b4e      	ldr	r3, [pc, #312]	; (8004208 <MX_TIM1_Init+0x180>)
 80040ce:	2200      	movs	r2, #0
 80040d0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80040d2:	4b4d      	ldr	r3, [pc, #308]	; (8004208 <MX_TIM1_Init+0x180>)
 80040d4:	2200      	movs	r2, #0
 80040d6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80040d8:	4b4b      	ldr	r3, [pc, #300]	; (8004208 <MX_TIM1_Init+0x180>)
 80040da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80040de:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80040e0:	4b49      	ldr	r3, [pc, #292]	; (8004208 <MX_TIM1_Init+0x180>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80040e6:	4b48      	ldr	r3, [pc, #288]	; (8004208 <MX_TIM1_Init+0x180>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80040ec:	4b46      	ldr	r3, [pc, #280]	; (8004208 <MX_TIM1_Init+0x180>)
 80040ee:	2200      	movs	r2, #0
 80040f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80040f2:	4845      	ldr	r0, [pc, #276]	; (8004208 <MX_TIM1_Init+0x180>)
 80040f4:	f003 f882 	bl	80071fc <HAL_TIM_Base_Init>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d001      	beq.n	8004102 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80040fe:	f7ff fccf 	bl	8003aa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004102:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004106:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004108:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800410c:	4619      	mov	r1, r3
 800410e:	483e      	ldr	r0, [pc, #248]	; (8004208 <MX_TIM1_Init+0x180>)
 8004110:	f003 fa60 	bl	80075d4 <HAL_TIM_ConfigClockSource>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d001      	beq.n	800411e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800411a:	f7ff fcc1 	bl	8003aa0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 800411e:	483a      	ldr	r0, [pc, #232]	; (8004208 <MX_TIM1_Init+0x180>)
 8004120:	f003 f8bb 	bl	800729a <HAL_TIM_OC_Init>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800412a:	f7ff fcb9 	bl	8003aa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800412e:	2300      	movs	r3, #0
 8004130:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004132:	2300      	movs	r3, #0
 8004134:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004136:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800413a:	4619      	mov	r1, r3
 800413c:	4832      	ldr	r0, [pc, #200]	; (8004208 <MX_TIM1_Init+0x180>)
 800413e:	f003 fe13 	bl	8007d68 <HAL_TIMEx_MasterConfigSynchronization>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d001      	beq.n	800414c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8004148:	f7ff fcaa 	bl	8003aa0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800414c:	2300      	movs	r3, #0
 800414e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004150:	2300      	movs	r3, #0
 8004152:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004154:	2300      	movs	r3, #0
 8004156:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004158:	2300      	movs	r3, #0
 800415a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800415c:	2300      	movs	r3, #0
 800415e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004160:	2300      	movs	r3, #0
 8004162:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004164:	2300      	movs	r3, #0
 8004166:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004168:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800416c:	2200      	movs	r2, #0
 800416e:	4619      	mov	r1, r3
 8004170:	4825      	ldr	r0, [pc, #148]	; (8004208 <MX_TIM1_Init+0x180>)
 8004172:	f003 f9cf 	bl	8007514 <HAL_TIM_OC_ConfigChannel>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d001      	beq.n	8004180 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800417c:	f7ff fc90 	bl	8003aa0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004180:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004184:	2204      	movs	r2, #4
 8004186:	4619      	mov	r1, r3
 8004188:	481f      	ldr	r0, [pc, #124]	; (8004208 <MX_TIM1_Init+0x180>)
 800418a:	f003 f9c3 	bl	8007514 <HAL_TIM_OC_ConfigChannel>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d001      	beq.n	8004198 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8004194:	f7ff fc84 	bl	8003aa0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004198:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800419c:	2208      	movs	r2, #8
 800419e:	4619      	mov	r1, r3
 80041a0:	4819      	ldr	r0, [pc, #100]	; (8004208 <MX_TIM1_Init+0x180>)
 80041a2:	f003 f9b7 	bl	8007514 <HAL_TIM_OC_ConfigChannel>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d001      	beq.n	80041b0 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 80041ac:	f7ff fc78 	bl	8003aa0 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80041b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80041b4:	220c      	movs	r2, #12
 80041b6:	4619      	mov	r1, r3
 80041b8:	4813      	ldr	r0, [pc, #76]	; (8004208 <MX_TIM1_Init+0x180>)
 80041ba:	f003 f9ab 	bl	8007514 <HAL_TIM_OC_ConfigChannel>
 80041be:	4603      	mov	r3, r0
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d001      	beq.n	80041c8 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 80041c4:	f7ff fc6c 	bl	8003aa0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80041c8:	2300      	movs	r3, #0
 80041ca:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80041cc:	2300      	movs	r3, #0
 80041ce:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80041d0:	2300      	movs	r3, #0
 80041d2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80041d4:	2300      	movs	r3, #0
 80041d6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80041d8:	2300      	movs	r3, #0
 80041da:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80041dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80041e0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80041e2:	2300      	movs	r3, #0
 80041e4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80041e6:	1d3b      	adds	r3, r7, #4
 80041e8:	4619      	mov	r1, r3
 80041ea:	4807      	ldr	r0, [pc, #28]	; (8004208 <MX_TIM1_Init+0x180>)
 80041ec:	f003 fe38 	bl	8007e60 <HAL_TIMEx_ConfigBreakDeadTime>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d001      	beq.n	80041fa <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 80041f6:	f7ff fc53 	bl	8003aa0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80041fa:	4803      	ldr	r0, [pc, #12]	; (8004208 <MX_TIM1_Init+0x180>)
 80041fc:	f000 f890 	bl	8004320 <HAL_TIM_MspPostInit>

}
 8004200:	bf00      	nop
 8004202:	3758      	adds	r7, #88	; 0x58
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	20001690 	.word	0x20001690
 800420c:	40010000 	.word	0x40010000

08004210 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b086      	sub	sp, #24
 8004214:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004216:	f107 0308 	add.w	r3, r7, #8
 800421a:	2200      	movs	r2, #0
 800421c:	601a      	str	r2, [r3, #0]
 800421e:	605a      	str	r2, [r3, #4]
 8004220:	609a      	str	r2, [r3, #8]
 8004222:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004224:	463b      	mov	r3, r7
 8004226:	2200      	movs	r2, #0
 8004228:	601a      	str	r2, [r3, #0]
 800422a:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 800422c:	4b1d      	ldr	r3, [pc, #116]	; (80042a4 <MX_TIM2_Init+0x94>)
 800422e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004232:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 167;
 8004234:	4b1b      	ldr	r3, [pc, #108]	; (80042a4 <MX_TIM2_Init+0x94>)
 8004236:	22a7      	movs	r2, #167	; 0xa7
 8004238:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800423a:	4b1a      	ldr	r3, [pc, #104]	; (80042a4 <MX_TIM2_Init+0x94>)
 800423c:	2200      	movs	r2, #0
 800423e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3;
 8004240:	4b18      	ldr	r3, [pc, #96]	; (80042a4 <MX_TIM2_Init+0x94>)
 8004242:	2203      	movs	r2, #3
 8004244:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004246:	4b17      	ldr	r3, [pc, #92]	; (80042a4 <MX_TIM2_Init+0x94>)
 8004248:	2200      	movs	r2, #0
 800424a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800424c:	4b15      	ldr	r3, [pc, #84]	; (80042a4 <MX_TIM2_Init+0x94>)
 800424e:	2200      	movs	r2, #0
 8004250:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004252:	4814      	ldr	r0, [pc, #80]	; (80042a4 <MX_TIM2_Init+0x94>)
 8004254:	f002 ffd2 	bl	80071fc <HAL_TIM_Base_Init>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d001      	beq.n	8004262 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800425e:	f7ff fc1f 	bl	8003aa0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004262:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004266:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004268:	f107 0308 	add.w	r3, r7, #8
 800426c:	4619      	mov	r1, r3
 800426e:	480d      	ldr	r0, [pc, #52]	; (80042a4 <MX_TIM2_Init+0x94>)
 8004270:	f003 f9b0 	bl	80075d4 <HAL_TIM_ConfigClockSource>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800427a:	f7ff fc11 	bl	8003aa0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800427e:	2300      	movs	r3, #0
 8004280:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004282:	2300      	movs	r3, #0
 8004284:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004286:	463b      	mov	r3, r7
 8004288:	4619      	mov	r1, r3
 800428a:	4806      	ldr	r0, [pc, #24]	; (80042a4 <MX_TIM2_Init+0x94>)
 800428c:	f003 fd6c 	bl	8007d68 <HAL_TIMEx_MasterConfigSynchronization>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d001      	beq.n	800429a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8004296:	f7ff fc03 	bl	8003aa0 <Error_Handler>
  }

}
 800429a:	bf00      	nop
 800429c:	3718      	adds	r7, #24
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	200016d0 	.word	0x200016d0

080042a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a18      	ldr	r2, [pc, #96]	; (8004318 <HAL_TIM_Base_MspInit+0x70>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d10e      	bne.n	80042d8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80042ba:	2300      	movs	r3, #0
 80042bc:	60fb      	str	r3, [r7, #12]
 80042be:	4b17      	ldr	r3, [pc, #92]	; (800431c <HAL_TIM_Base_MspInit+0x74>)
 80042c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042c2:	4a16      	ldr	r2, [pc, #88]	; (800431c <HAL_TIM_Base_MspInit+0x74>)
 80042c4:	f043 0301 	orr.w	r3, r3, #1
 80042c8:	6453      	str	r3, [r2, #68]	; 0x44
 80042ca:	4b14      	ldr	r3, [pc, #80]	; (800431c <HAL_TIM_Base_MspInit+0x74>)
 80042cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ce:	f003 0301 	and.w	r3, r3, #1
 80042d2:	60fb      	str	r3, [r7, #12]
 80042d4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80042d6:	e01a      	b.n	800430e <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM2)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80042e0:	d115      	bne.n	800430e <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80042e2:	2300      	movs	r3, #0
 80042e4:	60bb      	str	r3, [r7, #8]
 80042e6:	4b0d      	ldr	r3, [pc, #52]	; (800431c <HAL_TIM_Base_MspInit+0x74>)
 80042e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ea:	4a0c      	ldr	r2, [pc, #48]	; (800431c <HAL_TIM_Base_MspInit+0x74>)
 80042ec:	f043 0301 	orr.w	r3, r3, #1
 80042f0:	6413      	str	r3, [r2, #64]	; 0x40
 80042f2:	4b0a      	ldr	r3, [pc, #40]	; (800431c <HAL_TIM_Base_MspInit+0x74>)
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	f003 0301 	and.w	r3, r3, #1
 80042fa:	60bb      	str	r3, [r7, #8]
 80042fc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80042fe:	2200      	movs	r2, #0
 8004300:	2100      	movs	r1, #0
 8004302:	201c      	movs	r0, #28
 8004304:	f000 fe47 	bl	8004f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004308:	201c      	movs	r0, #28
 800430a:	f000 fe60 	bl	8004fce <HAL_NVIC_EnableIRQ>
}
 800430e:	bf00      	nop
 8004310:	3710      	adds	r7, #16
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	40010000 	.word	0x40010000
 800431c:	40023800 	.word	0x40023800

08004320 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b088      	sub	sp, #32
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004328:	f107 030c 	add.w	r3, r7, #12
 800432c:	2200      	movs	r2, #0
 800432e:	601a      	str	r2, [r3, #0]
 8004330:	605a      	str	r2, [r3, #4]
 8004332:	609a      	str	r2, [r3, #8]
 8004334:	60da      	str	r2, [r3, #12]
 8004336:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a12      	ldr	r2, [pc, #72]	; (8004388 <HAL_TIM_MspPostInit+0x68>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d11e      	bne.n	8004380 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004342:	2300      	movs	r3, #0
 8004344:	60bb      	str	r3, [r7, #8]
 8004346:	4b11      	ldr	r3, [pc, #68]	; (800438c <HAL_TIM_MspPostInit+0x6c>)
 8004348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800434a:	4a10      	ldr	r2, [pc, #64]	; (800438c <HAL_TIM_MspPostInit+0x6c>)
 800434c:	f043 0301 	orr.w	r3, r3, #1
 8004350:	6313      	str	r3, [r2, #48]	; 0x30
 8004352:	4b0e      	ldr	r3, [pc, #56]	; (800438c <HAL_TIM_MspPostInit+0x6c>)
 8004354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004356:	f003 0301 	and.w	r3, r3, #1
 800435a:	60bb      	str	r3, [r7, #8]
 800435c:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800435e:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8004362:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004364:	2302      	movs	r3, #2
 8004366:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004368:	2300      	movs	r3, #0
 800436a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800436c:	2300      	movs	r3, #0
 800436e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004370:	2301      	movs	r3, #1
 8004372:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004374:	f107 030c 	add.w	r3, r7, #12
 8004378:	4619      	mov	r1, r3
 800437a:	4805      	ldr	r0, [pc, #20]	; (8004390 <HAL_TIM_MspPostInit+0x70>)
 800437c:	f001 f9d2 	bl	8005724 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004380:	bf00      	nop
 8004382:	3720      	adds	r7, #32
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	40010000 	.word	0x40010000
 800438c:	40023800 	.word	0x40023800
 8004390:	40020000 	.word	0x40020000

08004394 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8004398:	4b11      	ldr	r3, [pc, #68]	; (80043e0 <MX_USART2_UART_Init+0x4c>)
 800439a:	4a12      	ldr	r2, [pc, #72]	; (80043e4 <MX_USART2_UART_Init+0x50>)
 800439c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800439e:	4b10      	ldr	r3, [pc, #64]	; (80043e0 <MX_USART2_UART_Init+0x4c>)
 80043a0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80043a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80043a6:	4b0e      	ldr	r3, [pc, #56]	; (80043e0 <MX_USART2_UART_Init+0x4c>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80043ac:	4b0c      	ldr	r3, [pc, #48]	; (80043e0 <MX_USART2_UART_Init+0x4c>)
 80043ae:	2200      	movs	r2, #0
 80043b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80043b2:	4b0b      	ldr	r3, [pc, #44]	; (80043e0 <MX_USART2_UART_Init+0x4c>)
 80043b4:	2200      	movs	r2, #0
 80043b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80043b8:	4b09      	ldr	r3, [pc, #36]	; (80043e0 <MX_USART2_UART_Init+0x4c>)
 80043ba:	220c      	movs	r2, #12
 80043bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043be:	4b08      	ldr	r3, [pc, #32]	; (80043e0 <MX_USART2_UART_Init+0x4c>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80043c4:	4b06      	ldr	r3, [pc, #24]	; (80043e0 <MX_USART2_UART_Init+0x4c>)
 80043c6:	2200      	movs	r2, #0
 80043c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80043ca:	4805      	ldr	r0, [pc, #20]	; (80043e0 <MX_USART2_UART_Init+0x4c>)
 80043cc:	f003 fdae 	bl	8007f2c <HAL_UART_Init>
 80043d0:	4603      	mov	r3, r0
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d001      	beq.n	80043da <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80043d6:	f7ff fb63 	bl	8003aa0 <Error_Handler>
  }

}
 80043da:	bf00      	nop
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	20001910 	.word	0x20001910
 80043e4:	40004400 	.word	0x40004400

080043e8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80043ec:	4b11      	ldr	r3, [pc, #68]	; (8004434 <MX_USART3_UART_Init+0x4c>)
 80043ee:	4a12      	ldr	r2, [pc, #72]	; (8004438 <MX_USART3_UART_Init+0x50>)
 80043f0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80043f2:	4b10      	ldr	r3, [pc, #64]	; (8004434 <MX_USART3_UART_Init+0x4c>)
 80043f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80043f8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80043fa:	4b0e      	ldr	r3, [pc, #56]	; (8004434 <MX_USART3_UART_Init+0x4c>)
 80043fc:	2200      	movs	r2, #0
 80043fe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004400:	4b0c      	ldr	r3, [pc, #48]	; (8004434 <MX_USART3_UART_Init+0x4c>)
 8004402:	2200      	movs	r2, #0
 8004404:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004406:	4b0b      	ldr	r3, [pc, #44]	; (8004434 <MX_USART3_UART_Init+0x4c>)
 8004408:	2200      	movs	r2, #0
 800440a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800440c:	4b09      	ldr	r3, [pc, #36]	; (8004434 <MX_USART3_UART_Init+0x4c>)
 800440e:	220c      	movs	r2, #12
 8004410:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004412:	4b08      	ldr	r3, [pc, #32]	; (8004434 <MX_USART3_UART_Init+0x4c>)
 8004414:	2200      	movs	r2, #0
 8004416:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004418:	4b06      	ldr	r3, [pc, #24]	; (8004434 <MX_USART3_UART_Init+0x4c>)
 800441a:	2200      	movs	r2, #0
 800441c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800441e:	4805      	ldr	r0, [pc, #20]	; (8004434 <MX_USART3_UART_Init+0x4c>)
 8004420:	f003 fd84 	bl	8007f2c <HAL_UART_Init>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d001      	beq.n	800442e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800442a:	f7ff fb39 	bl	8003aa0 <Error_Handler>
  }

}
 800442e:	bf00      	nop
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	20001830 	.word	0x20001830
 8004438:	40004800 	.word	0x40004800

0800443c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	af00      	add	r7, sp, #0

  huart6.Instance = USART6;
 8004440:	4b11      	ldr	r3, [pc, #68]	; (8004488 <MX_USART6_UART_Init+0x4c>)
 8004442:	4a12      	ldr	r2, [pc, #72]	; (800448c <MX_USART6_UART_Init+0x50>)
 8004444:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 230400;
 8004446:	4b10      	ldr	r3, [pc, #64]	; (8004488 <MX_USART6_UART_Init+0x4c>)
 8004448:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 800444c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800444e:	4b0e      	ldr	r3, [pc, #56]	; (8004488 <MX_USART6_UART_Init+0x4c>)
 8004450:	2200      	movs	r2, #0
 8004452:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004454:	4b0c      	ldr	r3, [pc, #48]	; (8004488 <MX_USART6_UART_Init+0x4c>)
 8004456:	2200      	movs	r2, #0
 8004458:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800445a:	4b0b      	ldr	r3, [pc, #44]	; (8004488 <MX_USART6_UART_Init+0x4c>)
 800445c:	2200      	movs	r2, #0
 800445e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004460:	4b09      	ldr	r3, [pc, #36]	; (8004488 <MX_USART6_UART_Init+0x4c>)
 8004462:	220c      	movs	r2, #12
 8004464:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004466:	4b08      	ldr	r3, [pc, #32]	; (8004488 <MX_USART6_UART_Init+0x4c>)
 8004468:	2200      	movs	r2, #0
 800446a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800446c:	4b06      	ldr	r3, [pc, #24]	; (8004488 <MX_USART6_UART_Init+0x4c>)
 800446e:	2200      	movs	r2, #0
 8004470:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004472:	4805      	ldr	r0, [pc, #20]	; (8004488 <MX_USART6_UART_Init+0x4c>)
 8004474:	f003 fd5a 	bl	8007f2c <HAL_UART_Init>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d001      	beq.n	8004482 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800447e:	f7ff fb0f 	bl	8003aa0 <Error_Handler>
  }

}
 8004482:	bf00      	nop
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop
 8004488:	200018d0 	.word	0x200018d0
 800448c:	40011400 	.word	0x40011400

08004490 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b08e      	sub	sp, #56	; 0x38
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004498:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800449c:	2200      	movs	r2, #0
 800449e:	601a      	str	r2, [r3, #0]
 80044a0:	605a      	str	r2, [r3, #4]
 80044a2:	609a      	str	r2, [r3, #8]
 80044a4:	60da      	str	r2, [r3, #12]
 80044a6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a63      	ldr	r2, [pc, #396]	; (800463c <HAL_UART_MspInit+0x1ac>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d15a      	bne.n	8004568 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80044b2:	2300      	movs	r3, #0
 80044b4:	623b      	str	r3, [r7, #32]
 80044b6:	4b62      	ldr	r3, [pc, #392]	; (8004640 <HAL_UART_MspInit+0x1b0>)
 80044b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ba:	4a61      	ldr	r2, [pc, #388]	; (8004640 <HAL_UART_MspInit+0x1b0>)
 80044bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044c0:	6413      	str	r3, [r2, #64]	; 0x40
 80044c2:	4b5f      	ldr	r3, [pc, #380]	; (8004640 <HAL_UART_MspInit+0x1b0>)
 80044c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ca:	623b      	str	r3, [r7, #32]
 80044cc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044ce:	2300      	movs	r3, #0
 80044d0:	61fb      	str	r3, [r7, #28]
 80044d2:	4b5b      	ldr	r3, [pc, #364]	; (8004640 <HAL_UART_MspInit+0x1b0>)
 80044d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d6:	4a5a      	ldr	r2, [pc, #360]	; (8004640 <HAL_UART_MspInit+0x1b0>)
 80044d8:	f043 0301 	orr.w	r3, r3, #1
 80044dc:	6313      	str	r3, [r2, #48]	; 0x30
 80044de:	4b58      	ldr	r3, [pc, #352]	; (8004640 <HAL_UART_MspInit+0x1b0>)
 80044e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	61fb      	str	r3, [r7, #28]
 80044e8:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80044ea:	230c      	movs	r3, #12
 80044ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044ee:	2302      	movs	r3, #2
 80044f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044f2:	2300      	movs	r3, #0
 80044f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044f6:	2303      	movs	r3, #3
 80044f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80044fa:	2307      	movs	r3, #7
 80044fc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004502:	4619      	mov	r1, r3
 8004504:	484f      	ldr	r0, [pc, #316]	; (8004644 <HAL_UART_MspInit+0x1b4>)
 8004506:	f001 f90d 	bl	8005724 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800450a:	4b4f      	ldr	r3, [pc, #316]	; (8004648 <HAL_UART_MspInit+0x1b8>)
 800450c:	4a4f      	ldr	r2, [pc, #316]	; (800464c <HAL_UART_MspInit+0x1bc>)
 800450e:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004510:	4b4d      	ldr	r3, [pc, #308]	; (8004648 <HAL_UART_MspInit+0x1b8>)
 8004512:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004516:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004518:	4b4b      	ldr	r3, [pc, #300]	; (8004648 <HAL_UART_MspInit+0x1b8>)
 800451a:	2200      	movs	r2, #0
 800451c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800451e:	4b4a      	ldr	r3, [pc, #296]	; (8004648 <HAL_UART_MspInit+0x1b8>)
 8004520:	2200      	movs	r2, #0
 8004522:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004524:	4b48      	ldr	r3, [pc, #288]	; (8004648 <HAL_UART_MspInit+0x1b8>)
 8004526:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800452a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800452c:	4b46      	ldr	r3, [pc, #280]	; (8004648 <HAL_UART_MspInit+0x1b8>)
 800452e:	2200      	movs	r2, #0
 8004530:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004532:	4b45      	ldr	r3, [pc, #276]	; (8004648 <HAL_UART_MspInit+0x1b8>)
 8004534:	2200      	movs	r2, #0
 8004536:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004538:	4b43      	ldr	r3, [pc, #268]	; (8004648 <HAL_UART_MspInit+0x1b8>)
 800453a:	2200      	movs	r2, #0
 800453c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800453e:	4b42      	ldr	r3, [pc, #264]	; (8004648 <HAL_UART_MspInit+0x1b8>)
 8004540:	2200      	movs	r2, #0
 8004542:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004544:	4b40      	ldr	r3, [pc, #256]	; (8004648 <HAL_UART_MspInit+0x1b8>)
 8004546:	2200      	movs	r2, #0
 8004548:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800454a:	483f      	ldr	r0, [pc, #252]	; (8004648 <HAL_UART_MspInit+0x1b8>)
 800454c:	f000 fd5a 	bl	8005004 <HAL_DMA_Init>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8004556:	f7ff faa3 	bl	8003aa0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a3a      	ldr	r2, [pc, #232]	; (8004648 <HAL_UART_MspInit+0x1b8>)
 800455e:	635a      	str	r2, [r3, #52]	; 0x34
 8004560:	4a39      	ldr	r2, [pc, #228]	; (8004648 <HAL_UART_MspInit+0x1b8>)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004566:	e109      	b.n	800477c <HAL_UART_MspInit+0x2ec>
  else if(uartHandle->Instance==USART3)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	4a38      	ldr	r2, [pc, #224]	; (8004650 <HAL_UART_MspInit+0x1c0>)
 800456e:	4293      	cmp	r3, r2
 8004570:	d176      	bne.n	8004660 <HAL_UART_MspInit+0x1d0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004572:	2300      	movs	r3, #0
 8004574:	61bb      	str	r3, [r7, #24]
 8004576:	4b32      	ldr	r3, [pc, #200]	; (8004640 <HAL_UART_MspInit+0x1b0>)
 8004578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800457a:	4a31      	ldr	r2, [pc, #196]	; (8004640 <HAL_UART_MspInit+0x1b0>)
 800457c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004580:	6413      	str	r3, [r2, #64]	; 0x40
 8004582:	4b2f      	ldr	r3, [pc, #188]	; (8004640 <HAL_UART_MspInit+0x1b0>)
 8004584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004586:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800458a:	61bb      	str	r3, [r7, #24]
 800458c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800458e:	2300      	movs	r3, #0
 8004590:	617b      	str	r3, [r7, #20]
 8004592:	4b2b      	ldr	r3, [pc, #172]	; (8004640 <HAL_UART_MspInit+0x1b0>)
 8004594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004596:	4a2a      	ldr	r2, [pc, #168]	; (8004640 <HAL_UART_MspInit+0x1b0>)
 8004598:	f043 0302 	orr.w	r3, r3, #2
 800459c:	6313      	str	r3, [r2, #48]	; 0x30
 800459e:	4b28      	ldr	r3, [pc, #160]	; (8004640 <HAL_UART_MspInit+0x1b0>)
 80045a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a2:	f003 0302 	and.w	r3, r3, #2
 80045a6:	617b      	str	r3, [r7, #20]
 80045a8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80045aa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80045ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b0:	2302      	movs	r3, #2
 80045b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045b4:	2300      	movs	r3, #0
 80045b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045b8:	2303      	movs	r3, #3
 80045ba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80045bc:	2307      	movs	r3, #7
 80045be:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80045c4:	4619      	mov	r1, r3
 80045c6:	4823      	ldr	r0, [pc, #140]	; (8004654 <HAL_UART_MspInit+0x1c4>)
 80045c8:	f001 f8ac 	bl	8005724 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80045cc:	4b22      	ldr	r3, [pc, #136]	; (8004658 <HAL_UART_MspInit+0x1c8>)
 80045ce:	4a23      	ldr	r2, [pc, #140]	; (800465c <HAL_UART_MspInit+0x1cc>)
 80045d0:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 80045d2:	4b21      	ldr	r3, [pc, #132]	; (8004658 <HAL_UART_MspInit+0x1c8>)
 80045d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80045d8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80045da:	4b1f      	ldr	r3, [pc, #124]	; (8004658 <HAL_UART_MspInit+0x1c8>)
 80045dc:	2200      	movs	r2, #0
 80045de:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80045e0:	4b1d      	ldr	r3, [pc, #116]	; (8004658 <HAL_UART_MspInit+0x1c8>)
 80045e2:	2200      	movs	r2, #0
 80045e4:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80045e6:	4b1c      	ldr	r3, [pc, #112]	; (8004658 <HAL_UART_MspInit+0x1c8>)
 80045e8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80045ec:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80045ee:	4b1a      	ldr	r3, [pc, #104]	; (8004658 <HAL_UART_MspInit+0x1c8>)
 80045f0:	2200      	movs	r2, #0
 80045f2:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80045f4:	4b18      	ldr	r3, [pc, #96]	; (8004658 <HAL_UART_MspInit+0x1c8>)
 80045f6:	2200      	movs	r2, #0
 80045f8:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 80045fa:	4b17      	ldr	r3, [pc, #92]	; (8004658 <HAL_UART_MspInit+0x1c8>)
 80045fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004600:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004602:	4b15      	ldr	r3, [pc, #84]	; (8004658 <HAL_UART_MspInit+0x1c8>)
 8004604:	2200      	movs	r2, #0
 8004606:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004608:	4b13      	ldr	r3, [pc, #76]	; (8004658 <HAL_UART_MspInit+0x1c8>)
 800460a:	2200      	movs	r2, #0
 800460c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800460e:	4812      	ldr	r0, [pc, #72]	; (8004658 <HAL_UART_MspInit+0x1c8>)
 8004610:	f000 fcf8 	bl	8005004 <HAL_DMA_Init>
 8004614:	4603      	mov	r3, r0
 8004616:	2b00      	cmp	r3, #0
 8004618:	d001      	beq.n	800461e <HAL_UART_MspInit+0x18e>
      Error_Handler();
 800461a:	f7ff fa41 	bl	8003aa0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a0d      	ldr	r2, [pc, #52]	; (8004658 <HAL_UART_MspInit+0x1c8>)
 8004622:	635a      	str	r2, [r3, #52]	; 0x34
 8004624:	4a0c      	ldr	r2, [pc, #48]	; (8004658 <HAL_UART_MspInit+0x1c8>)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800462a:	2200      	movs	r2, #0
 800462c:	2100      	movs	r1, #0
 800462e:	2027      	movs	r0, #39	; 0x27
 8004630:	f000 fcb1 	bl	8004f96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004634:	2027      	movs	r0, #39	; 0x27
 8004636:	f000 fcca 	bl	8004fce <HAL_NVIC_EnableIRQ>
}
 800463a:	e09f      	b.n	800477c <HAL_UART_MspInit+0x2ec>
 800463c:	40004400 	.word	0x40004400
 8004640:	40023800 	.word	0x40023800
 8004644:	40020000 	.word	0x40020000
 8004648:	20001710 	.word	0x20001710
 800464c:	40026088 	.word	0x40026088
 8004650:	40004800 	.word	0x40004800
 8004654:	40020400 	.word	0x40020400
 8004658:	200017d0 	.word	0x200017d0
 800465c:	40026028 	.word	0x40026028
  else if(uartHandle->Instance==USART6)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	4a47      	ldr	r2, [pc, #284]	; (8004784 <HAL_UART_MspInit+0x2f4>)
 8004666:	4293      	cmp	r3, r2
 8004668:	f040 8088 	bne.w	800477c <HAL_UART_MspInit+0x2ec>
    __HAL_RCC_USART6_CLK_ENABLE();
 800466c:	2300      	movs	r3, #0
 800466e:	613b      	str	r3, [r7, #16]
 8004670:	4b45      	ldr	r3, [pc, #276]	; (8004788 <HAL_UART_MspInit+0x2f8>)
 8004672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004674:	4a44      	ldr	r2, [pc, #272]	; (8004788 <HAL_UART_MspInit+0x2f8>)
 8004676:	f043 0320 	orr.w	r3, r3, #32
 800467a:	6453      	str	r3, [r2, #68]	; 0x44
 800467c:	4b42      	ldr	r3, [pc, #264]	; (8004788 <HAL_UART_MspInit+0x2f8>)
 800467e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004680:	f003 0320 	and.w	r3, r3, #32
 8004684:	613b      	str	r3, [r7, #16]
 8004686:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004688:	2300      	movs	r3, #0
 800468a:	60fb      	str	r3, [r7, #12]
 800468c:	4b3e      	ldr	r3, [pc, #248]	; (8004788 <HAL_UART_MspInit+0x2f8>)
 800468e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004690:	4a3d      	ldr	r2, [pc, #244]	; (8004788 <HAL_UART_MspInit+0x2f8>)
 8004692:	f043 0304 	orr.w	r3, r3, #4
 8004696:	6313      	str	r3, [r2, #48]	; 0x30
 8004698:	4b3b      	ldr	r3, [pc, #236]	; (8004788 <HAL_UART_MspInit+0x2f8>)
 800469a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469c:	f003 0304 	and.w	r3, r3, #4
 80046a0:	60fb      	str	r3, [r7, #12]
 80046a2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80046a4:	23c0      	movs	r3, #192	; 0xc0
 80046a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046a8:	2302      	movs	r3, #2
 80046aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ac:	2300      	movs	r3, #0
 80046ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80046b0:	2303      	movs	r3, #3
 80046b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80046b4:	2308      	movs	r3, #8
 80046b6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80046b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046bc:	4619      	mov	r1, r3
 80046be:	4833      	ldr	r0, [pc, #204]	; (800478c <HAL_UART_MspInit+0x2fc>)
 80046c0:	f001 f830 	bl	8005724 <HAL_GPIO_Init>
    hdma_usart6_tx.Instance = DMA2_Stream6;
 80046c4:	4b32      	ldr	r3, [pc, #200]	; (8004790 <HAL_UART_MspInit+0x300>)
 80046c6:	4a33      	ldr	r2, [pc, #204]	; (8004794 <HAL_UART_MspInit+0x304>)
 80046c8:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 80046ca:	4b31      	ldr	r3, [pc, #196]	; (8004790 <HAL_UART_MspInit+0x300>)
 80046cc:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80046d0:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80046d2:	4b2f      	ldr	r3, [pc, #188]	; (8004790 <HAL_UART_MspInit+0x300>)
 80046d4:	2240      	movs	r2, #64	; 0x40
 80046d6:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80046d8:	4b2d      	ldr	r3, [pc, #180]	; (8004790 <HAL_UART_MspInit+0x300>)
 80046da:	2200      	movs	r2, #0
 80046dc:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 80046de:	4b2c      	ldr	r3, [pc, #176]	; (8004790 <HAL_UART_MspInit+0x300>)
 80046e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80046e4:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80046e6:	4b2a      	ldr	r3, [pc, #168]	; (8004790 <HAL_UART_MspInit+0x300>)
 80046e8:	2200      	movs	r2, #0
 80046ea:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80046ec:	4b28      	ldr	r3, [pc, #160]	; (8004790 <HAL_UART_MspInit+0x300>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 80046f2:	4b27      	ldr	r3, [pc, #156]	; (8004790 <HAL_UART_MspInit+0x300>)
 80046f4:	2200      	movs	r2, #0
 80046f6:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 80046f8:	4b25      	ldr	r3, [pc, #148]	; (8004790 <HAL_UART_MspInit+0x300>)
 80046fa:	2200      	movs	r2, #0
 80046fc:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80046fe:	4b24      	ldr	r3, [pc, #144]	; (8004790 <HAL_UART_MspInit+0x300>)
 8004700:	2200      	movs	r2, #0
 8004702:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8004704:	4822      	ldr	r0, [pc, #136]	; (8004790 <HAL_UART_MspInit+0x300>)
 8004706:	f000 fc7d 	bl	8005004 <HAL_DMA_Init>
 800470a:	4603      	mov	r3, r0
 800470c:	2b00      	cmp	r3, #0
 800470e:	d001      	beq.n	8004714 <HAL_UART_MspInit+0x284>
      Error_Handler();
 8004710:	f7ff f9c6 	bl	8003aa0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a1e      	ldr	r2, [pc, #120]	; (8004790 <HAL_UART_MspInit+0x300>)
 8004718:	631a      	str	r2, [r3, #48]	; 0x30
 800471a:	4a1d      	ldr	r2, [pc, #116]	; (8004790 <HAL_UART_MspInit+0x300>)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8004720:	4b1d      	ldr	r3, [pc, #116]	; (8004798 <HAL_UART_MspInit+0x308>)
 8004722:	4a1e      	ldr	r2, [pc, #120]	; (800479c <HAL_UART_MspInit+0x30c>)
 8004724:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8004726:	4b1c      	ldr	r3, [pc, #112]	; (8004798 <HAL_UART_MspInit+0x308>)
 8004728:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800472c:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800472e:	4b1a      	ldr	r3, [pc, #104]	; (8004798 <HAL_UART_MspInit+0x308>)
 8004730:	2200      	movs	r2, #0
 8004732:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004734:	4b18      	ldr	r3, [pc, #96]	; (8004798 <HAL_UART_MspInit+0x308>)
 8004736:	2200      	movs	r2, #0
 8004738:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800473a:	4b17      	ldr	r3, [pc, #92]	; (8004798 <HAL_UART_MspInit+0x308>)
 800473c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004740:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004742:	4b15      	ldr	r3, [pc, #84]	; (8004798 <HAL_UART_MspInit+0x308>)
 8004744:	2200      	movs	r2, #0
 8004746:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004748:	4b13      	ldr	r3, [pc, #76]	; (8004798 <HAL_UART_MspInit+0x308>)
 800474a:	2200      	movs	r2, #0
 800474c:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800474e:	4b12      	ldr	r3, [pc, #72]	; (8004798 <HAL_UART_MspInit+0x308>)
 8004750:	2200      	movs	r2, #0
 8004752:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004754:	4b10      	ldr	r3, [pc, #64]	; (8004798 <HAL_UART_MspInit+0x308>)
 8004756:	2200      	movs	r2, #0
 8004758:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800475a:	4b0f      	ldr	r3, [pc, #60]	; (8004798 <HAL_UART_MspInit+0x308>)
 800475c:	2200      	movs	r2, #0
 800475e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8004760:	480d      	ldr	r0, [pc, #52]	; (8004798 <HAL_UART_MspInit+0x308>)
 8004762:	f000 fc4f 	bl	8005004 <HAL_DMA_Init>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d001      	beq.n	8004770 <HAL_UART_MspInit+0x2e0>
      Error_Handler();
 800476c:	f7ff f998 	bl	8003aa0 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	4a09      	ldr	r2, [pc, #36]	; (8004798 <HAL_UART_MspInit+0x308>)
 8004774:	635a      	str	r2, [r3, #52]	; 0x34
 8004776:	4a08      	ldr	r2, [pc, #32]	; (8004798 <HAL_UART_MspInit+0x308>)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6393      	str	r3, [r2, #56]	; 0x38
}
 800477c:	bf00      	nop
 800477e:	3738      	adds	r7, #56	; 0x38
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	40011400 	.word	0x40011400
 8004788:	40023800 	.word	0x40023800
 800478c:	40020800 	.word	0x40020800
 8004790:	20001870 	.word	0x20001870
 8004794:	400264a0 	.word	0x400264a0
 8004798:	20001770 	.word	0x20001770
 800479c:	40026428 	.word	0x40026428

080047a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80047a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80047d8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80047a4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80047a6:	e003      	b.n	80047b0 <LoopCopyDataInit>

080047a8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80047a8:	4b0c      	ldr	r3, [pc, #48]	; (80047dc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80047aa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80047ac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80047ae:	3104      	adds	r1, #4

080047b0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80047b0:	480b      	ldr	r0, [pc, #44]	; (80047e0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80047b2:	4b0c      	ldr	r3, [pc, #48]	; (80047e4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80047b4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80047b6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80047b8:	d3f6      	bcc.n	80047a8 <CopyDataInit>
  ldr  r2, =_sbss
 80047ba:	4a0b      	ldr	r2, [pc, #44]	; (80047e8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80047bc:	e002      	b.n	80047c4 <LoopFillZerobss>

080047be <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80047be:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80047c0:	f842 3b04 	str.w	r3, [r2], #4

080047c4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80047c4:	4b09      	ldr	r3, [pc, #36]	; (80047ec <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80047c6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80047c8:	d3f9      	bcc.n	80047be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80047ca:	f7ff fc47 	bl	800405c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80047ce:	f004 ff69 	bl	80096a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80047d2:	f7ff f86f 	bl	80038b4 <main>
  bx  lr    
 80047d6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80047d8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80047dc:	0800c61c 	.word	0x0800c61c
  ldr  r0, =_sdata
 80047e0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80047e4:	20000f24 	.word	0x20000f24
  ldr  r2, =_sbss
 80047e8:	20000f24 	.word	0x20000f24
  ldr  r3, = _ebss
 80047ec:	20001958 	.word	0x20001958

080047f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80047f0:	e7fe      	b.n	80047f0 <ADC_IRQHandler>
	...

080047f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80047f8:	4b0e      	ldr	r3, [pc, #56]	; (8004834 <HAL_Init+0x40>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a0d      	ldr	r2, [pc, #52]	; (8004834 <HAL_Init+0x40>)
 80047fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004802:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004804:	4b0b      	ldr	r3, [pc, #44]	; (8004834 <HAL_Init+0x40>)
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a0a      	ldr	r2, [pc, #40]	; (8004834 <HAL_Init+0x40>)
 800480a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800480e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004810:	4b08      	ldr	r3, [pc, #32]	; (8004834 <HAL_Init+0x40>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a07      	ldr	r2, [pc, #28]	; (8004834 <HAL_Init+0x40>)
 8004816:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800481a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800481c:	2003      	movs	r0, #3
 800481e:	f000 fbaf 	bl	8004f80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004822:	2000      	movs	r0, #0
 8004824:	f000 f808 	bl	8004838 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004828:	f7ff faf4 	bl	8003e14 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800482c:	2300      	movs	r3, #0
}
 800482e:	4618      	mov	r0, r3
 8004830:	bd80      	pop	{r7, pc}
 8004832:	bf00      	nop
 8004834:	40023c00 	.word	0x40023c00

08004838 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004840:	4b12      	ldr	r3, [pc, #72]	; (800488c <HAL_InitTick+0x54>)
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	4b12      	ldr	r3, [pc, #72]	; (8004890 <HAL_InitTick+0x58>)
 8004846:	781b      	ldrb	r3, [r3, #0]
 8004848:	4619      	mov	r1, r3
 800484a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800484e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004852:	fbb2 f3f3 	udiv	r3, r2, r3
 8004856:	4618      	mov	r0, r3
 8004858:	f000 fbc7 	bl	8004fea <HAL_SYSTICK_Config>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d001      	beq.n	8004866 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e00e      	b.n	8004884 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2b0f      	cmp	r3, #15
 800486a:	d80a      	bhi.n	8004882 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800486c:	2200      	movs	r2, #0
 800486e:	6879      	ldr	r1, [r7, #4]
 8004870:	f04f 30ff 	mov.w	r0, #4294967295
 8004874:	f000 fb8f 	bl	8004f96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004878:	4a06      	ldr	r2, [pc, #24]	; (8004894 <HAL_InitTick+0x5c>)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800487e:	2300      	movs	r3, #0
 8004880:	e000      	b.n	8004884 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004882:	2301      	movs	r3, #1
}
 8004884:	4618      	mov	r0, r3
 8004886:	3708      	adds	r7, #8
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	20000d44 	.word	0x20000d44
 8004890:	20000d4c 	.word	0x20000d4c
 8004894:	20000d48 	.word	0x20000d48

08004898 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004898:	b480      	push	{r7}
 800489a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800489c:	4b06      	ldr	r3, [pc, #24]	; (80048b8 <HAL_IncTick+0x20>)
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	461a      	mov	r2, r3
 80048a2:	4b06      	ldr	r3, [pc, #24]	; (80048bc <HAL_IncTick+0x24>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4413      	add	r3, r2
 80048a8:	4a04      	ldr	r2, [pc, #16]	; (80048bc <HAL_IncTick+0x24>)
 80048aa:	6013      	str	r3, [r2, #0]
}
 80048ac:	bf00      	nop
 80048ae:	46bd      	mov	sp, r7
 80048b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b4:	4770      	bx	lr
 80048b6:	bf00      	nop
 80048b8:	20000d4c 	.word	0x20000d4c
 80048bc:	20001950 	.word	0x20001950

080048c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80048c0:	b480      	push	{r7}
 80048c2:	af00      	add	r7, sp, #0
  return uwTick;
 80048c4:	4b03      	ldr	r3, [pc, #12]	; (80048d4 <HAL_GetTick+0x14>)
 80048c6:	681b      	ldr	r3, [r3, #0]
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr
 80048d2:	bf00      	nop
 80048d4:	20001950 	.word	0x20001950

080048d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80048e0:	f7ff ffee 	bl	80048c0 <HAL_GetTick>
 80048e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048f0:	d005      	beq.n	80048fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80048f2:	4b09      	ldr	r3, [pc, #36]	; (8004918 <HAL_Delay+0x40>)
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	461a      	mov	r2, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	4413      	add	r3, r2
 80048fc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80048fe:	bf00      	nop
 8004900:	f7ff ffde 	bl	80048c0 <HAL_GetTick>
 8004904:	4602      	mov	r2, r0
 8004906:	68bb      	ldr	r3, [r7, #8]
 8004908:	1ad3      	subs	r3, r2, r3
 800490a:	68fa      	ldr	r2, [r7, #12]
 800490c:	429a      	cmp	r2, r3
 800490e:	d8f7      	bhi.n	8004900 <HAL_Delay+0x28>
  {
  }
}
 8004910:	bf00      	nop
 8004912:	3710      	adds	r7, #16
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}
 8004918:	20000d4c 	.word	0x20000d4c

0800491c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b084      	sub	sp, #16
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004924:	2300      	movs	r3, #0
 8004926:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e033      	b.n	800499a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004936:	2b00      	cmp	r3, #0
 8004938:	d109      	bne.n	800494e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f7fe fd30 	bl	80033a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	f003 0310 	and.w	r3, r3, #16
 8004956:	2b00      	cmp	r3, #0
 8004958:	d118      	bne.n	800498c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004962:	f023 0302 	bic.w	r3, r3, #2
 8004966:	f043 0202 	orr.w	r2, r3, #2
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 f93a 	bl	8004be8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2200      	movs	r2, #0
 8004978:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497e:	f023 0303 	bic.w	r3, r3, #3
 8004982:	f043 0201 	orr.w	r2, r3, #1
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	641a      	str	r2, [r3, #64]	; 0x40
 800498a:	e001      	b.n	8004990 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004998:	7bfb      	ldrb	r3, [r7, #15]
}
 800499a:	4618      	mov	r0, r3
 800499c:	3710      	adds	r7, #16
 800499e:	46bd      	mov	sp, r7
 80049a0:	bd80      	pop	{r7, pc}
	...

080049a4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b085      	sub	sp, #20
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80049ae:	2300      	movs	r3, #0
 80049b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d101      	bne.n	80049c0 <HAL_ADC_ConfigChannel+0x1c>
 80049bc:	2302      	movs	r3, #2
 80049be:	e105      	b.n	8004bcc <HAL_ADC_ConfigChannel+0x228>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	2b09      	cmp	r3, #9
 80049ce:	d925      	bls.n	8004a1c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	68d9      	ldr	r1, [r3, #12]
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	b29b      	uxth	r3, r3
 80049dc:	461a      	mov	r2, r3
 80049de:	4613      	mov	r3, r2
 80049e0:	005b      	lsls	r3, r3, #1
 80049e2:	4413      	add	r3, r2
 80049e4:	3b1e      	subs	r3, #30
 80049e6:	2207      	movs	r2, #7
 80049e8:	fa02 f303 	lsl.w	r3, r2, r3
 80049ec:	43da      	mvns	r2, r3
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	400a      	ands	r2, r1
 80049f4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	68d9      	ldr	r1, [r3, #12]
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	689a      	ldr	r2, [r3, #8]
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	4618      	mov	r0, r3
 8004a08:	4603      	mov	r3, r0
 8004a0a:	005b      	lsls	r3, r3, #1
 8004a0c:	4403      	add	r3, r0
 8004a0e:	3b1e      	subs	r3, #30
 8004a10:	409a      	lsls	r2, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	430a      	orrs	r2, r1
 8004a18:	60da      	str	r2, [r3, #12]
 8004a1a:	e022      	b.n	8004a62 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	6919      	ldr	r1, [r3, #16]
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	b29b      	uxth	r3, r3
 8004a28:	461a      	mov	r2, r3
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	005b      	lsls	r3, r3, #1
 8004a2e:	4413      	add	r3, r2
 8004a30:	2207      	movs	r2, #7
 8004a32:	fa02 f303 	lsl.w	r3, r2, r3
 8004a36:	43da      	mvns	r2, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	400a      	ands	r2, r1
 8004a3e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	6919      	ldr	r1, [r3, #16]
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	689a      	ldr	r2, [r3, #8]
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	4618      	mov	r0, r3
 8004a52:	4603      	mov	r3, r0
 8004a54:	005b      	lsls	r3, r3, #1
 8004a56:	4403      	add	r3, r0
 8004a58:	409a      	lsls	r2, r3
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	430a      	orrs	r2, r1
 8004a60:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	2b06      	cmp	r3, #6
 8004a68:	d824      	bhi.n	8004ab4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	685a      	ldr	r2, [r3, #4]
 8004a74:	4613      	mov	r3, r2
 8004a76:	009b      	lsls	r3, r3, #2
 8004a78:	4413      	add	r3, r2
 8004a7a:	3b05      	subs	r3, #5
 8004a7c:	221f      	movs	r2, #31
 8004a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a82:	43da      	mvns	r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	400a      	ands	r2, r1
 8004a8a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	4618      	mov	r0, r3
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	4613      	mov	r3, r2
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	4413      	add	r3, r2
 8004aa4:	3b05      	subs	r3, #5
 8004aa6:	fa00 f203 	lsl.w	r2, r0, r3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	430a      	orrs	r2, r1
 8004ab0:	635a      	str	r2, [r3, #52]	; 0x34
 8004ab2:	e04c      	b.n	8004b4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	2b0c      	cmp	r3, #12
 8004aba:	d824      	bhi.n	8004b06 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	685a      	ldr	r2, [r3, #4]
 8004ac6:	4613      	mov	r3, r2
 8004ac8:	009b      	lsls	r3, r3, #2
 8004aca:	4413      	add	r3, r2
 8004acc:	3b23      	subs	r3, #35	; 0x23
 8004ace:	221f      	movs	r2, #31
 8004ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad4:	43da      	mvns	r2, r3
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	400a      	ands	r2, r1
 8004adc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	4618      	mov	r0, r3
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	685a      	ldr	r2, [r3, #4]
 8004af0:	4613      	mov	r3, r2
 8004af2:	009b      	lsls	r3, r3, #2
 8004af4:	4413      	add	r3, r2
 8004af6:	3b23      	subs	r3, #35	; 0x23
 8004af8:	fa00 f203 	lsl.w	r2, r0, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	430a      	orrs	r2, r1
 8004b02:	631a      	str	r2, [r3, #48]	; 0x30
 8004b04:	e023      	b.n	8004b4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685a      	ldr	r2, [r3, #4]
 8004b10:	4613      	mov	r3, r2
 8004b12:	009b      	lsls	r3, r3, #2
 8004b14:	4413      	add	r3, r2
 8004b16:	3b41      	subs	r3, #65	; 0x41
 8004b18:	221f      	movs	r2, #31
 8004b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1e:	43da      	mvns	r2, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	400a      	ands	r2, r1
 8004b26:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	4618      	mov	r0, r3
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	685a      	ldr	r2, [r3, #4]
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	4413      	add	r3, r2
 8004b40:	3b41      	subs	r3, #65	; 0x41
 8004b42:	fa00 f203 	lsl.w	r2, r0, r3
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	430a      	orrs	r2, r1
 8004b4c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004b4e:	4b22      	ldr	r3, [pc, #136]	; (8004bd8 <HAL_ADC_ConfigChannel+0x234>)
 8004b50:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a21      	ldr	r2, [pc, #132]	; (8004bdc <HAL_ADC_ConfigChannel+0x238>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d109      	bne.n	8004b70 <HAL_ADC_ConfigChannel+0x1cc>
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	2b12      	cmp	r3, #18
 8004b62:	d105      	bne.n	8004b70 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	4a19      	ldr	r2, [pc, #100]	; (8004bdc <HAL_ADC_ConfigChannel+0x238>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d123      	bne.n	8004bc2 <HAL_ADC_ConfigChannel+0x21e>
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2b10      	cmp	r3, #16
 8004b80:	d003      	beq.n	8004b8a <HAL_ADC_ConfigChannel+0x1e6>
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2b11      	cmp	r3, #17
 8004b88:	d11b      	bne.n	8004bc2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2b10      	cmp	r3, #16
 8004b9c:	d111      	bne.n	8004bc2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004b9e:	4b10      	ldr	r3, [pc, #64]	; (8004be0 <HAL_ADC_ConfigChannel+0x23c>)
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	4a10      	ldr	r2, [pc, #64]	; (8004be4 <HAL_ADC_ConfigChannel+0x240>)
 8004ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ba8:	0c9a      	lsrs	r2, r3, #18
 8004baa:	4613      	mov	r3, r2
 8004bac:	009b      	lsls	r3, r3, #2
 8004bae:	4413      	add	r3, r2
 8004bb0:	005b      	lsls	r3, r3, #1
 8004bb2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004bb4:	e002      	b.n	8004bbc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	3b01      	subs	r3, #1
 8004bba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d1f9      	bne.n	8004bb6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004bca:	2300      	movs	r3, #0
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3714      	adds	r7, #20
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr
 8004bd8:	40012300 	.word	0x40012300
 8004bdc:	40012000 	.word	0x40012000
 8004be0:	20000d44 	.word	0x20000d44
 8004be4:	431bde83 	.word	0x431bde83

08004be8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b085      	sub	sp, #20
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004bf0:	4b79      	ldr	r3, [pc, #484]	; (8004dd8 <ADC_Init+0x1f0>)
 8004bf2:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	431a      	orrs	r2, r3
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	685a      	ldr	r2, [r3, #4]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004c1c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	6859      	ldr	r1, [r3, #4]
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	691b      	ldr	r3, [r3, #16]
 8004c28:	021a      	lsls	r2, r3, #8
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	430a      	orrs	r2, r1
 8004c30:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004c40:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	6859      	ldr	r1, [r3, #4]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689a      	ldr	r2, [r3, #8]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	430a      	orrs	r2, r1
 8004c52:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	689a      	ldr	r2, [r3, #8]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c62:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6899      	ldr	r1, [r3, #8]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	68da      	ldr	r2, [r3, #12]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	430a      	orrs	r2, r1
 8004c74:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c7a:	4a58      	ldr	r2, [pc, #352]	; (8004ddc <ADC_Init+0x1f4>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d022      	beq.n	8004cc6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	689a      	ldr	r2, [r3, #8]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004c8e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	6899      	ldr	r1, [r3, #8]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	689a      	ldr	r2, [r3, #8]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004cb0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	6899      	ldr	r1, [r3, #8]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	609a      	str	r2, [r3, #8]
 8004cc4:	e00f      	b.n	8004ce6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	689a      	ldr	r2, [r3, #8]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004cd4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	689a      	ldr	r2, [r3, #8]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004ce4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	689a      	ldr	r2, [r3, #8]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f022 0202 	bic.w	r2, r2, #2
 8004cf4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	6899      	ldr	r1, [r3, #8]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	7e1b      	ldrb	r3, [r3, #24]
 8004d00:	005a      	lsls	r2, r3, #1
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	430a      	orrs	r2, r1
 8004d08:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d01b      	beq.n	8004d4c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	685a      	ldr	r2, [r3, #4]
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d22:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	685a      	ldr	r2, [r3, #4]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004d32:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	6859      	ldr	r1, [r3, #4]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3e:	3b01      	subs	r3, #1
 8004d40:	035a      	lsls	r2, r3, #13
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	430a      	orrs	r2, r1
 8004d48:	605a      	str	r2, [r3, #4]
 8004d4a:	e007      	b.n	8004d5c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	685a      	ldr	r2, [r3, #4]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004d5a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004d6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	69db      	ldr	r3, [r3, #28]
 8004d76:	3b01      	subs	r3, #1
 8004d78:	051a      	lsls	r2, r3, #20
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	430a      	orrs	r2, r1
 8004d80:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	689a      	ldr	r2, [r3, #8]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004d90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	6899      	ldr	r1, [r3, #8]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004d9e:	025a      	lsls	r2, r3, #9
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	430a      	orrs	r2, r1
 8004da6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	689a      	ldr	r2, [r3, #8]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004db6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	6899      	ldr	r1, [r3, #8]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	695b      	ldr	r3, [r3, #20]
 8004dc2:	029a      	lsls	r2, r3, #10
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	430a      	orrs	r2, r1
 8004dca:	609a      	str	r2, [r3, #8]
}
 8004dcc:	bf00      	nop
 8004dce:	3714      	adds	r7, #20
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd6:	4770      	bx	lr
 8004dd8:	40012300 	.word	0x40012300
 8004ddc:	0f000001 	.word	0x0f000001

08004de0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b085      	sub	sp, #20
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f003 0307 	and.w	r3, r3, #7
 8004dee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004df0:	4b0c      	ldr	r3, [pc, #48]	; (8004e24 <__NVIC_SetPriorityGrouping+0x44>)
 8004df2:	68db      	ldr	r3, [r3, #12]
 8004df4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004df6:	68ba      	ldr	r2, [r7, #8]
 8004df8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004dfc:	4013      	ands	r3, r2
 8004dfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004e08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004e0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004e12:	4a04      	ldr	r2, [pc, #16]	; (8004e24 <__NVIC_SetPriorityGrouping+0x44>)
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	60d3      	str	r3, [r2, #12]
}
 8004e18:	bf00      	nop
 8004e1a:	3714      	adds	r7, #20
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr
 8004e24:	e000ed00 	.word	0xe000ed00

08004e28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004e2c:	4b04      	ldr	r3, [pc, #16]	; (8004e40 <__NVIC_GetPriorityGrouping+0x18>)
 8004e2e:	68db      	ldr	r3, [r3, #12]
 8004e30:	0a1b      	lsrs	r3, r3, #8
 8004e32:	f003 0307 	and.w	r3, r3, #7
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr
 8004e40:	e000ed00 	.word	0xe000ed00

08004e44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	db0b      	blt.n	8004e6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004e56:	79fb      	ldrb	r3, [r7, #7]
 8004e58:	f003 021f 	and.w	r2, r3, #31
 8004e5c:	4907      	ldr	r1, [pc, #28]	; (8004e7c <__NVIC_EnableIRQ+0x38>)
 8004e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e62:	095b      	lsrs	r3, r3, #5
 8004e64:	2001      	movs	r0, #1
 8004e66:	fa00 f202 	lsl.w	r2, r0, r2
 8004e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004e6e:	bf00      	nop
 8004e70:	370c      	adds	r7, #12
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	e000e100 	.word	0xe000e100

08004e80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	4603      	mov	r3, r0
 8004e88:	6039      	str	r1, [r7, #0]
 8004e8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	db0a      	blt.n	8004eaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	b2da      	uxtb	r2, r3
 8004e98:	490c      	ldr	r1, [pc, #48]	; (8004ecc <__NVIC_SetPriority+0x4c>)
 8004e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e9e:	0112      	lsls	r2, r2, #4
 8004ea0:	b2d2      	uxtb	r2, r2
 8004ea2:	440b      	add	r3, r1
 8004ea4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004ea8:	e00a      	b.n	8004ec0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	b2da      	uxtb	r2, r3
 8004eae:	4908      	ldr	r1, [pc, #32]	; (8004ed0 <__NVIC_SetPriority+0x50>)
 8004eb0:	79fb      	ldrb	r3, [r7, #7]
 8004eb2:	f003 030f 	and.w	r3, r3, #15
 8004eb6:	3b04      	subs	r3, #4
 8004eb8:	0112      	lsls	r2, r2, #4
 8004eba:	b2d2      	uxtb	r2, r2
 8004ebc:	440b      	add	r3, r1
 8004ebe:	761a      	strb	r2, [r3, #24]
}
 8004ec0:	bf00      	nop
 8004ec2:	370c      	adds	r7, #12
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr
 8004ecc:	e000e100 	.word	0xe000e100
 8004ed0:	e000ed00 	.word	0xe000ed00

08004ed4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b089      	sub	sp, #36	; 0x24
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	60f8      	str	r0, [r7, #12]
 8004edc:	60b9      	str	r1, [r7, #8]
 8004ede:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f003 0307 	and.w	r3, r3, #7
 8004ee6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	f1c3 0307 	rsb	r3, r3, #7
 8004eee:	2b04      	cmp	r3, #4
 8004ef0:	bf28      	it	cs
 8004ef2:	2304      	movcs	r3, #4
 8004ef4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	3304      	adds	r3, #4
 8004efa:	2b06      	cmp	r3, #6
 8004efc:	d902      	bls.n	8004f04 <NVIC_EncodePriority+0x30>
 8004efe:	69fb      	ldr	r3, [r7, #28]
 8004f00:	3b03      	subs	r3, #3
 8004f02:	e000      	b.n	8004f06 <NVIC_EncodePriority+0x32>
 8004f04:	2300      	movs	r3, #0
 8004f06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f08:	f04f 32ff 	mov.w	r2, #4294967295
 8004f0c:	69bb      	ldr	r3, [r7, #24]
 8004f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f12:	43da      	mvns	r2, r3
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	401a      	ands	r2, r3
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	fa01 f303 	lsl.w	r3, r1, r3
 8004f26:	43d9      	mvns	r1, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004f2c:	4313      	orrs	r3, r2
         );
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3724      	adds	r7, #36	; 0x24
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
	...

08004f3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b082      	sub	sp, #8
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	3b01      	subs	r3, #1
 8004f48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004f4c:	d301      	bcc.n	8004f52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e00f      	b.n	8004f72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004f52:	4a0a      	ldr	r2, [pc, #40]	; (8004f7c <SysTick_Config+0x40>)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	3b01      	subs	r3, #1
 8004f58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004f5a:	210f      	movs	r1, #15
 8004f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f60:	f7ff ff8e 	bl	8004e80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004f64:	4b05      	ldr	r3, [pc, #20]	; (8004f7c <SysTick_Config+0x40>)
 8004f66:	2200      	movs	r2, #0
 8004f68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004f6a:	4b04      	ldr	r3, [pc, #16]	; (8004f7c <SysTick_Config+0x40>)
 8004f6c:	2207      	movs	r2, #7
 8004f6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3708      	adds	r7, #8
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	e000e010 	.word	0xe000e010

08004f80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004f88:	6878      	ldr	r0, [r7, #4]
 8004f8a:	f7ff ff29 	bl	8004de0 <__NVIC_SetPriorityGrouping>
}
 8004f8e:	bf00      	nop
 8004f90:	3708      	adds	r7, #8
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}

08004f96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004f96:	b580      	push	{r7, lr}
 8004f98:	b086      	sub	sp, #24
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	60b9      	str	r1, [r7, #8]
 8004fa0:	607a      	str	r2, [r7, #4]
 8004fa2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004fa8:	f7ff ff3e 	bl	8004e28 <__NVIC_GetPriorityGrouping>
 8004fac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004fae:	687a      	ldr	r2, [r7, #4]
 8004fb0:	68b9      	ldr	r1, [r7, #8]
 8004fb2:	6978      	ldr	r0, [r7, #20]
 8004fb4:	f7ff ff8e 	bl	8004ed4 <NVIC_EncodePriority>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004fbe:	4611      	mov	r1, r2
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f7ff ff5d 	bl	8004e80 <__NVIC_SetPriority>
}
 8004fc6:	bf00      	nop
 8004fc8:	3718      	adds	r7, #24
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bd80      	pop	{r7, pc}

08004fce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004fce:	b580      	push	{r7, lr}
 8004fd0:	b082      	sub	sp, #8
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004fd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fdc:	4618      	mov	r0, r3
 8004fde:	f7ff ff31 	bl	8004e44 <__NVIC_EnableIRQ>
}
 8004fe2:	bf00      	nop
 8004fe4:	3708      	adds	r7, #8
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	bd80      	pop	{r7, pc}

08004fea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004fea:	b580      	push	{r7, lr}
 8004fec:	b082      	sub	sp, #8
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f7ff ffa2 	bl	8004f3c <SysTick_Config>
 8004ff8:	4603      	mov	r3, r0
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3708      	adds	r7, #8
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}
	...

08005004 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b086      	sub	sp, #24
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800500c:	2300      	movs	r3, #0
 800500e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005010:	f7ff fc56 	bl	80048c0 <HAL_GetTick>
 8005014:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d101      	bne.n	8005020 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e099      	b.n	8005154 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2200      	movs	r2, #0
 8005024:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2202      	movs	r2, #2
 800502c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f022 0201 	bic.w	r2, r2, #1
 800503e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005040:	e00f      	b.n	8005062 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005042:	f7ff fc3d 	bl	80048c0 <HAL_GetTick>
 8005046:	4602      	mov	r2, r0
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	1ad3      	subs	r3, r2, r3
 800504c:	2b05      	cmp	r3, #5
 800504e:	d908      	bls.n	8005062 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2220      	movs	r2, #32
 8005054:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2203      	movs	r2, #3
 800505a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800505e:	2303      	movs	r3, #3
 8005060:	e078      	b.n	8005154 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 0301 	and.w	r3, r3, #1
 800506c:	2b00      	cmp	r3, #0
 800506e:	d1e8      	bne.n	8005042 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005078:	697a      	ldr	r2, [r7, #20]
 800507a:	4b38      	ldr	r3, [pc, #224]	; (800515c <HAL_DMA_Init+0x158>)
 800507c:	4013      	ands	r3, r2
 800507e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685a      	ldr	r2, [r3, #4]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	689b      	ldr	r3, [r3, #8]
 8005088:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800508e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	691b      	ldr	r3, [r3, #16]
 8005094:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800509a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	699b      	ldr	r3, [r3, #24]
 80050a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80050a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6a1b      	ldr	r3, [r3, #32]
 80050ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80050ae:	697a      	ldr	r2, [r7, #20]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b8:	2b04      	cmp	r3, #4
 80050ba:	d107      	bne.n	80050cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050c4:	4313      	orrs	r3, r2
 80050c6:	697a      	ldr	r2, [r7, #20]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	697a      	ldr	r2, [r7, #20]
 80050d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	695b      	ldr	r3, [r3, #20]
 80050da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	f023 0307 	bic.w	r3, r3, #7
 80050e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e8:	697a      	ldr	r2, [r7, #20]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050f2:	2b04      	cmp	r3, #4
 80050f4:	d117      	bne.n	8005126 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050fa:	697a      	ldr	r2, [r7, #20]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005104:	2b00      	cmp	r3, #0
 8005106:	d00e      	beq.n	8005126 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f000 fa91 	bl	8005630 <DMA_CheckFifoParam>
 800510e:	4603      	mov	r3, r0
 8005110:	2b00      	cmp	r3, #0
 8005112:	d008      	beq.n	8005126 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2240      	movs	r2, #64	; 0x40
 8005118:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2201      	movs	r2, #1
 800511e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005122:	2301      	movs	r3, #1
 8005124:	e016      	b.n	8005154 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	697a      	ldr	r2, [r7, #20]
 800512c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800512e:	6878      	ldr	r0, [r7, #4]
 8005130:	f000 fa48 	bl	80055c4 <DMA_CalcBaseAndBitshift>
 8005134:	4603      	mov	r3, r0
 8005136:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800513c:	223f      	movs	r2, #63	; 0x3f
 800513e:	409a      	lsls	r2, r3
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2200      	movs	r2, #0
 8005148:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2201      	movs	r2, #1
 800514e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005152:	2300      	movs	r3, #0
}
 8005154:	4618      	mov	r0, r3
 8005156:	3718      	adds	r7, #24
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}
 800515c:	f010803f 	.word	0xf010803f

08005160 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af00      	add	r7, sp, #0
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607a      	str	r2, [r7, #4]
 800516c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800516e:	2300      	movs	r3, #0
 8005170:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005176:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800517e:	2b01      	cmp	r3, #1
 8005180:	d101      	bne.n	8005186 <HAL_DMA_Start_IT+0x26>
 8005182:	2302      	movs	r3, #2
 8005184:	e040      	b.n	8005208 <HAL_DMA_Start_IT+0xa8>
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005194:	b2db      	uxtb	r3, r3
 8005196:	2b01      	cmp	r3, #1
 8005198:	d12f      	bne.n	80051fa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	2202      	movs	r2, #2
 800519e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	2200      	movs	r2, #0
 80051a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	687a      	ldr	r2, [r7, #4]
 80051ac:	68b9      	ldr	r1, [r7, #8]
 80051ae:	68f8      	ldr	r0, [r7, #12]
 80051b0:	f000 f9da 	bl	8005568 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051b8:	223f      	movs	r2, #63	; 0x3f
 80051ba:	409a      	lsls	r2, r3
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f042 0216 	orr.w	r2, r2, #22
 80051ce:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d007      	beq.n	80051e8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f042 0208 	orr.w	r2, r2, #8
 80051e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f042 0201 	orr.w	r2, r2, #1
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	e005      	b.n	8005206 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2200      	movs	r2, #0
 80051fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005202:	2302      	movs	r3, #2
 8005204:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005206:	7dfb      	ldrb	r3, [r7, #23]
}
 8005208:	4618      	mov	r0, r3
 800520a:	3718      	adds	r7, #24
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}

08005210 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005210:	b480      	push	{r7}
 8005212:	b083      	sub	sp, #12
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800521e:	b2db      	uxtb	r3, r3
 8005220:	2b02      	cmp	r3, #2
 8005222:	d004      	beq.n	800522e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2280      	movs	r2, #128	; 0x80
 8005228:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e00c      	b.n	8005248 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2205      	movs	r2, #5
 8005232:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f022 0201 	bic.w	r2, r2, #1
 8005244:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005246:	2300      	movs	r3, #0
}
 8005248:	4618      	mov	r0, r3
 800524a:	370c      	adds	r7, #12
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b086      	sub	sp, #24
 8005258:	af00      	add	r7, sp, #0
 800525a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800525c:	2300      	movs	r3, #0
 800525e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005260:	4b92      	ldr	r3, [pc, #584]	; (80054ac <HAL_DMA_IRQHandler+0x258>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a92      	ldr	r2, [pc, #584]	; (80054b0 <HAL_DMA_IRQHandler+0x25c>)
 8005266:	fba2 2303 	umull	r2, r3, r2, r3
 800526a:	0a9b      	lsrs	r3, r3, #10
 800526c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005272:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800527e:	2208      	movs	r2, #8
 8005280:	409a      	lsls	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	4013      	ands	r3, r2
 8005286:	2b00      	cmp	r3, #0
 8005288:	d01a      	beq.n	80052c0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f003 0304 	and.w	r3, r3, #4
 8005294:	2b00      	cmp	r3, #0
 8005296:	d013      	beq.n	80052c0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f022 0204 	bic.w	r2, r2, #4
 80052a6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052ac:	2208      	movs	r2, #8
 80052ae:	409a      	lsls	r2, r3
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052b8:	f043 0201 	orr.w	r2, r3, #1
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052c4:	2201      	movs	r2, #1
 80052c6:	409a      	lsls	r2, r3
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	4013      	ands	r3, r2
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d012      	beq.n	80052f6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d00b      	beq.n	80052f6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052e2:	2201      	movs	r2, #1
 80052e4:	409a      	lsls	r2, r3
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ee:	f043 0202 	orr.w	r2, r3, #2
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052fa:	2204      	movs	r2, #4
 80052fc:	409a      	lsls	r2, r3
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	4013      	ands	r3, r2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d012      	beq.n	800532c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 0302 	and.w	r3, r3, #2
 8005310:	2b00      	cmp	r3, #0
 8005312:	d00b      	beq.n	800532c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005318:	2204      	movs	r2, #4
 800531a:	409a      	lsls	r2, r3
 800531c:	693b      	ldr	r3, [r7, #16]
 800531e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005324:	f043 0204 	orr.w	r2, r3, #4
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005330:	2210      	movs	r2, #16
 8005332:	409a      	lsls	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	4013      	ands	r3, r2
 8005338:	2b00      	cmp	r3, #0
 800533a:	d043      	beq.n	80053c4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0308 	and.w	r3, r3, #8
 8005346:	2b00      	cmp	r3, #0
 8005348:	d03c      	beq.n	80053c4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800534e:	2210      	movs	r2, #16
 8005350:	409a      	lsls	r2, r3
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005360:	2b00      	cmp	r3, #0
 8005362:	d018      	beq.n	8005396 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800536e:	2b00      	cmp	r3, #0
 8005370:	d108      	bne.n	8005384 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005376:	2b00      	cmp	r3, #0
 8005378:	d024      	beq.n	80053c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	4798      	blx	r3
 8005382:	e01f      	b.n	80053c4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005388:	2b00      	cmp	r3, #0
 800538a:	d01b      	beq.n	80053c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	4798      	blx	r3
 8005394:	e016      	b.n	80053c4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d107      	bne.n	80053b4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f022 0208 	bic.w	r2, r2, #8
 80053b2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d003      	beq.n	80053c4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053c8:	2220      	movs	r2, #32
 80053ca:	409a      	lsls	r2, r3
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	4013      	ands	r3, r2
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f000 808e 	beq.w	80054f2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 0310 	and.w	r3, r3, #16
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	f000 8086 	beq.w	80054f2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053ea:	2220      	movs	r2, #32
 80053ec:	409a      	lsls	r2, r3
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	2b05      	cmp	r3, #5
 80053fc:	d136      	bne.n	800546c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	681a      	ldr	r2, [r3, #0]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f022 0216 	bic.w	r2, r2, #22
 800540c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	695a      	ldr	r2, [r3, #20]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800541c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005422:	2b00      	cmp	r3, #0
 8005424:	d103      	bne.n	800542e <HAL_DMA_IRQHandler+0x1da>
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800542a:	2b00      	cmp	r3, #0
 800542c:	d007      	beq.n	800543e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681a      	ldr	r2, [r3, #0]
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f022 0208 	bic.w	r2, r2, #8
 800543c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005442:	223f      	movs	r2, #63	; 0x3f
 8005444:	409a      	lsls	r2, r3
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	2200      	movs	r2, #0
 800544e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2201      	movs	r2, #1
 8005456:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800545e:	2b00      	cmp	r3, #0
 8005460:	d07d      	beq.n	800555e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	4798      	blx	r3
        }
        return;
 800546a:	e078      	b.n	800555e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005476:	2b00      	cmp	r3, #0
 8005478:	d01c      	beq.n	80054b4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005484:	2b00      	cmp	r3, #0
 8005486:	d108      	bne.n	800549a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800548c:	2b00      	cmp	r3, #0
 800548e:	d030      	beq.n	80054f2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	4798      	blx	r3
 8005498:	e02b      	b.n	80054f2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d027      	beq.n	80054f2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	4798      	blx	r3
 80054aa:	e022      	b.n	80054f2 <HAL_DMA_IRQHandler+0x29e>
 80054ac:	20000d44 	.word	0x20000d44
 80054b0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d10f      	bne.n	80054e2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f022 0210 	bic.w	r2, r2, #16
 80054d0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2200      	movs	r2, #0
 80054d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2201      	movs	r2, #1
 80054de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d003      	beq.n	80054f2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d032      	beq.n	8005560 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054fe:	f003 0301 	and.w	r3, r3, #1
 8005502:	2b00      	cmp	r3, #0
 8005504:	d022      	beq.n	800554c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2205      	movs	r2, #5
 800550a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	681a      	ldr	r2, [r3, #0]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	f022 0201 	bic.w	r2, r2, #1
 800551c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	3301      	adds	r3, #1
 8005522:	60bb      	str	r3, [r7, #8]
 8005524:	697a      	ldr	r2, [r7, #20]
 8005526:	429a      	cmp	r2, r3
 8005528:	d307      	bcc.n	800553a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0301 	and.w	r3, r3, #1
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1f2      	bne.n	800551e <HAL_DMA_IRQHandler+0x2ca>
 8005538:	e000      	b.n	800553c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800553a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2200      	movs	r2, #0
 8005540:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005550:	2b00      	cmp	r3, #0
 8005552:	d005      	beq.n	8005560 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	4798      	blx	r3
 800555c:	e000      	b.n	8005560 <HAL_DMA_IRQHandler+0x30c>
        return;
 800555e:	bf00      	nop
    }
  }
}
 8005560:	3718      	adds	r7, #24
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop

08005568 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005568:	b480      	push	{r7}
 800556a:	b085      	sub	sp, #20
 800556c:	af00      	add	r7, sp, #0
 800556e:	60f8      	str	r0, [r7, #12]
 8005570:	60b9      	str	r1, [r7, #8]
 8005572:	607a      	str	r2, [r7, #4]
 8005574:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	681a      	ldr	r2, [r3, #0]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005584:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	683a      	ldr	r2, [r7, #0]
 800558c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	2b40      	cmp	r3, #64	; 0x40
 8005594:	d108      	bne.n	80055a8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	68ba      	ldr	r2, [r7, #8]
 80055a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80055a6:	e007      	b.n	80055b8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	68ba      	ldr	r2, [r7, #8]
 80055ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	60da      	str	r2, [r3, #12]
}
 80055b8:	bf00      	nop
 80055ba:	3714      	adds	r7, #20
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr

080055c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	3b10      	subs	r3, #16
 80055d4:	4a14      	ldr	r2, [pc, #80]	; (8005628 <DMA_CalcBaseAndBitshift+0x64>)
 80055d6:	fba2 2303 	umull	r2, r3, r2, r3
 80055da:	091b      	lsrs	r3, r3, #4
 80055dc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80055de:	4a13      	ldr	r2, [pc, #76]	; (800562c <DMA_CalcBaseAndBitshift+0x68>)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	4413      	add	r3, r2
 80055e4:	781b      	ldrb	r3, [r3, #0]
 80055e6:	461a      	mov	r2, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2b03      	cmp	r3, #3
 80055f0:	d909      	bls.n	8005606 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80055fa:	f023 0303 	bic.w	r3, r3, #3
 80055fe:	1d1a      	adds	r2, r3, #4
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	659a      	str	r2, [r3, #88]	; 0x58
 8005604:	e007      	b.n	8005616 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800560e:	f023 0303 	bic.w	r3, r3, #3
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800561a:	4618      	mov	r0, r3
 800561c:	3714      	adds	r7, #20
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop
 8005628:	aaaaaaab 	.word	0xaaaaaaab
 800562c:	0800c33c 	.word	0x0800c33c

08005630 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005630:	b480      	push	{r7}
 8005632:	b085      	sub	sp, #20
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005638:	2300      	movs	r3, #0
 800563a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005640:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	699b      	ldr	r3, [r3, #24]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d11f      	bne.n	800568a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	2b03      	cmp	r3, #3
 800564e:	d855      	bhi.n	80056fc <DMA_CheckFifoParam+0xcc>
 8005650:	a201      	add	r2, pc, #4	; (adr r2, 8005658 <DMA_CheckFifoParam+0x28>)
 8005652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005656:	bf00      	nop
 8005658:	08005669 	.word	0x08005669
 800565c:	0800567b 	.word	0x0800567b
 8005660:	08005669 	.word	0x08005669
 8005664:	080056fd 	.word	0x080056fd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800566c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005670:	2b00      	cmp	r3, #0
 8005672:	d045      	beq.n	8005700 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005678:	e042      	b.n	8005700 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800567e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005682:	d13f      	bne.n	8005704 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005688:	e03c      	b.n	8005704 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	699b      	ldr	r3, [r3, #24]
 800568e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005692:	d121      	bne.n	80056d8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005694:	68bb      	ldr	r3, [r7, #8]
 8005696:	2b03      	cmp	r3, #3
 8005698:	d836      	bhi.n	8005708 <DMA_CheckFifoParam+0xd8>
 800569a:	a201      	add	r2, pc, #4	; (adr r2, 80056a0 <DMA_CheckFifoParam+0x70>)
 800569c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056a0:	080056b1 	.word	0x080056b1
 80056a4:	080056b7 	.word	0x080056b7
 80056a8:	080056b1 	.word	0x080056b1
 80056ac:	080056c9 	.word	0x080056c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80056b0:	2301      	movs	r3, #1
 80056b2:	73fb      	strb	r3, [r7, #15]
      break;
 80056b4:	e02f      	b.n	8005716 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d024      	beq.n	800570c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80056c6:	e021      	b.n	800570c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056cc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80056d0:	d11e      	bne.n	8005710 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80056d6:	e01b      	b.n	8005710 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d902      	bls.n	80056e4 <DMA_CheckFifoParam+0xb4>
 80056de:	2b03      	cmp	r3, #3
 80056e0:	d003      	beq.n	80056ea <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80056e2:	e018      	b.n	8005716 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	73fb      	strb	r3, [r7, #15]
      break;
 80056e8:	e015      	b.n	8005716 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ee:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d00e      	beq.n	8005714 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80056f6:	2301      	movs	r3, #1
 80056f8:	73fb      	strb	r3, [r7, #15]
      break;
 80056fa:	e00b      	b.n	8005714 <DMA_CheckFifoParam+0xe4>
      break;
 80056fc:	bf00      	nop
 80056fe:	e00a      	b.n	8005716 <DMA_CheckFifoParam+0xe6>
      break;
 8005700:	bf00      	nop
 8005702:	e008      	b.n	8005716 <DMA_CheckFifoParam+0xe6>
      break;
 8005704:	bf00      	nop
 8005706:	e006      	b.n	8005716 <DMA_CheckFifoParam+0xe6>
      break;
 8005708:	bf00      	nop
 800570a:	e004      	b.n	8005716 <DMA_CheckFifoParam+0xe6>
      break;
 800570c:	bf00      	nop
 800570e:	e002      	b.n	8005716 <DMA_CheckFifoParam+0xe6>
      break;   
 8005710:	bf00      	nop
 8005712:	e000      	b.n	8005716 <DMA_CheckFifoParam+0xe6>
      break;
 8005714:	bf00      	nop
    }
  } 
  
  return status; 
 8005716:	7bfb      	ldrb	r3, [r7, #15]
}
 8005718:	4618      	mov	r0, r3
 800571a:	3714      	adds	r7, #20
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005724:	b480      	push	{r7}
 8005726:	b089      	sub	sp, #36	; 0x24
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
 800572c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800572e:	2300      	movs	r3, #0
 8005730:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005732:	2300      	movs	r3, #0
 8005734:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005736:	2300      	movs	r3, #0
 8005738:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800573a:	2300      	movs	r3, #0
 800573c:	61fb      	str	r3, [r7, #28]
 800573e:	e16b      	b.n	8005a18 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005740:	2201      	movs	r2, #1
 8005742:	69fb      	ldr	r3, [r7, #28]
 8005744:	fa02 f303 	lsl.w	r3, r2, r3
 8005748:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	697a      	ldr	r2, [r7, #20]
 8005750:	4013      	ands	r3, r2
 8005752:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005754:	693a      	ldr	r2, [r7, #16]
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	429a      	cmp	r2, r3
 800575a:	f040 815a 	bne.w	8005a12 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	2b01      	cmp	r3, #1
 8005764:	d00b      	beq.n	800577e <HAL_GPIO_Init+0x5a>
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	2b02      	cmp	r3, #2
 800576c:	d007      	beq.n	800577e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005772:	2b11      	cmp	r3, #17
 8005774:	d003      	beq.n	800577e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	2b12      	cmp	r3, #18
 800577c:	d130      	bne.n	80057e0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	005b      	lsls	r3, r3, #1
 8005788:	2203      	movs	r2, #3
 800578a:	fa02 f303 	lsl.w	r3, r2, r3
 800578e:	43db      	mvns	r3, r3
 8005790:	69ba      	ldr	r2, [r7, #24]
 8005792:	4013      	ands	r3, r2
 8005794:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005796:	683b      	ldr	r3, [r7, #0]
 8005798:	68da      	ldr	r2, [r3, #12]
 800579a:	69fb      	ldr	r3, [r7, #28]
 800579c:	005b      	lsls	r3, r3, #1
 800579e:	fa02 f303 	lsl.w	r3, r2, r3
 80057a2:	69ba      	ldr	r2, [r7, #24]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	69ba      	ldr	r2, [r7, #24]
 80057ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80057b4:	2201      	movs	r2, #1
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	fa02 f303 	lsl.w	r3, r2, r3
 80057bc:	43db      	mvns	r3, r3
 80057be:	69ba      	ldr	r2, [r7, #24]
 80057c0:	4013      	ands	r3, r2
 80057c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	091b      	lsrs	r3, r3, #4
 80057ca:	f003 0201 	and.w	r2, r3, #1
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	fa02 f303 	lsl.w	r3, r2, r3
 80057d4:	69ba      	ldr	r2, [r7, #24]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	69ba      	ldr	r2, [r7, #24]
 80057de:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	005b      	lsls	r3, r3, #1
 80057ea:	2203      	movs	r2, #3
 80057ec:	fa02 f303 	lsl.w	r3, r2, r3
 80057f0:	43db      	mvns	r3, r3
 80057f2:	69ba      	ldr	r2, [r7, #24]
 80057f4:	4013      	ands	r3, r2
 80057f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	689a      	ldr	r2, [r3, #8]
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	005b      	lsls	r3, r3, #1
 8005800:	fa02 f303 	lsl.w	r3, r2, r3
 8005804:	69ba      	ldr	r2, [r7, #24]
 8005806:	4313      	orrs	r3, r2
 8005808:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	69ba      	ldr	r2, [r7, #24]
 800580e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	2b02      	cmp	r3, #2
 8005816:	d003      	beq.n	8005820 <HAL_GPIO_Init+0xfc>
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	685b      	ldr	r3, [r3, #4]
 800581c:	2b12      	cmp	r3, #18
 800581e:	d123      	bne.n	8005868 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	08da      	lsrs	r2, r3, #3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	3208      	adds	r2, #8
 8005828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800582c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	f003 0307 	and.w	r3, r3, #7
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	220f      	movs	r2, #15
 8005838:	fa02 f303 	lsl.w	r3, r2, r3
 800583c:	43db      	mvns	r3, r3
 800583e:	69ba      	ldr	r2, [r7, #24]
 8005840:	4013      	ands	r3, r2
 8005842:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	691a      	ldr	r2, [r3, #16]
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	f003 0307 	and.w	r3, r3, #7
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	fa02 f303 	lsl.w	r3, r2, r3
 8005854:	69ba      	ldr	r2, [r7, #24]
 8005856:	4313      	orrs	r3, r2
 8005858:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	08da      	lsrs	r2, r3, #3
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	3208      	adds	r2, #8
 8005862:	69b9      	ldr	r1, [r7, #24]
 8005864:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	005b      	lsls	r3, r3, #1
 8005872:	2203      	movs	r2, #3
 8005874:	fa02 f303 	lsl.w	r3, r2, r3
 8005878:	43db      	mvns	r3, r3
 800587a:	69ba      	ldr	r2, [r7, #24]
 800587c:	4013      	ands	r3, r2
 800587e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	f003 0203 	and.w	r2, r3, #3
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	005b      	lsls	r3, r3, #1
 800588c:	fa02 f303 	lsl.w	r3, r2, r3
 8005890:	69ba      	ldr	r2, [r7, #24]
 8005892:	4313      	orrs	r3, r2
 8005894:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	69ba      	ldr	r2, [r7, #24]
 800589a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	f000 80b4 	beq.w	8005a12 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058aa:	2300      	movs	r3, #0
 80058ac:	60fb      	str	r3, [r7, #12]
 80058ae:	4b5f      	ldr	r3, [pc, #380]	; (8005a2c <HAL_GPIO_Init+0x308>)
 80058b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058b2:	4a5e      	ldr	r2, [pc, #376]	; (8005a2c <HAL_GPIO_Init+0x308>)
 80058b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80058b8:	6453      	str	r3, [r2, #68]	; 0x44
 80058ba:	4b5c      	ldr	r3, [pc, #368]	; (8005a2c <HAL_GPIO_Init+0x308>)
 80058bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058c2:	60fb      	str	r3, [r7, #12]
 80058c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80058c6:	4a5a      	ldr	r2, [pc, #360]	; (8005a30 <HAL_GPIO_Init+0x30c>)
 80058c8:	69fb      	ldr	r3, [r7, #28]
 80058ca:	089b      	lsrs	r3, r3, #2
 80058cc:	3302      	adds	r3, #2
 80058ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	f003 0303 	and.w	r3, r3, #3
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	220f      	movs	r2, #15
 80058de:	fa02 f303 	lsl.w	r3, r2, r3
 80058e2:	43db      	mvns	r3, r3
 80058e4:	69ba      	ldr	r2, [r7, #24]
 80058e6:	4013      	ands	r3, r2
 80058e8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4a51      	ldr	r2, [pc, #324]	; (8005a34 <HAL_GPIO_Init+0x310>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d02b      	beq.n	800594a <HAL_GPIO_Init+0x226>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4a50      	ldr	r2, [pc, #320]	; (8005a38 <HAL_GPIO_Init+0x314>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d025      	beq.n	8005946 <HAL_GPIO_Init+0x222>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a4f      	ldr	r2, [pc, #316]	; (8005a3c <HAL_GPIO_Init+0x318>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d01f      	beq.n	8005942 <HAL_GPIO_Init+0x21e>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a4e      	ldr	r2, [pc, #312]	; (8005a40 <HAL_GPIO_Init+0x31c>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d019      	beq.n	800593e <HAL_GPIO_Init+0x21a>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a4d      	ldr	r2, [pc, #308]	; (8005a44 <HAL_GPIO_Init+0x320>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d013      	beq.n	800593a <HAL_GPIO_Init+0x216>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	4a4c      	ldr	r2, [pc, #304]	; (8005a48 <HAL_GPIO_Init+0x324>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d00d      	beq.n	8005936 <HAL_GPIO_Init+0x212>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	4a4b      	ldr	r2, [pc, #300]	; (8005a4c <HAL_GPIO_Init+0x328>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d007      	beq.n	8005932 <HAL_GPIO_Init+0x20e>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	4a4a      	ldr	r2, [pc, #296]	; (8005a50 <HAL_GPIO_Init+0x32c>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d101      	bne.n	800592e <HAL_GPIO_Init+0x20a>
 800592a:	2307      	movs	r3, #7
 800592c:	e00e      	b.n	800594c <HAL_GPIO_Init+0x228>
 800592e:	2308      	movs	r3, #8
 8005930:	e00c      	b.n	800594c <HAL_GPIO_Init+0x228>
 8005932:	2306      	movs	r3, #6
 8005934:	e00a      	b.n	800594c <HAL_GPIO_Init+0x228>
 8005936:	2305      	movs	r3, #5
 8005938:	e008      	b.n	800594c <HAL_GPIO_Init+0x228>
 800593a:	2304      	movs	r3, #4
 800593c:	e006      	b.n	800594c <HAL_GPIO_Init+0x228>
 800593e:	2303      	movs	r3, #3
 8005940:	e004      	b.n	800594c <HAL_GPIO_Init+0x228>
 8005942:	2302      	movs	r3, #2
 8005944:	e002      	b.n	800594c <HAL_GPIO_Init+0x228>
 8005946:	2301      	movs	r3, #1
 8005948:	e000      	b.n	800594c <HAL_GPIO_Init+0x228>
 800594a:	2300      	movs	r3, #0
 800594c:	69fa      	ldr	r2, [r7, #28]
 800594e:	f002 0203 	and.w	r2, r2, #3
 8005952:	0092      	lsls	r2, r2, #2
 8005954:	4093      	lsls	r3, r2
 8005956:	69ba      	ldr	r2, [r7, #24]
 8005958:	4313      	orrs	r3, r2
 800595a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800595c:	4934      	ldr	r1, [pc, #208]	; (8005a30 <HAL_GPIO_Init+0x30c>)
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	089b      	lsrs	r3, r3, #2
 8005962:	3302      	adds	r3, #2
 8005964:	69ba      	ldr	r2, [r7, #24]
 8005966:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800596a:	4b3a      	ldr	r3, [pc, #232]	; (8005a54 <HAL_GPIO_Init+0x330>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	43db      	mvns	r3, r3
 8005974:	69ba      	ldr	r2, [r7, #24]
 8005976:	4013      	ands	r3, r2
 8005978:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005982:	2b00      	cmp	r3, #0
 8005984:	d003      	beq.n	800598e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005986:	69ba      	ldr	r2, [r7, #24]
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	4313      	orrs	r3, r2
 800598c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800598e:	4a31      	ldr	r2, [pc, #196]	; (8005a54 <HAL_GPIO_Init+0x330>)
 8005990:	69bb      	ldr	r3, [r7, #24]
 8005992:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005994:	4b2f      	ldr	r3, [pc, #188]	; (8005a54 <HAL_GPIO_Init+0x330>)
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	43db      	mvns	r3, r3
 800599e:	69ba      	ldr	r2, [r7, #24]
 80059a0:	4013      	ands	r3, r2
 80059a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d003      	beq.n	80059b8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80059b0:	69ba      	ldr	r2, [r7, #24]
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80059b8:	4a26      	ldr	r2, [pc, #152]	; (8005a54 <HAL_GPIO_Init+0x330>)
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80059be:	4b25      	ldr	r3, [pc, #148]	; (8005a54 <HAL_GPIO_Init+0x330>)
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	43db      	mvns	r3, r3
 80059c8:	69ba      	ldr	r2, [r7, #24]
 80059ca:	4013      	ands	r3, r2
 80059cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d003      	beq.n	80059e2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80059da:	69ba      	ldr	r2, [r7, #24]
 80059dc:	693b      	ldr	r3, [r7, #16]
 80059de:	4313      	orrs	r3, r2
 80059e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80059e2:	4a1c      	ldr	r2, [pc, #112]	; (8005a54 <HAL_GPIO_Init+0x330>)
 80059e4:	69bb      	ldr	r3, [r7, #24]
 80059e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80059e8:	4b1a      	ldr	r3, [pc, #104]	; (8005a54 <HAL_GPIO_Init+0x330>)
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	43db      	mvns	r3, r3
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	4013      	ands	r3, r2
 80059f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	685b      	ldr	r3, [r3, #4]
 80059fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d003      	beq.n	8005a0c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005a04:	69ba      	ldr	r2, [r7, #24]
 8005a06:	693b      	ldr	r3, [r7, #16]
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005a0c:	4a11      	ldr	r2, [pc, #68]	; (8005a54 <HAL_GPIO_Init+0x330>)
 8005a0e:	69bb      	ldr	r3, [r7, #24]
 8005a10:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	3301      	adds	r3, #1
 8005a16:	61fb      	str	r3, [r7, #28]
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	2b0f      	cmp	r3, #15
 8005a1c:	f67f ae90 	bls.w	8005740 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005a20:	bf00      	nop
 8005a22:	3724      	adds	r7, #36	; 0x24
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr
 8005a2c:	40023800 	.word	0x40023800
 8005a30:	40013800 	.word	0x40013800
 8005a34:	40020000 	.word	0x40020000
 8005a38:	40020400 	.word	0x40020400
 8005a3c:	40020800 	.word	0x40020800
 8005a40:	40020c00 	.word	0x40020c00
 8005a44:	40021000 	.word	0x40021000
 8005a48:	40021400 	.word	0x40021400
 8005a4c:	40021800 	.word	0x40021800
 8005a50:	40021c00 	.word	0x40021c00
 8005a54:	40013c00 	.word	0x40013c00

08005a58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	460b      	mov	r3, r1
 8005a62:	807b      	strh	r3, [r7, #2]
 8005a64:	4613      	mov	r3, r2
 8005a66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a68:	787b      	ldrb	r3, [r7, #1]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d003      	beq.n	8005a76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a6e:	887a      	ldrh	r2, [r7, #2]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005a74:	e003      	b.n	8005a7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005a76:	887b      	ldrh	r3, [r7, #2]
 8005a78:	041a      	lsls	r2, r3, #16
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	619a      	str	r2, [r3, #24]
}
 8005a7e:	bf00      	nop
 8005a80:	370c      	adds	r7, #12
 8005a82:	46bd      	mov	sp, r7
 8005a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a88:	4770      	bx	lr
	...

08005a8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b084      	sub	sp, #16
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d101      	bne.n	8005a9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	e11f      	b.n	8005cde <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d106      	bne.n	8005ab8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2200      	movs	r2, #0
 8005aae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f7fd fe52 	bl	800375c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2224      	movs	r2, #36	; 0x24
 8005abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f022 0201 	bic.w	r2, r2, #1
 8005ace:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ade:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005aee:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005af0:	f000 fd18 	bl	8006524 <HAL_RCC_GetPCLK1Freq>
 8005af4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	685b      	ldr	r3, [r3, #4]
 8005afa:	4a7b      	ldr	r2, [pc, #492]	; (8005ce8 <HAL_I2C_Init+0x25c>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d807      	bhi.n	8005b10 <HAL_I2C_Init+0x84>
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	4a7a      	ldr	r2, [pc, #488]	; (8005cec <HAL_I2C_Init+0x260>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	bf94      	ite	ls
 8005b08:	2301      	movls	r3, #1
 8005b0a:	2300      	movhi	r3, #0
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	e006      	b.n	8005b1e <HAL_I2C_Init+0x92>
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	4a77      	ldr	r2, [pc, #476]	; (8005cf0 <HAL_I2C_Init+0x264>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	bf94      	ite	ls
 8005b18:	2301      	movls	r3, #1
 8005b1a:	2300      	movhi	r3, #0
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d001      	beq.n	8005b26 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e0db      	b.n	8005cde <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	4a72      	ldr	r2, [pc, #456]	; (8005cf4 <HAL_I2C_Init+0x268>)
 8005b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8005b2e:	0c9b      	lsrs	r3, r3, #18
 8005b30:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	68ba      	ldr	r2, [r7, #8]
 8005b42:	430a      	orrs	r2, r1
 8005b44:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	6a1b      	ldr	r3, [r3, #32]
 8005b4c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	4a64      	ldr	r2, [pc, #400]	; (8005ce8 <HAL_I2C_Init+0x25c>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d802      	bhi.n	8005b60 <HAL_I2C_Init+0xd4>
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	3301      	adds	r3, #1
 8005b5e:	e009      	b.n	8005b74 <HAL_I2C_Init+0xe8>
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005b66:	fb02 f303 	mul.w	r3, r2, r3
 8005b6a:	4a63      	ldr	r2, [pc, #396]	; (8005cf8 <HAL_I2C_Init+0x26c>)
 8005b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b70:	099b      	lsrs	r3, r3, #6
 8005b72:	3301      	adds	r3, #1
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	6812      	ldr	r2, [r2, #0]
 8005b78:	430b      	orrs	r3, r1
 8005b7a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	69db      	ldr	r3, [r3, #28]
 8005b82:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005b86:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	4956      	ldr	r1, [pc, #344]	; (8005ce8 <HAL_I2C_Init+0x25c>)
 8005b90:	428b      	cmp	r3, r1
 8005b92:	d80d      	bhi.n	8005bb0 <HAL_I2C_Init+0x124>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	1e59      	subs	r1, r3, #1
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	005b      	lsls	r3, r3, #1
 8005b9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ba8:	2b04      	cmp	r3, #4
 8005baa:	bf38      	it	cc
 8005bac:	2304      	movcc	r3, #4
 8005bae:	e04f      	b.n	8005c50 <HAL_I2C_Init+0x1c4>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d111      	bne.n	8005bdc <HAL_I2C_Init+0x150>
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	1e58      	subs	r0, r3, #1
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6859      	ldr	r1, [r3, #4]
 8005bc0:	460b      	mov	r3, r1
 8005bc2:	005b      	lsls	r3, r3, #1
 8005bc4:	440b      	add	r3, r1
 8005bc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bca:	3301      	adds	r3, #1
 8005bcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	bf0c      	ite	eq
 8005bd4:	2301      	moveq	r3, #1
 8005bd6:	2300      	movne	r3, #0
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	e012      	b.n	8005c02 <HAL_I2C_Init+0x176>
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	1e58      	subs	r0, r3, #1
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6859      	ldr	r1, [r3, #4]
 8005be4:	460b      	mov	r3, r1
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	440b      	add	r3, r1
 8005bea:	0099      	lsls	r1, r3, #2
 8005bec:	440b      	add	r3, r1
 8005bee:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bf2:	3301      	adds	r3, #1
 8005bf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	bf0c      	ite	eq
 8005bfc:	2301      	moveq	r3, #1
 8005bfe:	2300      	movne	r3, #0
 8005c00:	b2db      	uxtb	r3, r3
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d001      	beq.n	8005c0a <HAL_I2C_Init+0x17e>
 8005c06:	2301      	movs	r3, #1
 8005c08:	e022      	b.n	8005c50 <HAL_I2C_Init+0x1c4>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d10e      	bne.n	8005c30 <HAL_I2C_Init+0x1a4>
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	1e58      	subs	r0, r3, #1
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6859      	ldr	r1, [r3, #4]
 8005c1a:	460b      	mov	r3, r1
 8005c1c:	005b      	lsls	r3, r3, #1
 8005c1e:	440b      	add	r3, r1
 8005c20:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c24:	3301      	adds	r3, #1
 8005c26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c2e:	e00f      	b.n	8005c50 <HAL_I2C_Init+0x1c4>
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	1e58      	subs	r0, r3, #1
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6859      	ldr	r1, [r3, #4]
 8005c38:	460b      	mov	r3, r1
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	440b      	add	r3, r1
 8005c3e:	0099      	lsls	r1, r3, #2
 8005c40:	440b      	add	r3, r1
 8005c42:	fbb0 f3f3 	udiv	r3, r0, r3
 8005c46:	3301      	adds	r3, #1
 8005c48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c4c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005c50:	6879      	ldr	r1, [r7, #4]
 8005c52:	6809      	ldr	r1, [r1, #0]
 8005c54:	4313      	orrs	r3, r2
 8005c56:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	69da      	ldr	r2, [r3, #28]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6a1b      	ldr	r3, [r3, #32]
 8005c6a:	431a      	orrs	r2, r3
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	430a      	orrs	r2, r1
 8005c72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005c7e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	6911      	ldr	r1, [r2, #16]
 8005c86:	687a      	ldr	r2, [r7, #4]
 8005c88:	68d2      	ldr	r2, [r2, #12]
 8005c8a:	4311      	orrs	r1, r2
 8005c8c:	687a      	ldr	r2, [r7, #4]
 8005c8e:	6812      	ldr	r2, [r2, #0]
 8005c90:	430b      	orrs	r3, r1
 8005c92:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	695a      	ldr	r2, [r3, #20]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	699b      	ldr	r3, [r3, #24]
 8005ca6:	431a      	orrs	r2, r3
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	430a      	orrs	r2, r1
 8005cae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f042 0201 	orr.w	r2, r2, #1
 8005cbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2220      	movs	r2, #32
 8005cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005cdc:	2300      	movs	r3, #0
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	000186a0 	.word	0x000186a0
 8005cec:	001e847f 	.word	0x001e847f
 8005cf0:	003d08ff 	.word	0x003d08ff
 8005cf4:	431bde83 	.word	0x431bde83
 8005cf8:	10624dd3 	.word	0x10624dd3

08005cfc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b086      	sub	sp, #24
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d101      	bne.n	8005d0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e25b      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 0301 	and.w	r3, r3, #1
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d075      	beq.n	8005e06 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d1a:	4ba3      	ldr	r3, [pc, #652]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	f003 030c 	and.w	r3, r3, #12
 8005d22:	2b04      	cmp	r3, #4
 8005d24:	d00c      	beq.n	8005d40 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d26:	4ba0      	ldr	r3, [pc, #640]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005d2e:	2b08      	cmp	r3, #8
 8005d30:	d112      	bne.n	8005d58 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d32:	4b9d      	ldr	r3, [pc, #628]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005d3e:	d10b      	bne.n	8005d58 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d40:	4b99      	ldr	r3, [pc, #612]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d05b      	beq.n	8005e04 <HAL_RCC_OscConfig+0x108>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d157      	bne.n	8005e04 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	e236      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d60:	d106      	bne.n	8005d70 <HAL_RCC_OscConfig+0x74>
 8005d62:	4b91      	ldr	r3, [pc, #580]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a90      	ldr	r2, [pc, #576]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005d68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d6c:	6013      	str	r3, [r2, #0]
 8005d6e:	e01d      	b.n	8005dac <HAL_RCC_OscConfig+0xb0>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	685b      	ldr	r3, [r3, #4]
 8005d74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d78:	d10c      	bne.n	8005d94 <HAL_RCC_OscConfig+0x98>
 8005d7a:	4b8b      	ldr	r3, [pc, #556]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a8a      	ldr	r2, [pc, #552]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005d80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d84:	6013      	str	r3, [r2, #0]
 8005d86:	4b88      	ldr	r3, [pc, #544]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a87      	ldr	r2, [pc, #540]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005d8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d90:	6013      	str	r3, [r2, #0]
 8005d92:	e00b      	b.n	8005dac <HAL_RCC_OscConfig+0xb0>
 8005d94:	4b84      	ldr	r3, [pc, #528]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a83      	ldr	r2, [pc, #524]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005d9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d9e:	6013      	str	r3, [r2, #0]
 8005da0:	4b81      	ldr	r3, [pc, #516]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a80      	ldr	r2, [pc, #512]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005da6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005daa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d013      	beq.n	8005ddc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005db4:	f7fe fd84 	bl	80048c0 <HAL_GetTick>
 8005db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dba:	e008      	b.n	8005dce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005dbc:	f7fe fd80 	bl	80048c0 <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	2b64      	cmp	r3, #100	; 0x64
 8005dc8:	d901      	bls.n	8005dce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005dca:	2303      	movs	r3, #3
 8005dcc:	e1fb      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dce:	4b76      	ldr	r3, [pc, #472]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d0f0      	beq.n	8005dbc <HAL_RCC_OscConfig+0xc0>
 8005dda:	e014      	b.n	8005e06 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ddc:	f7fe fd70 	bl	80048c0 <HAL_GetTick>
 8005de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005de2:	e008      	b.n	8005df6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005de4:	f7fe fd6c 	bl	80048c0 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b64      	cmp	r3, #100	; 0x64
 8005df0:	d901      	bls.n	8005df6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e1e7      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005df6:	4b6c      	ldr	r3, [pc, #432]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d1f0      	bne.n	8005de4 <HAL_RCC_OscConfig+0xe8>
 8005e02:	e000      	b.n	8005e06 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 0302 	and.w	r3, r3, #2
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d063      	beq.n	8005eda <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e12:	4b65      	ldr	r3, [pc, #404]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	f003 030c 	and.w	r3, r3, #12
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d00b      	beq.n	8005e36 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e1e:	4b62      	ldr	r3, [pc, #392]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005e26:	2b08      	cmp	r3, #8
 8005e28:	d11c      	bne.n	8005e64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e2a:	4b5f      	ldr	r3, [pc, #380]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d116      	bne.n	8005e64 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e36:	4b5c      	ldr	r3, [pc, #368]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 0302 	and.w	r3, r3, #2
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d005      	beq.n	8005e4e <HAL_RCC_OscConfig+0x152>
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	68db      	ldr	r3, [r3, #12]
 8005e46:	2b01      	cmp	r3, #1
 8005e48:	d001      	beq.n	8005e4e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	e1bb      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e4e:	4b56      	ldr	r3, [pc, #344]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	691b      	ldr	r3, [r3, #16]
 8005e5a:	00db      	lsls	r3, r3, #3
 8005e5c:	4952      	ldr	r1, [pc, #328]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e62:	e03a      	b.n	8005eda <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d020      	beq.n	8005eae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e6c:	4b4f      	ldr	r3, [pc, #316]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005e6e:	2201      	movs	r2, #1
 8005e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e72:	f7fe fd25 	bl	80048c0 <HAL_GetTick>
 8005e76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e78:	e008      	b.n	8005e8c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005e7a:	f7fe fd21 	bl	80048c0 <HAL_GetTick>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	693b      	ldr	r3, [r7, #16]
 8005e82:	1ad3      	subs	r3, r2, r3
 8005e84:	2b02      	cmp	r3, #2
 8005e86:	d901      	bls.n	8005e8c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005e88:	2303      	movs	r3, #3
 8005e8a:	e19c      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e8c:	4b46      	ldr	r3, [pc, #280]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 0302 	and.w	r3, r3, #2
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d0f0      	beq.n	8005e7a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e98:	4b43      	ldr	r3, [pc, #268]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	691b      	ldr	r3, [r3, #16]
 8005ea4:	00db      	lsls	r3, r3, #3
 8005ea6:	4940      	ldr	r1, [pc, #256]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	600b      	str	r3, [r1, #0]
 8005eac:	e015      	b.n	8005eda <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005eae:	4b3f      	ldr	r3, [pc, #252]	; (8005fac <HAL_RCC_OscConfig+0x2b0>)
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb4:	f7fe fd04 	bl	80048c0 <HAL_GetTick>
 8005eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005eba:	e008      	b.n	8005ece <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005ebc:	f7fe fd00 	bl	80048c0 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d901      	bls.n	8005ece <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005eca:	2303      	movs	r3, #3
 8005ecc:	e17b      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ece:	4b36      	ldr	r3, [pc, #216]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f003 0302 	and.w	r3, r3, #2
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d1f0      	bne.n	8005ebc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f003 0308 	and.w	r3, r3, #8
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d030      	beq.n	8005f48 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	695b      	ldr	r3, [r3, #20]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d016      	beq.n	8005f1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005eee:	4b30      	ldr	r3, [pc, #192]	; (8005fb0 <HAL_RCC_OscConfig+0x2b4>)
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ef4:	f7fe fce4 	bl	80048c0 <HAL_GetTick>
 8005ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005efa:	e008      	b.n	8005f0e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005efc:	f7fe fce0 	bl	80048c0 <HAL_GetTick>
 8005f00:	4602      	mov	r2, r0
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	1ad3      	subs	r3, r2, r3
 8005f06:	2b02      	cmp	r3, #2
 8005f08:	d901      	bls.n	8005f0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	e15b      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f0e:	4b26      	ldr	r3, [pc, #152]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005f10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f12:	f003 0302 	and.w	r3, r3, #2
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d0f0      	beq.n	8005efc <HAL_RCC_OscConfig+0x200>
 8005f1a:	e015      	b.n	8005f48 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f1c:	4b24      	ldr	r3, [pc, #144]	; (8005fb0 <HAL_RCC_OscConfig+0x2b4>)
 8005f1e:	2200      	movs	r2, #0
 8005f20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f22:	f7fe fccd 	bl	80048c0 <HAL_GetTick>
 8005f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f28:	e008      	b.n	8005f3c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005f2a:	f7fe fcc9 	bl	80048c0 <HAL_GetTick>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	1ad3      	subs	r3, r2, r3
 8005f34:	2b02      	cmp	r3, #2
 8005f36:	d901      	bls.n	8005f3c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005f38:	2303      	movs	r3, #3
 8005f3a:	e144      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f3c:	4b1a      	ldr	r3, [pc, #104]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005f3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005f40:	f003 0302 	and.w	r3, r3, #2
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d1f0      	bne.n	8005f2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 0304 	and.w	r3, r3, #4
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	f000 80a0 	beq.w	8006096 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f56:	2300      	movs	r3, #0
 8005f58:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f5a:	4b13      	ldr	r3, [pc, #76]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d10f      	bne.n	8005f86 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f66:	2300      	movs	r3, #0
 8005f68:	60bb      	str	r3, [r7, #8]
 8005f6a:	4b0f      	ldr	r3, [pc, #60]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f6e:	4a0e      	ldr	r2, [pc, #56]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005f70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f74:	6413      	str	r3, [r2, #64]	; 0x40
 8005f76:	4b0c      	ldr	r3, [pc, #48]	; (8005fa8 <HAL_RCC_OscConfig+0x2ac>)
 8005f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f7e:	60bb      	str	r3, [r7, #8]
 8005f80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f82:	2301      	movs	r3, #1
 8005f84:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f86:	4b0b      	ldr	r3, [pc, #44]	; (8005fb4 <HAL_RCC_OscConfig+0x2b8>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d121      	bne.n	8005fd6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f92:	4b08      	ldr	r3, [pc, #32]	; (8005fb4 <HAL_RCC_OscConfig+0x2b8>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	4a07      	ldr	r2, [pc, #28]	; (8005fb4 <HAL_RCC_OscConfig+0x2b8>)
 8005f98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f9e:	f7fe fc8f 	bl	80048c0 <HAL_GetTick>
 8005fa2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fa4:	e011      	b.n	8005fca <HAL_RCC_OscConfig+0x2ce>
 8005fa6:	bf00      	nop
 8005fa8:	40023800 	.word	0x40023800
 8005fac:	42470000 	.word	0x42470000
 8005fb0:	42470e80 	.word	0x42470e80
 8005fb4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fb8:	f7fe fc82 	bl	80048c0 <HAL_GetTick>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	693b      	ldr	r3, [r7, #16]
 8005fc0:	1ad3      	subs	r3, r2, r3
 8005fc2:	2b02      	cmp	r3, #2
 8005fc4:	d901      	bls.n	8005fca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005fc6:	2303      	movs	r3, #3
 8005fc8:	e0fd      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fca:	4b81      	ldr	r3, [pc, #516]	; (80061d0 <HAL_RCC_OscConfig+0x4d4>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d0f0      	beq.n	8005fb8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	2b01      	cmp	r3, #1
 8005fdc:	d106      	bne.n	8005fec <HAL_RCC_OscConfig+0x2f0>
 8005fde:	4b7d      	ldr	r3, [pc, #500]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 8005fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fe2:	4a7c      	ldr	r2, [pc, #496]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 8005fe4:	f043 0301 	orr.w	r3, r3, #1
 8005fe8:	6713      	str	r3, [r2, #112]	; 0x70
 8005fea:	e01c      	b.n	8006026 <HAL_RCC_OscConfig+0x32a>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	2b05      	cmp	r3, #5
 8005ff2:	d10c      	bne.n	800600e <HAL_RCC_OscConfig+0x312>
 8005ff4:	4b77      	ldr	r3, [pc, #476]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 8005ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ff8:	4a76      	ldr	r2, [pc, #472]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 8005ffa:	f043 0304 	orr.w	r3, r3, #4
 8005ffe:	6713      	str	r3, [r2, #112]	; 0x70
 8006000:	4b74      	ldr	r3, [pc, #464]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 8006002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006004:	4a73      	ldr	r2, [pc, #460]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 8006006:	f043 0301 	orr.w	r3, r3, #1
 800600a:	6713      	str	r3, [r2, #112]	; 0x70
 800600c:	e00b      	b.n	8006026 <HAL_RCC_OscConfig+0x32a>
 800600e:	4b71      	ldr	r3, [pc, #452]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 8006010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006012:	4a70      	ldr	r2, [pc, #448]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 8006014:	f023 0301 	bic.w	r3, r3, #1
 8006018:	6713      	str	r3, [r2, #112]	; 0x70
 800601a:	4b6e      	ldr	r3, [pc, #440]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 800601c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800601e:	4a6d      	ldr	r2, [pc, #436]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 8006020:	f023 0304 	bic.w	r3, r3, #4
 8006024:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d015      	beq.n	800605a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800602e:	f7fe fc47 	bl	80048c0 <HAL_GetTick>
 8006032:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006034:	e00a      	b.n	800604c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006036:	f7fe fc43 	bl	80048c0 <HAL_GetTick>
 800603a:	4602      	mov	r2, r0
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	1ad3      	subs	r3, r2, r3
 8006040:	f241 3288 	movw	r2, #5000	; 0x1388
 8006044:	4293      	cmp	r3, r2
 8006046:	d901      	bls.n	800604c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006048:	2303      	movs	r3, #3
 800604a:	e0bc      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800604c:	4b61      	ldr	r3, [pc, #388]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 800604e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006050:	f003 0302 	and.w	r3, r3, #2
 8006054:	2b00      	cmp	r3, #0
 8006056:	d0ee      	beq.n	8006036 <HAL_RCC_OscConfig+0x33a>
 8006058:	e014      	b.n	8006084 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800605a:	f7fe fc31 	bl	80048c0 <HAL_GetTick>
 800605e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006060:	e00a      	b.n	8006078 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006062:	f7fe fc2d 	bl	80048c0 <HAL_GetTick>
 8006066:	4602      	mov	r2, r0
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	1ad3      	subs	r3, r2, r3
 800606c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006070:	4293      	cmp	r3, r2
 8006072:	d901      	bls.n	8006078 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006074:	2303      	movs	r3, #3
 8006076:	e0a6      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006078:	4b56      	ldr	r3, [pc, #344]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 800607a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800607c:	f003 0302 	and.w	r3, r3, #2
 8006080:	2b00      	cmp	r3, #0
 8006082:	d1ee      	bne.n	8006062 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006084:	7dfb      	ldrb	r3, [r7, #23]
 8006086:	2b01      	cmp	r3, #1
 8006088:	d105      	bne.n	8006096 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800608a:	4b52      	ldr	r3, [pc, #328]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 800608c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608e:	4a51      	ldr	r2, [pc, #324]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 8006090:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006094:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	699b      	ldr	r3, [r3, #24]
 800609a:	2b00      	cmp	r3, #0
 800609c:	f000 8092 	beq.w	80061c4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80060a0:	4b4c      	ldr	r3, [pc, #304]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	f003 030c 	and.w	r3, r3, #12
 80060a8:	2b08      	cmp	r3, #8
 80060aa:	d05c      	beq.n	8006166 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	699b      	ldr	r3, [r3, #24]
 80060b0:	2b02      	cmp	r3, #2
 80060b2:	d141      	bne.n	8006138 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060b4:	4b48      	ldr	r3, [pc, #288]	; (80061d8 <HAL_RCC_OscConfig+0x4dc>)
 80060b6:	2200      	movs	r2, #0
 80060b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060ba:	f7fe fc01 	bl	80048c0 <HAL_GetTick>
 80060be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060c0:	e008      	b.n	80060d4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060c2:	f7fe fbfd 	bl	80048c0 <HAL_GetTick>
 80060c6:	4602      	mov	r2, r0
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	1ad3      	subs	r3, r2, r3
 80060cc:	2b02      	cmp	r3, #2
 80060ce:	d901      	bls.n	80060d4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80060d0:	2303      	movs	r3, #3
 80060d2:	e078      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060d4:	4b3f      	ldr	r3, [pc, #252]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d1f0      	bne.n	80060c2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	69da      	ldr	r2, [r3, #28]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6a1b      	ldr	r3, [r3, #32]
 80060e8:	431a      	orrs	r2, r3
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ee:	019b      	lsls	r3, r3, #6
 80060f0:	431a      	orrs	r2, r3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f6:	085b      	lsrs	r3, r3, #1
 80060f8:	3b01      	subs	r3, #1
 80060fa:	041b      	lsls	r3, r3, #16
 80060fc:	431a      	orrs	r2, r3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006102:	061b      	lsls	r3, r3, #24
 8006104:	4933      	ldr	r1, [pc, #204]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 8006106:	4313      	orrs	r3, r2
 8006108:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800610a:	4b33      	ldr	r3, [pc, #204]	; (80061d8 <HAL_RCC_OscConfig+0x4dc>)
 800610c:	2201      	movs	r2, #1
 800610e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006110:	f7fe fbd6 	bl	80048c0 <HAL_GetTick>
 8006114:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006116:	e008      	b.n	800612a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006118:	f7fe fbd2 	bl	80048c0 <HAL_GetTick>
 800611c:	4602      	mov	r2, r0
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	1ad3      	subs	r3, r2, r3
 8006122:	2b02      	cmp	r3, #2
 8006124:	d901      	bls.n	800612a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e04d      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800612a:	4b2a      	ldr	r3, [pc, #168]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006132:	2b00      	cmp	r3, #0
 8006134:	d0f0      	beq.n	8006118 <HAL_RCC_OscConfig+0x41c>
 8006136:	e045      	b.n	80061c4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006138:	4b27      	ldr	r3, [pc, #156]	; (80061d8 <HAL_RCC_OscConfig+0x4dc>)
 800613a:	2200      	movs	r2, #0
 800613c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800613e:	f7fe fbbf 	bl	80048c0 <HAL_GetTick>
 8006142:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006144:	e008      	b.n	8006158 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006146:	f7fe fbbb 	bl	80048c0 <HAL_GetTick>
 800614a:	4602      	mov	r2, r0
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	1ad3      	subs	r3, r2, r3
 8006150:	2b02      	cmp	r3, #2
 8006152:	d901      	bls.n	8006158 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006154:	2303      	movs	r3, #3
 8006156:	e036      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006158:	4b1e      	ldr	r3, [pc, #120]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006160:	2b00      	cmp	r3, #0
 8006162:	d1f0      	bne.n	8006146 <HAL_RCC_OscConfig+0x44a>
 8006164:	e02e      	b.n	80061c4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	699b      	ldr	r3, [r3, #24]
 800616a:	2b01      	cmp	r3, #1
 800616c:	d101      	bne.n	8006172 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e029      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006172:	4b18      	ldr	r3, [pc, #96]	; (80061d4 <HAL_RCC_OscConfig+0x4d8>)
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	69db      	ldr	r3, [r3, #28]
 8006182:	429a      	cmp	r2, r3
 8006184:	d11c      	bne.n	80061c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006190:	429a      	cmp	r2, r3
 8006192:	d115      	bne.n	80061c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006194:	68fa      	ldr	r2, [r7, #12]
 8006196:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800619a:	4013      	ands	r3, r2
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80061a0:	4293      	cmp	r3, r2
 80061a2:	d10d      	bne.n	80061c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80061ae:	429a      	cmp	r2, r3
 80061b0:	d106      	bne.n	80061c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80061bc:	429a      	cmp	r2, r3
 80061be:	d001      	beq.n	80061c4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	e000      	b.n	80061c6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3718      	adds	r7, #24
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	40007000 	.word	0x40007000
 80061d4:	40023800 	.word	0x40023800
 80061d8:	42470060 	.word	0x42470060

080061dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d101      	bne.n	80061f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e0cc      	b.n	800638a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80061f0:	4b68      	ldr	r3, [pc, #416]	; (8006394 <HAL_RCC_ClockConfig+0x1b8>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 030f 	and.w	r3, r3, #15
 80061f8:	683a      	ldr	r2, [r7, #0]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d90c      	bls.n	8006218 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061fe:	4b65      	ldr	r3, [pc, #404]	; (8006394 <HAL_RCC_ClockConfig+0x1b8>)
 8006200:	683a      	ldr	r2, [r7, #0]
 8006202:	b2d2      	uxtb	r2, r2
 8006204:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006206:	4b63      	ldr	r3, [pc, #396]	; (8006394 <HAL_RCC_ClockConfig+0x1b8>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 030f 	and.w	r3, r3, #15
 800620e:	683a      	ldr	r2, [r7, #0]
 8006210:	429a      	cmp	r2, r3
 8006212:	d001      	beq.n	8006218 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	e0b8      	b.n	800638a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 0302 	and.w	r3, r3, #2
 8006220:	2b00      	cmp	r3, #0
 8006222:	d020      	beq.n	8006266 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f003 0304 	and.w	r3, r3, #4
 800622c:	2b00      	cmp	r3, #0
 800622e:	d005      	beq.n	800623c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006230:	4b59      	ldr	r3, [pc, #356]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	4a58      	ldr	r2, [pc, #352]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 8006236:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800623a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f003 0308 	and.w	r3, r3, #8
 8006244:	2b00      	cmp	r3, #0
 8006246:	d005      	beq.n	8006254 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006248:	4b53      	ldr	r3, [pc, #332]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	4a52      	ldr	r2, [pc, #328]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 800624e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006252:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006254:	4b50      	ldr	r3, [pc, #320]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	689b      	ldr	r3, [r3, #8]
 8006260:	494d      	ldr	r1, [pc, #308]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 8006262:	4313      	orrs	r3, r2
 8006264:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f003 0301 	and.w	r3, r3, #1
 800626e:	2b00      	cmp	r3, #0
 8006270:	d044      	beq.n	80062fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	2b01      	cmp	r3, #1
 8006278:	d107      	bne.n	800628a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800627a:	4b47      	ldr	r3, [pc, #284]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006282:	2b00      	cmp	r3, #0
 8006284:	d119      	bne.n	80062ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	e07f      	b.n	800638a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	685b      	ldr	r3, [r3, #4]
 800628e:	2b02      	cmp	r3, #2
 8006290:	d003      	beq.n	800629a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006296:	2b03      	cmp	r3, #3
 8006298:	d107      	bne.n	80062aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800629a:	4b3f      	ldr	r3, [pc, #252]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d109      	bne.n	80062ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e06f      	b.n	800638a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062aa:	4b3b      	ldr	r3, [pc, #236]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f003 0302 	and.w	r3, r3, #2
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d101      	bne.n	80062ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80062b6:	2301      	movs	r3, #1
 80062b8:	e067      	b.n	800638a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80062ba:	4b37      	ldr	r3, [pc, #220]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 80062bc:	689b      	ldr	r3, [r3, #8]
 80062be:	f023 0203 	bic.w	r2, r3, #3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	4934      	ldr	r1, [pc, #208]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 80062c8:	4313      	orrs	r3, r2
 80062ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80062cc:	f7fe faf8 	bl	80048c0 <HAL_GetTick>
 80062d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062d2:	e00a      	b.n	80062ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80062d4:	f7fe faf4 	bl	80048c0 <HAL_GetTick>
 80062d8:	4602      	mov	r2, r0
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	1ad3      	subs	r3, r2, r3
 80062de:	f241 3288 	movw	r2, #5000	; 0x1388
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d901      	bls.n	80062ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80062e6:	2303      	movs	r3, #3
 80062e8:	e04f      	b.n	800638a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062ea:	4b2b      	ldr	r3, [pc, #172]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 80062ec:	689b      	ldr	r3, [r3, #8]
 80062ee:	f003 020c 	and.w	r2, r3, #12
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	685b      	ldr	r3, [r3, #4]
 80062f6:	009b      	lsls	r3, r3, #2
 80062f8:	429a      	cmp	r2, r3
 80062fa:	d1eb      	bne.n	80062d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80062fc:	4b25      	ldr	r3, [pc, #148]	; (8006394 <HAL_RCC_ClockConfig+0x1b8>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f003 030f 	and.w	r3, r3, #15
 8006304:	683a      	ldr	r2, [r7, #0]
 8006306:	429a      	cmp	r2, r3
 8006308:	d20c      	bcs.n	8006324 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800630a:	4b22      	ldr	r3, [pc, #136]	; (8006394 <HAL_RCC_ClockConfig+0x1b8>)
 800630c:	683a      	ldr	r2, [r7, #0]
 800630e:	b2d2      	uxtb	r2, r2
 8006310:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006312:	4b20      	ldr	r3, [pc, #128]	; (8006394 <HAL_RCC_ClockConfig+0x1b8>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f003 030f 	and.w	r3, r3, #15
 800631a:	683a      	ldr	r2, [r7, #0]
 800631c:	429a      	cmp	r2, r3
 800631e:	d001      	beq.n	8006324 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006320:	2301      	movs	r3, #1
 8006322:	e032      	b.n	800638a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f003 0304 	and.w	r3, r3, #4
 800632c:	2b00      	cmp	r3, #0
 800632e:	d008      	beq.n	8006342 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006330:	4b19      	ldr	r3, [pc, #100]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	4916      	ldr	r1, [pc, #88]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 800633e:	4313      	orrs	r3, r2
 8006340:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 0308 	and.w	r3, r3, #8
 800634a:	2b00      	cmp	r3, #0
 800634c:	d009      	beq.n	8006362 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800634e:	4b12      	ldr	r3, [pc, #72]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	691b      	ldr	r3, [r3, #16]
 800635a:	00db      	lsls	r3, r3, #3
 800635c:	490e      	ldr	r1, [pc, #56]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 800635e:	4313      	orrs	r3, r2
 8006360:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006362:	f000 f821 	bl	80063a8 <HAL_RCC_GetSysClockFreq>
 8006366:	4601      	mov	r1, r0
 8006368:	4b0b      	ldr	r3, [pc, #44]	; (8006398 <HAL_RCC_ClockConfig+0x1bc>)
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	091b      	lsrs	r3, r3, #4
 800636e:	f003 030f 	and.w	r3, r3, #15
 8006372:	4a0a      	ldr	r2, [pc, #40]	; (800639c <HAL_RCC_ClockConfig+0x1c0>)
 8006374:	5cd3      	ldrb	r3, [r2, r3]
 8006376:	fa21 f303 	lsr.w	r3, r1, r3
 800637a:	4a09      	ldr	r2, [pc, #36]	; (80063a0 <HAL_RCC_ClockConfig+0x1c4>)
 800637c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800637e:	4b09      	ldr	r3, [pc, #36]	; (80063a4 <HAL_RCC_ClockConfig+0x1c8>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4618      	mov	r0, r3
 8006384:	f7fe fa58 	bl	8004838 <HAL_InitTick>

  return HAL_OK;
 8006388:	2300      	movs	r3, #0
}
 800638a:	4618      	mov	r0, r3
 800638c:	3710      	adds	r7, #16
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	40023c00 	.word	0x40023c00
 8006398:	40023800 	.word	0x40023800
 800639c:	0800c324 	.word	0x0800c324
 80063a0:	20000d44 	.word	0x20000d44
 80063a4:	20000d48 	.word	0x20000d48

080063a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063aa:	b085      	sub	sp, #20
 80063ac:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80063ae:	2300      	movs	r3, #0
 80063b0:	607b      	str	r3, [r7, #4]
 80063b2:	2300      	movs	r3, #0
 80063b4:	60fb      	str	r3, [r7, #12]
 80063b6:	2300      	movs	r3, #0
 80063b8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80063ba:	2300      	movs	r3, #0
 80063bc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80063be:	4b50      	ldr	r3, [pc, #320]	; (8006500 <HAL_RCC_GetSysClockFreq+0x158>)
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f003 030c 	and.w	r3, r3, #12
 80063c6:	2b04      	cmp	r3, #4
 80063c8:	d007      	beq.n	80063da <HAL_RCC_GetSysClockFreq+0x32>
 80063ca:	2b08      	cmp	r3, #8
 80063cc:	d008      	beq.n	80063e0 <HAL_RCC_GetSysClockFreq+0x38>
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	f040 808d 	bne.w	80064ee <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80063d4:	4b4b      	ldr	r3, [pc, #300]	; (8006504 <HAL_RCC_GetSysClockFreq+0x15c>)
 80063d6:	60bb      	str	r3, [r7, #8]
       break;
 80063d8:	e08c      	b.n	80064f4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80063da:	4b4b      	ldr	r3, [pc, #300]	; (8006508 <HAL_RCC_GetSysClockFreq+0x160>)
 80063dc:	60bb      	str	r3, [r7, #8]
      break;
 80063de:	e089      	b.n	80064f4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80063e0:	4b47      	ldr	r3, [pc, #284]	; (8006500 <HAL_RCC_GetSysClockFreq+0x158>)
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80063e8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80063ea:	4b45      	ldr	r3, [pc, #276]	; (8006500 <HAL_RCC_GetSysClockFreq+0x158>)
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d023      	beq.n	800643e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063f6:	4b42      	ldr	r3, [pc, #264]	; (8006500 <HAL_RCC_GetSysClockFreq+0x158>)
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	099b      	lsrs	r3, r3, #6
 80063fc:	f04f 0400 	mov.w	r4, #0
 8006400:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006404:	f04f 0200 	mov.w	r2, #0
 8006408:	ea03 0501 	and.w	r5, r3, r1
 800640c:	ea04 0602 	and.w	r6, r4, r2
 8006410:	4a3d      	ldr	r2, [pc, #244]	; (8006508 <HAL_RCC_GetSysClockFreq+0x160>)
 8006412:	fb02 f106 	mul.w	r1, r2, r6
 8006416:	2200      	movs	r2, #0
 8006418:	fb02 f205 	mul.w	r2, r2, r5
 800641c:	440a      	add	r2, r1
 800641e:	493a      	ldr	r1, [pc, #232]	; (8006508 <HAL_RCC_GetSysClockFreq+0x160>)
 8006420:	fba5 0101 	umull	r0, r1, r5, r1
 8006424:	1853      	adds	r3, r2, r1
 8006426:	4619      	mov	r1, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f04f 0400 	mov.w	r4, #0
 800642e:	461a      	mov	r2, r3
 8006430:	4623      	mov	r3, r4
 8006432:	f7fa fc09 	bl	8000c48 <__aeabi_uldivmod>
 8006436:	4603      	mov	r3, r0
 8006438:	460c      	mov	r4, r1
 800643a:	60fb      	str	r3, [r7, #12]
 800643c:	e049      	b.n	80064d2 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800643e:	4b30      	ldr	r3, [pc, #192]	; (8006500 <HAL_RCC_GetSysClockFreq+0x158>)
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	099b      	lsrs	r3, r3, #6
 8006444:	f04f 0400 	mov.w	r4, #0
 8006448:	f240 11ff 	movw	r1, #511	; 0x1ff
 800644c:	f04f 0200 	mov.w	r2, #0
 8006450:	ea03 0501 	and.w	r5, r3, r1
 8006454:	ea04 0602 	and.w	r6, r4, r2
 8006458:	4629      	mov	r1, r5
 800645a:	4632      	mov	r2, r6
 800645c:	f04f 0300 	mov.w	r3, #0
 8006460:	f04f 0400 	mov.w	r4, #0
 8006464:	0154      	lsls	r4, r2, #5
 8006466:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800646a:	014b      	lsls	r3, r1, #5
 800646c:	4619      	mov	r1, r3
 800646e:	4622      	mov	r2, r4
 8006470:	1b49      	subs	r1, r1, r5
 8006472:	eb62 0206 	sbc.w	r2, r2, r6
 8006476:	f04f 0300 	mov.w	r3, #0
 800647a:	f04f 0400 	mov.w	r4, #0
 800647e:	0194      	lsls	r4, r2, #6
 8006480:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006484:	018b      	lsls	r3, r1, #6
 8006486:	1a5b      	subs	r3, r3, r1
 8006488:	eb64 0402 	sbc.w	r4, r4, r2
 800648c:	f04f 0100 	mov.w	r1, #0
 8006490:	f04f 0200 	mov.w	r2, #0
 8006494:	00e2      	lsls	r2, r4, #3
 8006496:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800649a:	00d9      	lsls	r1, r3, #3
 800649c:	460b      	mov	r3, r1
 800649e:	4614      	mov	r4, r2
 80064a0:	195b      	adds	r3, r3, r5
 80064a2:	eb44 0406 	adc.w	r4, r4, r6
 80064a6:	f04f 0100 	mov.w	r1, #0
 80064aa:	f04f 0200 	mov.w	r2, #0
 80064ae:	02a2      	lsls	r2, r4, #10
 80064b0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80064b4:	0299      	lsls	r1, r3, #10
 80064b6:	460b      	mov	r3, r1
 80064b8:	4614      	mov	r4, r2
 80064ba:	4618      	mov	r0, r3
 80064bc:	4621      	mov	r1, r4
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f04f 0400 	mov.w	r4, #0
 80064c4:	461a      	mov	r2, r3
 80064c6:	4623      	mov	r3, r4
 80064c8:	f7fa fbbe 	bl	8000c48 <__aeabi_uldivmod>
 80064cc:	4603      	mov	r3, r0
 80064ce:	460c      	mov	r4, r1
 80064d0:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80064d2:	4b0b      	ldr	r3, [pc, #44]	; (8006500 <HAL_RCC_GetSysClockFreq+0x158>)
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	0c1b      	lsrs	r3, r3, #16
 80064d8:	f003 0303 	and.w	r3, r3, #3
 80064dc:	3301      	adds	r3, #1
 80064de:	005b      	lsls	r3, r3, #1
 80064e0:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80064ea:	60bb      	str	r3, [r7, #8]
      break;
 80064ec:	e002      	b.n	80064f4 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80064ee:	4b05      	ldr	r3, [pc, #20]	; (8006504 <HAL_RCC_GetSysClockFreq+0x15c>)
 80064f0:	60bb      	str	r3, [r7, #8]
      break;
 80064f2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80064f4:	68bb      	ldr	r3, [r7, #8]
}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3714      	adds	r7, #20
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064fe:	bf00      	nop
 8006500:	40023800 	.word	0x40023800
 8006504:	00f42400 	.word	0x00f42400
 8006508:	017d7840 	.word	0x017d7840

0800650c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800650c:	b480      	push	{r7}
 800650e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006510:	4b03      	ldr	r3, [pc, #12]	; (8006520 <HAL_RCC_GetHCLKFreq+0x14>)
 8006512:	681b      	ldr	r3, [r3, #0]
}
 8006514:	4618      	mov	r0, r3
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr
 800651e:	bf00      	nop
 8006520:	20000d44 	.word	0x20000d44

08006524 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006524:	b580      	push	{r7, lr}
 8006526:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006528:	f7ff fff0 	bl	800650c <HAL_RCC_GetHCLKFreq>
 800652c:	4601      	mov	r1, r0
 800652e:	4b05      	ldr	r3, [pc, #20]	; (8006544 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006530:	689b      	ldr	r3, [r3, #8]
 8006532:	0a9b      	lsrs	r3, r3, #10
 8006534:	f003 0307 	and.w	r3, r3, #7
 8006538:	4a03      	ldr	r2, [pc, #12]	; (8006548 <HAL_RCC_GetPCLK1Freq+0x24>)
 800653a:	5cd3      	ldrb	r3, [r2, r3]
 800653c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006540:	4618      	mov	r0, r3
 8006542:	bd80      	pop	{r7, pc}
 8006544:	40023800 	.word	0x40023800
 8006548:	0800c334 	.word	0x0800c334

0800654c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800654c:	b580      	push	{r7, lr}
 800654e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006550:	f7ff ffdc 	bl	800650c <HAL_RCC_GetHCLKFreq>
 8006554:	4601      	mov	r1, r0
 8006556:	4b05      	ldr	r3, [pc, #20]	; (800656c <HAL_RCC_GetPCLK2Freq+0x20>)
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	0b5b      	lsrs	r3, r3, #13
 800655c:	f003 0307 	and.w	r3, r3, #7
 8006560:	4a03      	ldr	r2, [pc, #12]	; (8006570 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006562:	5cd3      	ldrb	r3, [r2, r3]
 8006564:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006568:	4618      	mov	r0, r3
 800656a:	bd80      	pop	{r7, pc}
 800656c:	40023800 	.word	0x40023800
 8006570:	0800c334 	.word	0x0800c334

08006574 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d101      	bne.n	8006586 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006582:	2301      	movs	r3, #1
 8006584:	e056      	b.n	8006634 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006592:	b2db      	uxtb	r3, r3
 8006594:	2b00      	cmp	r3, #0
 8006596:	d106      	bne.n	80065a6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2200      	movs	r2, #0
 800659c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f7fd faf1 	bl	8003b88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2202      	movs	r2, #2
 80065aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065bc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	685a      	ldr	r2, [r3, #4]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	431a      	orrs	r2, r3
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	68db      	ldr	r3, [r3, #12]
 80065cc:	431a      	orrs	r2, r3
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	431a      	orrs	r2, r3
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	695b      	ldr	r3, [r3, #20]
 80065d8:	431a      	orrs	r2, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	699b      	ldr	r3, [r3, #24]
 80065de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065e2:	431a      	orrs	r2, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	69db      	ldr	r3, [r3, #28]
 80065e8:	431a      	orrs	r2, r3
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	ea42 0103 	orr.w	r1, r2, r3
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	430a      	orrs	r2, r1
 80065fc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	699b      	ldr	r3, [r3, #24]
 8006602:	0c1b      	lsrs	r3, r3, #16
 8006604:	f003 0104 	and.w	r1, r3, #4
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	430a      	orrs	r2, r1
 8006612:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	69da      	ldr	r2, [r3, #28]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006622:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2201      	movs	r2, #1
 800662e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006632:	2300      	movs	r3, #0
}
 8006634:	4618      	mov	r0, r3
 8006636:	3708      	adds	r7, #8
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b088      	sub	sp, #32
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	603b      	str	r3, [r7, #0]
 8006648:	4613      	mov	r3, r2
 800664a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800664c:	2300      	movs	r3, #0
 800664e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006656:	2b01      	cmp	r3, #1
 8006658:	d101      	bne.n	800665e <HAL_SPI_Transmit+0x22>
 800665a:	2302      	movs	r3, #2
 800665c:	e11e      	b.n	800689c <HAL_SPI_Transmit+0x260>
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2201      	movs	r2, #1
 8006662:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006666:	f7fe f92b 	bl	80048c0 <HAL_GetTick>
 800666a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800666c:	88fb      	ldrh	r3, [r7, #6]
 800666e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006676:	b2db      	uxtb	r3, r3
 8006678:	2b01      	cmp	r3, #1
 800667a:	d002      	beq.n	8006682 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800667c:	2302      	movs	r3, #2
 800667e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006680:	e103      	b.n	800688a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d002      	beq.n	800668e <HAL_SPI_Transmit+0x52>
 8006688:	88fb      	ldrh	r3, [r7, #6]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d102      	bne.n	8006694 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006692:	e0fa      	b.n	800688a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2203      	movs	r2, #3
 8006698:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	68ba      	ldr	r2, [r7, #8]
 80066a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	88fa      	ldrh	r2, [r7, #6]
 80066ac:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	88fa      	ldrh	r2, [r7, #6]
 80066b2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2200      	movs	r2, #0
 80066b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2200      	movs	r2, #0
 80066be:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2200      	movs	r2, #0
 80066c4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2200      	movs	r2, #0
 80066d0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066da:	d107      	bne.n	80066ec <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80066ea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066f6:	2b40      	cmp	r3, #64	; 0x40
 80066f8:	d007      	beq.n	800670a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006708:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006712:	d14b      	bne.n	80067ac <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d002      	beq.n	8006722 <HAL_SPI_Transmit+0xe6>
 800671c:	8afb      	ldrh	r3, [r7, #22]
 800671e:	2b01      	cmp	r3, #1
 8006720:	d13e      	bne.n	80067a0 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006726:	881a      	ldrh	r2, [r3, #0]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006732:	1c9a      	adds	r2, r3, #2
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800673c:	b29b      	uxth	r3, r3
 800673e:	3b01      	subs	r3, #1
 8006740:	b29a      	uxth	r2, r3
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006746:	e02b      	b.n	80067a0 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	689b      	ldr	r3, [r3, #8]
 800674e:	f003 0302 	and.w	r3, r3, #2
 8006752:	2b02      	cmp	r3, #2
 8006754:	d112      	bne.n	800677c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800675a:	881a      	ldrh	r2, [r3, #0]
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006766:	1c9a      	adds	r2, r3, #2
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006770:	b29b      	uxth	r3, r3
 8006772:	3b01      	subs	r3, #1
 8006774:	b29a      	uxth	r2, r3
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	86da      	strh	r2, [r3, #54]	; 0x36
 800677a:	e011      	b.n	80067a0 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800677c:	f7fe f8a0 	bl	80048c0 <HAL_GetTick>
 8006780:	4602      	mov	r2, r0
 8006782:	69bb      	ldr	r3, [r7, #24]
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	683a      	ldr	r2, [r7, #0]
 8006788:	429a      	cmp	r2, r3
 800678a:	d803      	bhi.n	8006794 <HAL_SPI_Transmit+0x158>
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006792:	d102      	bne.n	800679a <HAL_SPI_Transmit+0x15e>
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d102      	bne.n	80067a0 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800679a:	2303      	movs	r3, #3
 800679c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800679e:	e074      	b.n	800688a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067a4:	b29b      	uxth	r3, r3
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d1ce      	bne.n	8006748 <HAL_SPI_Transmit+0x10c>
 80067aa:	e04c      	b.n	8006846 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d002      	beq.n	80067ba <HAL_SPI_Transmit+0x17e>
 80067b4:	8afb      	ldrh	r3, [r7, #22]
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d140      	bne.n	800683c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	330c      	adds	r3, #12
 80067c4:	7812      	ldrb	r2, [r2, #0]
 80067c6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067cc:	1c5a      	adds	r2, r3, #1
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	3b01      	subs	r3, #1
 80067da:	b29a      	uxth	r2, r3
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80067e0:	e02c      	b.n	800683c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	f003 0302 	and.w	r3, r3, #2
 80067ec:	2b02      	cmp	r3, #2
 80067ee:	d113      	bne.n	8006818 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	330c      	adds	r3, #12
 80067fa:	7812      	ldrb	r2, [r2, #0]
 80067fc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006802:	1c5a      	adds	r2, r3, #1
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800680c:	b29b      	uxth	r3, r3
 800680e:	3b01      	subs	r3, #1
 8006810:	b29a      	uxth	r2, r3
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	86da      	strh	r2, [r3, #54]	; 0x36
 8006816:	e011      	b.n	800683c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006818:	f7fe f852 	bl	80048c0 <HAL_GetTick>
 800681c:	4602      	mov	r2, r0
 800681e:	69bb      	ldr	r3, [r7, #24]
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	683a      	ldr	r2, [r7, #0]
 8006824:	429a      	cmp	r2, r3
 8006826:	d803      	bhi.n	8006830 <HAL_SPI_Transmit+0x1f4>
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800682e:	d102      	bne.n	8006836 <HAL_SPI_Transmit+0x1fa>
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d102      	bne.n	800683c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8006836:	2303      	movs	r3, #3
 8006838:	77fb      	strb	r3, [r7, #31]
          goto error;
 800683a:	e026      	b.n	800688a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006840:	b29b      	uxth	r3, r3
 8006842:	2b00      	cmp	r3, #0
 8006844:	d1cd      	bne.n	80067e2 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006846:	69ba      	ldr	r2, [r7, #24]
 8006848:	6839      	ldr	r1, [r7, #0]
 800684a:	68f8      	ldr	r0, [r7, #12]
 800684c:	f000 fc94 	bl	8007178 <SPI_EndRxTxTransaction>
 8006850:	4603      	mov	r3, r0
 8006852:	2b00      	cmp	r3, #0
 8006854:	d002      	beq.n	800685c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2220      	movs	r2, #32
 800685a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	689b      	ldr	r3, [r3, #8]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d10a      	bne.n	800687a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006864:	2300      	movs	r3, #0
 8006866:	613b      	str	r3, [r7, #16]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	68db      	ldr	r3, [r3, #12]
 800686e:	613b      	str	r3, [r7, #16]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	613b      	str	r3, [r7, #16]
 8006878:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800687e:	2b00      	cmp	r3, #0
 8006880:	d002      	beq.n	8006888 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8006882:	2301      	movs	r3, #1
 8006884:	77fb      	strb	r3, [r7, #31]
 8006886:	e000      	b.n	800688a <HAL_SPI_Transmit+0x24e>
  }

error:
 8006888:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2201      	movs	r2, #1
 800688e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2200      	movs	r2, #0
 8006896:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800689a:	7ffb      	ldrb	r3, [r7, #31]
}
 800689c:	4618      	mov	r0, r3
 800689e:	3720      	adds	r7, #32
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b08c      	sub	sp, #48	; 0x30
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	60f8      	str	r0, [r7, #12]
 80068ac:	60b9      	str	r1, [r7, #8]
 80068ae:	607a      	str	r2, [r7, #4]
 80068b0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80068b2:	2301      	movs	r3, #1
 80068b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80068b6:	2300      	movs	r3, #0
 80068b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d101      	bne.n	80068ca <HAL_SPI_TransmitReceive+0x26>
 80068c6:	2302      	movs	r3, #2
 80068c8:	e18a      	b.n	8006be0 <HAL_SPI_TransmitReceive+0x33c>
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	2201      	movs	r2, #1
 80068ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80068d2:	f7fd fff5 	bl	80048c0 <HAL_GetTick>
 80068d6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80068de:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80068e8:	887b      	ldrh	r3, [r7, #2]
 80068ea:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80068ec:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80068f0:	2b01      	cmp	r3, #1
 80068f2:	d00f      	beq.n	8006914 <HAL_SPI_TransmitReceive+0x70>
 80068f4:	69fb      	ldr	r3, [r7, #28]
 80068f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80068fa:	d107      	bne.n	800690c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d103      	bne.n	800690c <HAL_SPI_TransmitReceive+0x68>
 8006904:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006908:	2b04      	cmp	r3, #4
 800690a:	d003      	beq.n	8006914 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800690c:	2302      	movs	r3, #2
 800690e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006912:	e15b      	b.n	8006bcc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d005      	beq.n	8006926 <HAL_SPI_TransmitReceive+0x82>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d002      	beq.n	8006926 <HAL_SPI_TransmitReceive+0x82>
 8006920:	887b      	ldrh	r3, [r7, #2]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d103      	bne.n	800692e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800692c:	e14e      	b.n	8006bcc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006934:	b2db      	uxtb	r3, r3
 8006936:	2b04      	cmp	r3, #4
 8006938:	d003      	beq.n	8006942 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2205      	movs	r2, #5
 800693e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	2200      	movs	r2, #0
 8006946:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	687a      	ldr	r2, [r7, #4]
 800694c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	887a      	ldrh	r2, [r7, #2]
 8006952:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	887a      	ldrh	r2, [r7, #2]
 8006958:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	68ba      	ldr	r2, [r7, #8]
 800695e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	887a      	ldrh	r2, [r7, #2]
 8006964:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	887a      	ldrh	r2, [r7, #2]
 800696a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	2200      	movs	r2, #0
 8006970:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2200      	movs	r2, #0
 8006976:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006982:	2b40      	cmp	r3, #64	; 0x40
 8006984:	d007      	beq.n	8006996 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006994:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800699e:	d178      	bne.n	8006a92 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d002      	beq.n	80069ae <HAL_SPI_TransmitReceive+0x10a>
 80069a8:	8b7b      	ldrh	r3, [r7, #26]
 80069aa:	2b01      	cmp	r3, #1
 80069ac:	d166      	bne.n	8006a7c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069b2:	881a      	ldrh	r2, [r3, #0]
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069be:	1c9a      	adds	r2, r3, #2
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069c8:	b29b      	uxth	r3, r3
 80069ca:	3b01      	subs	r3, #1
 80069cc:	b29a      	uxth	r2, r3
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069d2:	e053      	b.n	8006a7c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	f003 0302 	and.w	r3, r3, #2
 80069de:	2b02      	cmp	r3, #2
 80069e0:	d11b      	bne.n	8006a1a <HAL_SPI_TransmitReceive+0x176>
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d016      	beq.n	8006a1a <HAL_SPI_TransmitReceive+0x176>
 80069ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069ee:	2b01      	cmp	r3, #1
 80069f0:	d113      	bne.n	8006a1a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80069f6:	881a      	ldrh	r2, [r3, #0]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a02:	1c9a      	adds	r2, r3, #2
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	b29a      	uxth	r2, r3
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006a16:	2300      	movs	r3, #0
 8006a18:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	689b      	ldr	r3, [r3, #8]
 8006a20:	f003 0301 	and.w	r3, r3, #1
 8006a24:	2b01      	cmp	r3, #1
 8006a26:	d119      	bne.n	8006a5c <HAL_SPI_TransmitReceive+0x1b8>
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d014      	beq.n	8006a5c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	68da      	ldr	r2, [r3, #12]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a3c:	b292      	uxth	r2, r2
 8006a3e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a44:	1c9a      	adds	r2, r3, #2
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	3b01      	subs	r3, #1
 8006a52:	b29a      	uxth	r2, r3
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006a5c:	f7fd ff30 	bl	80048c0 <HAL_GetTick>
 8006a60:	4602      	mov	r2, r0
 8006a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a64:	1ad3      	subs	r3, r2, r3
 8006a66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d807      	bhi.n	8006a7c <HAL_SPI_TransmitReceive+0x1d8>
 8006a6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a72:	d003      	beq.n	8006a7c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006a74:	2303      	movs	r3, #3
 8006a76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006a7a:	e0a7      	b.n	8006bcc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d1a6      	bne.n	80069d4 <HAL_SPI_TransmitReceive+0x130>
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d1a1      	bne.n	80069d4 <HAL_SPI_TransmitReceive+0x130>
 8006a90:	e07c      	b.n	8006b8c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d002      	beq.n	8006aa0 <HAL_SPI_TransmitReceive+0x1fc>
 8006a9a:	8b7b      	ldrh	r3, [r7, #26]
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	d16b      	bne.n	8006b78 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	330c      	adds	r3, #12
 8006aaa:	7812      	ldrb	r2, [r2, #0]
 8006aac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ab2:	1c5a      	adds	r2, r3, #1
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006abc:	b29b      	uxth	r3, r3
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	b29a      	uxth	r2, r3
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ac6:	e057      	b.n	8006b78 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	689b      	ldr	r3, [r3, #8]
 8006ace:	f003 0302 	and.w	r3, r3, #2
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	d11c      	bne.n	8006b10 <HAL_SPI_TransmitReceive+0x26c>
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d017      	beq.n	8006b10 <HAL_SPI_TransmitReceive+0x26c>
 8006ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ae2:	2b01      	cmp	r3, #1
 8006ae4:	d114      	bne.n	8006b10 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	330c      	adds	r3, #12
 8006af0:	7812      	ldrb	r2, [r2, #0]
 8006af2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006af8:	1c5a      	adds	r2, r3, #1
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	3b01      	subs	r3, #1
 8006b06:	b29a      	uxth	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	f003 0301 	and.w	r3, r3, #1
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d119      	bne.n	8006b52 <HAL_SPI_TransmitReceive+0x2ae>
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d014      	beq.n	8006b52 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	68da      	ldr	r2, [r3, #12]
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b32:	b2d2      	uxtb	r2, r2
 8006b34:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b3a:	1c5a      	adds	r2, r3, #1
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	3b01      	subs	r3, #1
 8006b48:	b29a      	uxth	r2, r3
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b4e:	2301      	movs	r3, #1
 8006b50:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006b52:	f7fd feb5 	bl	80048c0 <HAL_GetTick>
 8006b56:	4602      	mov	r2, r0
 8006b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b5a:	1ad3      	subs	r3, r2, r3
 8006b5c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d803      	bhi.n	8006b6a <HAL_SPI_TransmitReceive+0x2c6>
 8006b62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b68:	d102      	bne.n	8006b70 <HAL_SPI_TransmitReceive+0x2cc>
 8006b6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d103      	bne.n	8006b78 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006b70:	2303      	movs	r3, #3
 8006b72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006b76:	e029      	b.n	8006bcc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b7c:	b29b      	uxth	r3, r3
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d1a2      	bne.n	8006ac8 <HAL_SPI_TransmitReceive+0x224>
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d19d      	bne.n	8006ac8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b8e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006b90:	68f8      	ldr	r0, [r7, #12]
 8006b92:	f000 faf1 	bl	8007178 <SPI_EndRxTxTransaction>
 8006b96:	4603      	mov	r3, r0
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d006      	beq.n	8006baa <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	2220      	movs	r2, #32
 8006ba6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006ba8:	e010      	b.n	8006bcc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d10b      	bne.n	8006bca <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	617b      	str	r3, [r7, #20]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	68db      	ldr	r3, [r3, #12]
 8006bbc:	617b      	str	r3, [r7, #20]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	689b      	ldr	r3, [r3, #8]
 8006bc4:	617b      	str	r3, [r7, #20]
 8006bc6:	697b      	ldr	r3, [r7, #20]
 8006bc8:	e000      	b.n	8006bcc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006bca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	2201      	movs	r2, #1
 8006bd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006bdc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3730      	adds	r7, #48	; 0x30
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}

08006be8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b086      	sub	sp, #24
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]
 8006bf4:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006c00:	2b01      	cmp	r3, #1
 8006c02:	d101      	bne.n	8006c08 <HAL_SPI_TransmitReceive_DMA+0x20>
 8006c04:	2302      	movs	r3, #2
 8006c06:	e0e3      	b.n	8006dd0 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2201      	movs	r2, #1
 8006c0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006c16:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8006c1e:	7dbb      	ldrb	r3, [r7, #22]
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d00d      	beq.n	8006c40 <HAL_SPI_TransmitReceive_DMA+0x58>
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006c2a:	d106      	bne.n	8006c3a <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d102      	bne.n	8006c3a <HAL_SPI_TransmitReceive_DMA+0x52>
 8006c34:	7dbb      	ldrb	r3, [r7, #22]
 8006c36:	2b04      	cmp	r3, #4
 8006c38:	d002      	beq.n	8006c40 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8006c3a:	2302      	movs	r3, #2
 8006c3c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006c3e:	e0c2      	b.n	8006dc6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d005      	beq.n	8006c52 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d002      	beq.n	8006c52 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8006c4c:	887b      	ldrh	r3, [r7, #2]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d102      	bne.n	8006c58 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006c56:	e0b6      	b.n	8006dc6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006c5e:	b2db      	uxtb	r3, r3
 8006c60:	2b04      	cmp	r3, #4
 8006c62:	d003      	beq.n	8006c6c <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2205      	movs	r2, #5
 8006c68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	68ba      	ldr	r2, [r7, #8]
 8006c76:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	887a      	ldrh	r2, [r7, #2]
 8006c7c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	887a      	ldrh	r2, [r7, #2]
 8006c82:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	687a      	ldr	r2, [r7, #4]
 8006c88:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	887a      	ldrh	r2, [r7, #2]
 8006c8e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	887a      	ldrh	r2, [r7, #2]
 8006c94:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006ca8:	b2db      	uxtb	r3, r3
 8006caa:	2b04      	cmp	r3, #4
 8006cac:	d108      	bne.n	8006cc0 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cb2:	4a49      	ldr	r2, [pc, #292]	; (8006dd8 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8006cb4:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cba:	4a48      	ldr	r2, [pc, #288]	; (8006ddc <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8006cbc:	63da      	str	r2, [r3, #60]	; 0x3c
 8006cbe:	e007      	b.n	8006cd0 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cc4:	4a46      	ldr	r2, [pc, #280]	; (8006de0 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 8006cc6:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ccc:	4a45      	ldr	r2, [pc, #276]	; (8006de4 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 8006cce:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cd4:	4a44      	ldr	r2, [pc, #272]	; (8006de8 <HAL_SPI_TransmitReceive_DMA+0x200>)
 8006cd6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cdc:	2200      	movs	r2, #0
 8006cde:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	330c      	adds	r3, #12
 8006cea:	4619      	mov	r1, r3
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cf0:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006cf6:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006cf8:	f7fe fa32 	bl	8005160 <HAL_DMA_Start_IT>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d00c      	beq.n	8006d1c <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d06:	f043 0210 	orr.w	r2, r3, #16
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8006d1a:	e054      	b.n	8006dc6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	685a      	ldr	r2, [r3, #4]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f042 0201 	orr.w	r2, r2, #1
 8006d2a:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d30:	2200      	movs	r2, #0
 8006d32:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d38:	2200      	movs	r2, #0
 8006d3a:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d40:	2200      	movs	r2, #0
 8006d42:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006d48:	2200      	movs	r2, #0
 8006d4a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d54:	4619      	mov	r1, r3
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	330c      	adds	r3, #12
 8006d5c:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006d62:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006d64:	f7fe f9fc 	bl	8005160 <HAL_DMA_Start_IT>
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d00c      	beq.n	8006d88 <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d72:	f043 0210 	orr.w	r2, r3, #16
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2201      	movs	r2, #1
 8006d82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 8006d86:	e01e      	b.n	8006dc6 <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d92:	2b40      	cmp	r3, #64	; 0x40
 8006d94:	d007      	beq.n	8006da6 <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006da4:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	685a      	ldr	r2, [r3, #4]
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f042 0220 	orr.w	r2, r2, #32
 8006db4:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	685a      	ldr	r2, [r3, #4]
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f042 0202 	orr.w	r2, r2, #2
 8006dc4:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3718      	adds	r7, #24
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	08006f61 	.word	0x08006f61
 8006ddc:	08006e29 	.word	0x08006e29
 8006de0:	08006f7d 	.word	0x08006f7d
 8006de4:	08006ed1 	.word	0x08006ed1
 8006de8:	08006f99 	.word	0x08006f99

08006dec <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b083      	sub	sp, #12
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8006df4:	bf00      	nop
 8006df6:	370c      	adds	r7, #12
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr

08006e00 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006e08:	bf00      	nop
 8006e0a:	370c      	adds	r7, #12
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b083      	sub	sp, #12
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006e1c:	bf00      	nop
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b084      	sub	sp, #16
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e34:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e36:	f7fd fd43 	bl	80048c0 <HAL_GetTick>
 8006e3a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006e4a:	d03b      	beq.n	8006ec4 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	685a      	ldr	r2, [r3, #4]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f022 0220 	bic.w	r2, r2, #32
 8006e5a:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d10d      	bne.n	8006e80 <SPI_DMAReceiveCplt+0x58>
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e6c:	d108      	bne.n	8006e80 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	685a      	ldr	r2, [r3, #4]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f022 0203 	bic.w	r2, r2, #3
 8006e7c:	605a      	str	r2, [r3, #4]
 8006e7e:	e007      	b.n	8006e90 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	685a      	ldr	r2, [r3, #4]
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	f022 0201 	bic.w	r2, r2, #1
 8006e8e:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006e90:	68ba      	ldr	r2, [r7, #8]
 8006e92:	2164      	movs	r1, #100	; 0x64
 8006e94:	68f8      	ldr	r0, [r7, #12]
 8006e96:	f000 f909 	bl	80070ac <SPI_EndRxTransaction>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d002      	beq.n	8006ea6 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2220      	movs	r2, #32
 8006ea4:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d003      	beq.n	8006ec4 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006ebc:	68f8      	ldr	r0, [r7, #12]
 8006ebe:	f7ff ffa9 	bl	8006e14 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006ec2:	e002      	b.n	8006eca <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006ec4:	68f8      	ldr	r0, [r7, #12]
 8006ec6:	f7ff ff91 	bl	8006dec <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006eca:	3710      	adds	r7, #16
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}

08006ed0 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b084      	sub	sp, #16
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006edc:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ede:	f7fd fcef 	bl	80048c0 <HAL_GetTick>
 8006ee2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006eee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ef2:	d02f      	beq.n	8006f54 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	685a      	ldr	r2, [r3, #4]
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f022 0220 	bic.w	r2, r2, #32
 8006f02:	605a      	str	r2, [r3, #4]
      READ_REG(hspi->Instance->DR);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006f04:	68ba      	ldr	r2, [r7, #8]
 8006f06:	2164      	movs	r1, #100	; 0x64
 8006f08:	68f8      	ldr	r0, [r7, #12]
 8006f0a:	f000 f935 	bl	8007178 <SPI_EndRxTxTransaction>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d005      	beq.n	8006f20 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f18:	f043 0220 	orr.w	r2, r3, #32
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	685a      	ldr	r2, [r3, #4]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f022 0203 	bic.w	r2, r2, #3
 8006f2e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2200      	movs	r2, #0
 8006f34:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d003      	beq.n	8006f54 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006f4c:	68f8      	ldr	r0, [r7, #12]
 8006f4e:	f7ff ff61 	bl	8006e14 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006f52:	e002      	b.n	8006f5a <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006f54:	68f8      	ldr	r0, [r7, #12]
 8006f56:	f7fc f9a5 	bl	80032a4 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f5a:	3710      	adds	r7, #16
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f6c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006f6e:	68f8      	ldr	r0, [r7, #12]
 8006f70:	f7ff ff46 	bl	8006e00 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f74:	bf00      	nop
 8006f76:	3710      	adds	r7, #16
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}

08006f7c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f88:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006f8a:	68f8      	ldr	r0, [r7, #12]
 8006f8c:	f7fc f9a0 	bl	80032d0 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006f90:	bf00      	nop
 8006f92:	3710      	adds	r7, #16
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}

08006f98 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f98:	b580      	push	{r7, lr}
 8006f9a:	b084      	sub	sp, #16
 8006f9c:	af00      	add	r7, sp, #0
 8006f9e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fa4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	685a      	ldr	r2, [r3, #4]
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f022 0203 	bic.w	r2, r2, #3
 8006fb4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006fba:	f043 0210 	orr.w	r2, r3, #16
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2201      	movs	r2, #1
 8006fc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006fca:	68f8      	ldr	r0, [r7, #12]
 8006fcc:	f7ff ff22 	bl	8006e14 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006fd0:	bf00      	nop
 8006fd2:	3710      	adds	r7, #16
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	603b      	str	r3, [r7, #0]
 8006fe4:	4613      	mov	r3, r2
 8006fe6:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006fe8:	e04c      	b.n	8007084 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ff0:	d048      	beq.n	8007084 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8006ff2:	f7fd fc65 	bl	80048c0 <HAL_GetTick>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	69bb      	ldr	r3, [r7, #24]
 8006ffa:	1ad3      	subs	r3, r2, r3
 8006ffc:	683a      	ldr	r2, [r7, #0]
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d902      	bls.n	8007008 <SPI_WaitFlagStateUntilTimeout+0x30>
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d13d      	bne.n	8007084 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	685a      	ldr	r2, [r3, #4]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007016:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007020:	d111      	bne.n	8007046 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	689b      	ldr	r3, [r3, #8]
 8007026:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800702a:	d004      	beq.n	8007036 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	689b      	ldr	r3, [r3, #8]
 8007030:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007034:	d107      	bne.n	8007046 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	681a      	ldr	r2, [r3, #0]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007044:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800704a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800704e:	d10f      	bne.n	8007070 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800705e:	601a      	str	r2, [r3, #0]
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800706e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	2200      	movs	r2, #0
 800707c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007080:	2303      	movs	r3, #3
 8007082:	e00f      	b.n	80070a4 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	689a      	ldr	r2, [r3, #8]
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	4013      	ands	r3, r2
 800708e:	68ba      	ldr	r2, [r7, #8]
 8007090:	429a      	cmp	r2, r3
 8007092:	bf0c      	ite	eq
 8007094:	2301      	moveq	r3, #1
 8007096:	2300      	movne	r3, #0
 8007098:	b2db      	uxtb	r3, r3
 800709a:	461a      	mov	r2, r3
 800709c:	79fb      	ldrb	r3, [r7, #7]
 800709e:	429a      	cmp	r2, r3
 80070a0:	d1a3      	bne.n	8006fea <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80070a2:	2300      	movs	r3, #0
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3710      	adds	r7, #16
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}

080070ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b086      	sub	sp, #24
 80070b0:	af02      	add	r7, sp, #8
 80070b2:	60f8      	str	r0, [r7, #12]
 80070b4:	60b9      	str	r1, [r7, #8]
 80070b6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80070c0:	d111      	bne.n	80070e6 <SPI_EndRxTransaction+0x3a>
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80070ca:	d004      	beq.n	80070d6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	689b      	ldr	r3, [r3, #8]
 80070d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070d4:	d107      	bne.n	80070e6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80070e4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80070ee:	d12a      	bne.n	8007146 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070f8:	d012      	beq.n	8007120 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	9300      	str	r3, [sp, #0]
 80070fe:	68bb      	ldr	r3, [r7, #8]
 8007100:	2200      	movs	r2, #0
 8007102:	2180      	movs	r1, #128	; 0x80
 8007104:	68f8      	ldr	r0, [r7, #12]
 8007106:	f7ff ff67 	bl	8006fd8 <SPI_WaitFlagStateUntilTimeout>
 800710a:	4603      	mov	r3, r0
 800710c:	2b00      	cmp	r3, #0
 800710e:	d02d      	beq.n	800716c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007114:	f043 0220 	orr.w	r2, r3, #32
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800711c:	2303      	movs	r3, #3
 800711e:	e026      	b.n	800716e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	9300      	str	r3, [sp, #0]
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	2200      	movs	r2, #0
 8007128:	2101      	movs	r1, #1
 800712a:	68f8      	ldr	r0, [r7, #12]
 800712c:	f7ff ff54 	bl	8006fd8 <SPI_WaitFlagStateUntilTimeout>
 8007130:	4603      	mov	r3, r0
 8007132:	2b00      	cmp	r3, #0
 8007134:	d01a      	beq.n	800716c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800713a:	f043 0220 	orr.w	r2, r3, #32
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007142:	2303      	movs	r3, #3
 8007144:	e013      	b.n	800716e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	9300      	str	r3, [sp, #0]
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	2200      	movs	r2, #0
 800714e:	2101      	movs	r1, #1
 8007150:	68f8      	ldr	r0, [r7, #12]
 8007152:	f7ff ff41 	bl	8006fd8 <SPI_WaitFlagStateUntilTimeout>
 8007156:	4603      	mov	r3, r0
 8007158:	2b00      	cmp	r3, #0
 800715a:	d007      	beq.n	800716c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007160:	f043 0220 	orr.w	r2, r3, #32
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007168:	2303      	movs	r3, #3
 800716a:	e000      	b.n	800716e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800716c:	2300      	movs	r3, #0
}
 800716e:	4618      	mov	r0, r3
 8007170:	3710      	adds	r7, #16
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}
	...

08007178 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b088      	sub	sp, #32
 800717c:	af02      	add	r7, sp, #8
 800717e:	60f8      	str	r0, [r7, #12]
 8007180:	60b9      	str	r1, [r7, #8]
 8007182:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007184:	4b1b      	ldr	r3, [pc, #108]	; (80071f4 <SPI_EndRxTxTransaction+0x7c>)
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a1b      	ldr	r2, [pc, #108]	; (80071f8 <SPI_EndRxTxTransaction+0x80>)
 800718a:	fba2 2303 	umull	r2, r3, r2, r3
 800718e:	0d5b      	lsrs	r3, r3, #21
 8007190:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007194:	fb02 f303 	mul.w	r3, r2, r3
 8007198:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071a2:	d112      	bne.n	80071ca <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	9300      	str	r3, [sp, #0]
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	2200      	movs	r2, #0
 80071ac:	2180      	movs	r1, #128	; 0x80
 80071ae:	68f8      	ldr	r0, [r7, #12]
 80071b0:	f7ff ff12 	bl	8006fd8 <SPI_WaitFlagStateUntilTimeout>
 80071b4:	4603      	mov	r3, r0
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d016      	beq.n	80071e8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071be:	f043 0220 	orr.w	r2, r3, #32
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80071c6:	2303      	movs	r3, #3
 80071c8:	e00f      	b.n	80071ea <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d00a      	beq.n	80071e6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80071d0:	697b      	ldr	r3, [r7, #20]
 80071d2:	3b01      	subs	r3, #1
 80071d4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	689b      	ldr	r3, [r3, #8]
 80071dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071e0:	2b80      	cmp	r3, #128	; 0x80
 80071e2:	d0f2      	beq.n	80071ca <SPI_EndRxTxTransaction+0x52>
 80071e4:	e000      	b.n	80071e8 <SPI_EndRxTxTransaction+0x70>
        break;
 80071e6:	bf00      	nop
  }

  return HAL_OK;
 80071e8:	2300      	movs	r3, #0
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3718      	adds	r7, #24
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}
 80071f2:	bf00      	nop
 80071f4:	20000d44 	.word	0x20000d44
 80071f8:	165e9f81 	.word	0x165e9f81

080071fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b082      	sub	sp, #8
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d101      	bne.n	800720e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800720a:	2301      	movs	r3, #1
 800720c:	e01d      	b.n	800724a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007214:	b2db      	uxtb	r3, r3
 8007216:	2b00      	cmp	r3, #0
 8007218:	d106      	bne.n	8007228 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	2200      	movs	r2, #0
 800721e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f7fd f840 	bl	80042a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2202      	movs	r2, #2
 800722c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681a      	ldr	r2, [r3, #0]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	3304      	adds	r3, #4
 8007238:	4619      	mov	r1, r3
 800723a:	4610      	mov	r0, r2
 800723c:	f000 faaa 	bl	8007794 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	2201      	movs	r2, #1
 8007244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007248:	2300      	movs	r3, #0
}
 800724a:	4618      	mov	r0, r3
 800724c:	3708      	adds	r7, #8
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}

08007252 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007252:	b480      	push	{r7}
 8007254:	b085      	sub	sp, #20
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	68da      	ldr	r2, [r3, #12]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f042 0201 	orr.w	r2, r2, #1
 8007268:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	689b      	ldr	r3, [r3, #8]
 8007270:	f003 0307 	and.w	r3, r3, #7
 8007274:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2b06      	cmp	r3, #6
 800727a:	d007      	beq.n	800728c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	681a      	ldr	r2, [r3, #0]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f042 0201 	orr.w	r2, r2, #1
 800728a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	3714      	adds	r7, #20
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr

0800729a <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800729a:	b580      	push	{r7, lr}
 800729c:	b082      	sub	sp, #8
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d101      	bne.n	80072ac <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80072a8:	2301      	movs	r3, #1
 80072aa:	e01d      	b.n	80072e8 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072b2:	b2db      	uxtb	r3, r3
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d106      	bne.n	80072c6 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 f815 	bl	80072f0 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2202      	movs	r2, #2
 80072ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	3304      	adds	r3, #4
 80072d6:	4619      	mov	r1, r3
 80072d8:	4610      	mov	r0, r2
 80072da:	f000 fa5b 	bl	8007794 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2201      	movs	r2, #1
 80072e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80072e6:	2300      	movs	r3, #0
}
 80072e8:	4618      	mov	r0, r3
 80072ea:	3708      	adds	r7, #8
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b083      	sub	sp, #12
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80072f8:	bf00      	nop
 80072fa:	370c      	adds	r7, #12
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr

08007304 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b082      	sub	sp, #8
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	691b      	ldr	r3, [r3, #16]
 8007312:	f003 0302 	and.w	r3, r3, #2
 8007316:	2b02      	cmp	r3, #2
 8007318:	d122      	bne.n	8007360 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	68db      	ldr	r3, [r3, #12]
 8007320:	f003 0302 	and.w	r3, r3, #2
 8007324:	2b02      	cmp	r3, #2
 8007326:	d11b      	bne.n	8007360 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f06f 0202 	mvn.w	r2, #2
 8007330:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2201      	movs	r2, #1
 8007336:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	699b      	ldr	r3, [r3, #24]
 800733e:	f003 0303 	and.w	r3, r3, #3
 8007342:	2b00      	cmp	r3, #0
 8007344:	d003      	beq.n	800734e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 fa05 	bl	8007756 <HAL_TIM_IC_CaptureCallback>
 800734c:	e005      	b.n	800735a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800734e:	6878      	ldr	r0, [r7, #4]
 8007350:	f000 f9f7 	bl	8007742 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f000 fa08 	bl	800776a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2200      	movs	r2, #0
 800735e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	691b      	ldr	r3, [r3, #16]
 8007366:	f003 0304 	and.w	r3, r3, #4
 800736a:	2b04      	cmp	r3, #4
 800736c:	d122      	bne.n	80073b4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	f003 0304 	and.w	r3, r3, #4
 8007378:	2b04      	cmp	r3, #4
 800737a:	d11b      	bne.n	80073b4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f06f 0204 	mvn.w	r2, #4
 8007384:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2202      	movs	r2, #2
 800738a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	699b      	ldr	r3, [r3, #24]
 8007392:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007396:	2b00      	cmp	r3, #0
 8007398:	d003      	beq.n	80073a2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 f9db 	bl	8007756 <HAL_TIM_IC_CaptureCallback>
 80073a0:	e005      	b.n	80073ae <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f000 f9cd 	bl	8007742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f000 f9de 	bl	800776a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2200      	movs	r2, #0
 80073b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	691b      	ldr	r3, [r3, #16]
 80073ba:	f003 0308 	and.w	r3, r3, #8
 80073be:	2b08      	cmp	r3, #8
 80073c0:	d122      	bne.n	8007408 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	68db      	ldr	r3, [r3, #12]
 80073c8:	f003 0308 	and.w	r3, r3, #8
 80073cc:	2b08      	cmp	r3, #8
 80073ce:	d11b      	bne.n	8007408 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f06f 0208 	mvn.w	r2, #8
 80073d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2204      	movs	r2, #4
 80073de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	69db      	ldr	r3, [r3, #28]
 80073e6:	f003 0303 	and.w	r3, r3, #3
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d003      	beq.n	80073f6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f000 f9b1 	bl	8007756 <HAL_TIM_IC_CaptureCallback>
 80073f4:	e005      	b.n	8007402 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f000 f9a3 	bl	8007742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073fc:	6878      	ldr	r0, [r7, #4]
 80073fe:	f000 f9b4 	bl	800776a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	691b      	ldr	r3, [r3, #16]
 800740e:	f003 0310 	and.w	r3, r3, #16
 8007412:	2b10      	cmp	r3, #16
 8007414:	d122      	bne.n	800745c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68db      	ldr	r3, [r3, #12]
 800741c:	f003 0310 	and.w	r3, r3, #16
 8007420:	2b10      	cmp	r3, #16
 8007422:	d11b      	bne.n	800745c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f06f 0210 	mvn.w	r2, #16
 800742c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2208      	movs	r2, #8
 8007432:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	69db      	ldr	r3, [r3, #28]
 800743a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800743e:	2b00      	cmp	r3, #0
 8007440:	d003      	beq.n	800744a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f000 f987 	bl	8007756 <HAL_TIM_IC_CaptureCallback>
 8007448:	e005      	b.n	8007456 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800744a:	6878      	ldr	r0, [r7, #4]
 800744c:	f000 f979 	bl	8007742 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f000 f98a 	bl	800776a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	2200      	movs	r2, #0
 800745a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	691b      	ldr	r3, [r3, #16]
 8007462:	f003 0301 	and.w	r3, r3, #1
 8007466:	2b01      	cmp	r3, #1
 8007468:	d10e      	bne.n	8007488 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	68db      	ldr	r3, [r3, #12]
 8007470:	f003 0301 	and.w	r3, r3, #1
 8007474:	2b01      	cmp	r3, #1
 8007476:	d107      	bne.n	8007488 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f06f 0201 	mvn.w	r2, #1
 8007480:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f7fa fa3c 	bl	8001900 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	691b      	ldr	r3, [r3, #16]
 800748e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007492:	2b80      	cmp	r3, #128	; 0x80
 8007494:	d10e      	bne.n	80074b4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	68db      	ldr	r3, [r3, #12]
 800749c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074a0:	2b80      	cmp	r3, #128	; 0x80
 80074a2:	d107      	bne.n	80074b4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80074ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80074ae:	6878      	ldr	r0, [r7, #4]
 80074b0:	f000 fd32 	bl	8007f18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	691b      	ldr	r3, [r3, #16]
 80074ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074be:	2b40      	cmp	r3, #64	; 0x40
 80074c0:	d10e      	bne.n	80074e0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	68db      	ldr	r3, [r3, #12]
 80074c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074cc:	2b40      	cmp	r3, #64	; 0x40
 80074ce:	d107      	bne.n	80074e0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80074d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f000 f94f 	bl	800777e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	691b      	ldr	r3, [r3, #16]
 80074e6:	f003 0320 	and.w	r3, r3, #32
 80074ea:	2b20      	cmp	r3, #32
 80074ec:	d10e      	bne.n	800750c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	68db      	ldr	r3, [r3, #12]
 80074f4:	f003 0320 	and.w	r3, r3, #32
 80074f8:	2b20      	cmp	r3, #32
 80074fa:	d107      	bne.n	800750c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f06f 0220 	mvn.w	r2, #32
 8007504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f000 fcfc 	bl	8007f04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800750c:	bf00      	nop
 800750e:	3708      	adds	r7, #8
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	60f8      	str	r0, [r7, #12]
 800751c:	60b9      	str	r1, [r7, #8]
 800751e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007526:	2b01      	cmp	r3, #1
 8007528:	d101      	bne.n	800752e <HAL_TIM_OC_ConfigChannel+0x1a>
 800752a:	2302      	movs	r3, #2
 800752c:	e04e      	b.n	80075cc <HAL_TIM_OC_ConfigChannel+0xb8>
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	2201      	movs	r2, #1
 8007532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2202      	movs	r2, #2
 800753a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2b0c      	cmp	r3, #12
 8007542:	d839      	bhi.n	80075b8 <HAL_TIM_OC_ConfigChannel+0xa4>
 8007544:	a201      	add	r2, pc, #4	; (adr r2, 800754c <HAL_TIM_OC_ConfigChannel+0x38>)
 8007546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800754a:	bf00      	nop
 800754c:	08007581 	.word	0x08007581
 8007550:	080075b9 	.word	0x080075b9
 8007554:	080075b9 	.word	0x080075b9
 8007558:	080075b9 	.word	0x080075b9
 800755c:	0800758f 	.word	0x0800758f
 8007560:	080075b9 	.word	0x080075b9
 8007564:	080075b9 	.word	0x080075b9
 8007568:	080075b9 	.word	0x080075b9
 800756c:	0800759d 	.word	0x0800759d
 8007570:	080075b9 	.word	0x080075b9
 8007574:	080075b9 	.word	0x080075b9
 8007578:	080075b9 	.word	0x080075b9
 800757c:	080075ab 	.word	0x080075ab
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	68b9      	ldr	r1, [r7, #8]
 8007586:	4618      	mov	r0, r3
 8007588:	f000 f9a4 	bl	80078d4 <TIM_OC1_SetConfig>
      break;
 800758c:	e015      	b.n	80075ba <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	68b9      	ldr	r1, [r7, #8]
 8007594:	4618      	mov	r0, r3
 8007596:	f000 fa0d 	bl	80079b4 <TIM_OC2_SetConfig>
      break;
 800759a:	e00e      	b.n	80075ba <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	68b9      	ldr	r1, [r7, #8]
 80075a2:	4618      	mov	r0, r3
 80075a4:	f000 fa7c 	bl	8007aa0 <TIM_OC3_SetConfig>
      break;
 80075a8:	e007      	b.n	80075ba <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	68b9      	ldr	r1, [r7, #8]
 80075b0:	4618      	mov	r0, r3
 80075b2:	f000 fae9 	bl	8007b88 <TIM_OC4_SetConfig>
      break;
 80075b6:	e000      	b.n	80075ba <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 80075b8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2201      	movs	r2, #1
 80075be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2200      	movs	r2, #0
 80075c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80075ca:	2300      	movs	r3, #0
}
 80075cc:	4618      	mov	r0, r3
 80075ce:	3710      	adds	r7, #16
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b084      	sub	sp, #16
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
 80075dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075e4:	2b01      	cmp	r3, #1
 80075e6:	d101      	bne.n	80075ec <HAL_TIM_ConfigClockSource+0x18>
 80075e8:	2302      	movs	r3, #2
 80075ea:	e0a6      	b.n	800773a <HAL_TIM_ConfigClockSource+0x166>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2201      	movs	r2, #1
 80075f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2202      	movs	r2, #2
 80075f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	689b      	ldr	r3, [r3, #8]
 8007602:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800760a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007612:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	68fa      	ldr	r2, [r7, #12]
 800761a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800761c:	683b      	ldr	r3, [r7, #0]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	2b40      	cmp	r3, #64	; 0x40
 8007622:	d067      	beq.n	80076f4 <HAL_TIM_ConfigClockSource+0x120>
 8007624:	2b40      	cmp	r3, #64	; 0x40
 8007626:	d80b      	bhi.n	8007640 <HAL_TIM_ConfigClockSource+0x6c>
 8007628:	2b10      	cmp	r3, #16
 800762a:	d073      	beq.n	8007714 <HAL_TIM_ConfigClockSource+0x140>
 800762c:	2b10      	cmp	r3, #16
 800762e:	d802      	bhi.n	8007636 <HAL_TIM_ConfigClockSource+0x62>
 8007630:	2b00      	cmp	r3, #0
 8007632:	d06f      	beq.n	8007714 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007634:	e078      	b.n	8007728 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007636:	2b20      	cmp	r3, #32
 8007638:	d06c      	beq.n	8007714 <HAL_TIM_ConfigClockSource+0x140>
 800763a:	2b30      	cmp	r3, #48	; 0x30
 800763c:	d06a      	beq.n	8007714 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800763e:	e073      	b.n	8007728 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007640:	2b70      	cmp	r3, #112	; 0x70
 8007642:	d00d      	beq.n	8007660 <HAL_TIM_ConfigClockSource+0x8c>
 8007644:	2b70      	cmp	r3, #112	; 0x70
 8007646:	d804      	bhi.n	8007652 <HAL_TIM_ConfigClockSource+0x7e>
 8007648:	2b50      	cmp	r3, #80	; 0x50
 800764a:	d033      	beq.n	80076b4 <HAL_TIM_ConfigClockSource+0xe0>
 800764c:	2b60      	cmp	r3, #96	; 0x60
 800764e:	d041      	beq.n	80076d4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8007650:	e06a      	b.n	8007728 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007656:	d066      	beq.n	8007726 <HAL_TIM_ConfigClockSource+0x152>
 8007658:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800765c:	d017      	beq.n	800768e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800765e:	e063      	b.n	8007728 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6818      	ldr	r0, [r3, #0]
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	6899      	ldr	r1, [r3, #8]
 8007668:	683b      	ldr	r3, [r7, #0]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	68db      	ldr	r3, [r3, #12]
 8007670:	f000 fb5a 	bl	8007d28 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	689b      	ldr	r3, [r3, #8]
 800767a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007682:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	68fa      	ldr	r2, [r7, #12]
 800768a:	609a      	str	r2, [r3, #8]
      break;
 800768c:	e04c      	b.n	8007728 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6818      	ldr	r0, [r3, #0]
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	6899      	ldr	r1, [r3, #8]
 8007696:	683b      	ldr	r3, [r7, #0]
 8007698:	685a      	ldr	r2, [r3, #4]
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	68db      	ldr	r3, [r3, #12]
 800769e:	f000 fb43 	bl	8007d28 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	689a      	ldr	r2, [r3, #8]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80076b0:	609a      	str	r2, [r3, #8]
      break;
 80076b2:	e039      	b.n	8007728 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6818      	ldr	r0, [r3, #0]
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	6859      	ldr	r1, [r3, #4]
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	461a      	mov	r2, r3
 80076c2:	f000 fab7 	bl	8007c34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	2150      	movs	r1, #80	; 0x50
 80076cc:	4618      	mov	r0, r3
 80076ce:	f000 fb10 	bl	8007cf2 <TIM_ITRx_SetConfig>
      break;
 80076d2:	e029      	b.n	8007728 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6818      	ldr	r0, [r3, #0]
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	6859      	ldr	r1, [r3, #4]
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	461a      	mov	r2, r3
 80076e2:	f000 fad6 	bl	8007c92 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	2160      	movs	r1, #96	; 0x60
 80076ec:	4618      	mov	r0, r3
 80076ee:	f000 fb00 	bl	8007cf2 <TIM_ITRx_SetConfig>
      break;
 80076f2:	e019      	b.n	8007728 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6818      	ldr	r0, [r3, #0]
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	6859      	ldr	r1, [r3, #4]
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	68db      	ldr	r3, [r3, #12]
 8007700:	461a      	mov	r2, r3
 8007702:	f000 fa97 	bl	8007c34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	2140      	movs	r1, #64	; 0x40
 800770c:	4618      	mov	r0, r3
 800770e:	f000 faf0 	bl	8007cf2 <TIM_ITRx_SetConfig>
      break;
 8007712:	e009      	b.n	8007728 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4619      	mov	r1, r3
 800771e:	4610      	mov	r0, r2
 8007720:	f000 fae7 	bl	8007cf2 <TIM_ITRx_SetConfig>
      break;
 8007724:	e000      	b.n	8007728 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8007726:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2201      	movs	r2, #1
 800772c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2200      	movs	r2, #0
 8007734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007738:	2300      	movs	r3, #0
}
 800773a:	4618      	mov	r0, r3
 800773c:	3710      	adds	r7, #16
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}

08007742 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007742:	b480      	push	{r7}
 8007744:	b083      	sub	sp, #12
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800774a:	bf00      	nop
 800774c:	370c      	adds	r7, #12
 800774e:	46bd      	mov	sp, r7
 8007750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007754:	4770      	bx	lr

08007756 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007756:	b480      	push	{r7}
 8007758:	b083      	sub	sp, #12
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800775e:	bf00      	nop
 8007760:	370c      	adds	r7, #12
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr

0800776a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800776a:	b480      	push	{r7}
 800776c:	b083      	sub	sp, #12
 800776e:	af00      	add	r7, sp, #0
 8007770:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007772:	bf00      	nop
 8007774:	370c      	adds	r7, #12
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800777e:	b480      	push	{r7}
 8007780:	b083      	sub	sp, #12
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007786:	bf00      	nop
 8007788:	370c      	adds	r7, #12
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr
	...

08007794 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007794:	b480      	push	{r7}
 8007796:	b085      	sub	sp, #20
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	4a40      	ldr	r2, [pc, #256]	; (80078a8 <TIM_Base_SetConfig+0x114>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d013      	beq.n	80077d4 <TIM_Base_SetConfig+0x40>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077b2:	d00f      	beq.n	80077d4 <TIM_Base_SetConfig+0x40>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	4a3d      	ldr	r2, [pc, #244]	; (80078ac <TIM_Base_SetConfig+0x118>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d00b      	beq.n	80077d4 <TIM_Base_SetConfig+0x40>
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	4a3c      	ldr	r2, [pc, #240]	; (80078b0 <TIM_Base_SetConfig+0x11c>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d007      	beq.n	80077d4 <TIM_Base_SetConfig+0x40>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	4a3b      	ldr	r2, [pc, #236]	; (80078b4 <TIM_Base_SetConfig+0x120>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d003      	beq.n	80077d4 <TIM_Base_SetConfig+0x40>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	4a3a      	ldr	r2, [pc, #232]	; (80078b8 <TIM_Base_SetConfig+0x124>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d108      	bne.n	80077e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	685b      	ldr	r3, [r3, #4]
 80077e0:	68fa      	ldr	r2, [r7, #12]
 80077e2:	4313      	orrs	r3, r2
 80077e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a2f      	ldr	r2, [pc, #188]	; (80078a8 <TIM_Base_SetConfig+0x114>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d02b      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077f4:	d027      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	4a2c      	ldr	r2, [pc, #176]	; (80078ac <TIM_Base_SetConfig+0x118>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d023      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	4a2b      	ldr	r2, [pc, #172]	; (80078b0 <TIM_Base_SetConfig+0x11c>)
 8007802:	4293      	cmp	r3, r2
 8007804:	d01f      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	4a2a      	ldr	r2, [pc, #168]	; (80078b4 <TIM_Base_SetConfig+0x120>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d01b      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	4a29      	ldr	r2, [pc, #164]	; (80078b8 <TIM_Base_SetConfig+0x124>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d017      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	4a28      	ldr	r2, [pc, #160]	; (80078bc <TIM_Base_SetConfig+0x128>)
 800781a:	4293      	cmp	r3, r2
 800781c:	d013      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	4a27      	ldr	r2, [pc, #156]	; (80078c0 <TIM_Base_SetConfig+0x12c>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d00f      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	4a26      	ldr	r2, [pc, #152]	; (80078c4 <TIM_Base_SetConfig+0x130>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d00b      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	4a25      	ldr	r2, [pc, #148]	; (80078c8 <TIM_Base_SetConfig+0x134>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d007      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	4a24      	ldr	r2, [pc, #144]	; (80078cc <TIM_Base_SetConfig+0x138>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d003      	beq.n	8007846 <TIM_Base_SetConfig+0xb2>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	4a23      	ldr	r2, [pc, #140]	; (80078d0 <TIM_Base_SetConfig+0x13c>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d108      	bne.n	8007858 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800784c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	68db      	ldr	r3, [r3, #12]
 8007852:	68fa      	ldr	r2, [r7, #12]
 8007854:	4313      	orrs	r3, r2
 8007856:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	695b      	ldr	r3, [r3, #20]
 8007862:	4313      	orrs	r3, r2
 8007864:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	68fa      	ldr	r2, [r7, #12]
 800786a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800786c:	683b      	ldr	r3, [r7, #0]
 800786e:	689a      	ldr	r2, [r3, #8]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	681a      	ldr	r2, [r3, #0]
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	4a0a      	ldr	r2, [pc, #40]	; (80078a8 <TIM_Base_SetConfig+0x114>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d003      	beq.n	800788c <TIM_Base_SetConfig+0xf8>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	4a0c      	ldr	r2, [pc, #48]	; (80078b8 <TIM_Base_SetConfig+0x124>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d103      	bne.n	8007894 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	691a      	ldr	r2, [r3, #16]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2201      	movs	r2, #1
 8007898:	615a      	str	r2, [r3, #20]
}
 800789a:	bf00      	nop
 800789c:	3714      	adds	r7, #20
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr
 80078a6:	bf00      	nop
 80078a8:	40010000 	.word	0x40010000
 80078ac:	40000400 	.word	0x40000400
 80078b0:	40000800 	.word	0x40000800
 80078b4:	40000c00 	.word	0x40000c00
 80078b8:	40010400 	.word	0x40010400
 80078bc:	40014000 	.word	0x40014000
 80078c0:	40014400 	.word	0x40014400
 80078c4:	40014800 	.word	0x40014800
 80078c8:	40001800 	.word	0x40001800
 80078cc:	40001c00 	.word	0x40001c00
 80078d0:	40002000 	.word	0x40002000

080078d4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078d4:	b480      	push	{r7}
 80078d6:	b087      	sub	sp, #28
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
 80078dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6a1b      	ldr	r3, [r3, #32]
 80078e2:	f023 0201 	bic.w	r2, r3, #1
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6a1b      	ldr	r3, [r3, #32]
 80078ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	699b      	ldr	r3, [r3, #24]
 80078fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007902:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	f023 0303 	bic.w	r3, r3, #3
 800790a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	68fa      	ldr	r2, [r7, #12]
 8007912:	4313      	orrs	r3, r2
 8007914:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007916:	697b      	ldr	r3, [r7, #20]
 8007918:	f023 0302 	bic.w	r3, r3, #2
 800791c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	697a      	ldr	r2, [r7, #20]
 8007924:	4313      	orrs	r3, r2
 8007926:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	4a20      	ldr	r2, [pc, #128]	; (80079ac <TIM_OC1_SetConfig+0xd8>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d003      	beq.n	8007938 <TIM_OC1_SetConfig+0x64>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	4a1f      	ldr	r2, [pc, #124]	; (80079b0 <TIM_OC1_SetConfig+0xdc>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d10c      	bne.n	8007952 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	f023 0308 	bic.w	r3, r3, #8
 800793e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	697a      	ldr	r2, [r7, #20]
 8007946:	4313      	orrs	r3, r2
 8007948:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	f023 0304 	bic.w	r3, r3, #4
 8007950:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	4a15      	ldr	r2, [pc, #84]	; (80079ac <TIM_OC1_SetConfig+0xd8>)
 8007956:	4293      	cmp	r3, r2
 8007958:	d003      	beq.n	8007962 <TIM_OC1_SetConfig+0x8e>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	4a14      	ldr	r2, [pc, #80]	; (80079b0 <TIM_OC1_SetConfig+0xdc>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d111      	bne.n	8007986 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007968:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007970:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	695b      	ldr	r3, [r3, #20]
 8007976:	693a      	ldr	r2, [r7, #16]
 8007978:	4313      	orrs	r3, r2
 800797a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	699b      	ldr	r3, [r3, #24]
 8007980:	693a      	ldr	r2, [r7, #16]
 8007982:	4313      	orrs	r3, r2
 8007984:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	693a      	ldr	r2, [r7, #16]
 800798a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	68fa      	ldr	r2, [r7, #12]
 8007990:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	685a      	ldr	r2, [r3, #4]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	697a      	ldr	r2, [r7, #20]
 800799e:	621a      	str	r2, [r3, #32]
}
 80079a0:	bf00      	nop
 80079a2:	371c      	adds	r7, #28
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr
 80079ac:	40010000 	.word	0x40010000
 80079b0:	40010400 	.word	0x40010400

080079b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b087      	sub	sp, #28
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
 80079bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a1b      	ldr	r3, [r3, #32]
 80079c2:	f023 0210 	bic.w	r2, r3, #16
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a1b      	ldr	r3, [r3, #32]
 80079ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	699b      	ldr	r3, [r3, #24]
 80079da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80079ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	021b      	lsls	r3, r3, #8
 80079f2:	68fa      	ldr	r2, [r7, #12]
 80079f4:	4313      	orrs	r3, r2
 80079f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	f023 0320 	bic.w	r3, r3, #32
 80079fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	011b      	lsls	r3, r3, #4
 8007a06:	697a      	ldr	r2, [r7, #20]
 8007a08:	4313      	orrs	r3, r2
 8007a0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	4a22      	ldr	r2, [pc, #136]	; (8007a98 <TIM_OC2_SetConfig+0xe4>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d003      	beq.n	8007a1c <TIM_OC2_SetConfig+0x68>
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	4a21      	ldr	r2, [pc, #132]	; (8007a9c <TIM_OC2_SetConfig+0xe8>)
 8007a18:	4293      	cmp	r3, r2
 8007a1a:	d10d      	bne.n	8007a38 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a1c:	697b      	ldr	r3, [r7, #20]
 8007a1e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a22:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	68db      	ldr	r3, [r3, #12]
 8007a28:	011b      	lsls	r3, r3, #4
 8007a2a:	697a      	ldr	r2, [r7, #20]
 8007a2c:	4313      	orrs	r3, r2
 8007a2e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a30:	697b      	ldr	r3, [r7, #20]
 8007a32:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a36:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	4a17      	ldr	r2, [pc, #92]	; (8007a98 <TIM_OC2_SetConfig+0xe4>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d003      	beq.n	8007a48 <TIM_OC2_SetConfig+0x94>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	4a16      	ldr	r2, [pc, #88]	; (8007a9c <TIM_OC2_SetConfig+0xe8>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d113      	bne.n	8007a70 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a48:	693b      	ldr	r3, [r7, #16]
 8007a4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	695b      	ldr	r3, [r3, #20]
 8007a5c:	009b      	lsls	r3, r3, #2
 8007a5e:	693a      	ldr	r2, [r7, #16]
 8007a60:	4313      	orrs	r3, r2
 8007a62:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	699b      	ldr	r3, [r3, #24]
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	693a      	ldr	r2, [r7, #16]
 8007a6c:	4313      	orrs	r3, r2
 8007a6e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	693a      	ldr	r2, [r7, #16]
 8007a74:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	68fa      	ldr	r2, [r7, #12]
 8007a7a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	685a      	ldr	r2, [r3, #4]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	697a      	ldr	r2, [r7, #20]
 8007a88:	621a      	str	r2, [r3, #32]
}
 8007a8a:	bf00      	nop
 8007a8c:	371c      	adds	r7, #28
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a94:	4770      	bx	lr
 8007a96:	bf00      	nop
 8007a98:	40010000 	.word	0x40010000
 8007a9c:	40010400 	.word	0x40010400

08007aa0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b087      	sub	sp, #28
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
 8007aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6a1b      	ldr	r3, [r3, #32]
 8007aae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a1b      	ldr	r3, [r3, #32]
 8007aba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	69db      	ldr	r3, [r3, #28]
 8007ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ace:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	f023 0303 	bic.w	r3, r3, #3
 8007ad6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	68fa      	ldr	r2, [r7, #12]
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007ae8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	689b      	ldr	r3, [r3, #8]
 8007aee:	021b      	lsls	r3, r3, #8
 8007af0:	697a      	ldr	r2, [r7, #20]
 8007af2:	4313      	orrs	r3, r2
 8007af4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	4a21      	ldr	r2, [pc, #132]	; (8007b80 <TIM_OC3_SetConfig+0xe0>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d003      	beq.n	8007b06 <TIM_OC3_SetConfig+0x66>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	4a20      	ldr	r2, [pc, #128]	; (8007b84 <TIM_OC3_SetConfig+0xe4>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d10d      	bne.n	8007b22 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b06:	697b      	ldr	r3, [r7, #20]
 8007b08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	68db      	ldr	r3, [r3, #12]
 8007b12:	021b      	lsls	r3, r3, #8
 8007b14:	697a      	ldr	r2, [r7, #20]
 8007b16:	4313      	orrs	r3, r2
 8007b18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a16      	ldr	r2, [pc, #88]	; (8007b80 <TIM_OC3_SetConfig+0xe0>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d003      	beq.n	8007b32 <TIM_OC3_SetConfig+0x92>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	4a15      	ldr	r2, [pc, #84]	; (8007b84 <TIM_OC3_SetConfig+0xe4>)
 8007b2e:	4293      	cmp	r3, r2
 8007b30:	d113      	bne.n	8007b5a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b32:	693b      	ldr	r3, [r7, #16]
 8007b34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	695b      	ldr	r3, [r3, #20]
 8007b46:	011b      	lsls	r3, r3, #4
 8007b48:	693a      	ldr	r2, [r7, #16]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	699b      	ldr	r3, [r3, #24]
 8007b52:	011b      	lsls	r3, r3, #4
 8007b54:	693a      	ldr	r2, [r7, #16]
 8007b56:	4313      	orrs	r3, r2
 8007b58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	693a      	ldr	r2, [r7, #16]
 8007b5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	68fa      	ldr	r2, [r7, #12]
 8007b64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	685a      	ldr	r2, [r3, #4]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	697a      	ldr	r2, [r7, #20]
 8007b72:	621a      	str	r2, [r3, #32]
}
 8007b74:	bf00      	nop
 8007b76:	371c      	adds	r7, #28
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7e:	4770      	bx	lr
 8007b80:	40010000 	.word	0x40010000
 8007b84:	40010400 	.word	0x40010400

08007b88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b087      	sub	sp, #28
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
 8007b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6a1b      	ldr	r3, [r3, #32]
 8007b96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6a1b      	ldr	r3, [r3, #32]
 8007ba2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	685b      	ldr	r3, [r3, #4]
 8007ba8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	69db      	ldr	r3, [r3, #28]
 8007bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	021b      	lsls	r3, r3, #8
 8007bc6:	68fa      	ldr	r2, [r7, #12]
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007bcc:	693b      	ldr	r3, [r7, #16]
 8007bce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007bd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	031b      	lsls	r3, r3, #12
 8007bda:	693a      	ldr	r2, [r7, #16]
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	4a12      	ldr	r2, [pc, #72]	; (8007c2c <TIM_OC4_SetConfig+0xa4>)
 8007be4:	4293      	cmp	r3, r2
 8007be6:	d003      	beq.n	8007bf0 <TIM_OC4_SetConfig+0x68>
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	4a11      	ldr	r2, [pc, #68]	; (8007c30 <TIM_OC4_SetConfig+0xa8>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d109      	bne.n	8007c04 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007bf0:	697b      	ldr	r3, [r7, #20]
 8007bf2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007bf6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	695b      	ldr	r3, [r3, #20]
 8007bfc:	019b      	lsls	r3, r3, #6
 8007bfe:	697a      	ldr	r2, [r7, #20]
 8007c00:	4313      	orrs	r3, r2
 8007c02:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	697a      	ldr	r2, [r7, #20]
 8007c08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	68fa      	ldr	r2, [r7, #12]
 8007c0e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	685a      	ldr	r2, [r3, #4]
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	693a      	ldr	r2, [r7, #16]
 8007c1c:	621a      	str	r2, [r3, #32]
}
 8007c1e:	bf00      	nop
 8007c20:	371c      	adds	r7, #28
 8007c22:	46bd      	mov	sp, r7
 8007c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c28:	4770      	bx	lr
 8007c2a:	bf00      	nop
 8007c2c:	40010000 	.word	0x40010000
 8007c30:	40010400 	.word	0x40010400

08007c34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c34:	b480      	push	{r7}
 8007c36:	b087      	sub	sp, #28
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	60b9      	str	r1, [r7, #8]
 8007c3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	6a1b      	ldr	r3, [r3, #32]
 8007c44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	6a1b      	ldr	r3, [r3, #32]
 8007c4a:	f023 0201 	bic.w	r2, r3, #1
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	699b      	ldr	r3, [r3, #24]
 8007c56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007c5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	011b      	lsls	r3, r3, #4
 8007c64:	693a      	ldr	r2, [r7, #16]
 8007c66:	4313      	orrs	r3, r2
 8007c68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	f023 030a 	bic.w	r3, r3, #10
 8007c70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007c72:	697a      	ldr	r2, [r7, #20]
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	4313      	orrs	r3, r2
 8007c78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	693a      	ldr	r2, [r7, #16]
 8007c7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	697a      	ldr	r2, [r7, #20]
 8007c84:	621a      	str	r2, [r3, #32]
}
 8007c86:	bf00      	nop
 8007c88:	371c      	adds	r7, #28
 8007c8a:	46bd      	mov	sp, r7
 8007c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c90:	4770      	bx	lr

08007c92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c92:	b480      	push	{r7}
 8007c94:	b087      	sub	sp, #28
 8007c96:	af00      	add	r7, sp, #0
 8007c98:	60f8      	str	r0, [r7, #12]
 8007c9a:	60b9      	str	r1, [r7, #8]
 8007c9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	6a1b      	ldr	r3, [r3, #32]
 8007ca2:	f023 0210 	bic.w	r2, r3, #16
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	699b      	ldr	r3, [r3, #24]
 8007cae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	6a1b      	ldr	r3, [r3, #32]
 8007cb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007cbc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	031b      	lsls	r3, r3, #12
 8007cc2:	697a      	ldr	r2, [r7, #20]
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007cce:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	011b      	lsls	r3, r3, #4
 8007cd4:	693a      	ldr	r2, [r7, #16]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	697a      	ldr	r2, [r7, #20]
 8007cde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	693a      	ldr	r2, [r7, #16]
 8007ce4:	621a      	str	r2, [r3, #32]
}
 8007ce6:	bf00      	nop
 8007ce8:	371c      	adds	r7, #28
 8007cea:	46bd      	mov	sp, r7
 8007cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf0:	4770      	bx	lr

08007cf2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007cf2:	b480      	push	{r7}
 8007cf4:	b085      	sub	sp, #20
 8007cf6:	af00      	add	r7, sp, #0
 8007cf8:	6078      	str	r0, [r7, #4]
 8007cfa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d08:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d0a:	683a      	ldr	r2, [r7, #0]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	f043 0307 	orr.w	r3, r3, #7
 8007d14:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	68fa      	ldr	r2, [r7, #12]
 8007d1a:	609a      	str	r2, [r3, #8]
}
 8007d1c:	bf00      	nop
 8007d1e:	3714      	adds	r7, #20
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b087      	sub	sp, #28
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	60f8      	str	r0, [r7, #12]
 8007d30:	60b9      	str	r1, [r7, #8]
 8007d32:	607a      	str	r2, [r7, #4]
 8007d34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d3c:	697b      	ldr	r3, [r7, #20]
 8007d3e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	021a      	lsls	r2, r3, #8
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	431a      	orrs	r2, r3
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	4313      	orrs	r3, r2
 8007d50:	697a      	ldr	r2, [r7, #20]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	697a      	ldr	r2, [r7, #20]
 8007d5a:	609a      	str	r2, [r3, #8]
}
 8007d5c:	bf00      	nop
 8007d5e:	371c      	adds	r7, #28
 8007d60:	46bd      	mov	sp, r7
 8007d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d66:	4770      	bx	lr

08007d68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b085      	sub	sp, #20
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
 8007d70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d78:	2b01      	cmp	r3, #1
 8007d7a:	d101      	bne.n	8007d80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d7c:	2302      	movs	r3, #2
 8007d7e:	e05a      	b.n	8007e36 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2201      	movs	r2, #1
 8007d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2202      	movs	r2, #2
 8007d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	685b      	ldr	r3, [r3, #4]
 8007d96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	689b      	ldr	r3, [r3, #8]
 8007d9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007da6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	68fa      	ldr	r2, [r7, #12]
 8007dae:	4313      	orrs	r3, r2
 8007db0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	68fa      	ldr	r2, [r7, #12]
 8007db8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	4a21      	ldr	r2, [pc, #132]	; (8007e44 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d022      	beq.n	8007e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007dcc:	d01d      	beq.n	8007e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	4a1d      	ldr	r2, [pc, #116]	; (8007e48 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d018      	beq.n	8007e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	4a1b      	ldr	r2, [pc, #108]	; (8007e4c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d013      	beq.n	8007e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	4a1a      	ldr	r2, [pc, #104]	; (8007e50 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d00e      	beq.n	8007e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a18      	ldr	r2, [pc, #96]	; (8007e54 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d009      	beq.n	8007e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4a17      	ldr	r2, [pc, #92]	; (8007e58 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d004      	beq.n	8007e0a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4a15      	ldr	r2, [pc, #84]	; (8007e5c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d10c      	bne.n	8007e24 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007e10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	685b      	ldr	r3, [r3, #4]
 8007e16:	68ba      	ldr	r2, [r7, #8]
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	68ba      	ldr	r2, [r7, #8]
 8007e22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2201      	movs	r2, #1
 8007e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e34:	2300      	movs	r3, #0
}
 8007e36:	4618      	mov	r0, r3
 8007e38:	3714      	adds	r7, #20
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e40:	4770      	bx	lr
 8007e42:	bf00      	nop
 8007e44:	40010000 	.word	0x40010000
 8007e48:	40000400 	.word	0x40000400
 8007e4c:	40000800 	.word	0x40000800
 8007e50:	40000c00 	.word	0x40000c00
 8007e54:	40010400 	.word	0x40010400
 8007e58:	40014000 	.word	0x40014000
 8007e5c:	40001800 	.word	0x40001800

08007e60 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b085      	sub	sp, #20
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e74:	2b01      	cmp	r3, #1
 8007e76:	d101      	bne.n	8007e7c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007e78:	2302      	movs	r3, #2
 8007e7a:	e03d      	b.n	8007ef8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	68db      	ldr	r3, [r3, #12]
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	689b      	ldr	r3, [r3, #8]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	685b      	ldr	r3, [r3, #4]
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	691b      	ldr	r3, [r3, #16]
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	695b      	ldr	r3, [r3, #20]
 8007ed4:	4313      	orrs	r3, r2
 8007ed6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	69db      	ldr	r3, [r3, #28]
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	68fa      	ldr	r2, [r7, #12]
 8007eec:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007ef6:	2300      	movs	r3, #0
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3714      	adds	r7, #20
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b083      	sub	sp, #12
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f0c:	bf00      	nop
 8007f0e:	370c      	adds	r7, #12
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr

08007f18 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f20:	bf00      	nop
 8007f22:	370c      	adds	r7, #12
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr

08007f2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b082      	sub	sp, #8
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d101      	bne.n	8007f3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	e03f      	b.n	8007fbe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007f44:	b2db      	uxtb	r3, r3
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d106      	bne.n	8007f58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f7fc fa9c 	bl	8004490 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2224      	movs	r2, #36	; 0x24
 8007f5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	68da      	ldr	r2, [r3, #12]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f000 fd09 	bl	8008988 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	691a      	ldr	r2, [r3, #16]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007f84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	695a      	ldr	r2, [r3, #20]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007f94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	68da      	ldr	r2, [r3, #12]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007fa4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2220      	movs	r2, #32
 8007fb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2220      	movs	r2, #32
 8007fb8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007fbc:	2300      	movs	r3, #0
}
 8007fbe:	4618      	mov	r0, r3
 8007fc0:	3708      	adds	r7, #8
 8007fc2:	46bd      	mov	sp, r7
 8007fc4:	bd80      	pop	{r7, pc}

08007fc6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007fc6:	b580      	push	{r7, lr}
 8007fc8:	b088      	sub	sp, #32
 8007fca:	af02      	add	r7, sp, #8
 8007fcc:	60f8      	str	r0, [r7, #12]
 8007fce:	60b9      	str	r1, [r7, #8]
 8007fd0:	603b      	str	r3, [r7, #0]
 8007fd2:	4613      	mov	r3, r2
 8007fd4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007fe0:	b2db      	uxtb	r3, r3
 8007fe2:	2b20      	cmp	r3, #32
 8007fe4:	f040 8083 	bne.w	80080ee <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d002      	beq.n	8007ff4 <HAL_UART_Transmit+0x2e>
 8007fee:	88fb      	ldrh	r3, [r7, #6]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d101      	bne.n	8007ff8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e07b      	b.n	80080f0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007ffe:	2b01      	cmp	r3, #1
 8008000:	d101      	bne.n	8008006 <HAL_UART_Transmit+0x40>
 8008002:	2302      	movs	r3, #2
 8008004:	e074      	b.n	80080f0 <HAL_UART_Transmit+0x12a>
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	2201      	movs	r2, #1
 800800a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	2200      	movs	r2, #0
 8008012:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2221      	movs	r2, #33	; 0x21
 8008018:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800801c:	f7fc fc50 	bl	80048c0 <HAL_GetTick>
 8008020:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	88fa      	ldrh	r2, [r7, #6]
 8008026:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	88fa      	ldrh	r2, [r7, #6]
 800802c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2200      	movs	r2, #0
 8008032:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8008036:	e042      	b.n	80080be <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800803c:	b29b      	uxth	r3, r3
 800803e:	3b01      	subs	r3, #1
 8008040:	b29a      	uxth	r2, r3
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	689b      	ldr	r3, [r3, #8]
 800804a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800804e:	d122      	bne.n	8008096 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008050:	683b      	ldr	r3, [r7, #0]
 8008052:	9300      	str	r3, [sp, #0]
 8008054:	697b      	ldr	r3, [r7, #20]
 8008056:	2200      	movs	r2, #0
 8008058:	2180      	movs	r1, #128	; 0x80
 800805a:	68f8      	ldr	r0, [r7, #12]
 800805c:	f000 fb12 	bl	8008684 <UART_WaitOnFlagUntilTimeout>
 8008060:	4603      	mov	r3, r0
 8008062:	2b00      	cmp	r3, #0
 8008064:	d001      	beq.n	800806a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8008066:	2303      	movs	r3, #3
 8008068:	e042      	b.n	80080f0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800806e:	693b      	ldr	r3, [r7, #16]
 8008070:	881b      	ldrh	r3, [r3, #0]
 8008072:	461a      	mov	r2, r3
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800807c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	691b      	ldr	r3, [r3, #16]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d103      	bne.n	800808e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	3302      	adds	r3, #2
 800808a:	60bb      	str	r3, [r7, #8]
 800808c:	e017      	b.n	80080be <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	3301      	adds	r3, #1
 8008092:	60bb      	str	r3, [r7, #8]
 8008094:	e013      	b.n	80080be <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	9300      	str	r3, [sp, #0]
 800809a:	697b      	ldr	r3, [r7, #20]
 800809c:	2200      	movs	r2, #0
 800809e:	2180      	movs	r1, #128	; 0x80
 80080a0:	68f8      	ldr	r0, [r7, #12]
 80080a2:	f000 faef 	bl	8008684 <UART_WaitOnFlagUntilTimeout>
 80080a6:	4603      	mov	r3, r0
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d001      	beq.n	80080b0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80080ac:	2303      	movs	r3, #3
 80080ae:	e01f      	b.n	80080f0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	1c5a      	adds	r2, r3, #1
 80080b4:	60ba      	str	r2, [r7, #8]
 80080b6:	781a      	ldrb	r2, [r3, #0]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d1b7      	bne.n	8008038 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	9300      	str	r3, [sp, #0]
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	2200      	movs	r2, #0
 80080d0:	2140      	movs	r1, #64	; 0x40
 80080d2:	68f8      	ldr	r0, [r7, #12]
 80080d4:	f000 fad6 	bl	8008684 <UART_WaitOnFlagUntilTimeout>
 80080d8:	4603      	mov	r3, r0
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d001      	beq.n	80080e2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80080de:	2303      	movs	r3, #3
 80080e0:	e006      	b.n	80080f0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	2220      	movs	r2, #32
 80080e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80080ea:	2300      	movs	r3, #0
 80080ec:	e000      	b.n	80080f0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80080ee:	2302      	movs	r3, #2
  }
}
 80080f0:	4618      	mov	r0, r3
 80080f2:	3718      	adds	r7, #24
 80080f4:	46bd      	mov	sp, r7
 80080f6:	bd80      	pop	{r7, pc}

080080f8 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b088      	sub	sp, #32
 80080fc:	af02      	add	r7, sp, #8
 80080fe:	60f8      	str	r0, [r7, #12]
 8008100:	60b9      	str	r1, [r7, #8]
 8008102:	603b      	str	r3, [r7, #0]
 8008104:	4613      	mov	r3, r2
 8008106:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8008108:	2300      	movs	r3, #0
 800810a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008112:	b2db      	uxtb	r3, r3
 8008114:	2b20      	cmp	r3, #32
 8008116:	f040 8090 	bne.w	800823a <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d002      	beq.n	8008126 <HAL_UART_Receive+0x2e>
 8008120:	88fb      	ldrh	r3, [r7, #6]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d101      	bne.n	800812a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008126:	2301      	movs	r3, #1
 8008128:	e088      	b.n	800823c <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008130:	2b01      	cmp	r3, #1
 8008132:	d101      	bne.n	8008138 <HAL_UART_Receive+0x40>
 8008134:	2302      	movs	r3, #2
 8008136:	e081      	b.n	800823c <HAL_UART_Receive+0x144>
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2201      	movs	r2, #1
 800813c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	2200      	movs	r2, #0
 8008144:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2222      	movs	r2, #34	; 0x22
 800814a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800814e:	f7fc fbb7 	bl	80048c0 <HAL_GetTick>
 8008152:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	88fa      	ldrh	r2, [r7, #6]
 8008158:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	88fa      	ldrh	r2, [r7, #6]
 800815e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	2200      	movs	r2, #0
 8008164:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8008168:	e05c      	b.n	8008224 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800816e:	b29b      	uxth	r3, r3
 8008170:	3b01      	subs	r3, #1
 8008172:	b29a      	uxth	r2, r3
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	689b      	ldr	r3, [r3, #8]
 800817c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008180:	d12b      	bne.n	80081da <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008182:	683b      	ldr	r3, [r7, #0]
 8008184:	9300      	str	r3, [sp, #0]
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	2200      	movs	r2, #0
 800818a:	2120      	movs	r1, #32
 800818c:	68f8      	ldr	r0, [r7, #12]
 800818e:	f000 fa79 	bl	8008684 <UART_WaitOnFlagUntilTimeout>
 8008192:	4603      	mov	r3, r0
 8008194:	2b00      	cmp	r3, #0
 8008196:	d001      	beq.n	800819c <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8008198:	2303      	movs	r3, #3
 800819a:	e04f      	b.n	800823c <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 800819c:	68bb      	ldr	r3, [r7, #8]
 800819e:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	691b      	ldr	r3, [r3, #16]
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d10c      	bne.n	80081c2 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	b29b      	uxth	r3, r3
 80081b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80081b4:	b29a      	uxth	r2, r3
 80081b6:	693b      	ldr	r3, [r7, #16]
 80081b8:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	3302      	adds	r3, #2
 80081be:	60bb      	str	r3, [r7, #8]
 80081c0:	e030      	b.n	8008224 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	b2db      	uxtb	r3, r3
 80081cc:	b29a      	uxth	r2, r3
 80081ce:	693b      	ldr	r3, [r7, #16]
 80081d0:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	3301      	adds	r3, #1
 80081d6:	60bb      	str	r3, [r7, #8]
 80081d8:	e024      	b.n	8008224 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80081da:	683b      	ldr	r3, [r7, #0]
 80081dc:	9300      	str	r3, [sp, #0]
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	2200      	movs	r2, #0
 80081e2:	2120      	movs	r1, #32
 80081e4:	68f8      	ldr	r0, [r7, #12]
 80081e6:	f000 fa4d 	bl	8008684 <UART_WaitOnFlagUntilTimeout>
 80081ea:	4603      	mov	r3, r0
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d001      	beq.n	80081f4 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 80081f0:	2303      	movs	r3, #3
 80081f2:	e023      	b.n	800823c <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	691b      	ldr	r3, [r3, #16]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d108      	bne.n	800820e <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	6859      	ldr	r1, [r3, #4]
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	1c5a      	adds	r2, r3, #1
 8008206:	60ba      	str	r2, [r7, #8]
 8008208:	b2ca      	uxtb	r2, r1
 800820a:	701a      	strb	r2, [r3, #0]
 800820c:	e00a      	b.n	8008224 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	685b      	ldr	r3, [r3, #4]
 8008214:	b2da      	uxtb	r2, r3
 8008216:	68bb      	ldr	r3, [r7, #8]
 8008218:	1c59      	adds	r1, r3, #1
 800821a:	60b9      	str	r1, [r7, #8]
 800821c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8008220:	b2d2      	uxtb	r2, r2
 8008222:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008228:	b29b      	uxth	r3, r3
 800822a:	2b00      	cmp	r3, #0
 800822c:	d19d      	bne.n	800816a <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2220      	movs	r2, #32
 8008232:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8008236:	2300      	movs	r3, #0
 8008238:	e000      	b.n	800823c <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 800823a:	2302      	movs	r3, #2
  }
}
 800823c:	4618      	mov	r0, r3
 800823e:	3718      	adds	r7, #24
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}

08008244 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b086      	sub	sp, #24
 8008248:	af00      	add	r7, sp, #0
 800824a:	60f8      	str	r0, [r7, #12]
 800824c:	60b9      	str	r1, [r7, #8]
 800824e:	4613      	mov	r3, r2
 8008250:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008258:	b2db      	uxtb	r3, r3
 800825a:	2b20      	cmp	r3, #32
 800825c:	d166      	bne.n	800832c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d002      	beq.n	800826a <HAL_UART_Receive_DMA+0x26>
 8008264:	88fb      	ldrh	r3, [r7, #6]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d101      	bne.n	800826e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800826a:	2301      	movs	r3, #1
 800826c:	e05f      	b.n	800832e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008274:	2b01      	cmp	r3, #1
 8008276:	d101      	bne.n	800827c <HAL_UART_Receive_DMA+0x38>
 8008278:	2302      	movs	r3, #2
 800827a:	e058      	b.n	800832e <HAL_UART_Receive_DMA+0xea>
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	2201      	movs	r2, #1
 8008280:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8008284:	68ba      	ldr	r2, [r7, #8]
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	88fa      	ldrh	r2, [r7, #6]
 800828e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2200      	movs	r2, #0
 8008294:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	2222      	movs	r2, #34	; 0x22
 800829a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082a2:	4a25      	ldr	r2, [pc, #148]	; (8008338 <HAL_UART_Receive_DMA+0xf4>)
 80082a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082aa:	4a24      	ldr	r2, [pc, #144]	; (800833c <HAL_UART_Receive_DMA+0xf8>)
 80082ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082b2:	4a23      	ldr	r2, [pc, #140]	; (8008340 <HAL_UART_Receive_DMA+0xfc>)
 80082b4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082ba:	2200      	movs	r2, #0
 80082bc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80082be:	f107 0308 	add.w	r3, r7, #8
 80082c2:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	3304      	adds	r3, #4
 80082ce:	4619      	mov	r1, r3
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	88fb      	ldrh	r3, [r7, #6]
 80082d6:	f7fc ff43 	bl	8005160 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80082da:	2300      	movs	r3, #0
 80082dc:	613b      	str	r3, [r7, #16]
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	613b      	str	r3, [r7, #16]
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	613b      	str	r3, [r7, #16]
 80082ee:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	2200      	movs	r2, #0
 80082f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	68da      	ldr	r2, [r3, #12]
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008306:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	695a      	ldr	r2, [r3, #20]
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f042 0201 	orr.w	r2, r2, #1
 8008316:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	695a      	ldr	r2, [r3, #20]
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008326:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8008328:	2300      	movs	r3, #0
 800832a:	e000      	b.n	800832e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800832c:	2302      	movs	r3, #2
  }
}
 800832e:	4618      	mov	r0, r3
 8008330:	3718      	adds	r7, #24
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}
 8008336:	bf00      	nop
 8008338:	0800856d 	.word	0x0800856d
 800833c:	080085d5 	.word	0x080085d5
 8008340:	080085f1 	.word	0x080085f1

08008344 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b088      	sub	sp, #32
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	68db      	ldr	r3, [r3, #12]
 800835a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	695b      	ldr	r3, [r3, #20]
 8008362:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8008364:	2300      	movs	r3, #0
 8008366:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8008368:	2300      	movs	r3, #0
 800836a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800836c:	69fb      	ldr	r3, [r7, #28]
 800836e:	f003 030f 	and.w	r3, r3, #15
 8008372:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	2b00      	cmp	r3, #0
 8008378:	d10d      	bne.n	8008396 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800837a:	69fb      	ldr	r3, [r7, #28]
 800837c:	f003 0320 	and.w	r3, r3, #32
 8008380:	2b00      	cmp	r3, #0
 8008382:	d008      	beq.n	8008396 <HAL_UART_IRQHandler+0x52>
 8008384:	69bb      	ldr	r3, [r7, #24]
 8008386:	f003 0320 	and.w	r3, r3, #32
 800838a:	2b00      	cmp	r3, #0
 800838c:	d003      	beq.n	8008396 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f000 fa78 	bl	8008884 <UART_Receive_IT>
      return;
 8008394:	e0d1      	b.n	800853a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	2b00      	cmp	r3, #0
 800839a:	f000 80b0 	beq.w	80084fe <HAL_UART_IRQHandler+0x1ba>
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	f003 0301 	and.w	r3, r3, #1
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d105      	bne.n	80083b4 <HAL_UART_IRQHandler+0x70>
 80083a8:	69bb      	ldr	r3, [r7, #24]
 80083aa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	f000 80a5 	beq.w	80084fe <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80083b4:	69fb      	ldr	r3, [r7, #28]
 80083b6:	f003 0301 	and.w	r3, r3, #1
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d00a      	beq.n	80083d4 <HAL_UART_IRQHandler+0x90>
 80083be:	69bb      	ldr	r3, [r7, #24]
 80083c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d005      	beq.n	80083d4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083cc:	f043 0201 	orr.w	r2, r3, #1
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80083d4:	69fb      	ldr	r3, [r7, #28]
 80083d6:	f003 0304 	and.w	r3, r3, #4
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d00a      	beq.n	80083f4 <HAL_UART_IRQHandler+0xb0>
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	f003 0301 	and.w	r3, r3, #1
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d005      	beq.n	80083f4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083ec:	f043 0202 	orr.w	r2, r3, #2
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80083f4:	69fb      	ldr	r3, [r7, #28]
 80083f6:	f003 0302 	and.w	r3, r3, #2
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d00a      	beq.n	8008414 <HAL_UART_IRQHandler+0xd0>
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	f003 0301 	and.w	r3, r3, #1
 8008404:	2b00      	cmp	r3, #0
 8008406:	d005      	beq.n	8008414 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800840c:	f043 0204 	orr.w	r2, r3, #4
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008414:	69fb      	ldr	r3, [r7, #28]
 8008416:	f003 0308 	and.w	r3, r3, #8
 800841a:	2b00      	cmp	r3, #0
 800841c:	d00f      	beq.n	800843e <HAL_UART_IRQHandler+0xfa>
 800841e:	69bb      	ldr	r3, [r7, #24]
 8008420:	f003 0320 	and.w	r3, r3, #32
 8008424:	2b00      	cmp	r3, #0
 8008426:	d104      	bne.n	8008432 <HAL_UART_IRQHandler+0xee>
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	f003 0301 	and.w	r3, r3, #1
 800842e:	2b00      	cmp	r3, #0
 8008430:	d005      	beq.n	800843e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008436:	f043 0208 	orr.w	r2, r3, #8
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008442:	2b00      	cmp	r3, #0
 8008444:	d078      	beq.n	8008538 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008446:	69fb      	ldr	r3, [r7, #28]
 8008448:	f003 0320 	and.w	r3, r3, #32
 800844c:	2b00      	cmp	r3, #0
 800844e:	d007      	beq.n	8008460 <HAL_UART_IRQHandler+0x11c>
 8008450:	69bb      	ldr	r3, [r7, #24]
 8008452:	f003 0320 	and.w	r3, r3, #32
 8008456:	2b00      	cmp	r3, #0
 8008458:	d002      	beq.n	8008460 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800845a:	6878      	ldr	r0, [r7, #4]
 800845c:	f000 fa12 	bl	8008884 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	695b      	ldr	r3, [r3, #20]
 8008466:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800846a:	2b40      	cmp	r3, #64	; 0x40
 800846c:	bf0c      	ite	eq
 800846e:	2301      	moveq	r3, #1
 8008470:	2300      	movne	r3, #0
 8008472:	b2db      	uxtb	r3, r3
 8008474:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800847a:	f003 0308 	and.w	r3, r3, #8
 800847e:	2b00      	cmp	r3, #0
 8008480:	d102      	bne.n	8008488 <HAL_UART_IRQHandler+0x144>
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d031      	beq.n	80084ec <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008488:	6878      	ldr	r0, [r7, #4]
 800848a:	f000 f95b 	bl	8008744 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	695b      	ldr	r3, [r3, #20]
 8008494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008498:	2b40      	cmp	r3, #64	; 0x40
 800849a:	d123      	bne.n	80084e4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	695a      	ldr	r2, [r3, #20]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80084aa:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d013      	beq.n	80084dc <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084b8:	4a21      	ldr	r2, [pc, #132]	; (8008540 <HAL_UART_IRQHandler+0x1fc>)
 80084ba:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084c0:	4618      	mov	r0, r3
 80084c2:	f7fc fea5 	bl	8005210 <HAL_DMA_Abort_IT>
 80084c6:	4603      	mov	r3, r0
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d016      	beq.n	80084fa <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084d2:	687a      	ldr	r2, [r7, #4]
 80084d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80084d6:	4610      	mov	r0, r2
 80084d8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084da:	e00e      	b.n	80084fa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f000 f83b 	bl	8008558 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084e2:	e00a      	b.n	80084fa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 f837 	bl	8008558 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084ea:	e006      	b.n	80084fa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f000 f833 	bl	8008558 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2200      	movs	r2, #0
 80084f6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80084f8:	e01e      	b.n	8008538 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084fa:	bf00      	nop
    return;
 80084fc:	e01c      	b.n	8008538 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80084fe:	69fb      	ldr	r3, [r7, #28]
 8008500:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008504:	2b00      	cmp	r3, #0
 8008506:	d008      	beq.n	800851a <HAL_UART_IRQHandler+0x1d6>
 8008508:	69bb      	ldr	r3, [r7, #24]
 800850a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800850e:	2b00      	cmp	r3, #0
 8008510:	d003      	beq.n	800851a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	f000 f948 	bl	80087a8 <UART_Transmit_IT>
    return;
 8008518:	e00f      	b.n	800853a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800851a:	69fb      	ldr	r3, [r7, #28]
 800851c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008520:	2b00      	cmp	r3, #0
 8008522:	d00a      	beq.n	800853a <HAL_UART_IRQHandler+0x1f6>
 8008524:	69bb      	ldr	r3, [r7, #24]
 8008526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800852a:	2b00      	cmp	r3, #0
 800852c:	d005      	beq.n	800853a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800852e:	6878      	ldr	r0, [r7, #4]
 8008530:	f000 f990 	bl	8008854 <UART_EndTransmit_IT>
    return;
 8008534:	bf00      	nop
 8008536:	e000      	b.n	800853a <HAL_UART_IRQHandler+0x1f6>
    return;
 8008538:	bf00      	nop
  }
}
 800853a:	3720      	adds	r7, #32
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}
 8008540:	08008781 	.word	0x08008781

08008544 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800854c:	bf00      	nop
 800854e:	370c      	adds	r7, #12
 8008550:	46bd      	mov	sp, r7
 8008552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008556:	4770      	bx	lr

08008558 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008558:	b480      	push	{r7}
 800855a:	b083      	sub	sp, #12
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008560:	bf00      	nop
 8008562:	370c      	adds	r7, #12
 8008564:	46bd      	mov	sp, r7
 8008566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800856a:	4770      	bx	lr

0800856c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b084      	sub	sp, #16
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008578:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008584:	2b00      	cmp	r3, #0
 8008586:	d11e      	bne.n	80085c6 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	2200      	movs	r2, #0
 800858c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	68da      	ldr	r2, [r3, #12]
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800859c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	695a      	ldr	r2, [r3, #20]
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f022 0201 	bic.w	r2, r2, #1
 80085ac:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	695a      	ldr	r2, [r3, #20]
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085bc:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2220      	movs	r2, #32
 80085c2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80085c6:	68f8      	ldr	r0, [r7, #12]
 80085c8:	f7fb fcfc 	bl	8003fc4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085cc:	bf00      	nop
 80085ce:	3710      	adds	r7, #16
 80085d0:	46bd      	mov	sp, r7
 80085d2:	bd80      	pop	{r7, pc}

080085d4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b084      	sub	sp, #16
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80085e2:	68f8      	ldr	r0, [r7, #12]
 80085e4:	f7fb fcf9 	bl	8003fda <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085e8:	bf00      	nop
 80085ea:	3710      	adds	r7, #16
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b084      	sub	sp, #16
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80085f8:	2300      	movs	r3, #0
 80085fa:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008600:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	695b      	ldr	r3, [r3, #20]
 8008608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800860c:	2b80      	cmp	r3, #128	; 0x80
 800860e:	bf0c      	ite	eq
 8008610:	2301      	moveq	r3, #1
 8008612:	2300      	movne	r3, #0
 8008614:	b2db      	uxtb	r3, r3
 8008616:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800861e:	b2db      	uxtb	r3, r3
 8008620:	2b21      	cmp	r3, #33	; 0x21
 8008622:	d108      	bne.n	8008636 <UART_DMAError+0x46>
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d005      	beq.n	8008636 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	2200      	movs	r2, #0
 800862e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008630:	68b8      	ldr	r0, [r7, #8]
 8008632:	f000 f871 	bl	8008718 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	695b      	ldr	r3, [r3, #20]
 800863c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008640:	2b40      	cmp	r3, #64	; 0x40
 8008642:	bf0c      	ite	eq
 8008644:	2301      	moveq	r3, #1
 8008646:	2300      	movne	r3, #0
 8008648:	b2db      	uxtb	r3, r3
 800864a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008652:	b2db      	uxtb	r3, r3
 8008654:	2b22      	cmp	r3, #34	; 0x22
 8008656:	d108      	bne.n	800866a <UART_DMAError+0x7a>
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d005      	beq.n	800866a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800865e:	68bb      	ldr	r3, [r7, #8]
 8008660:	2200      	movs	r2, #0
 8008662:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008664:	68b8      	ldr	r0, [r7, #8]
 8008666:	f000 f86d 	bl	8008744 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800866a:	68bb      	ldr	r3, [r7, #8]
 800866c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800866e:	f043 0210 	orr.w	r2, r3, #16
 8008672:	68bb      	ldr	r3, [r7, #8]
 8008674:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008676:	68b8      	ldr	r0, [r7, #8]
 8008678:	f7ff ff6e 	bl	8008558 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800867c:	bf00      	nop
 800867e:	3710      	adds	r7, #16
 8008680:	46bd      	mov	sp, r7
 8008682:	bd80      	pop	{r7, pc}

08008684 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b084      	sub	sp, #16
 8008688:	af00      	add	r7, sp, #0
 800868a:	60f8      	str	r0, [r7, #12]
 800868c:	60b9      	str	r1, [r7, #8]
 800868e:	603b      	str	r3, [r7, #0]
 8008690:	4613      	mov	r3, r2
 8008692:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008694:	e02c      	b.n	80086f0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008696:	69bb      	ldr	r3, [r7, #24]
 8008698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800869c:	d028      	beq.n	80086f0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800869e:	69bb      	ldr	r3, [r7, #24]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d007      	beq.n	80086b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80086a4:	f7fc f90c 	bl	80048c0 <HAL_GetTick>
 80086a8:	4602      	mov	r2, r0
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	1ad3      	subs	r3, r2, r3
 80086ae:	69ba      	ldr	r2, [r7, #24]
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d21d      	bcs.n	80086f0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	68da      	ldr	r2, [r3, #12]
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80086c2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	695a      	ldr	r2, [r3, #20]
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f022 0201 	bic.w	r2, r2, #1
 80086d2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	2220      	movs	r2, #32
 80086d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	2220      	movs	r2, #32
 80086e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	2200      	movs	r2, #0
 80086e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80086ec:	2303      	movs	r3, #3
 80086ee:	e00f      	b.n	8008710 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	681a      	ldr	r2, [r3, #0]
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	4013      	ands	r3, r2
 80086fa:	68ba      	ldr	r2, [r7, #8]
 80086fc:	429a      	cmp	r2, r3
 80086fe:	bf0c      	ite	eq
 8008700:	2301      	moveq	r3, #1
 8008702:	2300      	movne	r3, #0
 8008704:	b2db      	uxtb	r3, r3
 8008706:	461a      	mov	r2, r3
 8008708:	79fb      	ldrb	r3, [r7, #7]
 800870a:	429a      	cmp	r2, r3
 800870c:	d0c3      	beq.n	8008696 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800870e:	2300      	movs	r3, #0
}
 8008710:	4618      	mov	r0, r3
 8008712:	3710      	adds	r7, #16
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}

08008718 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008718:	b480      	push	{r7}
 800871a:	b083      	sub	sp, #12
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	68da      	ldr	r2, [r3, #12]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800872e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2220      	movs	r2, #32
 8008734:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8008738:	bf00      	nop
 800873a:	370c      	adds	r7, #12
 800873c:	46bd      	mov	sp, r7
 800873e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008742:	4770      	bx	lr

08008744 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008744:	b480      	push	{r7}
 8008746:	b083      	sub	sp, #12
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	68da      	ldr	r2, [r3, #12]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800875a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	695a      	ldr	r2, [r3, #20]
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f022 0201 	bic.w	r2, r2, #1
 800876a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2220      	movs	r2, #32
 8008770:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008774:	bf00      	nop
 8008776:	370c      	adds	r7, #12
 8008778:	46bd      	mov	sp, r7
 800877a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877e:	4770      	bx	lr

08008780 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b084      	sub	sp, #16
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800878c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	2200      	movs	r2, #0
 8008792:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2200      	movs	r2, #0
 8008798:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800879a:	68f8      	ldr	r0, [r7, #12]
 800879c:	f7ff fedc 	bl	8008558 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087a0:	bf00      	nop
 80087a2:	3710      	adds	r7, #16
 80087a4:	46bd      	mov	sp, r7
 80087a6:	bd80      	pop	{r7, pc}

080087a8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b085      	sub	sp, #20
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	2b21      	cmp	r3, #33	; 0x21
 80087ba:	d144      	bne.n	8008846 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	689b      	ldr	r3, [r3, #8]
 80087c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087c4:	d11a      	bne.n	80087fc <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	6a1b      	ldr	r3, [r3, #32]
 80087ca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	881b      	ldrh	r3, [r3, #0]
 80087d0:	461a      	mov	r2, r3
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80087da:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	691b      	ldr	r3, [r3, #16]
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d105      	bne.n	80087f0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6a1b      	ldr	r3, [r3, #32]
 80087e8:	1c9a      	adds	r2, r3, #2
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	621a      	str	r2, [r3, #32]
 80087ee:	e00e      	b.n	800880e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6a1b      	ldr	r3, [r3, #32]
 80087f4:	1c5a      	adds	r2, r3, #1
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	621a      	str	r2, [r3, #32]
 80087fa:	e008      	b.n	800880e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6a1b      	ldr	r3, [r3, #32]
 8008800:	1c59      	adds	r1, r3, #1
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	6211      	str	r1, [r2, #32]
 8008806:	781a      	ldrb	r2, [r3, #0]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008812:	b29b      	uxth	r3, r3
 8008814:	3b01      	subs	r3, #1
 8008816:	b29b      	uxth	r3, r3
 8008818:	687a      	ldr	r2, [r7, #4]
 800881a:	4619      	mov	r1, r3
 800881c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800881e:	2b00      	cmp	r3, #0
 8008820:	d10f      	bne.n	8008842 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	68da      	ldr	r2, [r3, #12]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008830:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	68da      	ldr	r2, [r3, #12]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008840:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008842:	2300      	movs	r3, #0
 8008844:	e000      	b.n	8008848 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008846:	2302      	movs	r3, #2
  }
}
 8008848:	4618      	mov	r0, r3
 800884a:	3714      	adds	r7, #20
 800884c:	46bd      	mov	sp, r7
 800884e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008852:	4770      	bx	lr

08008854 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008854:	b580      	push	{r7, lr}
 8008856:	b082      	sub	sp, #8
 8008858:	af00      	add	r7, sp, #0
 800885a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	68da      	ldr	r2, [r3, #12]
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800886a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2220      	movs	r2, #32
 8008870:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008874:	6878      	ldr	r0, [r7, #4]
 8008876:	f7ff fe65 	bl	8008544 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800887a:	2300      	movs	r3, #0
}
 800887c:	4618      	mov	r0, r3
 800887e:	3708      	adds	r7, #8
 8008880:	46bd      	mov	sp, r7
 8008882:	bd80      	pop	{r7, pc}

08008884 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b084      	sub	sp, #16
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008892:	b2db      	uxtb	r3, r3
 8008894:	2b22      	cmp	r3, #34	; 0x22
 8008896:	d171      	bne.n	800897c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	689b      	ldr	r3, [r3, #8]
 800889c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088a0:	d123      	bne.n	80088ea <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088a6:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	691b      	ldr	r3, [r3, #16]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d10e      	bne.n	80088ce <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088bc:	b29a      	uxth	r2, r3
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088c6:	1c9a      	adds	r2, r3, #2
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	629a      	str	r2, [r3, #40]	; 0x28
 80088cc:	e029      	b.n	8008922 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	b29b      	uxth	r3, r3
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	b29a      	uxth	r2, r3
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088e2:	1c5a      	adds	r2, r3, #1
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	629a      	str	r2, [r3, #40]	; 0x28
 80088e8:	e01b      	b.n	8008922 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	691b      	ldr	r3, [r3, #16]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d10a      	bne.n	8008908 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	6858      	ldr	r0, [r3, #4]
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088fc:	1c59      	adds	r1, r3, #1
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	6291      	str	r1, [r2, #40]	; 0x28
 8008902:	b2c2      	uxtb	r2, r0
 8008904:	701a      	strb	r2, [r3, #0]
 8008906:	e00c      	b.n	8008922 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	685b      	ldr	r3, [r3, #4]
 800890e:	b2da      	uxtb	r2, r3
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008914:	1c58      	adds	r0, r3, #1
 8008916:	6879      	ldr	r1, [r7, #4]
 8008918:	6288      	str	r0, [r1, #40]	; 0x28
 800891a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800891e:	b2d2      	uxtb	r2, r2
 8008920:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008926:	b29b      	uxth	r3, r3
 8008928:	3b01      	subs	r3, #1
 800892a:	b29b      	uxth	r3, r3
 800892c:	687a      	ldr	r2, [r7, #4]
 800892e:	4619      	mov	r1, r3
 8008930:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008932:	2b00      	cmp	r3, #0
 8008934:	d120      	bne.n	8008978 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	68da      	ldr	r2, [r3, #12]
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f022 0220 	bic.w	r2, r2, #32
 8008944:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	68da      	ldr	r2, [r3, #12]
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008954:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	695a      	ldr	r2, [r3, #20]
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f022 0201 	bic.w	r2, r2, #1
 8008964:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2220      	movs	r2, #32
 800896a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f7fb fb28 	bl	8003fc4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8008974:	2300      	movs	r3, #0
 8008976:	e002      	b.n	800897e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008978:	2300      	movs	r3, #0
 800897a:	e000      	b.n	800897e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800897c:	2302      	movs	r3, #2
  }
}
 800897e:	4618      	mov	r0, r3
 8008980:	3710      	adds	r7, #16
 8008982:	46bd      	mov	sp, r7
 8008984:	bd80      	pop	{r7, pc}
	...

08008988 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800898c:	b085      	sub	sp, #20
 800898e:	af00      	add	r7, sp, #0
 8008990:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	691b      	ldr	r3, [r3, #16]
 8008998:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	68da      	ldr	r2, [r3, #12]
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	430a      	orrs	r2, r1
 80089a6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	689a      	ldr	r2, [r3, #8]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	691b      	ldr	r3, [r3, #16]
 80089b0:	431a      	orrs	r2, r3
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	695b      	ldr	r3, [r3, #20]
 80089b6:	431a      	orrs	r2, r3
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	69db      	ldr	r3, [r3, #28]
 80089bc:	4313      	orrs	r3, r2
 80089be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	68db      	ldr	r3, [r3, #12]
 80089c6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80089ca:	f023 030c 	bic.w	r3, r3, #12
 80089ce:	687a      	ldr	r2, [r7, #4]
 80089d0:	6812      	ldr	r2, [r2, #0]
 80089d2:	68f9      	ldr	r1, [r7, #12]
 80089d4:	430b      	orrs	r3, r1
 80089d6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	695b      	ldr	r3, [r3, #20]
 80089de:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	699a      	ldr	r2, [r3, #24]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	430a      	orrs	r2, r1
 80089ec:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	69db      	ldr	r3, [r3, #28]
 80089f2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089f6:	f040 818b 	bne.w	8008d10 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4ac1      	ldr	r2, [pc, #772]	; (8008d04 <UART_SetConfig+0x37c>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d005      	beq.n	8008a10 <UART_SetConfig+0x88>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4abf      	ldr	r2, [pc, #764]	; (8008d08 <UART_SetConfig+0x380>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	f040 80bd 	bne.w	8008b8a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008a10:	f7fd fd9c 	bl	800654c <HAL_RCC_GetPCLK2Freq>
 8008a14:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	461d      	mov	r5, r3
 8008a1a:	f04f 0600 	mov.w	r6, #0
 8008a1e:	46a8      	mov	r8, r5
 8008a20:	46b1      	mov	r9, r6
 8008a22:	eb18 0308 	adds.w	r3, r8, r8
 8008a26:	eb49 0409 	adc.w	r4, r9, r9
 8008a2a:	4698      	mov	r8, r3
 8008a2c:	46a1      	mov	r9, r4
 8008a2e:	eb18 0805 	adds.w	r8, r8, r5
 8008a32:	eb49 0906 	adc.w	r9, r9, r6
 8008a36:	f04f 0100 	mov.w	r1, #0
 8008a3a:	f04f 0200 	mov.w	r2, #0
 8008a3e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008a42:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008a46:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008a4a:	4688      	mov	r8, r1
 8008a4c:	4691      	mov	r9, r2
 8008a4e:	eb18 0005 	adds.w	r0, r8, r5
 8008a52:	eb49 0106 	adc.w	r1, r9, r6
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	461d      	mov	r5, r3
 8008a5c:	f04f 0600 	mov.w	r6, #0
 8008a60:	196b      	adds	r3, r5, r5
 8008a62:	eb46 0406 	adc.w	r4, r6, r6
 8008a66:	461a      	mov	r2, r3
 8008a68:	4623      	mov	r3, r4
 8008a6a:	f7f8 f8ed 	bl	8000c48 <__aeabi_uldivmod>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	460c      	mov	r4, r1
 8008a72:	461a      	mov	r2, r3
 8008a74:	4ba5      	ldr	r3, [pc, #660]	; (8008d0c <UART_SetConfig+0x384>)
 8008a76:	fba3 2302 	umull	r2, r3, r3, r2
 8008a7a:	095b      	lsrs	r3, r3, #5
 8008a7c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008a80:	68bb      	ldr	r3, [r7, #8]
 8008a82:	461d      	mov	r5, r3
 8008a84:	f04f 0600 	mov.w	r6, #0
 8008a88:	46a9      	mov	r9, r5
 8008a8a:	46b2      	mov	sl, r6
 8008a8c:	eb19 0309 	adds.w	r3, r9, r9
 8008a90:	eb4a 040a 	adc.w	r4, sl, sl
 8008a94:	4699      	mov	r9, r3
 8008a96:	46a2      	mov	sl, r4
 8008a98:	eb19 0905 	adds.w	r9, r9, r5
 8008a9c:	eb4a 0a06 	adc.w	sl, sl, r6
 8008aa0:	f04f 0100 	mov.w	r1, #0
 8008aa4:	f04f 0200 	mov.w	r2, #0
 8008aa8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008aac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008ab0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008ab4:	4689      	mov	r9, r1
 8008ab6:	4692      	mov	sl, r2
 8008ab8:	eb19 0005 	adds.w	r0, r9, r5
 8008abc:	eb4a 0106 	adc.w	r1, sl, r6
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	685b      	ldr	r3, [r3, #4]
 8008ac4:	461d      	mov	r5, r3
 8008ac6:	f04f 0600 	mov.w	r6, #0
 8008aca:	196b      	adds	r3, r5, r5
 8008acc:	eb46 0406 	adc.w	r4, r6, r6
 8008ad0:	461a      	mov	r2, r3
 8008ad2:	4623      	mov	r3, r4
 8008ad4:	f7f8 f8b8 	bl	8000c48 <__aeabi_uldivmod>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	460c      	mov	r4, r1
 8008adc:	461a      	mov	r2, r3
 8008ade:	4b8b      	ldr	r3, [pc, #556]	; (8008d0c <UART_SetConfig+0x384>)
 8008ae0:	fba3 1302 	umull	r1, r3, r3, r2
 8008ae4:	095b      	lsrs	r3, r3, #5
 8008ae6:	2164      	movs	r1, #100	; 0x64
 8008ae8:	fb01 f303 	mul.w	r3, r1, r3
 8008aec:	1ad3      	subs	r3, r2, r3
 8008aee:	00db      	lsls	r3, r3, #3
 8008af0:	3332      	adds	r3, #50	; 0x32
 8008af2:	4a86      	ldr	r2, [pc, #536]	; (8008d0c <UART_SetConfig+0x384>)
 8008af4:	fba2 2303 	umull	r2, r3, r2, r3
 8008af8:	095b      	lsrs	r3, r3, #5
 8008afa:	005b      	lsls	r3, r3, #1
 8008afc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008b00:	4498      	add	r8, r3
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	461d      	mov	r5, r3
 8008b06:	f04f 0600 	mov.w	r6, #0
 8008b0a:	46a9      	mov	r9, r5
 8008b0c:	46b2      	mov	sl, r6
 8008b0e:	eb19 0309 	adds.w	r3, r9, r9
 8008b12:	eb4a 040a 	adc.w	r4, sl, sl
 8008b16:	4699      	mov	r9, r3
 8008b18:	46a2      	mov	sl, r4
 8008b1a:	eb19 0905 	adds.w	r9, r9, r5
 8008b1e:	eb4a 0a06 	adc.w	sl, sl, r6
 8008b22:	f04f 0100 	mov.w	r1, #0
 8008b26:	f04f 0200 	mov.w	r2, #0
 8008b2a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008b2e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008b32:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008b36:	4689      	mov	r9, r1
 8008b38:	4692      	mov	sl, r2
 8008b3a:	eb19 0005 	adds.w	r0, r9, r5
 8008b3e:	eb4a 0106 	adc.w	r1, sl, r6
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	685b      	ldr	r3, [r3, #4]
 8008b46:	461d      	mov	r5, r3
 8008b48:	f04f 0600 	mov.w	r6, #0
 8008b4c:	196b      	adds	r3, r5, r5
 8008b4e:	eb46 0406 	adc.w	r4, r6, r6
 8008b52:	461a      	mov	r2, r3
 8008b54:	4623      	mov	r3, r4
 8008b56:	f7f8 f877 	bl	8000c48 <__aeabi_uldivmod>
 8008b5a:	4603      	mov	r3, r0
 8008b5c:	460c      	mov	r4, r1
 8008b5e:	461a      	mov	r2, r3
 8008b60:	4b6a      	ldr	r3, [pc, #424]	; (8008d0c <UART_SetConfig+0x384>)
 8008b62:	fba3 1302 	umull	r1, r3, r3, r2
 8008b66:	095b      	lsrs	r3, r3, #5
 8008b68:	2164      	movs	r1, #100	; 0x64
 8008b6a:	fb01 f303 	mul.w	r3, r1, r3
 8008b6e:	1ad3      	subs	r3, r2, r3
 8008b70:	00db      	lsls	r3, r3, #3
 8008b72:	3332      	adds	r3, #50	; 0x32
 8008b74:	4a65      	ldr	r2, [pc, #404]	; (8008d0c <UART_SetConfig+0x384>)
 8008b76:	fba2 2303 	umull	r2, r3, r2, r3
 8008b7a:	095b      	lsrs	r3, r3, #5
 8008b7c:	f003 0207 	and.w	r2, r3, #7
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	4442      	add	r2, r8
 8008b86:	609a      	str	r2, [r3, #8]
 8008b88:	e26f      	b.n	800906a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008b8a:	f7fd fccb 	bl	8006524 <HAL_RCC_GetPCLK1Freq>
 8008b8e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008b90:	68bb      	ldr	r3, [r7, #8]
 8008b92:	461d      	mov	r5, r3
 8008b94:	f04f 0600 	mov.w	r6, #0
 8008b98:	46a8      	mov	r8, r5
 8008b9a:	46b1      	mov	r9, r6
 8008b9c:	eb18 0308 	adds.w	r3, r8, r8
 8008ba0:	eb49 0409 	adc.w	r4, r9, r9
 8008ba4:	4698      	mov	r8, r3
 8008ba6:	46a1      	mov	r9, r4
 8008ba8:	eb18 0805 	adds.w	r8, r8, r5
 8008bac:	eb49 0906 	adc.w	r9, r9, r6
 8008bb0:	f04f 0100 	mov.w	r1, #0
 8008bb4:	f04f 0200 	mov.w	r2, #0
 8008bb8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008bbc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008bc0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008bc4:	4688      	mov	r8, r1
 8008bc6:	4691      	mov	r9, r2
 8008bc8:	eb18 0005 	adds.w	r0, r8, r5
 8008bcc:	eb49 0106 	adc.w	r1, r9, r6
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	685b      	ldr	r3, [r3, #4]
 8008bd4:	461d      	mov	r5, r3
 8008bd6:	f04f 0600 	mov.w	r6, #0
 8008bda:	196b      	adds	r3, r5, r5
 8008bdc:	eb46 0406 	adc.w	r4, r6, r6
 8008be0:	461a      	mov	r2, r3
 8008be2:	4623      	mov	r3, r4
 8008be4:	f7f8 f830 	bl	8000c48 <__aeabi_uldivmod>
 8008be8:	4603      	mov	r3, r0
 8008bea:	460c      	mov	r4, r1
 8008bec:	461a      	mov	r2, r3
 8008bee:	4b47      	ldr	r3, [pc, #284]	; (8008d0c <UART_SetConfig+0x384>)
 8008bf0:	fba3 2302 	umull	r2, r3, r3, r2
 8008bf4:	095b      	lsrs	r3, r3, #5
 8008bf6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	461d      	mov	r5, r3
 8008bfe:	f04f 0600 	mov.w	r6, #0
 8008c02:	46a9      	mov	r9, r5
 8008c04:	46b2      	mov	sl, r6
 8008c06:	eb19 0309 	adds.w	r3, r9, r9
 8008c0a:	eb4a 040a 	adc.w	r4, sl, sl
 8008c0e:	4699      	mov	r9, r3
 8008c10:	46a2      	mov	sl, r4
 8008c12:	eb19 0905 	adds.w	r9, r9, r5
 8008c16:	eb4a 0a06 	adc.w	sl, sl, r6
 8008c1a:	f04f 0100 	mov.w	r1, #0
 8008c1e:	f04f 0200 	mov.w	r2, #0
 8008c22:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c26:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008c2a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008c2e:	4689      	mov	r9, r1
 8008c30:	4692      	mov	sl, r2
 8008c32:	eb19 0005 	adds.w	r0, r9, r5
 8008c36:	eb4a 0106 	adc.w	r1, sl, r6
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	685b      	ldr	r3, [r3, #4]
 8008c3e:	461d      	mov	r5, r3
 8008c40:	f04f 0600 	mov.w	r6, #0
 8008c44:	196b      	adds	r3, r5, r5
 8008c46:	eb46 0406 	adc.w	r4, r6, r6
 8008c4a:	461a      	mov	r2, r3
 8008c4c:	4623      	mov	r3, r4
 8008c4e:	f7f7 fffb 	bl	8000c48 <__aeabi_uldivmod>
 8008c52:	4603      	mov	r3, r0
 8008c54:	460c      	mov	r4, r1
 8008c56:	461a      	mov	r2, r3
 8008c58:	4b2c      	ldr	r3, [pc, #176]	; (8008d0c <UART_SetConfig+0x384>)
 8008c5a:	fba3 1302 	umull	r1, r3, r3, r2
 8008c5e:	095b      	lsrs	r3, r3, #5
 8008c60:	2164      	movs	r1, #100	; 0x64
 8008c62:	fb01 f303 	mul.w	r3, r1, r3
 8008c66:	1ad3      	subs	r3, r2, r3
 8008c68:	00db      	lsls	r3, r3, #3
 8008c6a:	3332      	adds	r3, #50	; 0x32
 8008c6c:	4a27      	ldr	r2, [pc, #156]	; (8008d0c <UART_SetConfig+0x384>)
 8008c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8008c72:	095b      	lsrs	r3, r3, #5
 8008c74:	005b      	lsls	r3, r3, #1
 8008c76:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008c7a:	4498      	add	r8, r3
 8008c7c:	68bb      	ldr	r3, [r7, #8]
 8008c7e:	461d      	mov	r5, r3
 8008c80:	f04f 0600 	mov.w	r6, #0
 8008c84:	46a9      	mov	r9, r5
 8008c86:	46b2      	mov	sl, r6
 8008c88:	eb19 0309 	adds.w	r3, r9, r9
 8008c8c:	eb4a 040a 	adc.w	r4, sl, sl
 8008c90:	4699      	mov	r9, r3
 8008c92:	46a2      	mov	sl, r4
 8008c94:	eb19 0905 	adds.w	r9, r9, r5
 8008c98:	eb4a 0a06 	adc.w	sl, sl, r6
 8008c9c:	f04f 0100 	mov.w	r1, #0
 8008ca0:	f04f 0200 	mov.w	r2, #0
 8008ca4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008ca8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008cac:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008cb0:	4689      	mov	r9, r1
 8008cb2:	4692      	mov	sl, r2
 8008cb4:	eb19 0005 	adds.w	r0, r9, r5
 8008cb8:	eb4a 0106 	adc.w	r1, sl, r6
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	685b      	ldr	r3, [r3, #4]
 8008cc0:	461d      	mov	r5, r3
 8008cc2:	f04f 0600 	mov.w	r6, #0
 8008cc6:	196b      	adds	r3, r5, r5
 8008cc8:	eb46 0406 	adc.w	r4, r6, r6
 8008ccc:	461a      	mov	r2, r3
 8008cce:	4623      	mov	r3, r4
 8008cd0:	f7f7 ffba 	bl	8000c48 <__aeabi_uldivmod>
 8008cd4:	4603      	mov	r3, r0
 8008cd6:	460c      	mov	r4, r1
 8008cd8:	461a      	mov	r2, r3
 8008cda:	4b0c      	ldr	r3, [pc, #48]	; (8008d0c <UART_SetConfig+0x384>)
 8008cdc:	fba3 1302 	umull	r1, r3, r3, r2
 8008ce0:	095b      	lsrs	r3, r3, #5
 8008ce2:	2164      	movs	r1, #100	; 0x64
 8008ce4:	fb01 f303 	mul.w	r3, r1, r3
 8008ce8:	1ad3      	subs	r3, r2, r3
 8008cea:	00db      	lsls	r3, r3, #3
 8008cec:	3332      	adds	r3, #50	; 0x32
 8008cee:	4a07      	ldr	r2, [pc, #28]	; (8008d0c <UART_SetConfig+0x384>)
 8008cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8008cf4:	095b      	lsrs	r3, r3, #5
 8008cf6:	f003 0207 	and.w	r2, r3, #7
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	4442      	add	r2, r8
 8008d00:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8008d02:	e1b2      	b.n	800906a <UART_SetConfig+0x6e2>
 8008d04:	40011000 	.word	0x40011000
 8008d08:	40011400 	.word	0x40011400
 8008d0c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	4ad7      	ldr	r2, [pc, #860]	; (8009074 <UART_SetConfig+0x6ec>)
 8008d16:	4293      	cmp	r3, r2
 8008d18:	d005      	beq.n	8008d26 <UART_SetConfig+0x39e>
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4ad6      	ldr	r2, [pc, #856]	; (8009078 <UART_SetConfig+0x6f0>)
 8008d20:	4293      	cmp	r3, r2
 8008d22:	f040 80d1 	bne.w	8008ec8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8008d26:	f7fd fc11 	bl	800654c <HAL_RCC_GetPCLK2Freq>
 8008d2a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008d2c:	68bb      	ldr	r3, [r7, #8]
 8008d2e:	469a      	mov	sl, r3
 8008d30:	f04f 0b00 	mov.w	fp, #0
 8008d34:	46d0      	mov	r8, sl
 8008d36:	46d9      	mov	r9, fp
 8008d38:	eb18 0308 	adds.w	r3, r8, r8
 8008d3c:	eb49 0409 	adc.w	r4, r9, r9
 8008d40:	4698      	mov	r8, r3
 8008d42:	46a1      	mov	r9, r4
 8008d44:	eb18 080a 	adds.w	r8, r8, sl
 8008d48:	eb49 090b 	adc.w	r9, r9, fp
 8008d4c:	f04f 0100 	mov.w	r1, #0
 8008d50:	f04f 0200 	mov.w	r2, #0
 8008d54:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008d58:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008d5c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008d60:	4688      	mov	r8, r1
 8008d62:	4691      	mov	r9, r2
 8008d64:	eb1a 0508 	adds.w	r5, sl, r8
 8008d68:	eb4b 0609 	adc.w	r6, fp, r9
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	685b      	ldr	r3, [r3, #4]
 8008d70:	4619      	mov	r1, r3
 8008d72:	f04f 0200 	mov.w	r2, #0
 8008d76:	f04f 0300 	mov.w	r3, #0
 8008d7a:	f04f 0400 	mov.w	r4, #0
 8008d7e:	0094      	lsls	r4, r2, #2
 8008d80:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008d84:	008b      	lsls	r3, r1, #2
 8008d86:	461a      	mov	r2, r3
 8008d88:	4623      	mov	r3, r4
 8008d8a:	4628      	mov	r0, r5
 8008d8c:	4631      	mov	r1, r6
 8008d8e:	f7f7 ff5b 	bl	8000c48 <__aeabi_uldivmod>
 8008d92:	4603      	mov	r3, r0
 8008d94:	460c      	mov	r4, r1
 8008d96:	461a      	mov	r2, r3
 8008d98:	4bb8      	ldr	r3, [pc, #736]	; (800907c <UART_SetConfig+0x6f4>)
 8008d9a:	fba3 2302 	umull	r2, r3, r3, r2
 8008d9e:	095b      	lsrs	r3, r3, #5
 8008da0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	469b      	mov	fp, r3
 8008da8:	f04f 0c00 	mov.w	ip, #0
 8008dac:	46d9      	mov	r9, fp
 8008dae:	46e2      	mov	sl, ip
 8008db0:	eb19 0309 	adds.w	r3, r9, r9
 8008db4:	eb4a 040a 	adc.w	r4, sl, sl
 8008db8:	4699      	mov	r9, r3
 8008dba:	46a2      	mov	sl, r4
 8008dbc:	eb19 090b 	adds.w	r9, r9, fp
 8008dc0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008dc4:	f04f 0100 	mov.w	r1, #0
 8008dc8:	f04f 0200 	mov.w	r2, #0
 8008dcc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008dd0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008dd4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008dd8:	4689      	mov	r9, r1
 8008dda:	4692      	mov	sl, r2
 8008ddc:	eb1b 0509 	adds.w	r5, fp, r9
 8008de0:	eb4c 060a 	adc.w	r6, ip, sl
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	685b      	ldr	r3, [r3, #4]
 8008de8:	4619      	mov	r1, r3
 8008dea:	f04f 0200 	mov.w	r2, #0
 8008dee:	f04f 0300 	mov.w	r3, #0
 8008df2:	f04f 0400 	mov.w	r4, #0
 8008df6:	0094      	lsls	r4, r2, #2
 8008df8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008dfc:	008b      	lsls	r3, r1, #2
 8008dfe:	461a      	mov	r2, r3
 8008e00:	4623      	mov	r3, r4
 8008e02:	4628      	mov	r0, r5
 8008e04:	4631      	mov	r1, r6
 8008e06:	f7f7 ff1f 	bl	8000c48 <__aeabi_uldivmod>
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	460c      	mov	r4, r1
 8008e0e:	461a      	mov	r2, r3
 8008e10:	4b9a      	ldr	r3, [pc, #616]	; (800907c <UART_SetConfig+0x6f4>)
 8008e12:	fba3 1302 	umull	r1, r3, r3, r2
 8008e16:	095b      	lsrs	r3, r3, #5
 8008e18:	2164      	movs	r1, #100	; 0x64
 8008e1a:	fb01 f303 	mul.w	r3, r1, r3
 8008e1e:	1ad3      	subs	r3, r2, r3
 8008e20:	011b      	lsls	r3, r3, #4
 8008e22:	3332      	adds	r3, #50	; 0x32
 8008e24:	4a95      	ldr	r2, [pc, #596]	; (800907c <UART_SetConfig+0x6f4>)
 8008e26:	fba2 2303 	umull	r2, r3, r2, r3
 8008e2a:	095b      	lsrs	r3, r3, #5
 8008e2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008e30:	4498      	add	r8, r3
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	469b      	mov	fp, r3
 8008e36:	f04f 0c00 	mov.w	ip, #0
 8008e3a:	46d9      	mov	r9, fp
 8008e3c:	46e2      	mov	sl, ip
 8008e3e:	eb19 0309 	adds.w	r3, r9, r9
 8008e42:	eb4a 040a 	adc.w	r4, sl, sl
 8008e46:	4699      	mov	r9, r3
 8008e48:	46a2      	mov	sl, r4
 8008e4a:	eb19 090b 	adds.w	r9, r9, fp
 8008e4e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008e52:	f04f 0100 	mov.w	r1, #0
 8008e56:	f04f 0200 	mov.w	r2, #0
 8008e5a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008e5e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008e62:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008e66:	4689      	mov	r9, r1
 8008e68:	4692      	mov	sl, r2
 8008e6a:	eb1b 0509 	adds.w	r5, fp, r9
 8008e6e:	eb4c 060a 	adc.w	r6, ip, sl
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	685b      	ldr	r3, [r3, #4]
 8008e76:	4619      	mov	r1, r3
 8008e78:	f04f 0200 	mov.w	r2, #0
 8008e7c:	f04f 0300 	mov.w	r3, #0
 8008e80:	f04f 0400 	mov.w	r4, #0
 8008e84:	0094      	lsls	r4, r2, #2
 8008e86:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008e8a:	008b      	lsls	r3, r1, #2
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	4623      	mov	r3, r4
 8008e90:	4628      	mov	r0, r5
 8008e92:	4631      	mov	r1, r6
 8008e94:	f7f7 fed8 	bl	8000c48 <__aeabi_uldivmod>
 8008e98:	4603      	mov	r3, r0
 8008e9a:	460c      	mov	r4, r1
 8008e9c:	461a      	mov	r2, r3
 8008e9e:	4b77      	ldr	r3, [pc, #476]	; (800907c <UART_SetConfig+0x6f4>)
 8008ea0:	fba3 1302 	umull	r1, r3, r3, r2
 8008ea4:	095b      	lsrs	r3, r3, #5
 8008ea6:	2164      	movs	r1, #100	; 0x64
 8008ea8:	fb01 f303 	mul.w	r3, r1, r3
 8008eac:	1ad3      	subs	r3, r2, r3
 8008eae:	011b      	lsls	r3, r3, #4
 8008eb0:	3332      	adds	r3, #50	; 0x32
 8008eb2:	4a72      	ldr	r2, [pc, #456]	; (800907c <UART_SetConfig+0x6f4>)
 8008eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8008eb8:	095b      	lsrs	r3, r3, #5
 8008eba:	f003 020f 	and.w	r2, r3, #15
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4442      	add	r2, r8
 8008ec4:	609a      	str	r2, [r3, #8]
 8008ec6:	e0d0      	b.n	800906a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8008ec8:	f7fd fb2c 	bl	8006524 <HAL_RCC_GetPCLK1Freq>
 8008ecc:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008ece:	68bb      	ldr	r3, [r7, #8]
 8008ed0:	469a      	mov	sl, r3
 8008ed2:	f04f 0b00 	mov.w	fp, #0
 8008ed6:	46d0      	mov	r8, sl
 8008ed8:	46d9      	mov	r9, fp
 8008eda:	eb18 0308 	adds.w	r3, r8, r8
 8008ede:	eb49 0409 	adc.w	r4, r9, r9
 8008ee2:	4698      	mov	r8, r3
 8008ee4:	46a1      	mov	r9, r4
 8008ee6:	eb18 080a 	adds.w	r8, r8, sl
 8008eea:	eb49 090b 	adc.w	r9, r9, fp
 8008eee:	f04f 0100 	mov.w	r1, #0
 8008ef2:	f04f 0200 	mov.w	r2, #0
 8008ef6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008efa:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008efe:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008f02:	4688      	mov	r8, r1
 8008f04:	4691      	mov	r9, r2
 8008f06:	eb1a 0508 	adds.w	r5, sl, r8
 8008f0a:	eb4b 0609 	adc.w	r6, fp, r9
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	4619      	mov	r1, r3
 8008f14:	f04f 0200 	mov.w	r2, #0
 8008f18:	f04f 0300 	mov.w	r3, #0
 8008f1c:	f04f 0400 	mov.w	r4, #0
 8008f20:	0094      	lsls	r4, r2, #2
 8008f22:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008f26:	008b      	lsls	r3, r1, #2
 8008f28:	461a      	mov	r2, r3
 8008f2a:	4623      	mov	r3, r4
 8008f2c:	4628      	mov	r0, r5
 8008f2e:	4631      	mov	r1, r6
 8008f30:	f7f7 fe8a 	bl	8000c48 <__aeabi_uldivmod>
 8008f34:	4603      	mov	r3, r0
 8008f36:	460c      	mov	r4, r1
 8008f38:	461a      	mov	r2, r3
 8008f3a:	4b50      	ldr	r3, [pc, #320]	; (800907c <UART_SetConfig+0x6f4>)
 8008f3c:	fba3 2302 	umull	r2, r3, r3, r2
 8008f40:	095b      	lsrs	r3, r3, #5
 8008f42:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	469b      	mov	fp, r3
 8008f4a:	f04f 0c00 	mov.w	ip, #0
 8008f4e:	46d9      	mov	r9, fp
 8008f50:	46e2      	mov	sl, ip
 8008f52:	eb19 0309 	adds.w	r3, r9, r9
 8008f56:	eb4a 040a 	adc.w	r4, sl, sl
 8008f5a:	4699      	mov	r9, r3
 8008f5c:	46a2      	mov	sl, r4
 8008f5e:	eb19 090b 	adds.w	r9, r9, fp
 8008f62:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008f66:	f04f 0100 	mov.w	r1, #0
 8008f6a:	f04f 0200 	mov.w	r2, #0
 8008f6e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008f72:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008f76:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008f7a:	4689      	mov	r9, r1
 8008f7c:	4692      	mov	sl, r2
 8008f7e:	eb1b 0509 	adds.w	r5, fp, r9
 8008f82:	eb4c 060a 	adc.w	r6, ip, sl
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	4619      	mov	r1, r3
 8008f8c:	f04f 0200 	mov.w	r2, #0
 8008f90:	f04f 0300 	mov.w	r3, #0
 8008f94:	f04f 0400 	mov.w	r4, #0
 8008f98:	0094      	lsls	r4, r2, #2
 8008f9a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008f9e:	008b      	lsls	r3, r1, #2
 8008fa0:	461a      	mov	r2, r3
 8008fa2:	4623      	mov	r3, r4
 8008fa4:	4628      	mov	r0, r5
 8008fa6:	4631      	mov	r1, r6
 8008fa8:	f7f7 fe4e 	bl	8000c48 <__aeabi_uldivmod>
 8008fac:	4603      	mov	r3, r0
 8008fae:	460c      	mov	r4, r1
 8008fb0:	461a      	mov	r2, r3
 8008fb2:	4b32      	ldr	r3, [pc, #200]	; (800907c <UART_SetConfig+0x6f4>)
 8008fb4:	fba3 1302 	umull	r1, r3, r3, r2
 8008fb8:	095b      	lsrs	r3, r3, #5
 8008fba:	2164      	movs	r1, #100	; 0x64
 8008fbc:	fb01 f303 	mul.w	r3, r1, r3
 8008fc0:	1ad3      	subs	r3, r2, r3
 8008fc2:	011b      	lsls	r3, r3, #4
 8008fc4:	3332      	adds	r3, #50	; 0x32
 8008fc6:	4a2d      	ldr	r2, [pc, #180]	; (800907c <UART_SetConfig+0x6f4>)
 8008fc8:	fba2 2303 	umull	r2, r3, r2, r3
 8008fcc:	095b      	lsrs	r3, r3, #5
 8008fce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008fd2:	4498      	add	r8, r3
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	469b      	mov	fp, r3
 8008fd8:	f04f 0c00 	mov.w	ip, #0
 8008fdc:	46d9      	mov	r9, fp
 8008fde:	46e2      	mov	sl, ip
 8008fe0:	eb19 0309 	adds.w	r3, r9, r9
 8008fe4:	eb4a 040a 	adc.w	r4, sl, sl
 8008fe8:	4699      	mov	r9, r3
 8008fea:	46a2      	mov	sl, r4
 8008fec:	eb19 090b 	adds.w	r9, r9, fp
 8008ff0:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008ff4:	f04f 0100 	mov.w	r1, #0
 8008ff8:	f04f 0200 	mov.w	r2, #0
 8008ffc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009000:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009004:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009008:	4689      	mov	r9, r1
 800900a:	4692      	mov	sl, r2
 800900c:	eb1b 0509 	adds.w	r5, fp, r9
 8009010:	eb4c 060a 	adc.w	r6, ip, sl
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	685b      	ldr	r3, [r3, #4]
 8009018:	4619      	mov	r1, r3
 800901a:	f04f 0200 	mov.w	r2, #0
 800901e:	f04f 0300 	mov.w	r3, #0
 8009022:	f04f 0400 	mov.w	r4, #0
 8009026:	0094      	lsls	r4, r2, #2
 8009028:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800902c:	008b      	lsls	r3, r1, #2
 800902e:	461a      	mov	r2, r3
 8009030:	4623      	mov	r3, r4
 8009032:	4628      	mov	r0, r5
 8009034:	4631      	mov	r1, r6
 8009036:	f7f7 fe07 	bl	8000c48 <__aeabi_uldivmod>
 800903a:	4603      	mov	r3, r0
 800903c:	460c      	mov	r4, r1
 800903e:	461a      	mov	r2, r3
 8009040:	4b0e      	ldr	r3, [pc, #56]	; (800907c <UART_SetConfig+0x6f4>)
 8009042:	fba3 1302 	umull	r1, r3, r3, r2
 8009046:	095b      	lsrs	r3, r3, #5
 8009048:	2164      	movs	r1, #100	; 0x64
 800904a:	fb01 f303 	mul.w	r3, r1, r3
 800904e:	1ad3      	subs	r3, r2, r3
 8009050:	011b      	lsls	r3, r3, #4
 8009052:	3332      	adds	r3, #50	; 0x32
 8009054:	4a09      	ldr	r2, [pc, #36]	; (800907c <UART_SetConfig+0x6f4>)
 8009056:	fba2 2303 	umull	r2, r3, r2, r3
 800905a:	095b      	lsrs	r3, r3, #5
 800905c:	f003 020f 	and.w	r2, r3, #15
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4442      	add	r2, r8
 8009066:	609a      	str	r2, [r3, #8]
}
 8009068:	e7ff      	b.n	800906a <UART_SetConfig+0x6e2>
 800906a:	bf00      	nop
 800906c:	3714      	adds	r7, #20
 800906e:	46bd      	mov	sp, r7
 8009070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009074:	40011000 	.word	0x40011000
 8009078:	40011400 	.word	0x40011400
 800907c:	51eb851f 	.word	0x51eb851f

08009080 <FILTER_init>:
 *  Created on: 20 aot 2020
 *      Author: Tho
 */
#include "../Inc/Filters.h"

void FILTER_init(Filter_t * filter, float settings[3], Filter_order_e order){
 8009080:	b480      	push	{r7}
 8009082:	b087      	sub	sp, #28
 8009084:	af00      	add	r7, sp, #0
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	60b9      	str	r1, [r7, #8]
 800908a:	4613      	mov	r3, r2
 800908c:	71fb      	strb	r3, [r7, #7]
	//Paramtre le filtre
	for(int32_t s = 0; s < 3; s++)
 800908e:	2300      	movs	r3, #0
 8009090:	617b      	str	r3, [r7, #20]
 8009092:	e00c      	b.n	80090ae <FILTER_init+0x2e>
		filter->settings[s] = settings[s] ;
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	009b      	lsls	r3, r3, #2
 8009098:	68ba      	ldr	r2, [r7, #8]
 800909a:	4413      	add	r3, r2
 800909c:	681a      	ldr	r2, [r3, #0]
 800909e:	68f9      	ldr	r1, [r7, #12]
 80090a0:	697b      	ldr	r3, [r7, #20]
 80090a2:	009b      	lsls	r3, r3, #2
 80090a4:	440b      	add	r3, r1
 80090a6:	601a      	str	r2, [r3, #0]
	for(int32_t s = 0; s < 3; s++)
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	3301      	adds	r3, #1
 80090ac:	617b      	str	r3, [r7, #20]
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	2b02      	cmp	r3, #2
 80090b2:	ddef      	ble.n	8009094 <FILTER_init+0x14>
	//Mode de filtrage, first order or second order
	filter->order = order ;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	79fa      	ldrb	r2, [r7, #7]
 80090b8:	761a      	strb	r2, [r3, #24]
}
 80090ba:	bf00      	nop
 80090bc:	371c      	adds	r7, #28
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr

080090c6 <FILTER_process>:

float FILTER_process(Filter_t * filter, float new_value){
 80090c6:	b480      	push	{r7}
 80090c8:	b085      	sub	sp, #20
 80090ca:	af00      	add	r7, sp, #0
 80090cc:	6078      	str	r0, [r7, #4]
 80090ce:	ed87 0a00 	vstr	s0, [r7]
	float to_return = 0 ;
 80090d2:	f04f 0300 	mov.w	r3, #0
 80090d6:	60fb      	str	r3, [r7, #12]
	switch(filter->order){
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	7e1b      	ldrb	r3, [r3, #24]
 80090dc:	2b01      	cmp	r3, #1
 80090de:	d01f      	beq.n	8009120 <FILTER_process+0x5a>
 80090e0:	2b02      	cmp	r3, #2
 80090e2:	d047      	beq.n	8009174 <FILTER_process+0xae>
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d148      	bne.n	800917a <FILTER_process+0xb4>
		case FILTER_FIRST_ORDER :
			filter->values[0] = new_value * filter->settings[0] + filter->values[1] * filter->settings[1] ;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	ed93 7a00 	vldr	s14, [r3]
 80090ee:	edd7 7a00 	vldr	s15, [r7]
 80090f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	edd3 6a04 	vldr	s13, [r3, #16]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	edd3 7a01 	vldr	s15, [r3, #4]
 8009102:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009106:	ee77 7a27 	vadd.f32	s15, s14, s15
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	edc3 7a03 	vstr	s15, [r3, #12]
			filter->values[1] = filter->values[0];
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	68da      	ldr	r2, [r3, #12]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	611a      	str	r2, [r3, #16]
			to_return =  filter->values[0];
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	68db      	ldr	r3, [r3, #12]
 800911c:	60fb      	str	r3, [r7, #12]
			break ;
 800911e:	e02f      	b.n	8009180 <FILTER_process+0xba>

		case FILTER_SECOND_ORDER :
			filter->values[0] = new_value * filter->settings[0] + filter->values[1] * filter->settings[1] + filter->values[2] * filter->settings[2];
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	ed93 7a00 	vldr	s14, [r3]
 8009126:	edd7 7a00 	vldr	s15, [r7]
 800912a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	edd3 6a04 	vldr	s13, [r3, #16]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	edd3 7a01 	vldr	s15, [r3, #4]
 800913a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800913e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	edd3 6a05 	vldr	s13, [r3, #20]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	edd3 7a02 	vldr	s15, [r3, #8]
 800914e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009152:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	edc3 7a03 	vstr	s15, [r3, #12]
			filter->values[2] = filter->values[1];
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	691a      	ldr	r2, [r3, #16]
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	615a      	str	r2, [r3, #20]
			filter->values[1] = filter->values[0];
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	68da      	ldr	r2, [r3, #12]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	611a      	str	r2, [r3, #16]
			to_return = filter->values[0];
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	68db      	ldr	r3, [r3, #12]
 8009170:	60fb      	str	r3, [r7, #12]
			break;
 8009172:	e005      	b.n	8009180 <FILTER_process+0xba>

		case FILTER_NO_FILTERING :
			to_return = new_value ;
 8009174:	683b      	ldr	r3, [r7, #0]
 8009176:	60fb      	str	r3, [r7, #12]
			break;
 8009178:	e002      	b.n	8009180 <FILTER_process+0xba>
		default:
			to_return = new_value ;
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	60fb      	str	r3, [r7, #12]
			break;
 800917e:	bf00      	nop
	}

	return to_return ;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	ee07 3a90 	vmov	s15, r3
};
 8009186:	eeb0 0a67 	vmov.f32	s0, s15
 800918a:	3714      	adds	r7, #20
 800918c:	46bd      	mov	sp, r7
 800918e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009192:	4770      	bx	lr

08009194 <check_sum_f>:
static rx_cplt_mode_e rx_cplt_mode ;
static ibus_t * ibus ;	//On ne peut utilsier qu'une radio en ibus  la fois

//Fonction priv qui test si le checsum est bon sur un buffer
uint32_t check_sum_f(uint8_t * buffer);
uint32_t check_sum_f(uint8_t * buffer){
 8009194:	b480      	push	{r7}
 8009196:	b085      	sub	sp, #20
 8009198:	af00      	add	r7, sp, #0
 800919a:	6078      	str	r0, [r7, #4]
	uint32_t sum = 0 ;
 800919c:	2300      	movs	r3, #0
 800919e:	60fb      	str	r3, [r7, #12]
	for(uint8_t b=0; b <30; b++)
 80091a0:	2300      	movs	r3, #0
 80091a2:	72fb      	strb	r3, [r7, #11]
 80091a4:	e00a      	b.n	80091bc <check_sum_f+0x28>
		sum += (uint32_t)buffer[b];
 80091a6:	7afb      	ldrb	r3, [r7, #11]
 80091a8:	687a      	ldr	r2, [r7, #4]
 80091aa:	4413      	add	r3, r2
 80091ac:	781b      	ldrb	r3, [r3, #0]
 80091ae:	461a      	mov	r2, r3
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	4413      	add	r3, r2
 80091b4:	60fb      	str	r3, [r7, #12]
	for(uint8_t b=0; b <30; b++)
 80091b6:	7afb      	ldrb	r3, [r7, #11]
 80091b8:	3301      	adds	r3, #1
 80091ba:	72fb      	strb	r3, [r7, #11]
 80091bc:	7afb      	ldrb	r3, [r7, #11]
 80091be:	2b1d      	cmp	r3, #29
 80091c0:	d9f1      	bls.n	80091a6 <check_sum_f+0x12>
	return sum ;
 80091c2:	68fb      	ldr	r3, [r7, #12]
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	3714      	adds	r7, #20
 80091c8:	46bd      	mov	sp, r7
 80091ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ce:	4770      	bx	lr

080091d0 <IBUS_init>:

void IBUS_init(ibus_t * ibus_, UART_HandleTypeDef * huart, void(*data_rdy_callback)){
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b084      	sub	sp, #16
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	60f8      	str	r0, [r7, #12]
 80091d8:	60b9      	str	r1, [r7, #8]
 80091da:	607a      	str	r2, [r7, #4]
	ibus = ibus_;
 80091dc:	4a0e      	ldr	r2, [pc, #56]	; (8009218 <IBUS_init+0x48>)
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	6013      	str	r3, [r2, #0]
	ibus->huart = huart ;
 80091e2:	4b0d      	ldr	r3, [pc, #52]	; (8009218 <IBUS_init+0x48>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	68ba      	ldr	r2, [r7, #8]
 80091e8:	601a      	str	r2, [r3, #0]
	ibus->data_rdy_callback = data_rdy_callback ;
 80091ea:	4b0b      	ldr	r3, [pc, #44]	; (8009218 <IBUS_init+0x48>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	687a      	ldr	r2, [r7, #4]
 80091f0:	639a      	str	r2, [r3, #56]	; 0x38
	//On lance la lecture
	HAL_UART_Receive_DMA(ibus->huart, ibus->dma_buffer, SIZE_DMA_BUFFER);
 80091f2:	4b09      	ldr	r3, [pc, #36]	; (8009218 <IBUS_init+0x48>)
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	6818      	ldr	r0, [r3, #0]
 80091f8:	4b07      	ldr	r3, [pc, #28]	; (8009218 <IBUS_init+0x48>)
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	3304      	adds	r3, #4
 80091fe:	2214      	movs	r2, #20
 8009200:	4619      	mov	r1, r3
 8009202:	f7ff f81f 	bl	8008244 <HAL_UART_Receive_DMA>
	ibus->index_write = 1 ;
 8009206:	4b04      	ldr	r3, [pc, #16]	; (8009218 <IBUS_init+0x48>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	2201      	movs	r2, #1
 800920c:	761a      	strb	r2, [r3, #24]
}
 800920e:	bf00      	nop
 8009210:	3710      	adds	r7, #16
 8009212:	46bd      	mov	sp, r7
 8009214:	bd80      	pop	{r7, pc}
 8009216:	bf00      	nop
 8009218:	20000ff4 	.word	0x20000ff4

0800921c <IBUS_RxCplt>:

void IBUS_RxCplt(UART_HandleTypeDef * huart){
 800921c:	b580      	push	{r7, lr}
 800921e:	b082      	sub	sp, #8
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
	if(huart == ibus->huart){
 8009224:	4b08      	ldr	r3, [pc, #32]	; (8009248 <IBUS_RxCplt+0x2c>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	429a      	cmp	r2, r3
 800922e:	d106      	bne.n	800923e <IBUS_RxCplt+0x22>
		rx_cplt_mode = MODE_CPLT_FULL;
 8009230:	4b06      	ldr	r3, [pc, #24]	; (800924c <IBUS_RxCplt+0x30>)
 8009232:	2201      	movs	r2, #1
 8009234:	701a      	strb	r2, [r3, #0]
		ibus->data_rdy_callback();
 8009236:	4b04      	ldr	r3, [pc, #16]	; (8009248 <IBUS_RxCplt+0x2c>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800923c:	4798      	blx	r3
	}
}
 800923e:	bf00      	nop
 8009240:	3708      	adds	r7, #8
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}
 8009246:	bf00      	nop
 8009248:	20000ff4 	.word	0x20000ff4
 800924c:	20000ff0 	.word	0x20000ff0

08009250 <IBUS_RxHalfCplt>:
void IBUS_RxHalfCplt(UART_HandleTypeDef * huart){
 8009250:	b580      	push	{r7, lr}
 8009252:	b082      	sub	sp, #8
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
	if(huart == ibus->huart){
 8009258:	4b08      	ldr	r3, [pc, #32]	; (800927c <IBUS_RxHalfCplt+0x2c>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	687a      	ldr	r2, [r7, #4]
 8009260:	429a      	cmp	r2, r3
 8009262:	d106      	bne.n	8009272 <IBUS_RxHalfCplt+0x22>
		rx_cplt_mode = MODE_CPLT_HALF ;
 8009264:	4b06      	ldr	r3, [pc, #24]	; (8009280 <IBUS_RxHalfCplt+0x30>)
 8009266:	2200      	movs	r2, #0
 8009268:	701a      	strb	r2, [r3, #0]
		ibus->data_rdy_callback();
 800926a:	4b04      	ldr	r3, [pc, #16]	; (800927c <IBUS_RxHalfCplt+0x2c>)
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009270:	4798      	blx	r3
	}
}
 8009272:	bf00      	nop
 8009274:	3708      	adds	r7, #8
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	20000ff4 	.word	0x20000ff4
 8009280:	20000ff0 	.word	0x20000ff0

08009284 <IBUS_Channel_Update>:

bool_e IBUS_Channel_Update(void){
 8009284:	b5b0      	push	{r4, r5, r7, lr}
 8009286:	b088      	sub	sp, #32
 8009288:	af00      	add	r7, sp, #0

	bool_e to_return = FALSE ;
 800928a:	2300      	movs	r3, #0
 800928c:	61fb      	str	r3, [r7, #28]

	if(rx_cplt_mode == MODE_CPLT_HALF)
 800928e:	4ba0      	ldr	r3, [pc, #640]	; (8009510 <IBUS_Channel_Update+0x28c>)
 8009290:	781b      	ldrb	r3, [r3, #0]
 8009292:	2b00      	cmp	r3, #0
 8009294:	f040 80ba 	bne.w	800940c <IBUS_Channel_Update+0x188>
	{
		for(uint8_t c = 0; c < SIZE_DMA_BUFFER / 2; c++){
 8009298:	2300      	movs	r3, #0
 800929a:	76fb      	strb	r3, [r7, #27]
 800929c:	e0b1      	b.n	8009402 <IBUS_Channel_Update+0x17e>
			switch(ibus->state){
 800929e:	4b9d      	ldr	r3, [pc, #628]	; (8009514 <IBUS_Channel_Update+0x290>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092a6:	2b01      	cmp	r3, #1
 80092a8:	d01b      	beq.n	80092e2 <IBUS_Channel_Update+0x5e>
 80092aa:	2b02      	cmp	r3, #2
 80092ac:	d041      	beq.n	8009332 <IBUS_Channel_Update+0xae>
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	f040 80a4 	bne.w	80093fc <IBUS_Channel_Update+0x178>
				case STATE_IBUS_LENGTH :
					//ON sait que si on reoit pas une lentgh de 0x20 (32) c pas bon
					if(ibus->dma_buffer[c] == 0x20){
 80092b4:	4b97      	ldr	r3, [pc, #604]	; (8009514 <IBUS_Channel_Update+0x290>)
 80092b6:	681a      	ldr	r2, [r3, #0]
 80092b8:	7efb      	ldrb	r3, [r7, #27]
 80092ba:	4413      	add	r3, r2
 80092bc:	791b      	ldrb	r3, [r3, #4]
 80092be:	2b20      	cmp	r3, #32
 80092c0:	f040 8097 	bne.w	80093f2 <IBUS_Channel_Update+0x16e>
						ibus->state = STATE_IBUS_COMMAND ;
 80092c4:	4b93      	ldr	r3, [pc, #588]	; (8009514 <IBUS_Channel_Update+0x290>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	2201      	movs	r2, #1
 80092ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
						ibus->buffer[0] = ibus->dma_buffer[c] ;
 80092ce:	4b91      	ldr	r3, [pc, #580]	; (8009514 <IBUS_Channel_Update+0x290>)
 80092d0:	6819      	ldr	r1, [r3, #0]
 80092d2:	7efa      	ldrb	r2, [r7, #27]
 80092d4:	4b8f      	ldr	r3, [pc, #572]	; (8009514 <IBUS_Channel_Update+0x290>)
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	440a      	add	r2, r1
 80092da:	7912      	ldrb	r2, [r2, #4]
 80092dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
					}
					break;
 80092e0:	e087      	b.n	80093f2 <IBUS_Channel_Update+0x16e>
				case STATE_IBUS_COMMAND :
					//Seul commande qu'on connait btw
					if(ibus->dma_buffer[c] == 0x40){
 80092e2:	4b8c      	ldr	r3, [pc, #560]	; (8009514 <IBUS_Channel_Update+0x290>)
 80092e4:	681a      	ldr	r2, [r3, #0]
 80092e6:	7efb      	ldrb	r3, [r7, #27]
 80092e8:	4413      	add	r3, r2
 80092ea:	791b      	ldrb	r3, [r3, #4]
 80092ec:	2b40      	cmp	r3, #64	; 0x40
 80092ee:	d113      	bne.n	8009318 <IBUS_Channel_Update+0x94>
						ibus->state = STATE_IBUS_CHANNELS ;
 80092f0:	4b88      	ldr	r3, [pc, #544]	; (8009514 <IBUS_Channel_Update+0x290>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	2202      	movs	r2, #2
 80092f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
						ibus->buffer[1] = ibus->dma_buffer[c] ;
 80092fa:	4b86      	ldr	r3, [pc, #536]	; (8009514 <IBUS_Channel_Update+0x290>)
 80092fc:	6819      	ldr	r1, [r3, #0]
 80092fe:	7efa      	ldrb	r2, [r7, #27]
 8009300:	4b84      	ldr	r3, [pc, #528]	; (8009514 <IBUS_Channel_Update+0x290>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	440a      	add	r2, r1
 8009306:	7912      	ldrb	r2, [r2, #4]
 8009308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
						ibus->compteur = 2 ;
 800930c:	4b81      	ldr	r3, [pc, #516]	; (8009514 <IBUS_Channel_Update+0x290>)
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	2202      	movs	r2, #2
 8009312:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					}
					//ON check que du coup c pas la commande de dpart au cas ou et sinon retour au dbut
					else if(ibus->dma_buffer[c] != 0x20)
						ibus->state = STATE_IBUS_LENGTH ;
					break ;
 8009316:	e06e      	b.n	80093f6 <IBUS_Channel_Update+0x172>
					else if(ibus->dma_buffer[c] != 0x20)
 8009318:	4b7e      	ldr	r3, [pc, #504]	; (8009514 <IBUS_Channel_Update+0x290>)
 800931a:	681a      	ldr	r2, [r3, #0]
 800931c:	7efb      	ldrb	r3, [r7, #27]
 800931e:	4413      	add	r3, r2
 8009320:	791b      	ldrb	r3, [r3, #4]
 8009322:	2b20      	cmp	r3, #32
 8009324:	d067      	beq.n	80093f6 <IBUS_Channel_Update+0x172>
						ibus->state = STATE_IBUS_LENGTH ;
 8009326:	4b7b      	ldr	r3, [pc, #492]	; (8009514 <IBUS_Channel_Update+0x290>)
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	2200      	movs	r2, #0
 800932c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					break ;
 8009330:	e061      	b.n	80093f6 <IBUS_Channel_Update+0x172>

				case STATE_IBUS_CHANNELS :
					ibus->buffer[ibus->compteur++] = ibus->dma_buffer[c] ;
 8009332:	4b78      	ldr	r3, [pc, #480]	; (8009514 <IBUS_Channel_Update+0x290>)
 8009334:	681c      	ldr	r4, [r3, #0]
 8009336:	7ef8      	ldrb	r0, [r7, #27]
 8009338:	4b76      	ldr	r3, [pc, #472]	; (8009514 <IBUS_Channel_Update+0x290>)
 800933a:	6819      	ldr	r1, [r3, #0]
 800933c:	4b75      	ldr	r3, [pc, #468]	; (8009514 <IBUS_Channel_Update+0x290>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 8009344:	1c55      	adds	r5, r2, #1
 8009346:	b2ad      	uxth	r5, r5
 8009348:	f8a3 505e 	strh.w	r5, [r3, #94]	; 0x5e
 800934c:	4615      	mov	r5, r2
 800934e:	1823      	adds	r3, r4, r0
 8009350:	791a      	ldrb	r2, [r3, #4]
 8009352:	194b      	adds	r3, r1, r5
 8009354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
					if(ibus->compteur == 32){
 8009358:	4b6e      	ldr	r3, [pc, #440]	; (8009514 <IBUS_Channel_Update+0x290>)
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009360:	2b20      	cmp	r3, #32
 8009362:	d14a      	bne.n	80093fa <IBUS_Channel_Update+0x176>
						uint32_t cs = (uint32_t)(ibus->buffer[30] | (ibus->buffer[31] << 8)) ;
 8009364:	4b6b      	ldr	r3, [pc, #428]	; (8009514 <IBUS_Channel_Update+0x290>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 800936c:	461a      	mov	r2, r3
 800936e:	4b69      	ldr	r3, [pc, #420]	; (8009514 <IBUS_Channel_Update+0x290>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8009376:	021b      	lsls	r3, r3, #8
 8009378:	4313      	orrs	r3, r2
 800937a:	607b      	str	r3, [r7, #4]
						if(0xFFFF - check_sum_f(ibus->buffer)== cs)
 800937c:	4b65      	ldr	r3, [pc, #404]	; (8009514 <IBUS_Channel_Update+0x290>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	333d      	adds	r3, #61	; 0x3d
 8009382:	4618      	mov	r0, r3
 8009384:	f7ff ff06 	bl	8009194 <check_sum_f>
 8009388:	4603      	mov	r3, r0
 800938a:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800938e:	33ff      	adds	r3, #255	; 0xff
 8009390:	687a      	ldr	r2, [r7, #4]
 8009392:	429a      	cmp	r2, r3
 8009394:	d127      	bne.n	80093e6 <IBUS_Channel_Update+0x162>
						{
							for(uint32_t radio = 0; radio < 28; radio +=2)
 8009396:	2300      	movs	r3, #0
 8009398:	617b      	str	r3, [r7, #20]
 800939a:	e01f      	b.n	80093dc <IBUS_Channel_Update+0x158>
								ibus->channels[radio / 2] = (int32_t)(ibus->buffer[radio+2] | (ibus->buffer[radio + 3] << 8));
 800939c:	4b5d      	ldr	r3, [pc, #372]	; (8009514 <IBUS_Channel_Update+0x290>)
 800939e:	681a      	ldr	r2, [r3, #0]
 80093a0:	697b      	ldr	r3, [r7, #20]
 80093a2:	3302      	adds	r3, #2
 80093a4:	4413      	add	r3, r2
 80093a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093aa:	b21a      	sxth	r2, r3
 80093ac:	4b59      	ldr	r3, [pc, #356]	; (8009514 <IBUS_Channel_Update+0x290>)
 80093ae:	6819      	ldr	r1, [r3, #0]
 80093b0:	697b      	ldr	r3, [r7, #20]
 80093b2:	3303      	adds	r3, #3
 80093b4:	440b      	add	r3, r1
 80093b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093ba:	021b      	lsls	r3, r3, #8
 80093bc:	b21b      	sxth	r3, r3
 80093be:	4313      	orrs	r3, r2
 80093c0:	b219      	sxth	r1, r3
 80093c2:	4b54      	ldr	r3, [pc, #336]	; (8009514 <IBUS_Channel_Update+0x290>)
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	085b      	lsrs	r3, r3, #1
 80093ca:	b289      	uxth	r1, r1
 80093cc:	330c      	adds	r3, #12
 80093ce:	005b      	lsls	r3, r3, #1
 80093d0:	4413      	add	r3, r2
 80093d2:	460a      	mov	r2, r1
 80093d4:	805a      	strh	r2, [r3, #2]
							for(uint32_t radio = 0; radio < 28; radio +=2)
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	3302      	adds	r3, #2
 80093da:	617b      	str	r3, [r7, #20]
 80093dc:	697b      	ldr	r3, [r7, #20]
 80093de:	2b1b      	cmp	r3, #27
 80093e0:	d9dc      	bls.n	800939c <IBUS_Channel_Update+0x118>
							to_return = TRUE;
 80093e2:	2301      	movs	r3, #1
 80093e4:	61fb      	str	r3, [r7, #28]
						}
						ibus->state = STATE_IBUS_LENGTH ;
 80093e6:	4b4b      	ldr	r3, [pc, #300]	; (8009514 <IBUS_Channel_Update+0x290>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	2200      	movs	r2, #0
 80093ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					}
					break;
 80093f0:	e003      	b.n	80093fa <IBUS_Channel_Update+0x176>
					break;
 80093f2:	bf00      	nop
 80093f4:	e002      	b.n	80093fc <IBUS_Channel_Update+0x178>
					break ;
 80093f6:	bf00      	nop
 80093f8:	e000      	b.n	80093fc <IBUS_Channel_Update+0x178>
					break;
 80093fa:	bf00      	nop
		for(uint8_t c = 0; c < SIZE_DMA_BUFFER / 2; c++){
 80093fc:	7efb      	ldrb	r3, [r7, #27]
 80093fe:	3301      	adds	r3, #1
 8009400:	76fb      	strb	r3, [r7, #27]
 8009402:	7efb      	ldrb	r3, [r7, #27]
 8009404:	2b09      	cmp	r3, #9
 8009406:	f67f af4a 	bls.w	800929e <IBUS_Channel_Update+0x1a>
 800940a:	e0bc      	b.n	8009586 <IBUS_Channel_Update+0x302>
			}
		}
	}
	else
	{
		for(uint8_t c = 10; c < SIZE_DMA_BUFFER ; c++){
 800940c:	230a      	movs	r3, #10
 800940e:	74fb      	strb	r3, [r7, #19]
 8009410:	e0b5      	b.n	800957e <IBUS_Channel_Update+0x2fa>
			switch(ibus->state){
 8009412:	4b40      	ldr	r3, [pc, #256]	; (8009514 <IBUS_Channel_Update+0x290>)
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800941a:	2b01      	cmp	r3, #1
 800941c:	d01b      	beq.n	8009456 <IBUS_Channel_Update+0x1d2>
 800941e:	2b02      	cmp	r3, #2
 8009420:	d041      	beq.n	80094a6 <IBUS_Channel_Update+0x222>
 8009422:	2b00      	cmp	r3, #0
 8009424:	f040 80a8 	bne.w	8009578 <IBUS_Channel_Update+0x2f4>
				case STATE_IBUS_LENGTH :
					//ON sait que si on reoit pas une lentgh de 0x20 (32) c pas bon
					if(ibus->dma_buffer[c] == 0x20){
 8009428:	4b3a      	ldr	r3, [pc, #232]	; (8009514 <IBUS_Channel_Update+0x290>)
 800942a:	681a      	ldr	r2, [r3, #0]
 800942c:	7cfb      	ldrb	r3, [r7, #19]
 800942e:	4413      	add	r3, r2
 8009430:	791b      	ldrb	r3, [r3, #4]
 8009432:	2b20      	cmp	r3, #32
 8009434:	f040 809b 	bne.w	800956e <IBUS_Channel_Update+0x2ea>
						ibus->state = STATE_IBUS_COMMAND ;
 8009438:	4b36      	ldr	r3, [pc, #216]	; (8009514 <IBUS_Channel_Update+0x290>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	2201      	movs	r2, #1
 800943e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
						ibus->buffer[0] = ibus->dma_buffer[c] ;
 8009442:	4b34      	ldr	r3, [pc, #208]	; (8009514 <IBUS_Channel_Update+0x290>)
 8009444:	6819      	ldr	r1, [r3, #0]
 8009446:	7cfa      	ldrb	r2, [r7, #19]
 8009448:	4b32      	ldr	r3, [pc, #200]	; (8009514 <IBUS_Channel_Update+0x290>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	440a      	add	r2, r1
 800944e:	7912      	ldrb	r2, [r2, #4]
 8009450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
					}
					break;
 8009454:	e08b      	b.n	800956e <IBUS_Channel_Update+0x2ea>
				case STATE_IBUS_COMMAND :
					//Seul commande qu'on connait btw
					if(ibus->dma_buffer[c] == 0x40){
 8009456:	4b2f      	ldr	r3, [pc, #188]	; (8009514 <IBUS_Channel_Update+0x290>)
 8009458:	681a      	ldr	r2, [r3, #0]
 800945a:	7cfb      	ldrb	r3, [r7, #19]
 800945c:	4413      	add	r3, r2
 800945e:	791b      	ldrb	r3, [r3, #4]
 8009460:	2b40      	cmp	r3, #64	; 0x40
 8009462:	d113      	bne.n	800948c <IBUS_Channel_Update+0x208>
						ibus->state = STATE_IBUS_CHANNELS ;
 8009464:	4b2b      	ldr	r3, [pc, #172]	; (8009514 <IBUS_Channel_Update+0x290>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	2202      	movs	r2, #2
 800946a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
						ibus->buffer[1] = ibus->dma_buffer[c] ;
 800946e:	4b29      	ldr	r3, [pc, #164]	; (8009514 <IBUS_Channel_Update+0x290>)
 8009470:	6819      	ldr	r1, [r3, #0]
 8009472:	7cfa      	ldrb	r2, [r7, #19]
 8009474:	4b27      	ldr	r3, [pc, #156]	; (8009514 <IBUS_Channel_Update+0x290>)
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	440a      	add	r2, r1
 800947a:	7912      	ldrb	r2, [r2, #4]
 800947c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
						ibus->compteur = 2 ;
 8009480:	4b24      	ldr	r3, [pc, #144]	; (8009514 <IBUS_Channel_Update+0x290>)
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	2202      	movs	r2, #2
 8009486:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
					}
					//ON check que du coup c pas la commande de dpart au cas ou et sinon retour au dbut
					else if(ibus->dma_buffer[c] != 0x20)
						ibus->state = STATE_IBUS_LENGTH ;
					break ;
 800948a:	e072      	b.n	8009572 <IBUS_Channel_Update+0x2ee>
					else if(ibus->dma_buffer[c] != 0x20)
 800948c:	4b21      	ldr	r3, [pc, #132]	; (8009514 <IBUS_Channel_Update+0x290>)
 800948e:	681a      	ldr	r2, [r3, #0]
 8009490:	7cfb      	ldrb	r3, [r7, #19]
 8009492:	4413      	add	r3, r2
 8009494:	791b      	ldrb	r3, [r3, #4]
 8009496:	2b20      	cmp	r3, #32
 8009498:	d06b      	beq.n	8009572 <IBUS_Channel_Update+0x2ee>
						ibus->state = STATE_IBUS_LENGTH ;
 800949a:	4b1e      	ldr	r3, [pc, #120]	; (8009514 <IBUS_Channel_Update+0x290>)
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	2200      	movs	r2, #0
 80094a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					break ;
 80094a4:	e065      	b.n	8009572 <IBUS_Channel_Update+0x2ee>

				case STATE_IBUS_CHANNELS :
					ibus->buffer[ibus->compteur++] = ibus->dma_buffer[c] ;
 80094a6:	4b1b      	ldr	r3, [pc, #108]	; (8009514 <IBUS_Channel_Update+0x290>)
 80094a8:	681c      	ldr	r4, [r3, #0]
 80094aa:	7cf8      	ldrb	r0, [r7, #19]
 80094ac:	4b19      	ldr	r3, [pc, #100]	; (8009514 <IBUS_Channel_Update+0x290>)
 80094ae:	6819      	ldr	r1, [r3, #0]
 80094b0:	4b18      	ldr	r3, [pc, #96]	; (8009514 <IBUS_Channel_Update+0x290>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f8b3 205e 	ldrh.w	r2, [r3, #94]	; 0x5e
 80094b8:	1c55      	adds	r5, r2, #1
 80094ba:	b2ad      	uxth	r5, r5
 80094bc:	f8a3 505e 	strh.w	r5, [r3, #94]	; 0x5e
 80094c0:	4615      	mov	r5, r2
 80094c2:	1823      	adds	r3, r4, r0
 80094c4:	791a      	ldrb	r2, [r3, #4]
 80094c6:	194b      	adds	r3, r1, r5
 80094c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
					if(ibus->compteur == 32){
 80094cc:	4b11      	ldr	r3, [pc, #68]	; (8009514 <IBUS_Channel_Update+0x290>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80094d4:	2b20      	cmp	r3, #32
 80094d6:	d14e      	bne.n	8009576 <IBUS_Channel_Update+0x2f2>
						uint32_t cs = (uint32_t)(ibus->buffer[30] | (ibus->buffer[31] << 8)) ;
 80094d8:	4b0e      	ldr	r3, [pc, #56]	; (8009514 <IBUS_Channel_Update+0x290>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f893 305b 	ldrb.w	r3, [r3, #91]	; 0x5b
 80094e0:	461a      	mov	r2, r3
 80094e2:	4b0c      	ldr	r3, [pc, #48]	; (8009514 <IBUS_Channel_Update+0x290>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80094ea:	021b      	lsls	r3, r3, #8
 80094ec:	4313      	orrs	r3, r2
 80094ee:	60bb      	str	r3, [r7, #8]
						if(0xFFFF - check_sum_f(ibus->buffer)== cs)
 80094f0:	4b08      	ldr	r3, [pc, #32]	; (8009514 <IBUS_Channel_Update+0x290>)
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	333d      	adds	r3, #61	; 0x3d
 80094f6:	4618      	mov	r0, r3
 80094f8:	f7ff fe4c 	bl	8009194 <check_sum_f>
 80094fc:	4603      	mov	r3, r0
 80094fe:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8009502:	33ff      	adds	r3, #255	; 0xff
 8009504:	68ba      	ldr	r2, [r7, #8]
 8009506:	429a      	cmp	r2, r3
 8009508:	d12b      	bne.n	8009562 <IBUS_Channel_Update+0x2de>
						{
							for(uint32_t radio = 0; radio < 28; radio +=2)
 800950a:	2300      	movs	r3, #0
 800950c:	60fb      	str	r3, [r7, #12]
 800950e:	e023      	b.n	8009558 <IBUS_Channel_Update+0x2d4>
 8009510:	20000ff0 	.word	0x20000ff0
 8009514:	20000ff4 	.word	0x20000ff4
								ibus->channels[radio / 2] = (int32_t)(ibus->buffer[radio+2] | (ibus->buffer[radio + 3] << 8));
 8009518:	4b1d      	ldr	r3, [pc, #116]	; (8009590 <IBUS_Channel_Update+0x30c>)
 800951a:	681a      	ldr	r2, [r3, #0]
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	3302      	adds	r3, #2
 8009520:	4413      	add	r3, r2
 8009522:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009526:	b21a      	sxth	r2, r3
 8009528:	4b19      	ldr	r3, [pc, #100]	; (8009590 <IBUS_Channel_Update+0x30c>)
 800952a:	6819      	ldr	r1, [r3, #0]
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	3303      	adds	r3, #3
 8009530:	440b      	add	r3, r1
 8009532:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009536:	021b      	lsls	r3, r3, #8
 8009538:	b21b      	sxth	r3, r3
 800953a:	4313      	orrs	r3, r2
 800953c:	b219      	sxth	r1, r3
 800953e:	4b14      	ldr	r3, [pc, #80]	; (8009590 <IBUS_Channel_Update+0x30c>)
 8009540:	681a      	ldr	r2, [r3, #0]
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	085b      	lsrs	r3, r3, #1
 8009546:	b289      	uxth	r1, r1
 8009548:	330c      	adds	r3, #12
 800954a:	005b      	lsls	r3, r3, #1
 800954c:	4413      	add	r3, r2
 800954e:	460a      	mov	r2, r1
 8009550:	805a      	strh	r2, [r3, #2]
							for(uint32_t radio = 0; radio < 28; radio +=2)
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	3302      	adds	r3, #2
 8009556:	60fb      	str	r3, [r7, #12]
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	2b1b      	cmp	r3, #27
 800955c:	d9dc      	bls.n	8009518 <IBUS_Channel_Update+0x294>
							to_return = TRUE;
 800955e:	2301      	movs	r3, #1
 8009560:	61fb      	str	r3, [r7, #28]
						}
						ibus->state = STATE_IBUS_LENGTH ;
 8009562:	4b0b      	ldr	r3, [pc, #44]	; (8009590 <IBUS_Channel_Update+0x30c>)
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	2200      	movs	r2, #0
 8009568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
					}
					break;
 800956c:	e003      	b.n	8009576 <IBUS_Channel_Update+0x2f2>
					break;
 800956e:	bf00      	nop
 8009570:	e002      	b.n	8009578 <IBUS_Channel_Update+0x2f4>
					break ;
 8009572:	bf00      	nop
 8009574:	e000      	b.n	8009578 <IBUS_Channel_Update+0x2f4>
					break;
 8009576:	bf00      	nop
		for(uint8_t c = 10; c < SIZE_DMA_BUFFER ; c++){
 8009578:	7cfb      	ldrb	r3, [r7, #19]
 800957a:	3301      	adds	r3, #1
 800957c:	74fb      	strb	r3, [r7, #19]
 800957e:	7cfb      	ldrb	r3, [r7, #19]
 8009580:	2b13      	cmp	r3, #19
 8009582:	f67f af46 	bls.w	8009412 <IBUS_Channel_Update+0x18e>
		}
	}



	return to_return ;
 8009586:	69fb      	ldr	r3, [r7, #28]
}
 8009588:	4618      	mov	r0, r3
 800958a:	3720      	adds	r7, #32
 800958c:	46bd      	mov	sp, r7
 800958e:	bdb0      	pop	{r4, r5, r7, pc}
 8009590:	20000ff4 	.word	0x20000ff4

08009594 <LED_SEQUENCE_init>:

#include "../Inc/Sequence_led.h"


//On initialise les paramtres
void LED_SEQUENCE_init(sequence_led_t * seq_led, GPIO_TypeDef* gpio, uint16_t gpio_pin, int32_t init_seq, uint32_t periode, int8_t length_sequence, bool_e output_logic){
 8009594:	b480      	push	{r7}
 8009596:	b085      	sub	sp, #20
 8009598:	af00      	add	r7, sp, #0
 800959a:	60f8      	str	r0, [r7, #12]
 800959c:	60b9      	str	r1, [r7, #8]
 800959e:	603b      	str	r3, [r7, #0]
 80095a0:	4613      	mov	r3, r2
 80095a2:	80fb      	strh	r3, [r7, #6]
	//Init des varaibles
	seq_led->compteur = 0;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2200      	movs	r2, #0
 80095a8:	741a      	strb	r2, [r3, #16]
	seq_led->gpio = gpio ;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	68ba      	ldr	r2, [r7, #8]
 80095ae:	601a      	str	r2, [r3, #0]
	seq_led->gpio_pin = gpio_pin ;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	88fa      	ldrh	r2, [r7, #6]
 80095b4:	809a      	strh	r2, [r3, #4]
	seq_led->length_sequence = length_sequence ;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	7f3a      	ldrb	r2, [r7, #28]
 80095ba:	745a      	strb	r2, [r3, #17]
	seq_led->periode = periode ;
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	69ba      	ldr	r2, [r7, #24]
 80095c0:	609a      	str	r2, [r3, #8]
	seq_led->output_logic = output_logic ;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	6a3a      	ldr	r2, [r7, #32]
 80095c6:	619a      	str	r2, [r3, #24]
	if(seq_led->output_logic == 1)
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	699b      	ldr	r3, [r3, #24]
 80095cc:	2b01      	cmp	r3, #1
 80095ce:	d102      	bne.n	80095d6 <LED_SEQUENCE_init+0x42>
		//Si logique ngative on inverse la squence
		init_seq = ~init_seq ;
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	43db      	mvns	r3, r3
 80095d4:	603b      	str	r3, [r7, #0]
	seq_led->sequence = init_seq ;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	683a      	ldr	r2, [r7, #0]
 80095da:	60da      	str	r2, [r3, #12]
	seq_led->previous_time = 0 ;
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	2200      	movs	r2, #0
 80095e0:	615a      	str	r2, [r3, #20]



}
 80095e2:	bf00      	nop
 80095e4:	3714      	adds	r7, #20
 80095e6:	46bd      	mov	sp, r7
 80095e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ec:	4770      	bx	lr
	...

080095f0 <LED_SEQUENCE_play>:
	seq_led->compteur = 0 ;
	seq_led->sequence = seq ;
}

//On change la sortie de la led en fonction de la squence active
void LED_SEQUENCE_play(sequence_led_t * seq_led, uint32_t current_time_us){
 80095f0:	b480      	push	{r7}
 80095f2:	b085      	sub	sp, #20
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	6078      	str	r0, [r7, #4]
 80095f8:	6039      	str	r1, [r7, #0]
	if(current_time_us / 1000 > seq_led->previous_time + seq_led->periode){
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	4a25      	ldr	r2, [pc, #148]	; (8009694 <LED_SEQUENCE_play+0xa4>)
 80095fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009602:	099a      	lsrs	r2, r3, #6
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6959      	ldr	r1, [r3, #20]
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	689b      	ldr	r3, [r3, #8]
 800960c:	440b      	add	r3, r1
 800960e:	429a      	cmp	r2, r3
 8009610:	d93a      	bls.n	8009688 <LED_SEQUENCE_play+0x98>
		seq_led->previous_time += seq_led->periode ;
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	695a      	ldr	r2, [r3, #20]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	689b      	ldr	r3, [r3, #8]
 800961a:	441a      	add	r2, r3
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	615a      	str	r2, [r3, #20]
		//on rcupre le niveau logique de la sortie
		bool_e output = ((seq_led->sequence) >> ((seq_led->length_sequence - seq_led->compteur) - 1)) & 1 ;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	68da      	ldr	r2, [r3, #12]
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800962a:	4619      	mov	r1, r3
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8009632:	1acb      	subs	r3, r1, r3
 8009634:	3b01      	subs	r3, #1
 8009636:	fa42 f303 	asr.w	r3, r2, r3
 800963a:	f003 0301 	and.w	r3, r3, #1
 800963e:	60fb      	str	r3, [r7, #12]
		//On update la sortie
		if(output)
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d005      	beq.n	8009652 <LED_SEQUENCE_play+0x62>
			seq_led->gpio->BSRR = seq_led->gpio_pin ;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	889a      	ldrh	r2, [r3, #4]
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	619a      	str	r2, [r3, #24]
 8009650:	e006      	b.n	8009660 <LED_SEQUENCE_play+0x70>
		else
			seq_led->gpio->BSRR = (uint32_t)(seq_led->gpio_pin) << 16U ;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	889b      	ldrh	r3, [r3, #4]
 8009656:	461a      	mov	r2, r3
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	0412      	lsls	r2, r2, #16
 800965e:	619a      	str	r2, [r3, #24]
		//on update le compteur
		seq_led->compteur ++ ;
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8009666:	b2db      	uxtb	r3, r3
 8009668:	3301      	adds	r3, #1
 800966a:	b2db      	uxtb	r3, r3
 800966c:	b25a      	sxtb	r2, r3
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	741a      	strb	r2, [r3, #16]
		//TODO : verif l'init si length > 0
		if(seq_led->compteur == seq_led->length_sequence)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	f993 2010 	ldrsb.w	r2, [r3, #16]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	f993 3011 	ldrsb.w	r3, [r3, #17]
 800967e:	429a      	cmp	r2, r3
 8009680:	d102      	bne.n	8009688 <LED_SEQUENCE_play+0x98>
			seq_led->compteur = 0 ;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2200      	movs	r2, #0
 8009686:	741a      	strb	r2, [r3, #16]
	}
}
 8009688:	bf00      	nop
 800968a:	3714      	adds	r7, #20
 800968c:	46bd      	mov	sp, r7
 800968e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009692:	4770      	bx	lr
 8009694:	10624dd3 	.word	0x10624dd3

08009698 <__errno>:
 8009698:	4b01      	ldr	r3, [pc, #4]	; (80096a0 <__errno+0x8>)
 800969a:	6818      	ldr	r0, [r3, #0]
 800969c:	4770      	bx	lr
 800969e:	bf00      	nop
 80096a0:	20000d50 	.word	0x20000d50

080096a4 <__libc_init_array>:
 80096a4:	b570      	push	{r4, r5, r6, lr}
 80096a6:	4e0d      	ldr	r6, [pc, #52]	; (80096dc <__libc_init_array+0x38>)
 80096a8:	4c0d      	ldr	r4, [pc, #52]	; (80096e0 <__libc_init_array+0x3c>)
 80096aa:	1ba4      	subs	r4, r4, r6
 80096ac:	10a4      	asrs	r4, r4, #2
 80096ae:	2500      	movs	r5, #0
 80096b0:	42a5      	cmp	r5, r4
 80096b2:	d109      	bne.n	80096c8 <__libc_init_array+0x24>
 80096b4:	4e0b      	ldr	r6, [pc, #44]	; (80096e4 <__libc_init_array+0x40>)
 80096b6:	4c0c      	ldr	r4, [pc, #48]	; (80096e8 <__libc_init_array+0x44>)
 80096b8:	f002 fe1a 	bl	800c2f0 <_init>
 80096bc:	1ba4      	subs	r4, r4, r6
 80096be:	10a4      	asrs	r4, r4, #2
 80096c0:	2500      	movs	r5, #0
 80096c2:	42a5      	cmp	r5, r4
 80096c4:	d105      	bne.n	80096d2 <__libc_init_array+0x2e>
 80096c6:	bd70      	pop	{r4, r5, r6, pc}
 80096c8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80096cc:	4798      	blx	r3
 80096ce:	3501      	adds	r5, #1
 80096d0:	e7ee      	b.n	80096b0 <__libc_init_array+0xc>
 80096d2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80096d6:	4798      	blx	r3
 80096d8:	3501      	adds	r5, #1
 80096da:	e7f2      	b.n	80096c2 <__libc_init_array+0x1e>
 80096dc:	0800c614 	.word	0x0800c614
 80096e0:	0800c614 	.word	0x0800c614
 80096e4:	0800c614 	.word	0x0800c614
 80096e8:	0800c618 	.word	0x0800c618

080096ec <memmove>:
 80096ec:	4288      	cmp	r0, r1
 80096ee:	b510      	push	{r4, lr}
 80096f0:	eb01 0302 	add.w	r3, r1, r2
 80096f4:	d807      	bhi.n	8009706 <memmove+0x1a>
 80096f6:	1e42      	subs	r2, r0, #1
 80096f8:	4299      	cmp	r1, r3
 80096fa:	d00a      	beq.n	8009712 <memmove+0x26>
 80096fc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009700:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009704:	e7f8      	b.n	80096f8 <memmove+0xc>
 8009706:	4283      	cmp	r3, r0
 8009708:	d9f5      	bls.n	80096f6 <memmove+0xa>
 800970a:	1881      	adds	r1, r0, r2
 800970c:	1ad2      	subs	r2, r2, r3
 800970e:	42d3      	cmn	r3, r2
 8009710:	d100      	bne.n	8009714 <memmove+0x28>
 8009712:	bd10      	pop	{r4, pc}
 8009714:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009718:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800971c:	e7f7      	b.n	800970e <memmove+0x22>

0800971e <memset>:
 800971e:	4402      	add	r2, r0
 8009720:	4603      	mov	r3, r0
 8009722:	4293      	cmp	r3, r2
 8009724:	d100      	bne.n	8009728 <memset+0xa>
 8009726:	4770      	bx	lr
 8009728:	f803 1b01 	strb.w	r1, [r3], #1
 800972c:	e7f9      	b.n	8009722 <memset+0x4>

0800972e <__cvt>:
 800972e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009732:	ec55 4b10 	vmov	r4, r5, d0
 8009736:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009738:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800973c:	2d00      	cmp	r5, #0
 800973e:	460e      	mov	r6, r1
 8009740:	4691      	mov	r9, r2
 8009742:	4619      	mov	r1, r3
 8009744:	bfb8      	it	lt
 8009746:	4622      	movlt	r2, r4
 8009748:	462b      	mov	r3, r5
 800974a:	f027 0720 	bic.w	r7, r7, #32
 800974e:	bfbb      	ittet	lt
 8009750:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009754:	461d      	movlt	r5, r3
 8009756:	2300      	movge	r3, #0
 8009758:	232d      	movlt	r3, #45	; 0x2d
 800975a:	bfb8      	it	lt
 800975c:	4614      	movlt	r4, r2
 800975e:	2f46      	cmp	r7, #70	; 0x46
 8009760:	700b      	strb	r3, [r1, #0]
 8009762:	d004      	beq.n	800976e <__cvt+0x40>
 8009764:	2f45      	cmp	r7, #69	; 0x45
 8009766:	d100      	bne.n	800976a <__cvt+0x3c>
 8009768:	3601      	adds	r6, #1
 800976a:	2102      	movs	r1, #2
 800976c:	e000      	b.n	8009770 <__cvt+0x42>
 800976e:	2103      	movs	r1, #3
 8009770:	ab03      	add	r3, sp, #12
 8009772:	9301      	str	r3, [sp, #4]
 8009774:	ab02      	add	r3, sp, #8
 8009776:	9300      	str	r3, [sp, #0]
 8009778:	4632      	mov	r2, r6
 800977a:	4653      	mov	r3, sl
 800977c:	ec45 4b10 	vmov	d0, r4, r5
 8009780:	f000 feaa 	bl	800a4d8 <_dtoa_r>
 8009784:	2f47      	cmp	r7, #71	; 0x47
 8009786:	4680      	mov	r8, r0
 8009788:	d102      	bne.n	8009790 <__cvt+0x62>
 800978a:	f019 0f01 	tst.w	r9, #1
 800978e:	d026      	beq.n	80097de <__cvt+0xb0>
 8009790:	2f46      	cmp	r7, #70	; 0x46
 8009792:	eb08 0906 	add.w	r9, r8, r6
 8009796:	d111      	bne.n	80097bc <__cvt+0x8e>
 8009798:	f898 3000 	ldrb.w	r3, [r8]
 800979c:	2b30      	cmp	r3, #48	; 0x30
 800979e:	d10a      	bne.n	80097b6 <__cvt+0x88>
 80097a0:	2200      	movs	r2, #0
 80097a2:	2300      	movs	r3, #0
 80097a4:	4620      	mov	r0, r4
 80097a6:	4629      	mov	r1, r5
 80097a8:	f7f7 f98e 	bl	8000ac8 <__aeabi_dcmpeq>
 80097ac:	b918      	cbnz	r0, 80097b6 <__cvt+0x88>
 80097ae:	f1c6 0601 	rsb	r6, r6, #1
 80097b2:	f8ca 6000 	str.w	r6, [sl]
 80097b6:	f8da 3000 	ldr.w	r3, [sl]
 80097ba:	4499      	add	r9, r3
 80097bc:	2200      	movs	r2, #0
 80097be:	2300      	movs	r3, #0
 80097c0:	4620      	mov	r0, r4
 80097c2:	4629      	mov	r1, r5
 80097c4:	f7f7 f980 	bl	8000ac8 <__aeabi_dcmpeq>
 80097c8:	b938      	cbnz	r0, 80097da <__cvt+0xac>
 80097ca:	2230      	movs	r2, #48	; 0x30
 80097cc:	9b03      	ldr	r3, [sp, #12]
 80097ce:	454b      	cmp	r3, r9
 80097d0:	d205      	bcs.n	80097de <__cvt+0xb0>
 80097d2:	1c59      	adds	r1, r3, #1
 80097d4:	9103      	str	r1, [sp, #12]
 80097d6:	701a      	strb	r2, [r3, #0]
 80097d8:	e7f8      	b.n	80097cc <__cvt+0x9e>
 80097da:	f8cd 900c 	str.w	r9, [sp, #12]
 80097de:	9b03      	ldr	r3, [sp, #12]
 80097e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80097e2:	eba3 0308 	sub.w	r3, r3, r8
 80097e6:	4640      	mov	r0, r8
 80097e8:	6013      	str	r3, [r2, #0]
 80097ea:	b004      	add	sp, #16
 80097ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080097f0 <__exponent>:
 80097f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80097f2:	2900      	cmp	r1, #0
 80097f4:	4604      	mov	r4, r0
 80097f6:	bfba      	itte	lt
 80097f8:	4249      	neglt	r1, r1
 80097fa:	232d      	movlt	r3, #45	; 0x2d
 80097fc:	232b      	movge	r3, #43	; 0x2b
 80097fe:	2909      	cmp	r1, #9
 8009800:	f804 2b02 	strb.w	r2, [r4], #2
 8009804:	7043      	strb	r3, [r0, #1]
 8009806:	dd20      	ble.n	800984a <__exponent+0x5a>
 8009808:	f10d 0307 	add.w	r3, sp, #7
 800980c:	461f      	mov	r7, r3
 800980e:	260a      	movs	r6, #10
 8009810:	fb91 f5f6 	sdiv	r5, r1, r6
 8009814:	fb06 1115 	mls	r1, r6, r5, r1
 8009818:	3130      	adds	r1, #48	; 0x30
 800981a:	2d09      	cmp	r5, #9
 800981c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009820:	f103 32ff 	add.w	r2, r3, #4294967295
 8009824:	4629      	mov	r1, r5
 8009826:	dc09      	bgt.n	800983c <__exponent+0x4c>
 8009828:	3130      	adds	r1, #48	; 0x30
 800982a:	3b02      	subs	r3, #2
 800982c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009830:	42bb      	cmp	r3, r7
 8009832:	4622      	mov	r2, r4
 8009834:	d304      	bcc.n	8009840 <__exponent+0x50>
 8009836:	1a10      	subs	r0, r2, r0
 8009838:	b003      	add	sp, #12
 800983a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800983c:	4613      	mov	r3, r2
 800983e:	e7e7      	b.n	8009810 <__exponent+0x20>
 8009840:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009844:	f804 2b01 	strb.w	r2, [r4], #1
 8009848:	e7f2      	b.n	8009830 <__exponent+0x40>
 800984a:	2330      	movs	r3, #48	; 0x30
 800984c:	4419      	add	r1, r3
 800984e:	7083      	strb	r3, [r0, #2]
 8009850:	1d02      	adds	r2, r0, #4
 8009852:	70c1      	strb	r1, [r0, #3]
 8009854:	e7ef      	b.n	8009836 <__exponent+0x46>
	...

08009858 <_printf_float>:
 8009858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800985c:	b08d      	sub	sp, #52	; 0x34
 800985e:	460c      	mov	r4, r1
 8009860:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8009864:	4616      	mov	r6, r2
 8009866:	461f      	mov	r7, r3
 8009868:	4605      	mov	r5, r0
 800986a:	f001 fd67 	bl	800b33c <_localeconv_r>
 800986e:	6803      	ldr	r3, [r0, #0]
 8009870:	9304      	str	r3, [sp, #16]
 8009872:	4618      	mov	r0, r3
 8009874:	f7f6 fcac 	bl	80001d0 <strlen>
 8009878:	2300      	movs	r3, #0
 800987a:	930a      	str	r3, [sp, #40]	; 0x28
 800987c:	f8d8 3000 	ldr.w	r3, [r8]
 8009880:	9005      	str	r0, [sp, #20]
 8009882:	3307      	adds	r3, #7
 8009884:	f023 0307 	bic.w	r3, r3, #7
 8009888:	f103 0208 	add.w	r2, r3, #8
 800988c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009890:	f8d4 b000 	ldr.w	fp, [r4]
 8009894:	f8c8 2000 	str.w	r2, [r8]
 8009898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800989c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80098a0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80098a4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80098a8:	9307      	str	r3, [sp, #28]
 80098aa:	f8cd 8018 	str.w	r8, [sp, #24]
 80098ae:	f04f 32ff 	mov.w	r2, #4294967295
 80098b2:	4ba7      	ldr	r3, [pc, #668]	; (8009b50 <_printf_float+0x2f8>)
 80098b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098b8:	f7f7 f938 	bl	8000b2c <__aeabi_dcmpun>
 80098bc:	bb70      	cbnz	r0, 800991c <_printf_float+0xc4>
 80098be:	f04f 32ff 	mov.w	r2, #4294967295
 80098c2:	4ba3      	ldr	r3, [pc, #652]	; (8009b50 <_printf_float+0x2f8>)
 80098c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098c8:	f7f7 f912 	bl	8000af0 <__aeabi_dcmple>
 80098cc:	bb30      	cbnz	r0, 800991c <_printf_float+0xc4>
 80098ce:	2200      	movs	r2, #0
 80098d0:	2300      	movs	r3, #0
 80098d2:	4640      	mov	r0, r8
 80098d4:	4649      	mov	r1, r9
 80098d6:	f7f7 f901 	bl	8000adc <__aeabi_dcmplt>
 80098da:	b110      	cbz	r0, 80098e2 <_printf_float+0x8a>
 80098dc:	232d      	movs	r3, #45	; 0x2d
 80098de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80098e2:	4a9c      	ldr	r2, [pc, #624]	; (8009b54 <_printf_float+0x2fc>)
 80098e4:	4b9c      	ldr	r3, [pc, #624]	; (8009b58 <_printf_float+0x300>)
 80098e6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80098ea:	bf8c      	ite	hi
 80098ec:	4690      	movhi	r8, r2
 80098ee:	4698      	movls	r8, r3
 80098f0:	2303      	movs	r3, #3
 80098f2:	f02b 0204 	bic.w	r2, fp, #4
 80098f6:	6123      	str	r3, [r4, #16]
 80098f8:	6022      	str	r2, [r4, #0]
 80098fa:	f04f 0900 	mov.w	r9, #0
 80098fe:	9700      	str	r7, [sp, #0]
 8009900:	4633      	mov	r3, r6
 8009902:	aa0b      	add	r2, sp, #44	; 0x2c
 8009904:	4621      	mov	r1, r4
 8009906:	4628      	mov	r0, r5
 8009908:	f000 f9e6 	bl	8009cd8 <_printf_common>
 800990c:	3001      	adds	r0, #1
 800990e:	f040 808d 	bne.w	8009a2c <_printf_float+0x1d4>
 8009912:	f04f 30ff 	mov.w	r0, #4294967295
 8009916:	b00d      	add	sp, #52	; 0x34
 8009918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800991c:	4642      	mov	r2, r8
 800991e:	464b      	mov	r3, r9
 8009920:	4640      	mov	r0, r8
 8009922:	4649      	mov	r1, r9
 8009924:	f7f7 f902 	bl	8000b2c <__aeabi_dcmpun>
 8009928:	b110      	cbz	r0, 8009930 <_printf_float+0xd8>
 800992a:	4a8c      	ldr	r2, [pc, #560]	; (8009b5c <_printf_float+0x304>)
 800992c:	4b8c      	ldr	r3, [pc, #560]	; (8009b60 <_printf_float+0x308>)
 800992e:	e7da      	b.n	80098e6 <_printf_float+0x8e>
 8009930:	6861      	ldr	r1, [r4, #4]
 8009932:	1c4b      	adds	r3, r1, #1
 8009934:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009938:	a80a      	add	r0, sp, #40	; 0x28
 800993a:	d13e      	bne.n	80099ba <_printf_float+0x162>
 800993c:	2306      	movs	r3, #6
 800993e:	6063      	str	r3, [r4, #4]
 8009940:	2300      	movs	r3, #0
 8009942:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009946:	ab09      	add	r3, sp, #36	; 0x24
 8009948:	9300      	str	r3, [sp, #0]
 800994a:	ec49 8b10 	vmov	d0, r8, r9
 800994e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009952:	6022      	str	r2, [r4, #0]
 8009954:	f8cd a004 	str.w	sl, [sp, #4]
 8009958:	6861      	ldr	r1, [r4, #4]
 800995a:	4628      	mov	r0, r5
 800995c:	f7ff fee7 	bl	800972e <__cvt>
 8009960:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8009964:	2b47      	cmp	r3, #71	; 0x47
 8009966:	4680      	mov	r8, r0
 8009968:	d109      	bne.n	800997e <_printf_float+0x126>
 800996a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800996c:	1cd8      	adds	r0, r3, #3
 800996e:	db02      	blt.n	8009976 <_printf_float+0x11e>
 8009970:	6862      	ldr	r2, [r4, #4]
 8009972:	4293      	cmp	r3, r2
 8009974:	dd47      	ble.n	8009a06 <_printf_float+0x1ae>
 8009976:	f1aa 0a02 	sub.w	sl, sl, #2
 800997a:	fa5f fa8a 	uxtb.w	sl, sl
 800997e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009982:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009984:	d824      	bhi.n	80099d0 <_printf_float+0x178>
 8009986:	3901      	subs	r1, #1
 8009988:	4652      	mov	r2, sl
 800998a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800998e:	9109      	str	r1, [sp, #36]	; 0x24
 8009990:	f7ff ff2e 	bl	80097f0 <__exponent>
 8009994:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009996:	1813      	adds	r3, r2, r0
 8009998:	2a01      	cmp	r2, #1
 800999a:	4681      	mov	r9, r0
 800999c:	6123      	str	r3, [r4, #16]
 800999e:	dc02      	bgt.n	80099a6 <_printf_float+0x14e>
 80099a0:	6822      	ldr	r2, [r4, #0]
 80099a2:	07d1      	lsls	r1, r2, #31
 80099a4:	d501      	bpl.n	80099aa <_printf_float+0x152>
 80099a6:	3301      	adds	r3, #1
 80099a8:	6123      	str	r3, [r4, #16]
 80099aa:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d0a5      	beq.n	80098fe <_printf_float+0xa6>
 80099b2:	232d      	movs	r3, #45	; 0x2d
 80099b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80099b8:	e7a1      	b.n	80098fe <_printf_float+0xa6>
 80099ba:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80099be:	f000 8177 	beq.w	8009cb0 <_printf_float+0x458>
 80099c2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80099c6:	d1bb      	bne.n	8009940 <_printf_float+0xe8>
 80099c8:	2900      	cmp	r1, #0
 80099ca:	d1b9      	bne.n	8009940 <_printf_float+0xe8>
 80099cc:	2301      	movs	r3, #1
 80099ce:	e7b6      	b.n	800993e <_printf_float+0xe6>
 80099d0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80099d4:	d119      	bne.n	8009a0a <_printf_float+0x1b2>
 80099d6:	2900      	cmp	r1, #0
 80099d8:	6863      	ldr	r3, [r4, #4]
 80099da:	dd0c      	ble.n	80099f6 <_printf_float+0x19e>
 80099dc:	6121      	str	r1, [r4, #16]
 80099de:	b913      	cbnz	r3, 80099e6 <_printf_float+0x18e>
 80099e0:	6822      	ldr	r2, [r4, #0]
 80099e2:	07d2      	lsls	r2, r2, #31
 80099e4:	d502      	bpl.n	80099ec <_printf_float+0x194>
 80099e6:	3301      	adds	r3, #1
 80099e8:	440b      	add	r3, r1
 80099ea:	6123      	str	r3, [r4, #16]
 80099ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099ee:	65a3      	str	r3, [r4, #88]	; 0x58
 80099f0:	f04f 0900 	mov.w	r9, #0
 80099f4:	e7d9      	b.n	80099aa <_printf_float+0x152>
 80099f6:	b913      	cbnz	r3, 80099fe <_printf_float+0x1a6>
 80099f8:	6822      	ldr	r2, [r4, #0]
 80099fa:	07d0      	lsls	r0, r2, #31
 80099fc:	d501      	bpl.n	8009a02 <_printf_float+0x1aa>
 80099fe:	3302      	adds	r3, #2
 8009a00:	e7f3      	b.n	80099ea <_printf_float+0x192>
 8009a02:	2301      	movs	r3, #1
 8009a04:	e7f1      	b.n	80099ea <_printf_float+0x192>
 8009a06:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8009a0a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009a0e:	4293      	cmp	r3, r2
 8009a10:	db05      	blt.n	8009a1e <_printf_float+0x1c6>
 8009a12:	6822      	ldr	r2, [r4, #0]
 8009a14:	6123      	str	r3, [r4, #16]
 8009a16:	07d1      	lsls	r1, r2, #31
 8009a18:	d5e8      	bpl.n	80099ec <_printf_float+0x194>
 8009a1a:	3301      	adds	r3, #1
 8009a1c:	e7e5      	b.n	80099ea <_printf_float+0x192>
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	bfd4      	ite	le
 8009a22:	f1c3 0302 	rsble	r3, r3, #2
 8009a26:	2301      	movgt	r3, #1
 8009a28:	4413      	add	r3, r2
 8009a2a:	e7de      	b.n	80099ea <_printf_float+0x192>
 8009a2c:	6823      	ldr	r3, [r4, #0]
 8009a2e:	055a      	lsls	r2, r3, #21
 8009a30:	d407      	bmi.n	8009a42 <_printf_float+0x1ea>
 8009a32:	6923      	ldr	r3, [r4, #16]
 8009a34:	4642      	mov	r2, r8
 8009a36:	4631      	mov	r1, r6
 8009a38:	4628      	mov	r0, r5
 8009a3a:	47b8      	blx	r7
 8009a3c:	3001      	adds	r0, #1
 8009a3e:	d12b      	bne.n	8009a98 <_printf_float+0x240>
 8009a40:	e767      	b.n	8009912 <_printf_float+0xba>
 8009a42:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009a46:	f240 80dc 	bls.w	8009c02 <_printf_float+0x3aa>
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a52:	f7f7 f839 	bl	8000ac8 <__aeabi_dcmpeq>
 8009a56:	2800      	cmp	r0, #0
 8009a58:	d033      	beq.n	8009ac2 <_printf_float+0x26a>
 8009a5a:	2301      	movs	r3, #1
 8009a5c:	4a41      	ldr	r2, [pc, #260]	; (8009b64 <_printf_float+0x30c>)
 8009a5e:	4631      	mov	r1, r6
 8009a60:	4628      	mov	r0, r5
 8009a62:	47b8      	blx	r7
 8009a64:	3001      	adds	r0, #1
 8009a66:	f43f af54 	beq.w	8009912 <_printf_float+0xba>
 8009a6a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009a6e:	429a      	cmp	r2, r3
 8009a70:	db02      	blt.n	8009a78 <_printf_float+0x220>
 8009a72:	6823      	ldr	r3, [r4, #0]
 8009a74:	07d8      	lsls	r0, r3, #31
 8009a76:	d50f      	bpl.n	8009a98 <_printf_float+0x240>
 8009a78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a7c:	4631      	mov	r1, r6
 8009a7e:	4628      	mov	r0, r5
 8009a80:	47b8      	blx	r7
 8009a82:	3001      	adds	r0, #1
 8009a84:	f43f af45 	beq.w	8009912 <_printf_float+0xba>
 8009a88:	f04f 0800 	mov.w	r8, #0
 8009a8c:	f104 091a 	add.w	r9, r4, #26
 8009a90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a92:	3b01      	subs	r3, #1
 8009a94:	4543      	cmp	r3, r8
 8009a96:	dc09      	bgt.n	8009aac <_printf_float+0x254>
 8009a98:	6823      	ldr	r3, [r4, #0]
 8009a9a:	079b      	lsls	r3, r3, #30
 8009a9c:	f100 8103 	bmi.w	8009ca6 <_printf_float+0x44e>
 8009aa0:	68e0      	ldr	r0, [r4, #12]
 8009aa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009aa4:	4298      	cmp	r0, r3
 8009aa6:	bfb8      	it	lt
 8009aa8:	4618      	movlt	r0, r3
 8009aaa:	e734      	b.n	8009916 <_printf_float+0xbe>
 8009aac:	2301      	movs	r3, #1
 8009aae:	464a      	mov	r2, r9
 8009ab0:	4631      	mov	r1, r6
 8009ab2:	4628      	mov	r0, r5
 8009ab4:	47b8      	blx	r7
 8009ab6:	3001      	adds	r0, #1
 8009ab8:	f43f af2b 	beq.w	8009912 <_printf_float+0xba>
 8009abc:	f108 0801 	add.w	r8, r8, #1
 8009ac0:	e7e6      	b.n	8009a90 <_printf_float+0x238>
 8009ac2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	dc2b      	bgt.n	8009b20 <_printf_float+0x2c8>
 8009ac8:	2301      	movs	r3, #1
 8009aca:	4a26      	ldr	r2, [pc, #152]	; (8009b64 <_printf_float+0x30c>)
 8009acc:	4631      	mov	r1, r6
 8009ace:	4628      	mov	r0, r5
 8009ad0:	47b8      	blx	r7
 8009ad2:	3001      	adds	r0, #1
 8009ad4:	f43f af1d 	beq.w	8009912 <_printf_float+0xba>
 8009ad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ada:	b923      	cbnz	r3, 8009ae6 <_printf_float+0x28e>
 8009adc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ade:	b913      	cbnz	r3, 8009ae6 <_printf_float+0x28e>
 8009ae0:	6823      	ldr	r3, [r4, #0]
 8009ae2:	07d9      	lsls	r1, r3, #31
 8009ae4:	d5d8      	bpl.n	8009a98 <_printf_float+0x240>
 8009ae6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009aea:	4631      	mov	r1, r6
 8009aec:	4628      	mov	r0, r5
 8009aee:	47b8      	blx	r7
 8009af0:	3001      	adds	r0, #1
 8009af2:	f43f af0e 	beq.w	8009912 <_printf_float+0xba>
 8009af6:	f04f 0900 	mov.w	r9, #0
 8009afa:	f104 0a1a 	add.w	sl, r4, #26
 8009afe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b00:	425b      	negs	r3, r3
 8009b02:	454b      	cmp	r3, r9
 8009b04:	dc01      	bgt.n	8009b0a <_printf_float+0x2b2>
 8009b06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b08:	e794      	b.n	8009a34 <_printf_float+0x1dc>
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	4652      	mov	r2, sl
 8009b0e:	4631      	mov	r1, r6
 8009b10:	4628      	mov	r0, r5
 8009b12:	47b8      	blx	r7
 8009b14:	3001      	adds	r0, #1
 8009b16:	f43f aefc 	beq.w	8009912 <_printf_float+0xba>
 8009b1a:	f109 0901 	add.w	r9, r9, #1
 8009b1e:	e7ee      	b.n	8009afe <_printf_float+0x2a6>
 8009b20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b22:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009b24:	429a      	cmp	r2, r3
 8009b26:	bfa8      	it	ge
 8009b28:	461a      	movge	r2, r3
 8009b2a:	2a00      	cmp	r2, #0
 8009b2c:	4691      	mov	r9, r2
 8009b2e:	dd07      	ble.n	8009b40 <_printf_float+0x2e8>
 8009b30:	4613      	mov	r3, r2
 8009b32:	4631      	mov	r1, r6
 8009b34:	4642      	mov	r2, r8
 8009b36:	4628      	mov	r0, r5
 8009b38:	47b8      	blx	r7
 8009b3a:	3001      	adds	r0, #1
 8009b3c:	f43f aee9 	beq.w	8009912 <_printf_float+0xba>
 8009b40:	f104 031a 	add.w	r3, r4, #26
 8009b44:	f04f 0b00 	mov.w	fp, #0
 8009b48:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b4c:	9306      	str	r3, [sp, #24]
 8009b4e:	e015      	b.n	8009b7c <_printf_float+0x324>
 8009b50:	7fefffff 	.word	0x7fefffff
 8009b54:	0800c602 	.word	0x0800c602
 8009b58:	0800c348 	.word	0x0800c348
 8009b5c:	0800c350 	.word	0x0800c350
 8009b60:	0800c34c 	.word	0x0800c34c
 8009b64:	0800c354 	.word	0x0800c354
 8009b68:	2301      	movs	r3, #1
 8009b6a:	9a06      	ldr	r2, [sp, #24]
 8009b6c:	4631      	mov	r1, r6
 8009b6e:	4628      	mov	r0, r5
 8009b70:	47b8      	blx	r7
 8009b72:	3001      	adds	r0, #1
 8009b74:	f43f aecd 	beq.w	8009912 <_printf_float+0xba>
 8009b78:	f10b 0b01 	add.w	fp, fp, #1
 8009b7c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009b80:	ebaa 0309 	sub.w	r3, sl, r9
 8009b84:	455b      	cmp	r3, fp
 8009b86:	dcef      	bgt.n	8009b68 <_printf_float+0x310>
 8009b88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009b8c:	429a      	cmp	r2, r3
 8009b8e:	44d0      	add	r8, sl
 8009b90:	db15      	blt.n	8009bbe <_printf_float+0x366>
 8009b92:	6823      	ldr	r3, [r4, #0]
 8009b94:	07da      	lsls	r2, r3, #31
 8009b96:	d412      	bmi.n	8009bbe <_printf_float+0x366>
 8009b98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b9a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b9c:	eba3 020a 	sub.w	r2, r3, sl
 8009ba0:	eba3 0a01 	sub.w	sl, r3, r1
 8009ba4:	4592      	cmp	sl, r2
 8009ba6:	bfa8      	it	ge
 8009ba8:	4692      	movge	sl, r2
 8009baa:	f1ba 0f00 	cmp.w	sl, #0
 8009bae:	dc0e      	bgt.n	8009bce <_printf_float+0x376>
 8009bb0:	f04f 0800 	mov.w	r8, #0
 8009bb4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009bb8:	f104 091a 	add.w	r9, r4, #26
 8009bbc:	e019      	b.n	8009bf2 <_printf_float+0x39a>
 8009bbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009bc2:	4631      	mov	r1, r6
 8009bc4:	4628      	mov	r0, r5
 8009bc6:	47b8      	blx	r7
 8009bc8:	3001      	adds	r0, #1
 8009bca:	d1e5      	bne.n	8009b98 <_printf_float+0x340>
 8009bcc:	e6a1      	b.n	8009912 <_printf_float+0xba>
 8009bce:	4653      	mov	r3, sl
 8009bd0:	4642      	mov	r2, r8
 8009bd2:	4631      	mov	r1, r6
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	47b8      	blx	r7
 8009bd8:	3001      	adds	r0, #1
 8009bda:	d1e9      	bne.n	8009bb0 <_printf_float+0x358>
 8009bdc:	e699      	b.n	8009912 <_printf_float+0xba>
 8009bde:	2301      	movs	r3, #1
 8009be0:	464a      	mov	r2, r9
 8009be2:	4631      	mov	r1, r6
 8009be4:	4628      	mov	r0, r5
 8009be6:	47b8      	blx	r7
 8009be8:	3001      	adds	r0, #1
 8009bea:	f43f ae92 	beq.w	8009912 <_printf_float+0xba>
 8009bee:	f108 0801 	add.w	r8, r8, #1
 8009bf2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009bf6:	1a9b      	subs	r3, r3, r2
 8009bf8:	eba3 030a 	sub.w	r3, r3, sl
 8009bfc:	4543      	cmp	r3, r8
 8009bfe:	dcee      	bgt.n	8009bde <_printf_float+0x386>
 8009c00:	e74a      	b.n	8009a98 <_printf_float+0x240>
 8009c02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c04:	2a01      	cmp	r2, #1
 8009c06:	dc01      	bgt.n	8009c0c <_printf_float+0x3b4>
 8009c08:	07db      	lsls	r3, r3, #31
 8009c0a:	d53a      	bpl.n	8009c82 <_printf_float+0x42a>
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	4642      	mov	r2, r8
 8009c10:	4631      	mov	r1, r6
 8009c12:	4628      	mov	r0, r5
 8009c14:	47b8      	blx	r7
 8009c16:	3001      	adds	r0, #1
 8009c18:	f43f ae7b 	beq.w	8009912 <_printf_float+0xba>
 8009c1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c20:	4631      	mov	r1, r6
 8009c22:	4628      	mov	r0, r5
 8009c24:	47b8      	blx	r7
 8009c26:	3001      	adds	r0, #1
 8009c28:	f108 0801 	add.w	r8, r8, #1
 8009c2c:	f43f ae71 	beq.w	8009912 <_printf_float+0xba>
 8009c30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c32:	2200      	movs	r2, #0
 8009c34:	f103 3aff 	add.w	sl, r3, #4294967295
 8009c38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	f7f6 ff43 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c42:	b9c8      	cbnz	r0, 8009c78 <_printf_float+0x420>
 8009c44:	4653      	mov	r3, sl
 8009c46:	4642      	mov	r2, r8
 8009c48:	4631      	mov	r1, r6
 8009c4a:	4628      	mov	r0, r5
 8009c4c:	47b8      	blx	r7
 8009c4e:	3001      	adds	r0, #1
 8009c50:	d10e      	bne.n	8009c70 <_printf_float+0x418>
 8009c52:	e65e      	b.n	8009912 <_printf_float+0xba>
 8009c54:	2301      	movs	r3, #1
 8009c56:	4652      	mov	r2, sl
 8009c58:	4631      	mov	r1, r6
 8009c5a:	4628      	mov	r0, r5
 8009c5c:	47b8      	blx	r7
 8009c5e:	3001      	adds	r0, #1
 8009c60:	f43f ae57 	beq.w	8009912 <_printf_float+0xba>
 8009c64:	f108 0801 	add.w	r8, r8, #1
 8009c68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009c6a:	3b01      	subs	r3, #1
 8009c6c:	4543      	cmp	r3, r8
 8009c6e:	dcf1      	bgt.n	8009c54 <_printf_float+0x3fc>
 8009c70:	464b      	mov	r3, r9
 8009c72:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009c76:	e6de      	b.n	8009a36 <_printf_float+0x1de>
 8009c78:	f04f 0800 	mov.w	r8, #0
 8009c7c:	f104 0a1a 	add.w	sl, r4, #26
 8009c80:	e7f2      	b.n	8009c68 <_printf_float+0x410>
 8009c82:	2301      	movs	r3, #1
 8009c84:	e7df      	b.n	8009c46 <_printf_float+0x3ee>
 8009c86:	2301      	movs	r3, #1
 8009c88:	464a      	mov	r2, r9
 8009c8a:	4631      	mov	r1, r6
 8009c8c:	4628      	mov	r0, r5
 8009c8e:	47b8      	blx	r7
 8009c90:	3001      	adds	r0, #1
 8009c92:	f43f ae3e 	beq.w	8009912 <_printf_float+0xba>
 8009c96:	f108 0801 	add.w	r8, r8, #1
 8009c9a:	68e3      	ldr	r3, [r4, #12]
 8009c9c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009c9e:	1a9b      	subs	r3, r3, r2
 8009ca0:	4543      	cmp	r3, r8
 8009ca2:	dcf0      	bgt.n	8009c86 <_printf_float+0x42e>
 8009ca4:	e6fc      	b.n	8009aa0 <_printf_float+0x248>
 8009ca6:	f04f 0800 	mov.w	r8, #0
 8009caa:	f104 0919 	add.w	r9, r4, #25
 8009cae:	e7f4      	b.n	8009c9a <_printf_float+0x442>
 8009cb0:	2900      	cmp	r1, #0
 8009cb2:	f43f ae8b 	beq.w	80099cc <_printf_float+0x174>
 8009cb6:	2300      	movs	r3, #0
 8009cb8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009cbc:	ab09      	add	r3, sp, #36	; 0x24
 8009cbe:	9300      	str	r3, [sp, #0]
 8009cc0:	ec49 8b10 	vmov	d0, r8, r9
 8009cc4:	6022      	str	r2, [r4, #0]
 8009cc6:	f8cd a004 	str.w	sl, [sp, #4]
 8009cca:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009cce:	4628      	mov	r0, r5
 8009cd0:	f7ff fd2d 	bl	800972e <__cvt>
 8009cd4:	4680      	mov	r8, r0
 8009cd6:	e648      	b.n	800996a <_printf_float+0x112>

08009cd8 <_printf_common>:
 8009cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cdc:	4691      	mov	r9, r2
 8009cde:	461f      	mov	r7, r3
 8009ce0:	688a      	ldr	r2, [r1, #8]
 8009ce2:	690b      	ldr	r3, [r1, #16]
 8009ce4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	bfb8      	it	lt
 8009cec:	4613      	movlt	r3, r2
 8009cee:	f8c9 3000 	str.w	r3, [r9]
 8009cf2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009cf6:	4606      	mov	r6, r0
 8009cf8:	460c      	mov	r4, r1
 8009cfa:	b112      	cbz	r2, 8009d02 <_printf_common+0x2a>
 8009cfc:	3301      	adds	r3, #1
 8009cfe:	f8c9 3000 	str.w	r3, [r9]
 8009d02:	6823      	ldr	r3, [r4, #0]
 8009d04:	0699      	lsls	r1, r3, #26
 8009d06:	bf42      	ittt	mi
 8009d08:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009d0c:	3302      	addmi	r3, #2
 8009d0e:	f8c9 3000 	strmi.w	r3, [r9]
 8009d12:	6825      	ldr	r5, [r4, #0]
 8009d14:	f015 0506 	ands.w	r5, r5, #6
 8009d18:	d107      	bne.n	8009d2a <_printf_common+0x52>
 8009d1a:	f104 0a19 	add.w	sl, r4, #25
 8009d1e:	68e3      	ldr	r3, [r4, #12]
 8009d20:	f8d9 2000 	ldr.w	r2, [r9]
 8009d24:	1a9b      	subs	r3, r3, r2
 8009d26:	42ab      	cmp	r3, r5
 8009d28:	dc28      	bgt.n	8009d7c <_printf_common+0xa4>
 8009d2a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009d2e:	6822      	ldr	r2, [r4, #0]
 8009d30:	3300      	adds	r3, #0
 8009d32:	bf18      	it	ne
 8009d34:	2301      	movne	r3, #1
 8009d36:	0692      	lsls	r2, r2, #26
 8009d38:	d42d      	bmi.n	8009d96 <_printf_common+0xbe>
 8009d3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009d3e:	4639      	mov	r1, r7
 8009d40:	4630      	mov	r0, r6
 8009d42:	47c0      	blx	r8
 8009d44:	3001      	adds	r0, #1
 8009d46:	d020      	beq.n	8009d8a <_printf_common+0xb2>
 8009d48:	6823      	ldr	r3, [r4, #0]
 8009d4a:	68e5      	ldr	r5, [r4, #12]
 8009d4c:	f8d9 2000 	ldr.w	r2, [r9]
 8009d50:	f003 0306 	and.w	r3, r3, #6
 8009d54:	2b04      	cmp	r3, #4
 8009d56:	bf08      	it	eq
 8009d58:	1aad      	subeq	r5, r5, r2
 8009d5a:	68a3      	ldr	r3, [r4, #8]
 8009d5c:	6922      	ldr	r2, [r4, #16]
 8009d5e:	bf0c      	ite	eq
 8009d60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d64:	2500      	movne	r5, #0
 8009d66:	4293      	cmp	r3, r2
 8009d68:	bfc4      	itt	gt
 8009d6a:	1a9b      	subgt	r3, r3, r2
 8009d6c:	18ed      	addgt	r5, r5, r3
 8009d6e:	f04f 0900 	mov.w	r9, #0
 8009d72:	341a      	adds	r4, #26
 8009d74:	454d      	cmp	r5, r9
 8009d76:	d11a      	bne.n	8009dae <_printf_common+0xd6>
 8009d78:	2000      	movs	r0, #0
 8009d7a:	e008      	b.n	8009d8e <_printf_common+0xb6>
 8009d7c:	2301      	movs	r3, #1
 8009d7e:	4652      	mov	r2, sl
 8009d80:	4639      	mov	r1, r7
 8009d82:	4630      	mov	r0, r6
 8009d84:	47c0      	blx	r8
 8009d86:	3001      	adds	r0, #1
 8009d88:	d103      	bne.n	8009d92 <_printf_common+0xba>
 8009d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d92:	3501      	adds	r5, #1
 8009d94:	e7c3      	b.n	8009d1e <_printf_common+0x46>
 8009d96:	18e1      	adds	r1, r4, r3
 8009d98:	1c5a      	adds	r2, r3, #1
 8009d9a:	2030      	movs	r0, #48	; 0x30
 8009d9c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009da0:	4422      	add	r2, r4
 8009da2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009da6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009daa:	3302      	adds	r3, #2
 8009dac:	e7c5      	b.n	8009d3a <_printf_common+0x62>
 8009dae:	2301      	movs	r3, #1
 8009db0:	4622      	mov	r2, r4
 8009db2:	4639      	mov	r1, r7
 8009db4:	4630      	mov	r0, r6
 8009db6:	47c0      	blx	r8
 8009db8:	3001      	adds	r0, #1
 8009dba:	d0e6      	beq.n	8009d8a <_printf_common+0xb2>
 8009dbc:	f109 0901 	add.w	r9, r9, #1
 8009dc0:	e7d8      	b.n	8009d74 <_printf_common+0x9c>
	...

08009dc4 <_printf_i>:
 8009dc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009dc8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009dcc:	460c      	mov	r4, r1
 8009dce:	7e09      	ldrb	r1, [r1, #24]
 8009dd0:	b085      	sub	sp, #20
 8009dd2:	296e      	cmp	r1, #110	; 0x6e
 8009dd4:	4617      	mov	r7, r2
 8009dd6:	4606      	mov	r6, r0
 8009dd8:	4698      	mov	r8, r3
 8009dda:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009ddc:	f000 80b3 	beq.w	8009f46 <_printf_i+0x182>
 8009de0:	d822      	bhi.n	8009e28 <_printf_i+0x64>
 8009de2:	2963      	cmp	r1, #99	; 0x63
 8009de4:	d036      	beq.n	8009e54 <_printf_i+0x90>
 8009de6:	d80a      	bhi.n	8009dfe <_printf_i+0x3a>
 8009de8:	2900      	cmp	r1, #0
 8009dea:	f000 80b9 	beq.w	8009f60 <_printf_i+0x19c>
 8009dee:	2958      	cmp	r1, #88	; 0x58
 8009df0:	f000 8083 	beq.w	8009efa <_printf_i+0x136>
 8009df4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009df8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009dfc:	e032      	b.n	8009e64 <_printf_i+0xa0>
 8009dfe:	2964      	cmp	r1, #100	; 0x64
 8009e00:	d001      	beq.n	8009e06 <_printf_i+0x42>
 8009e02:	2969      	cmp	r1, #105	; 0x69
 8009e04:	d1f6      	bne.n	8009df4 <_printf_i+0x30>
 8009e06:	6820      	ldr	r0, [r4, #0]
 8009e08:	6813      	ldr	r3, [r2, #0]
 8009e0a:	0605      	lsls	r5, r0, #24
 8009e0c:	f103 0104 	add.w	r1, r3, #4
 8009e10:	d52a      	bpl.n	8009e68 <_printf_i+0xa4>
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	6011      	str	r1, [r2, #0]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	da03      	bge.n	8009e22 <_printf_i+0x5e>
 8009e1a:	222d      	movs	r2, #45	; 0x2d
 8009e1c:	425b      	negs	r3, r3
 8009e1e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009e22:	486f      	ldr	r0, [pc, #444]	; (8009fe0 <_printf_i+0x21c>)
 8009e24:	220a      	movs	r2, #10
 8009e26:	e039      	b.n	8009e9c <_printf_i+0xd8>
 8009e28:	2973      	cmp	r1, #115	; 0x73
 8009e2a:	f000 809d 	beq.w	8009f68 <_printf_i+0x1a4>
 8009e2e:	d808      	bhi.n	8009e42 <_printf_i+0x7e>
 8009e30:	296f      	cmp	r1, #111	; 0x6f
 8009e32:	d020      	beq.n	8009e76 <_printf_i+0xb2>
 8009e34:	2970      	cmp	r1, #112	; 0x70
 8009e36:	d1dd      	bne.n	8009df4 <_printf_i+0x30>
 8009e38:	6823      	ldr	r3, [r4, #0]
 8009e3a:	f043 0320 	orr.w	r3, r3, #32
 8009e3e:	6023      	str	r3, [r4, #0]
 8009e40:	e003      	b.n	8009e4a <_printf_i+0x86>
 8009e42:	2975      	cmp	r1, #117	; 0x75
 8009e44:	d017      	beq.n	8009e76 <_printf_i+0xb2>
 8009e46:	2978      	cmp	r1, #120	; 0x78
 8009e48:	d1d4      	bne.n	8009df4 <_printf_i+0x30>
 8009e4a:	2378      	movs	r3, #120	; 0x78
 8009e4c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009e50:	4864      	ldr	r0, [pc, #400]	; (8009fe4 <_printf_i+0x220>)
 8009e52:	e055      	b.n	8009f00 <_printf_i+0x13c>
 8009e54:	6813      	ldr	r3, [r2, #0]
 8009e56:	1d19      	adds	r1, r3, #4
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	6011      	str	r1, [r2, #0]
 8009e5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e60:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009e64:	2301      	movs	r3, #1
 8009e66:	e08c      	b.n	8009f82 <_printf_i+0x1be>
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	6011      	str	r1, [r2, #0]
 8009e6c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009e70:	bf18      	it	ne
 8009e72:	b21b      	sxthne	r3, r3
 8009e74:	e7cf      	b.n	8009e16 <_printf_i+0x52>
 8009e76:	6813      	ldr	r3, [r2, #0]
 8009e78:	6825      	ldr	r5, [r4, #0]
 8009e7a:	1d18      	adds	r0, r3, #4
 8009e7c:	6010      	str	r0, [r2, #0]
 8009e7e:	0628      	lsls	r0, r5, #24
 8009e80:	d501      	bpl.n	8009e86 <_printf_i+0xc2>
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	e002      	b.n	8009e8c <_printf_i+0xc8>
 8009e86:	0668      	lsls	r0, r5, #25
 8009e88:	d5fb      	bpl.n	8009e82 <_printf_i+0xbe>
 8009e8a:	881b      	ldrh	r3, [r3, #0]
 8009e8c:	4854      	ldr	r0, [pc, #336]	; (8009fe0 <_printf_i+0x21c>)
 8009e8e:	296f      	cmp	r1, #111	; 0x6f
 8009e90:	bf14      	ite	ne
 8009e92:	220a      	movne	r2, #10
 8009e94:	2208      	moveq	r2, #8
 8009e96:	2100      	movs	r1, #0
 8009e98:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009e9c:	6865      	ldr	r5, [r4, #4]
 8009e9e:	60a5      	str	r5, [r4, #8]
 8009ea0:	2d00      	cmp	r5, #0
 8009ea2:	f2c0 8095 	blt.w	8009fd0 <_printf_i+0x20c>
 8009ea6:	6821      	ldr	r1, [r4, #0]
 8009ea8:	f021 0104 	bic.w	r1, r1, #4
 8009eac:	6021      	str	r1, [r4, #0]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d13d      	bne.n	8009f2e <_printf_i+0x16a>
 8009eb2:	2d00      	cmp	r5, #0
 8009eb4:	f040 808e 	bne.w	8009fd4 <_printf_i+0x210>
 8009eb8:	4665      	mov	r5, ip
 8009eba:	2a08      	cmp	r2, #8
 8009ebc:	d10b      	bne.n	8009ed6 <_printf_i+0x112>
 8009ebe:	6823      	ldr	r3, [r4, #0]
 8009ec0:	07db      	lsls	r3, r3, #31
 8009ec2:	d508      	bpl.n	8009ed6 <_printf_i+0x112>
 8009ec4:	6923      	ldr	r3, [r4, #16]
 8009ec6:	6862      	ldr	r2, [r4, #4]
 8009ec8:	429a      	cmp	r2, r3
 8009eca:	bfde      	ittt	le
 8009ecc:	2330      	movle	r3, #48	; 0x30
 8009ece:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009ed2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009ed6:	ebac 0305 	sub.w	r3, ip, r5
 8009eda:	6123      	str	r3, [r4, #16]
 8009edc:	f8cd 8000 	str.w	r8, [sp]
 8009ee0:	463b      	mov	r3, r7
 8009ee2:	aa03      	add	r2, sp, #12
 8009ee4:	4621      	mov	r1, r4
 8009ee6:	4630      	mov	r0, r6
 8009ee8:	f7ff fef6 	bl	8009cd8 <_printf_common>
 8009eec:	3001      	adds	r0, #1
 8009eee:	d14d      	bne.n	8009f8c <_printf_i+0x1c8>
 8009ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ef4:	b005      	add	sp, #20
 8009ef6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009efa:	4839      	ldr	r0, [pc, #228]	; (8009fe0 <_printf_i+0x21c>)
 8009efc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8009f00:	6813      	ldr	r3, [r2, #0]
 8009f02:	6821      	ldr	r1, [r4, #0]
 8009f04:	1d1d      	adds	r5, r3, #4
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	6015      	str	r5, [r2, #0]
 8009f0a:	060a      	lsls	r2, r1, #24
 8009f0c:	d50b      	bpl.n	8009f26 <_printf_i+0x162>
 8009f0e:	07ca      	lsls	r2, r1, #31
 8009f10:	bf44      	itt	mi
 8009f12:	f041 0120 	orrmi.w	r1, r1, #32
 8009f16:	6021      	strmi	r1, [r4, #0]
 8009f18:	b91b      	cbnz	r3, 8009f22 <_printf_i+0x15e>
 8009f1a:	6822      	ldr	r2, [r4, #0]
 8009f1c:	f022 0220 	bic.w	r2, r2, #32
 8009f20:	6022      	str	r2, [r4, #0]
 8009f22:	2210      	movs	r2, #16
 8009f24:	e7b7      	b.n	8009e96 <_printf_i+0xd2>
 8009f26:	064d      	lsls	r5, r1, #25
 8009f28:	bf48      	it	mi
 8009f2a:	b29b      	uxthmi	r3, r3
 8009f2c:	e7ef      	b.n	8009f0e <_printf_i+0x14a>
 8009f2e:	4665      	mov	r5, ip
 8009f30:	fbb3 f1f2 	udiv	r1, r3, r2
 8009f34:	fb02 3311 	mls	r3, r2, r1, r3
 8009f38:	5cc3      	ldrb	r3, [r0, r3]
 8009f3a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009f3e:	460b      	mov	r3, r1
 8009f40:	2900      	cmp	r1, #0
 8009f42:	d1f5      	bne.n	8009f30 <_printf_i+0x16c>
 8009f44:	e7b9      	b.n	8009eba <_printf_i+0xf6>
 8009f46:	6813      	ldr	r3, [r2, #0]
 8009f48:	6825      	ldr	r5, [r4, #0]
 8009f4a:	6961      	ldr	r1, [r4, #20]
 8009f4c:	1d18      	adds	r0, r3, #4
 8009f4e:	6010      	str	r0, [r2, #0]
 8009f50:	0628      	lsls	r0, r5, #24
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	d501      	bpl.n	8009f5a <_printf_i+0x196>
 8009f56:	6019      	str	r1, [r3, #0]
 8009f58:	e002      	b.n	8009f60 <_printf_i+0x19c>
 8009f5a:	066a      	lsls	r2, r5, #25
 8009f5c:	d5fb      	bpl.n	8009f56 <_printf_i+0x192>
 8009f5e:	8019      	strh	r1, [r3, #0]
 8009f60:	2300      	movs	r3, #0
 8009f62:	6123      	str	r3, [r4, #16]
 8009f64:	4665      	mov	r5, ip
 8009f66:	e7b9      	b.n	8009edc <_printf_i+0x118>
 8009f68:	6813      	ldr	r3, [r2, #0]
 8009f6a:	1d19      	adds	r1, r3, #4
 8009f6c:	6011      	str	r1, [r2, #0]
 8009f6e:	681d      	ldr	r5, [r3, #0]
 8009f70:	6862      	ldr	r2, [r4, #4]
 8009f72:	2100      	movs	r1, #0
 8009f74:	4628      	mov	r0, r5
 8009f76:	f7f6 f933 	bl	80001e0 <memchr>
 8009f7a:	b108      	cbz	r0, 8009f80 <_printf_i+0x1bc>
 8009f7c:	1b40      	subs	r0, r0, r5
 8009f7e:	6060      	str	r0, [r4, #4]
 8009f80:	6863      	ldr	r3, [r4, #4]
 8009f82:	6123      	str	r3, [r4, #16]
 8009f84:	2300      	movs	r3, #0
 8009f86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009f8a:	e7a7      	b.n	8009edc <_printf_i+0x118>
 8009f8c:	6923      	ldr	r3, [r4, #16]
 8009f8e:	462a      	mov	r2, r5
 8009f90:	4639      	mov	r1, r7
 8009f92:	4630      	mov	r0, r6
 8009f94:	47c0      	blx	r8
 8009f96:	3001      	adds	r0, #1
 8009f98:	d0aa      	beq.n	8009ef0 <_printf_i+0x12c>
 8009f9a:	6823      	ldr	r3, [r4, #0]
 8009f9c:	079b      	lsls	r3, r3, #30
 8009f9e:	d413      	bmi.n	8009fc8 <_printf_i+0x204>
 8009fa0:	68e0      	ldr	r0, [r4, #12]
 8009fa2:	9b03      	ldr	r3, [sp, #12]
 8009fa4:	4298      	cmp	r0, r3
 8009fa6:	bfb8      	it	lt
 8009fa8:	4618      	movlt	r0, r3
 8009faa:	e7a3      	b.n	8009ef4 <_printf_i+0x130>
 8009fac:	2301      	movs	r3, #1
 8009fae:	464a      	mov	r2, r9
 8009fb0:	4639      	mov	r1, r7
 8009fb2:	4630      	mov	r0, r6
 8009fb4:	47c0      	blx	r8
 8009fb6:	3001      	adds	r0, #1
 8009fb8:	d09a      	beq.n	8009ef0 <_printf_i+0x12c>
 8009fba:	3501      	adds	r5, #1
 8009fbc:	68e3      	ldr	r3, [r4, #12]
 8009fbe:	9a03      	ldr	r2, [sp, #12]
 8009fc0:	1a9b      	subs	r3, r3, r2
 8009fc2:	42ab      	cmp	r3, r5
 8009fc4:	dcf2      	bgt.n	8009fac <_printf_i+0x1e8>
 8009fc6:	e7eb      	b.n	8009fa0 <_printf_i+0x1dc>
 8009fc8:	2500      	movs	r5, #0
 8009fca:	f104 0919 	add.w	r9, r4, #25
 8009fce:	e7f5      	b.n	8009fbc <_printf_i+0x1f8>
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d1ac      	bne.n	8009f2e <_printf_i+0x16a>
 8009fd4:	7803      	ldrb	r3, [r0, #0]
 8009fd6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009fda:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009fde:	e76c      	b.n	8009eba <_printf_i+0xf6>
 8009fe0:	0800c356 	.word	0x0800c356
 8009fe4:	0800c367 	.word	0x0800c367

08009fe8 <iprintf>:
 8009fe8:	b40f      	push	{r0, r1, r2, r3}
 8009fea:	4b0a      	ldr	r3, [pc, #40]	; (800a014 <iprintf+0x2c>)
 8009fec:	b513      	push	{r0, r1, r4, lr}
 8009fee:	681c      	ldr	r4, [r3, #0]
 8009ff0:	b124      	cbz	r4, 8009ffc <iprintf+0x14>
 8009ff2:	69a3      	ldr	r3, [r4, #24]
 8009ff4:	b913      	cbnz	r3, 8009ffc <iprintf+0x14>
 8009ff6:	4620      	mov	r0, r4
 8009ff8:	f001 f916 	bl	800b228 <__sinit>
 8009ffc:	ab05      	add	r3, sp, #20
 8009ffe:	9a04      	ldr	r2, [sp, #16]
 800a000:	68a1      	ldr	r1, [r4, #8]
 800a002:	9301      	str	r3, [sp, #4]
 800a004:	4620      	mov	r0, r4
 800a006:	f001 fdd9 	bl	800bbbc <_vfiprintf_r>
 800a00a:	b002      	add	sp, #8
 800a00c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a010:	b004      	add	sp, #16
 800a012:	4770      	bx	lr
 800a014:	20000d50 	.word	0x20000d50

0800a018 <_puts_r>:
 800a018:	b570      	push	{r4, r5, r6, lr}
 800a01a:	460e      	mov	r6, r1
 800a01c:	4605      	mov	r5, r0
 800a01e:	b118      	cbz	r0, 800a028 <_puts_r+0x10>
 800a020:	6983      	ldr	r3, [r0, #24]
 800a022:	b90b      	cbnz	r3, 800a028 <_puts_r+0x10>
 800a024:	f001 f900 	bl	800b228 <__sinit>
 800a028:	69ab      	ldr	r3, [r5, #24]
 800a02a:	68ac      	ldr	r4, [r5, #8]
 800a02c:	b913      	cbnz	r3, 800a034 <_puts_r+0x1c>
 800a02e:	4628      	mov	r0, r5
 800a030:	f001 f8fa 	bl	800b228 <__sinit>
 800a034:	4b23      	ldr	r3, [pc, #140]	; (800a0c4 <_puts_r+0xac>)
 800a036:	429c      	cmp	r4, r3
 800a038:	d117      	bne.n	800a06a <_puts_r+0x52>
 800a03a:	686c      	ldr	r4, [r5, #4]
 800a03c:	89a3      	ldrh	r3, [r4, #12]
 800a03e:	071b      	lsls	r3, r3, #28
 800a040:	d51d      	bpl.n	800a07e <_puts_r+0x66>
 800a042:	6923      	ldr	r3, [r4, #16]
 800a044:	b1db      	cbz	r3, 800a07e <_puts_r+0x66>
 800a046:	3e01      	subs	r6, #1
 800a048:	68a3      	ldr	r3, [r4, #8]
 800a04a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a04e:	3b01      	subs	r3, #1
 800a050:	60a3      	str	r3, [r4, #8]
 800a052:	b9e9      	cbnz	r1, 800a090 <_puts_r+0x78>
 800a054:	2b00      	cmp	r3, #0
 800a056:	da2e      	bge.n	800a0b6 <_puts_r+0x9e>
 800a058:	4622      	mov	r2, r4
 800a05a:	210a      	movs	r1, #10
 800a05c:	4628      	mov	r0, r5
 800a05e:	f000 f8ed 	bl	800a23c <__swbuf_r>
 800a062:	3001      	adds	r0, #1
 800a064:	d011      	beq.n	800a08a <_puts_r+0x72>
 800a066:	200a      	movs	r0, #10
 800a068:	e011      	b.n	800a08e <_puts_r+0x76>
 800a06a:	4b17      	ldr	r3, [pc, #92]	; (800a0c8 <_puts_r+0xb0>)
 800a06c:	429c      	cmp	r4, r3
 800a06e:	d101      	bne.n	800a074 <_puts_r+0x5c>
 800a070:	68ac      	ldr	r4, [r5, #8]
 800a072:	e7e3      	b.n	800a03c <_puts_r+0x24>
 800a074:	4b15      	ldr	r3, [pc, #84]	; (800a0cc <_puts_r+0xb4>)
 800a076:	429c      	cmp	r4, r3
 800a078:	bf08      	it	eq
 800a07a:	68ec      	ldreq	r4, [r5, #12]
 800a07c:	e7de      	b.n	800a03c <_puts_r+0x24>
 800a07e:	4621      	mov	r1, r4
 800a080:	4628      	mov	r0, r5
 800a082:	f000 f92d 	bl	800a2e0 <__swsetup_r>
 800a086:	2800      	cmp	r0, #0
 800a088:	d0dd      	beq.n	800a046 <_puts_r+0x2e>
 800a08a:	f04f 30ff 	mov.w	r0, #4294967295
 800a08e:	bd70      	pop	{r4, r5, r6, pc}
 800a090:	2b00      	cmp	r3, #0
 800a092:	da04      	bge.n	800a09e <_puts_r+0x86>
 800a094:	69a2      	ldr	r2, [r4, #24]
 800a096:	429a      	cmp	r2, r3
 800a098:	dc06      	bgt.n	800a0a8 <_puts_r+0x90>
 800a09a:	290a      	cmp	r1, #10
 800a09c:	d004      	beq.n	800a0a8 <_puts_r+0x90>
 800a09e:	6823      	ldr	r3, [r4, #0]
 800a0a0:	1c5a      	adds	r2, r3, #1
 800a0a2:	6022      	str	r2, [r4, #0]
 800a0a4:	7019      	strb	r1, [r3, #0]
 800a0a6:	e7cf      	b.n	800a048 <_puts_r+0x30>
 800a0a8:	4622      	mov	r2, r4
 800a0aa:	4628      	mov	r0, r5
 800a0ac:	f000 f8c6 	bl	800a23c <__swbuf_r>
 800a0b0:	3001      	adds	r0, #1
 800a0b2:	d1c9      	bne.n	800a048 <_puts_r+0x30>
 800a0b4:	e7e9      	b.n	800a08a <_puts_r+0x72>
 800a0b6:	6823      	ldr	r3, [r4, #0]
 800a0b8:	200a      	movs	r0, #10
 800a0ba:	1c5a      	adds	r2, r3, #1
 800a0bc:	6022      	str	r2, [r4, #0]
 800a0be:	7018      	strb	r0, [r3, #0]
 800a0c0:	e7e5      	b.n	800a08e <_puts_r+0x76>
 800a0c2:	bf00      	nop
 800a0c4:	0800c3a8 	.word	0x0800c3a8
 800a0c8:	0800c3c8 	.word	0x0800c3c8
 800a0cc:	0800c388 	.word	0x0800c388

0800a0d0 <puts>:
 800a0d0:	4b02      	ldr	r3, [pc, #8]	; (800a0dc <puts+0xc>)
 800a0d2:	4601      	mov	r1, r0
 800a0d4:	6818      	ldr	r0, [r3, #0]
 800a0d6:	f7ff bf9f 	b.w	800a018 <_puts_r>
 800a0da:	bf00      	nop
 800a0dc:	20000d50 	.word	0x20000d50

0800a0e0 <setvbuf>:
 800a0e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a0e4:	461d      	mov	r5, r3
 800a0e6:	4b51      	ldr	r3, [pc, #324]	; (800a22c <setvbuf+0x14c>)
 800a0e8:	681e      	ldr	r6, [r3, #0]
 800a0ea:	4604      	mov	r4, r0
 800a0ec:	460f      	mov	r7, r1
 800a0ee:	4690      	mov	r8, r2
 800a0f0:	b126      	cbz	r6, 800a0fc <setvbuf+0x1c>
 800a0f2:	69b3      	ldr	r3, [r6, #24]
 800a0f4:	b913      	cbnz	r3, 800a0fc <setvbuf+0x1c>
 800a0f6:	4630      	mov	r0, r6
 800a0f8:	f001 f896 	bl	800b228 <__sinit>
 800a0fc:	4b4c      	ldr	r3, [pc, #304]	; (800a230 <setvbuf+0x150>)
 800a0fe:	429c      	cmp	r4, r3
 800a100:	d152      	bne.n	800a1a8 <setvbuf+0xc8>
 800a102:	6874      	ldr	r4, [r6, #4]
 800a104:	f1b8 0f02 	cmp.w	r8, #2
 800a108:	d006      	beq.n	800a118 <setvbuf+0x38>
 800a10a:	f1b8 0f01 	cmp.w	r8, #1
 800a10e:	f200 8089 	bhi.w	800a224 <setvbuf+0x144>
 800a112:	2d00      	cmp	r5, #0
 800a114:	f2c0 8086 	blt.w	800a224 <setvbuf+0x144>
 800a118:	4621      	mov	r1, r4
 800a11a:	4630      	mov	r0, r6
 800a11c:	f001 f81a 	bl	800b154 <_fflush_r>
 800a120:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a122:	b141      	cbz	r1, 800a136 <setvbuf+0x56>
 800a124:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a128:	4299      	cmp	r1, r3
 800a12a:	d002      	beq.n	800a132 <setvbuf+0x52>
 800a12c:	4630      	mov	r0, r6
 800a12e:	f001 fc73 	bl	800ba18 <_free_r>
 800a132:	2300      	movs	r3, #0
 800a134:	6363      	str	r3, [r4, #52]	; 0x34
 800a136:	2300      	movs	r3, #0
 800a138:	61a3      	str	r3, [r4, #24]
 800a13a:	6063      	str	r3, [r4, #4]
 800a13c:	89a3      	ldrh	r3, [r4, #12]
 800a13e:	061b      	lsls	r3, r3, #24
 800a140:	d503      	bpl.n	800a14a <setvbuf+0x6a>
 800a142:	6921      	ldr	r1, [r4, #16]
 800a144:	4630      	mov	r0, r6
 800a146:	f001 fc67 	bl	800ba18 <_free_r>
 800a14a:	89a3      	ldrh	r3, [r4, #12]
 800a14c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800a150:	f023 0303 	bic.w	r3, r3, #3
 800a154:	f1b8 0f02 	cmp.w	r8, #2
 800a158:	81a3      	strh	r3, [r4, #12]
 800a15a:	d05d      	beq.n	800a218 <setvbuf+0x138>
 800a15c:	ab01      	add	r3, sp, #4
 800a15e:	466a      	mov	r2, sp
 800a160:	4621      	mov	r1, r4
 800a162:	4630      	mov	r0, r6
 800a164:	f001 f8f8 	bl	800b358 <__swhatbuf_r>
 800a168:	89a3      	ldrh	r3, [r4, #12]
 800a16a:	4318      	orrs	r0, r3
 800a16c:	81a0      	strh	r0, [r4, #12]
 800a16e:	bb2d      	cbnz	r5, 800a1bc <setvbuf+0xdc>
 800a170:	9d00      	ldr	r5, [sp, #0]
 800a172:	4628      	mov	r0, r5
 800a174:	f001 f954 	bl	800b420 <malloc>
 800a178:	4607      	mov	r7, r0
 800a17a:	2800      	cmp	r0, #0
 800a17c:	d14e      	bne.n	800a21c <setvbuf+0x13c>
 800a17e:	f8dd 9000 	ldr.w	r9, [sp]
 800a182:	45a9      	cmp	r9, r5
 800a184:	d13c      	bne.n	800a200 <setvbuf+0x120>
 800a186:	f04f 30ff 	mov.w	r0, #4294967295
 800a18a:	89a3      	ldrh	r3, [r4, #12]
 800a18c:	f043 0302 	orr.w	r3, r3, #2
 800a190:	81a3      	strh	r3, [r4, #12]
 800a192:	2300      	movs	r3, #0
 800a194:	60a3      	str	r3, [r4, #8]
 800a196:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a19a:	6023      	str	r3, [r4, #0]
 800a19c:	6123      	str	r3, [r4, #16]
 800a19e:	2301      	movs	r3, #1
 800a1a0:	6163      	str	r3, [r4, #20]
 800a1a2:	b003      	add	sp, #12
 800a1a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a1a8:	4b22      	ldr	r3, [pc, #136]	; (800a234 <setvbuf+0x154>)
 800a1aa:	429c      	cmp	r4, r3
 800a1ac:	d101      	bne.n	800a1b2 <setvbuf+0xd2>
 800a1ae:	68b4      	ldr	r4, [r6, #8]
 800a1b0:	e7a8      	b.n	800a104 <setvbuf+0x24>
 800a1b2:	4b21      	ldr	r3, [pc, #132]	; (800a238 <setvbuf+0x158>)
 800a1b4:	429c      	cmp	r4, r3
 800a1b6:	bf08      	it	eq
 800a1b8:	68f4      	ldreq	r4, [r6, #12]
 800a1ba:	e7a3      	b.n	800a104 <setvbuf+0x24>
 800a1bc:	2f00      	cmp	r7, #0
 800a1be:	d0d8      	beq.n	800a172 <setvbuf+0x92>
 800a1c0:	69b3      	ldr	r3, [r6, #24]
 800a1c2:	b913      	cbnz	r3, 800a1ca <setvbuf+0xea>
 800a1c4:	4630      	mov	r0, r6
 800a1c6:	f001 f82f 	bl	800b228 <__sinit>
 800a1ca:	f1b8 0f01 	cmp.w	r8, #1
 800a1ce:	bf08      	it	eq
 800a1d0:	89a3      	ldrheq	r3, [r4, #12]
 800a1d2:	6027      	str	r7, [r4, #0]
 800a1d4:	bf04      	itt	eq
 800a1d6:	f043 0301 	orreq.w	r3, r3, #1
 800a1da:	81a3      	strheq	r3, [r4, #12]
 800a1dc:	89a3      	ldrh	r3, [r4, #12]
 800a1de:	f013 0008 	ands.w	r0, r3, #8
 800a1e2:	e9c4 7504 	strd	r7, r5, [r4, #16]
 800a1e6:	d01b      	beq.n	800a220 <setvbuf+0x140>
 800a1e8:	f013 0001 	ands.w	r0, r3, #1
 800a1ec:	bf18      	it	ne
 800a1ee:	426d      	negne	r5, r5
 800a1f0:	f04f 0300 	mov.w	r3, #0
 800a1f4:	bf1d      	ittte	ne
 800a1f6:	60a3      	strne	r3, [r4, #8]
 800a1f8:	61a5      	strne	r5, [r4, #24]
 800a1fa:	4618      	movne	r0, r3
 800a1fc:	60a5      	streq	r5, [r4, #8]
 800a1fe:	e7d0      	b.n	800a1a2 <setvbuf+0xc2>
 800a200:	4648      	mov	r0, r9
 800a202:	f001 f90d 	bl	800b420 <malloc>
 800a206:	4607      	mov	r7, r0
 800a208:	2800      	cmp	r0, #0
 800a20a:	d0bc      	beq.n	800a186 <setvbuf+0xa6>
 800a20c:	89a3      	ldrh	r3, [r4, #12]
 800a20e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a212:	81a3      	strh	r3, [r4, #12]
 800a214:	464d      	mov	r5, r9
 800a216:	e7d3      	b.n	800a1c0 <setvbuf+0xe0>
 800a218:	2000      	movs	r0, #0
 800a21a:	e7b6      	b.n	800a18a <setvbuf+0xaa>
 800a21c:	46a9      	mov	r9, r5
 800a21e:	e7f5      	b.n	800a20c <setvbuf+0x12c>
 800a220:	60a0      	str	r0, [r4, #8]
 800a222:	e7be      	b.n	800a1a2 <setvbuf+0xc2>
 800a224:	f04f 30ff 	mov.w	r0, #4294967295
 800a228:	e7bb      	b.n	800a1a2 <setvbuf+0xc2>
 800a22a:	bf00      	nop
 800a22c:	20000d50 	.word	0x20000d50
 800a230:	0800c3a8 	.word	0x0800c3a8
 800a234:	0800c3c8 	.word	0x0800c3c8
 800a238:	0800c388 	.word	0x0800c388

0800a23c <__swbuf_r>:
 800a23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a23e:	460e      	mov	r6, r1
 800a240:	4614      	mov	r4, r2
 800a242:	4605      	mov	r5, r0
 800a244:	b118      	cbz	r0, 800a24e <__swbuf_r+0x12>
 800a246:	6983      	ldr	r3, [r0, #24]
 800a248:	b90b      	cbnz	r3, 800a24e <__swbuf_r+0x12>
 800a24a:	f000 ffed 	bl	800b228 <__sinit>
 800a24e:	4b21      	ldr	r3, [pc, #132]	; (800a2d4 <__swbuf_r+0x98>)
 800a250:	429c      	cmp	r4, r3
 800a252:	d12a      	bne.n	800a2aa <__swbuf_r+0x6e>
 800a254:	686c      	ldr	r4, [r5, #4]
 800a256:	69a3      	ldr	r3, [r4, #24]
 800a258:	60a3      	str	r3, [r4, #8]
 800a25a:	89a3      	ldrh	r3, [r4, #12]
 800a25c:	071a      	lsls	r2, r3, #28
 800a25e:	d52e      	bpl.n	800a2be <__swbuf_r+0x82>
 800a260:	6923      	ldr	r3, [r4, #16]
 800a262:	b363      	cbz	r3, 800a2be <__swbuf_r+0x82>
 800a264:	6923      	ldr	r3, [r4, #16]
 800a266:	6820      	ldr	r0, [r4, #0]
 800a268:	1ac0      	subs	r0, r0, r3
 800a26a:	6963      	ldr	r3, [r4, #20]
 800a26c:	b2f6      	uxtb	r6, r6
 800a26e:	4283      	cmp	r3, r0
 800a270:	4637      	mov	r7, r6
 800a272:	dc04      	bgt.n	800a27e <__swbuf_r+0x42>
 800a274:	4621      	mov	r1, r4
 800a276:	4628      	mov	r0, r5
 800a278:	f000 ff6c 	bl	800b154 <_fflush_r>
 800a27c:	bb28      	cbnz	r0, 800a2ca <__swbuf_r+0x8e>
 800a27e:	68a3      	ldr	r3, [r4, #8]
 800a280:	3b01      	subs	r3, #1
 800a282:	60a3      	str	r3, [r4, #8]
 800a284:	6823      	ldr	r3, [r4, #0]
 800a286:	1c5a      	adds	r2, r3, #1
 800a288:	6022      	str	r2, [r4, #0]
 800a28a:	701e      	strb	r6, [r3, #0]
 800a28c:	6963      	ldr	r3, [r4, #20]
 800a28e:	3001      	adds	r0, #1
 800a290:	4283      	cmp	r3, r0
 800a292:	d004      	beq.n	800a29e <__swbuf_r+0x62>
 800a294:	89a3      	ldrh	r3, [r4, #12]
 800a296:	07db      	lsls	r3, r3, #31
 800a298:	d519      	bpl.n	800a2ce <__swbuf_r+0x92>
 800a29a:	2e0a      	cmp	r6, #10
 800a29c:	d117      	bne.n	800a2ce <__swbuf_r+0x92>
 800a29e:	4621      	mov	r1, r4
 800a2a0:	4628      	mov	r0, r5
 800a2a2:	f000 ff57 	bl	800b154 <_fflush_r>
 800a2a6:	b190      	cbz	r0, 800a2ce <__swbuf_r+0x92>
 800a2a8:	e00f      	b.n	800a2ca <__swbuf_r+0x8e>
 800a2aa:	4b0b      	ldr	r3, [pc, #44]	; (800a2d8 <__swbuf_r+0x9c>)
 800a2ac:	429c      	cmp	r4, r3
 800a2ae:	d101      	bne.n	800a2b4 <__swbuf_r+0x78>
 800a2b0:	68ac      	ldr	r4, [r5, #8]
 800a2b2:	e7d0      	b.n	800a256 <__swbuf_r+0x1a>
 800a2b4:	4b09      	ldr	r3, [pc, #36]	; (800a2dc <__swbuf_r+0xa0>)
 800a2b6:	429c      	cmp	r4, r3
 800a2b8:	bf08      	it	eq
 800a2ba:	68ec      	ldreq	r4, [r5, #12]
 800a2bc:	e7cb      	b.n	800a256 <__swbuf_r+0x1a>
 800a2be:	4621      	mov	r1, r4
 800a2c0:	4628      	mov	r0, r5
 800a2c2:	f000 f80d 	bl	800a2e0 <__swsetup_r>
 800a2c6:	2800      	cmp	r0, #0
 800a2c8:	d0cc      	beq.n	800a264 <__swbuf_r+0x28>
 800a2ca:	f04f 37ff 	mov.w	r7, #4294967295
 800a2ce:	4638      	mov	r0, r7
 800a2d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2d2:	bf00      	nop
 800a2d4:	0800c3a8 	.word	0x0800c3a8
 800a2d8:	0800c3c8 	.word	0x0800c3c8
 800a2dc:	0800c388 	.word	0x0800c388

0800a2e0 <__swsetup_r>:
 800a2e0:	4b32      	ldr	r3, [pc, #200]	; (800a3ac <__swsetup_r+0xcc>)
 800a2e2:	b570      	push	{r4, r5, r6, lr}
 800a2e4:	681d      	ldr	r5, [r3, #0]
 800a2e6:	4606      	mov	r6, r0
 800a2e8:	460c      	mov	r4, r1
 800a2ea:	b125      	cbz	r5, 800a2f6 <__swsetup_r+0x16>
 800a2ec:	69ab      	ldr	r3, [r5, #24]
 800a2ee:	b913      	cbnz	r3, 800a2f6 <__swsetup_r+0x16>
 800a2f0:	4628      	mov	r0, r5
 800a2f2:	f000 ff99 	bl	800b228 <__sinit>
 800a2f6:	4b2e      	ldr	r3, [pc, #184]	; (800a3b0 <__swsetup_r+0xd0>)
 800a2f8:	429c      	cmp	r4, r3
 800a2fa:	d10f      	bne.n	800a31c <__swsetup_r+0x3c>
 800a2fc:	686c      	ldr	r4, [r5, #4]
 800a2fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a302:	b29a      	uxth	r2, r3
 800a304:	0715      	lsls	r5, r2, #28
 800a306:	d42c      	bmi.n	800a362 <__swsetup_r+0x82>
 800a308:	06d0      	lsls	r0, r2, #27
 800a30a:	d411      	bmi.n	800a330 <__swsetup_r+0x50>
 800a30c:	2209      	movs	r2, #9
 800a30e:	6032      	str	r2, [r6, #0]
 800a310:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a314:	81a3      	strh	r3, [r4, #12]
 800a316:	f04f 30ff 	mov.w	r0, #4294967295
 800a31a:	e03e      	b.n	800a39a <__swsetup_r+0xba>
 800a31c:	4b25      	ldr	r3, [pc, #148]	; (800a3b4 <__swsetup_r+0xd4>)
 800a31e:	429c      	cmp	r4, r3
 800a320:	d101      	bne.n	800a326 <__swsetup_r+0x46>
 800a322:	68ac      	ldr	r4, [r5, #8]
 800a324:	e7eb      	b.n	800a2fe <__swsetup_r+0x1e>
 800a326:	4b24      	ldr	r3, [pc, #144]	; (800a3b8 <__swsetup_r+0xd8>)
 800a328:	429c      	cmp	r4, r3
 800a32a:	bf08      	it	eq
 800a32c:	68ec      	ldreq	r4, [r5, #12]
 800a32e:	e7e6      	b.n	800a2fe <__swsetup_r+0x1e>
 800a330:	0751      	lsls	r1, r2, #29
 800a332:	d512      	bpl.n	800a35a <__swsetup_r+0x7a>
 800a334:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a336:	b141      	cbz	r1, 800a34a <__swsetup_r+0x6a>
 800a338:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a33c:	4299      	cmp	r1, r3
 800a33e:	d002      	beq.n	800a346 <__swsetup_r+0x66>
 800a340:	4630      	mov	r0, r6
 800a342:	f001 fb69 	bl	800ba18 <_free_r>
 800a346:	2300      	movs	r3, #0
 800a348:	6363      	str	r3, [r4, #52]	; 0x34
 800a34a:	89a3      	ldrh	r3, [r4, #12]
 800a34c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a350:	81a3      	strh	r3, [r4, #12]
 800a352:	2300      	movs	r3, #0
 800a354:	6063      	str	r3, [r4, #4]
 800a356:	6923      	ldr	r3, [r4, #16]
 800a358:	6023      	str	r3, [r4, #0]
 800a35a:	89a3      	ldrh	r3, [r4, #12]
 800a35c:	f043 0308 	orr.w	r3, r3, #8
 800a360:	81a3      	strh	r3, [r4, #12]
 800a362:	6923      	ldr	r3, [r4, #16]
 800a364:	b94b      	cbnz	r3, 800a37a <__swsetup_r+0x9a>
 800a366:	89a3      	ldrh	r3, [r4, #12]
 800a368:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a36c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a370:	d003      	beq.n	800a37a <__swsetup_r+0x9a>
 800a372:	4621      	mov	r1, r4
 800a374:	4630      	mov	r0, r6
 800a376:	f001 f813 	bl	800b3a0 <__smakebuf_r>
 800a37a:	89a2      	ldrh	r2, [r4, #12]
 800a37c:	f012 0301 	ands.w	r3, r2, #1
 800a380:	d00c      	beq.n	800a39c <__swsetup_r+0xbc>
 800a382:	2300      	movs	r3, #0
 800a384:	60a3      	str	r3, [r4, #8]
 800a386:	6963      	ldr	r3, [r4, #20]
 800a388:	425b      	negs	r3, r3
 800a38a:	61a3      	str	r3, [r4, #24]
 800a38c:	6923      	ldr	r3, [r4, #16]
 800a38e:	b953      	cbnz	r3, 800a3a6 <__swsetup_r+0xc6>
 800a390:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a394:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a398:	d1ba      	bne.n	800a310 <__swsetup_r+0x30>
 800a39a:	bd70      	pop	{r4, r5, r6, pc}
 800a39c:	0792      	lsls	r2, r2, #30
 800a39e:	bf58      	it	pl
 800a3a0:	6963      	ldrpl	r3, [r4, #20]
 800a3a2:	60a3      	str	r3, [r4, #8]
 800a3a4:	e7f2      	b.n	800a38c <__swsetup_r+0xac>
 800a3a6:	2000      	movs	r0, #0
 800a3a8:	e7f7      	b.n	800a39a <__swsetup_r+0xba>
 800a3aa:	bf00      	nop
 800a3ac:	20000d50 	.word	0x20000d50
 800a3b0:	0800c3a8 	.word	0x0800c3a8
 800a3b4:	0800c3c8 	.word	0x0800c3c8
 800a3b8:	0800c388 	.word	0x0800c388

0800a3bc <quorem>:
 800a3bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3c0:	6903      	ldr	r3, [r0, #16]
 800a3c2:	690c      	ldr	r4, [r1, #16]
 800a3c4:	42a3      	cmp	r3, r4
 800a3c6:	4680      	mov	r8, r0
 800a3c8:	f2c0 8082 	blt.w	800a4d0 <quorem+0x114>
 800a3cc:	3c01      	subs	r4, #1
 800a3ce:	f101 0714 	add.w	r7, r1, #20
 800a3d2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a3d6:	f100 0614 	add.w	r6, r0, #20
 800a3da:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a3de:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a3e2:	eb06 030c 	add.w	r3, r6, ip
 800a3e6:	3501      	adds	r5, #1
 800a3e8:	eb07 090c 	add.w	r9, r7, ip
 800a3ec:	9301      	str	r3, [sp, #4]
 800a3ee:	fbb0 f5f5 	udiv	r5, r0, r5
 800a3f2:	b395      	cbz	r5, 800a45a <quorem+0x9e>
 800a3f4:	f04f 0a00 	mov.w	sl, #0
 800a3f8:	4638      	mov	r0, r7
 800a3fa:	46b6      	mov	lr, r6
 800a3fc:	46d3      	mov	fp, sl
 800a3fe:	f850 2b04 	ldr.w	r2, [r0], #4
 800a402:	b293      	uxth	r3, r2
 800a404:	fb05 a303 	mla	r3, r5, r3, sl
 800a408:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a40c:	b29b      	uxth	r3, r3
 800a40e:	ebab 0303 	sub.w	r3, fp, r3
 800a412:	0c12      	lsrs	r2, r2, #16
 800a414:	f8de b000 	ldr.w	fp, [lr]
 800a418:	fb05 a202 	mla	r2, r5, r2, sl
 800a41c:	fa13 f38b 	uxtah	r3, r3, fp
 800a420:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a424:	fa1f fb82 	uxth.w	fp, r2
 800a428:	f8de 2000 	ldr.w	r2, [lr]
 800a42c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a430:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a434:	b29b      	uxth	r3, r3
 800a436:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a43a:	4581      	cmp	r9, r0
 800a43c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a440:	f84e 3b04 	str.w	r3, [lr], #4
 800a444:	d2db      	bcs.n	800a3fe <quorem+0x42>
 800a446:	f856 300c 	ldr.w	r3, [r6, ip]
 800a44a:	b933      	cbnz	r3, 800a45a <quorem+0x9e>
 800a44c:	9b01      	ldr	r3, [sp, #4]
 800a44e:	3b04      	subs	r3, #4
 800a450:	429e      	cmp	r6, r3
 800a452:	461a      	mov	r2, r3
 800a454:	d330      	bcc.n	800a4b8 <quorem+0xfc>
 800a456:	f8c8 4010 	str.w	r4, [r8, #16]
 800a45a:	4640      	mov	r0, r8
 800a45c:	f001 fa08 	bl	800b870 <__mcmp>
 800a460:	2800      	cmp	r0, #0
 800a462:	db25      	blt.n	800a4b0 <quorem+0xf4>
 800a464:	3501      	adds	r5, #1
 800a466:	4630      	mov	r0, r6
 800a468:	f04f 0c00 	mov.w	ip, #0
 800a46c:	f857 2b04 	ldr.w	r2, [r7], #4
 800a470:	f8d0 e000 	ldr.w	lr, [r0]
 800a474:	b293      	uxth	r3, r2
 800a476:	ebac 0303 	sub.w	r3, ip, r3
 800a47a:	0c12      	lsrs	r2, r2, #16
 800a47c:	fa13 f38e 	uxtah	r3, r3, lr
 800a480:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a484:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a488:	b29b      	uxth	r3, r3
 800a48a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a48e:	45b9      	cmp	r9, r7
 800a490:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a494:	f840 3b04 	str.w	r3, [r0], #4
 800a498:	d2e8      	bcs.n	800a46c <quorem+0xb0>
 800a49a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a49e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a4a2:	b92a      	cbnz	r2, 800a4b0 <quorem+0xf4>
 800a4a4:	3b04      	subs	r3, #4
 800a4a6:	429e      	cmp	r6, r3
 800a4a8:	461a      	mov	r2, r3
 800a4aa:	d30b      	bcc.n	800a4c4 <quorem+0x108>
 800a4ac:	f8c8 4010 	str.w	r4, [r8, #16]
 800a4b0:	4628      	mov	r0, r5
 800a4b2:	b003      	add	sp, #12
 800a4b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4b8:	6812      	ldr	r2, [r2, #0]
 800a4ba:	3b04      	subs	r3, #4
 800a4bc:	2a00      	cmp	r2, #0
 800a4be:	d1ca      	bne.n	800a456 <quorem+0x9a>
 800a4c0:	3c01      	subs	r4, #1
 800a4c2:	e7c5      	b.n	800a450 <quorem+0x94>
 800a4c4:	6812      	ldr	r2, [r2, #0]
 800a4c6:	3b04      	subs	r3, #4
 800a4c8:	2a00      	cmp	r2, #0
 800a4ca:	d1ef      	bne.n	800a4ac <quorem+0xf0>
 800a4cc:	3c01      	subs	r4, #1
 800a4ce:	e7ea      	b.n	800a4a6 <quorem+0xea>
 800a4d0:	2000      	movs	r0, #0
 800a4d2:	e7ee      	b.n	800a4b2 <quorem+0xf6>
 800a4d4:	0000      	movs	r0, r0
	...

0800a4d8 <_dtoa_r>:
 800a4d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4dc:	ec57 6b10 	vmov	r6, r7, d0
 800a4e0:	b097      	sub	sp, #92	; 0x5c
 800a4e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a4e4:	9106      	str	r1, [sp, #24]
 800a4e6:	4604      	mov	r4, r0
 800a4e8:	920b      	str	r2, [sp, #44]	; 0x2c
 800a4ea:	9312      	str	r3, [sp, #72]	; 0x48
 800a4ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a4f0:	e9cd 6700 	strd	r6, r7, [sp]
 800a4f4:	b93d      	cbnz	r5, 800a506 <_dtoa_r+0x2e>
 800a4f6:	2010      	movs	r0, #16
 800a4f8:	f000 ff92 	bl	800b420 <malloc>
 800a4fc:	6260      	str	r0, [r4, #36]	; 0x24
 800a4fe:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a502:	6005      	str	r5, [r0, #0]
 800a504:	60c5      	str	r5, [r0, #12]
 800a506:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a508:	6819      	ldr	r1, [r3, #0]
 800a50a:	b151      	cbz	r1, 800a522 <_dtoa_r+0x4a>
 800a50c:	685a      	ldr	r2, [r3, #4]
 800a50e:	604a      	str	r2, [r1, #4]
 800a510:	2301      	movs	r3, #1
 800a512:	4093      	lsls	r3, r2
 800a514:	608b      	str	r3, [r1, #8]
 800a516:	4620      	mov	r0, r4
 800a518:	f000 ffc9 	bl	800b4ae <_Bfree>
 800a51c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a51e:	2200      	movs	r2, #0
 800a520:	601a      	str	r2, [r3, #0]
 800a522:	1e3b      	subs	r3, r7, #0
 800a524:	bfbb      	ittet	lt
 800a526:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a52a:	9301      	strlt	r3, [sp, #4]
 800a52c:	2300      	movge	r3, #0
 800a52e:	2201      	movlt	r2, #1
 800a530:	bfac      	ite	ge
 800a532:	f8c8 3000 	strge.w	r3, [r8]
 800a536:	f8c8 2000 	strlt.w	r2, [r8]
 800a53a:	4baf      	ldr	r3, [pc, #700]	; (800a7f8 <_dtoa_r+0x320>)
 800a53c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a540:	ea33 0308 	bics.w	r3, r3, r8
 800a544:	d114      	bne.n	800a570 <_dtoa_r+0x98>
 800a546:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a548:	f242 730f 	movw	r3, #9999	; 0x270f
 800a54c:	6013      	str	r3, [r2, #0]
 800a54e:	9b00      	ldr	r3, [sp, #0]
 800a550:	b923      	cbnz	r3, 800a55c <_dtoa_r+0x84>
 800a552:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a556:	2800      	cmp	r0, #0
 800a558:	f000 8542 	beq.w	800afe0 <_dtoa_r+0xb08>
 800a55c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a55e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a80c <_dtoa_r+0x334>
 800a562:	2b00      	cmp	r3, #0
 800a564:	f000 8544 	beq.w	800aff0 <_dtoa_r+0xb18>
 800a568:	f10b 0303 	add.w	r3, fp, #3
 800a56c:	f000 bd3e 	b.w	800afec <_dtoa_r+0xb14>
 800a570:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a574:	2200      	movs	r2, #0
 800a576:	2300      	movs	r3, #0
 800a578:	4630      	mov	r0, r6
 800a57a:	4639      	mov	r1, r7
 800a57c:	f7f6 faa4 	bl	8000ac8 <__aeabi_dcmpeq>
 800a580:	4681      	mov	r9, r0
 800a582:	b168      	cbz	r0, 800a5a0 <_dtoa_r+0xc8>
 800a584:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a586:	2301      	movs	r3, #1
 800a588:	6013      	str	r3, [r2, #0]
 800a58a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	f000 8524 	beq.w	800afda <_dtoa_r+0xb02>
 800a592:	4b9a      	ldr	r3, [pc, #616]	; (800a7fc <_dtoa_r+0x324>)
 800a594:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a596:	f103 3bff 	add.w	fp, r3, #4294967295
 800a59a:	6013      	str	r3, [r2, #0]
 800a59c:	f000 bd28 	b.w	800aff0 <_dtoa_r+0xb18>
 800a5a0:	aa14      	add	r2, sp, #80	; 0x50
 800a5a2:	a915      	add	r1, sp, #84	; 0x54
 800a5a4:	ec47 6b10 	vmov	d0, r6, r7
 800a5a8:	4620      	mov	r0, r4
 800a5aa:	f001 f9d8 	bl	800b95e <__d2b>
 800a5ae:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a5b2:	9004      	str	r0, [sp, #16]
 800a5b4:	2d00      	cmp	r5, #0
 800a5b6:	d07c      	beq.n	800a6b2 <_dtoa_r+0x1da>
 800a5b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a5bc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800a5c0:	46b2      	mov	sl, r6
 800a5c2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800a5c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a5ca:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	4b8b      	ldr	r3, [pc, #556]	; (800a800 <_dtoa_r+0x328>)
 800a5d2:	4650      	mov	r0, sl
 800a5d4:	4659      	mov	r1, fp
 800a5d6:	f7f5 fe57 	bl	8000288 <__aeabi_dsub>
 800a5da:	a381      	add	r3, pc, #516	; (adr r3, 800a7e0 <_dtoa_r+0x308>)
 800a5dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5e0:	f7f6 f80a 	bl	80005f8 <__aeabi_dmul>
 800a5e4:	a380      	add	r3, pc, #512	; (adr r3, 800a7e8 <_dtoa_r+0x310>)
 800a5e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ea:	f7f5 fe4f 	bl	800028c <__adddf3>
 800a5ee:	4606      	mov	r6, r0
 800a5f0:	4628      	mov	r0, r5
 800a5f2:	460f      	mov	r7, r1
 800a5f4:	f7f5 ff96 	bl	8000524 <__aeabi_i2d>
 800a5f8:	a37d      	add	r3, pc, #500	; (adr r3, 800a7f0 <_dtoa_r+0x318>)
 800a5fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5fe:	f7f5 fffb 	bl	80005f8 <__aeabi_dmul>
 800a602:	4602      	mov	r2, r0
 800a604:	460b      	mov	r3, r1
 800a606:	4630      	mov	r0, r6
 800a608:	4639      	mov	r1, r7
 800a60a:	f7f5 fe3f 	bl	800028c <__adddf3>
 800a60e:	4606      	mov	r6, r0
 800a610:	460f      	mov	r7, r1
 800a612:	f7f6 faa1 	bl	8000b58 <__aeabi_d2iz>
 800a616:	2200      	movs	r2, #0
 800a618:	4682      	mov	sl, r0
 800a61a:	2300      	movs	r3, #0
 800a61c:	4630      	mov	r0, r6
 800a61e:	4639      	mov	r1, r7
 800a620:	f7f6 fa5c 	bl	8000adc <__aeabi_dcmplt>
 800a624:	b148      	cbz	r0, 800a63a <_dtoa_r+0x162>
 800a626:	4650      	mov	r0, sl
 800a628:	f7f5 ff7c 	bl	8000524 <__aeabi_i2d>
 800a62c:	4632      	mov	r2, r6
 800a62e:	463b      	mov	r3, r7
 800a630:	f7f6 fa4a 	bl	8000ac8 <__aeabi_dcmpeq>
 800a634:	b908      	cbnz	r0, 800a63a <_dtoa_r+0x162>
 800a636:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a63a:	f1ba 0f16 	cmp.w	sl, #22
 800a63e:	d859      	bhi.n	800a6f4 <_dtoa_r+0x21c>
 800a640:	4970      	ldr	r1, [pc, #448]	; (800a804 <_dtoa_r+0x32c>)
 800a642:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a646:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a64a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a64e:	f7f6 fa63 	bl	8000b18 <__aeabi_dcmpgt>
 800a652:	2800      	cmp	r0, #0
 800a654:	d050      	beq.n	800a6f8 <_dtoa_r+0x220>
 800a656:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a65a:	2300      	movs	r3, #0
 800a65c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a65e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a660:	1b5d      	subs	r5, r3, r5
 800a662:	f1b5 0801 	subs.w	r8, r5, #1
 800a666:	bf49      	itett	mi
 800a668:	f1c5 0301 	rsbmi	r3, r5, #1
 800a66c:	2300      	movpl	r3, #0
 800a66e:	9305      	strmi	r3, [sp, #20]
 800a670:	f04f 0800 	movmi.w	r8, #0
 800a674:	bf58      	it	pl
 800a676:	9305      	strpl	r3, [sp, #20]
 800a678:	f1ba 0f00 	cmp.w	sl, #0
 800a67c:	db3e      	blt.n	800a6fc <_dtoa_r+0x224>
 800a67e:	2300      	movs	r3, #0
 800a680:	44d0      	add	r8, sl
 800a682:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800a686:	9307      	str	r3, [sp, #28]
 800a688:	9b06      	ldr	r3, [sp, #24]
 800a68a:	2b09      	cmp	r3, #9
 800a68c:	f200 8090 	bhi.w	800a7b0 <_dtoa_r+0x2d8>
 800a690:	2b05      	cmp	r3, #5
 800a692:	bfc4      	itt	gt
 800a694:	3b04      	subgt	r3, #4
 800a696:	9306      	strgt	r3, [sp, #24]
 800a698:	9b06      	ldr	r3, [sp, #24]
 800a69a:	f1a3 0302 	sub.w	r3, r3, #2
 800a69e:	bfcc      	ite	gt
 800a6a0:	2500      	movgt	r5, #0
 800a6a2:	2501      	movle	r5, #1
 800a6a4:	2b03      	cmp	r3, #3
 800a6a6:	f200 808f 	bhi.w	800a7c8 <_dtoa_r+0x2f0>
 800a6aa:	e8df f003 	tbb	[pc, r3]
 800a6ae:	7f7d      	.short	0x7f7d
 800a6b0:	7131      	.short	0x7131
 800a6b2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800a6b6:	441d      	add	r5, r3
 800a6b8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800a6bc:	2820      	cmp	r0, #32
 800a6be:	dd13      	ble.n	800a6e8 <_dtoa_r+0x210>
 800a6c0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800a6c4:	9b00      	ldr	r3, [sp, #0]
 800a6c6:	fa08 f800 	lsl.w	r8, r8, r0
 800a6ca:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800a6ce:	fa23 f000 	lsr.w	r0, r3, r0
 800a6d2:	ea48 0000 	orr.w	r0, r8, r0
 800a6d6:	f7f5 ff15 	bl	8000504 <__aeabi_ui2d>
 800a6da:	2301      	movs	r3, #1
 800a6dc:	4682      	mov	sl, r0
 800a6de:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800a6e2:	3d01      	subs	r5, #1
 800a6e4:	9313      	str	r3, [sp, #76]	; 0x4c
 800a6e6:	e772      	b.n	800a5ce <_dtoa_r+0xf6>
 800a6e8:	9b00      	ldr	r3, [sp, #0]
 800a6ea:	f1c0 0020 	rsb	r0, r0, #32
 800a6ee:	fa03 f000 	lsl.w	r0, r3, r0
 800a6f2:	e7f0      	b.n	800a6d6 <_dtoa_r+0x1fe>
 800a6f4:	2301      	movs	r3, #1
 800a6f6:	e7b1      	b.n	800a65c <_dtoa_r+0x184>
 800a6f8:	900f      	str	r0, [sp, #60]	; 0x3c
 800a6fa:	e7b0      	b.n	800a65e <_dtoa_r+0x186>
 800a6fc:	9b05      	ldr	r3, [sp, #20]
 800a6fe:	eba3 030a 	sub.w	r3, r3, sl
 800a702:	9305      	str	r3, [sp, #20]
 800a704:	f1ca 0300 	rsb	r3, sl, #0
 800a708:	9307      	str	r3, [sp, #28]
 800a70a:	2300      	movs	r3, #0
 800a70c:	930e      	str	r3, [sp, #56]	; 0x38
 800a70e:	e7bb      	b.n	800a688 <_dtoa_r+0x1b0>
 800a710:	2301      	movs	r3, #1
 800a712:	930a      	str	r3, [sp, #40]	; 0x28
 800a714:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a716:	2b00      	cmp	r3, #0
 800a718:	dd59      	ble.n	800a7ce <_dtoa_r+0x2f6>
 800a71a:	9302      	str	r3, [sp, #8]
 800a71c:	4699      	mov	r9, r3
 800a71e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a720:	2200      	movs	r2, #0
 800a722:	6072      	str	r2, [r6, #4]
 800a724:	2204      	movs	r2, #4
 800a726:	f102 0014 	add.w	r0, r2, #20
 800a72a:	4298      	cmp	r0, r3
 800a72c:	6871      	ldr	r1, [r6, #4]
 800a72e:	d953      	bls.n	800a7d8 <_dtoa_r+0x300>
 800a730:	4620      	mov	r0, r4
 800a732:	f000 fe88 	bl	800b446 <_Balloc>
 800a736:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a738:	6030      	str	r0, [r6, #0]
 800a73a:	f1b9 0f0e 	cmp.w	r9, #14
 800a73e:	f8d3 b000 	ldr.w	fp, [r3]
 800a742:	f200 80e6 	bhi.w	800a912 <_dtoa_r+0x43a>
 800a746:	2d00      	cmp	r5, #0
 800a748:	f000 80e3 	beq.w	800a912 <_dtoa_r+0x43a>
 800a74c:	ed9d 7b00 	vldr	d7, [sp]
 800a750:	f1ba 0f00 	cmp.w	sl, #0
 800a754:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800a758:	dd74      	ble.n	800a844 <_dtoa_r+0x36c>
 800a75a:	4a2a      	ldr	r2, [pc, #168]	; (800a804 <_dtoa_r+0x32c>)
 800a75c:	f00a 030f 	and.w	r3, sl, #15
 800a760:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a764:	ed93 7b00 	vldr	d7, [r3]
 800a768:	ea4f 162a 	mov.w	r6, sl, asr #4
 800a76c:	06f0      	lsls	r0, r6, #27
 800a76e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800a772:	d565      	bpl.n	800a840 <_dtoa_r+0x368>
 800a774:	4b24      	ldr	r3, [pc, #144]	; (800a808 <_dtoa_r+0x330>)
 800a776:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a77a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a77e:	f7f6 f865 	bl	800084c <__aeabi_ddiv>
 800a782:	e9cd 0100 	strd	r0, r1, [sp]
 800a786:	f006 060f 	and.w	r6, r6, #15
 800a78a:	2503      	movs	r5, #3
 800a78c:	4f1e      	ldr	r7, [pc, #120]	; (800a808 <_dtoa_r+0x330>)
 800a78e:	e04c      	b.n	800a82a <_dtoa_r+0x352>
 800a790:	2301      	movs	r3, #1
 800a792:	930a      	str	r3, [sp, #40]	; 0x28
 800a794:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a796:	4453      	add	r3, sl
 800a798:	f103 0901 	add.w	r9, r3, #1
 800a79c:	9302      	str	r3, [sp, #8]
 800a79e:	464b      	mov	r3, r9
 800a7a0:	2b01      	cmp	r3, #1
 800a7a2:	bfb8      	it	lt
 800a7a4:	2301      	movlt	r3, #1
 800a7a6:	e7ba      	b.n	800a71e <_dtoa_r+0x246>
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	e7b2      	b.n	800a712 <_dtoa_r+0x23a>
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	e7f0      	b.n	800a792 <_dtoa_r+0x2ba>
 800a7b0:	2501      	movs	r5, #1
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	9306      	str	r3, [sp, #24]
 800a7b6:	950a      	str	r5, [sp, #40]	; 0x28
 800a7b8:	f04f 33ff 	mov.w	r3, #4294967295
 800a7bc:	9302      	str	r3, [sp, #8]
 800a7be:	4699      	mov	r9, r3
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	2312      	movs	r3, #18
 800a7c4:	920b      	str	r2, [sp, #44]	; 0x2c
 800a7c6:	e7aa      	b.n	800a71e <_dtoa_r+0x246>
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	930a      	str	r3, [sp, #40]	; 0x28
 800a7cc:	e7f4      	b.n	800a7b8 <_dtoa_r+0x2e0>
 800a7ce:	2301      	movs	r3, #1
 800a7d0:	9302      	str	r3, [sp, #8]
 800a7d2:	4699      	mov	r9, r3
 800a7d4:	461a      	mov	r2, r3
 800a7d6:	e7f5      	b.n	800a7c4 <_dtoa_r+0x2ec>
 800a7d8:	3101      	adds	r1, #1
 800a7da:	6071      	str	r1, [r6, #4]
 800a7dc:	0052      	lsls	r2, r2, #1
 800a7de:	e7a2      	b.n	800a726 <_dtoa_r+0x24e>
 800a7e0:	636f4361 	.word	0x636f4361
 800a7e4:	3fd287a7 	.word	0x3fd287a7
 800a7e8:	8b60c8b3 	.word	0x8b60c8b3
 800a7ec:	3fc68a28 	.word	0x3fc68a28
 800a7f0:	509f79fb 	.word	0x509f79fb
 800a7f4:	3fd34413 	.word	0x3fd34413
 800a7f8:	7ff00000 	.word	0x7ff00000
 800a7fc:	0800c355 	.word	0x0800c355
 800a800:	3ff80000 	.word	0x3ff80000
 800a804:	0800c410 	.word	0x0800c410
 800a808:	0800c3e8 	.word	0x0800c3e8
 800a80c:	0800c381 	.word	0x0800c381
 800a810:	07f1      	lsls	r1, r6, #31
 800a812:	d508      	bpl.n	800a826 <_dtoa_r+0x34e>
 800a814:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a818:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a81c:	f7f5 feec 	bl	80005f8 <__aeabi_dmul>
 800a820:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a824:	3501      	adds	r5, #1
 800a826:	1076      	asrs	r6, r6, #1
 800a828:	3708      	adds	r7, #8
 800a82a:	2e00      	cmp	r6, #0
 800a82c:	d1f0      	bne.n	800a810 <_dtoa_r+0x338>
 800a82e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a832:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a836:	f7f6 f809 	bl	800084c <__aeabi_ddiv>
 800a83a:	e9cd 0100 	strd	r0, r1, [sp]
 800a83e:	e01a      	b.n	800a876 <_dtoa_r+0x39e>
 800a840:	2502      	movs	r5, #2
 800a842:	e7a3      	b.n	800a78c <_dtoa_r+0x2b4>
 800a844:	f000 80a0 	beq.w	800a988 <_dtoa_r+0x4b0>
 800a848:	f1ca 0600 	rsb	r6, sl, #0
 800a84c:	4b9f      	ldr	r3, [pc, #636]	; (800aacc <_dtoa_r+0x5f4>)
 800a84e:	4fa0      	ldr	r7, [pc, #640]	; (800aad0 <_dtoa_r+0x5f8>)
 800a850:	f006 020f 	and.w	r2, r6, #15
 800a854:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a85c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a860:	f7f5 feca 	bl	80005f8 <__aeabi_dmul>
 800a864:	e9cd 0100 	strd	r0, r1, [sp]
 800a868:	1136      	asrs	r6, r6, #4
 800a86a:	2300      	movs	r3, #0
 800a86c:	2502      	movs	r5, #2
 800a86e:	2e00      	cmp	r6, #0
 800a870:	d17f      	bne.n	800a972 <_dtoa_r+0x49a>
 800a872:	2b00      	cmp	r3, #0
 800a874:	d1e1      	bne.n	800a83a <_dtoa_r+0x362>
 800a876:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a878:	2b00      	cmp	r3, #0
 800a87a:	f000 8087 	beq.w	800a98c <_dtoa_r+0x4b4>
 800a87e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a882:	2200      	movs	r2, #0
 800a884:	4b93      	ldr	r3, [pc, #588]	; (800aad4 <_dtoa_r+0x5fc>)
 800a886:	4630      	mov	r0, r6
 800a888:	4639      	mov	r1, r7
 800a88a:	f7f6 f927 	bl	8000adc <__aeabi_dcmplt>
 800a88e:	2800      	cmp	r0, #0
 800a890:	d07c      	beq.n	800a98c <_dtoa_r+0x4b4>
 800a892:	f1b9 0f00 	cmp.w	r9, #0
 800a896:	d079      	beq.n	800a98c <_dtoa_r+0x4b4>
 800a898:	9b02      	ldr	r3, [sp, #8]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	dd35      	ble.n	800a90a <_dtoa_r+0x432>
 800a89e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a8a2:	9308      	str	r3, [sp, #32]
 800a8a4:	4639      	mov	r1, r7
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	4b8b      	ldr	r3, [pc, #556]	; (800aad8 <_dtoa_r+0x600>)
 800a8aa:	4630      	mov	r0, r6
 800a8ac:	f7f5 fea4 	bl	80005f8 <__aeabi_dmul>
 800a8b0:	e9cd 0100 	strd	r0, r1, [sp]
 800a8b4:	9f02      	ldr	r7, [sp, #8]
 800a8b6:	3501      	adds	r5, #1
 800a8b8:	4628      	mov	r0, r5
 800a8ba:	f7f5 fe33 	bl	8000524 <__aeabi_i2d>
 800a8be:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a8c2:	f7f5 fe99 	bl	80005f8 <__aeabi_dmul>
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	4b84      	ldr	r3, [pc, #528]	; (800aadc <_dtoa_r+0x604>)
 800a8ca:	f7f5 fcdf 	bl	800028c <__adddf3>
 800a8ce:	4605      	mov	r5, r0
 800a8d0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a8d4:	2f00      	cmp	r7, #0
 800a8d6:	d15d      	bne.n	800a994 <_dtoa_r+0x4bc>
 800a8d8:	2200      	movs	r2, #0
 800a8da:	4b81      	ldr	r3, [pc, #516]	; (800aae0 <_dtoa_r+0x608>)
 800a8dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a8e0:	f7f5 fcd2 	bl	8000288 <__aeabi_dsub>
 800a8e4:	462a      	mov	r2, r5
 800a8e6:	4633      	mov	r3, r6
 800a8e8:	e9cd 0100 	strd	r0, r1, [sp]
 800a8ec:	f7f6 f914 	bl	8000b18 <__aeabi_dcmpgt>
 800a8f0:	2800      	cmp	r0, #0
 800a8f2:	f040 8288 	bne.w	800ae06 <_dtoa_r+0x92e>
 800a8f6:	462a      	mov	r2, r5
 800a8f8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a8fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a900:	f7f6 f8ec 	bl	8000adc <__aeabi_dcmplt>
 800a904:	2800      	cmp	r0, #0
 800a906:	f040 827c 	bne.w	800ae02 <_dtoa_r+0x92a>
 800a90a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a90e:	e9cd 2300 	strd	r2, r3, [sp]
 800a912:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a914:	2b00      	cmp	r3, #0
 800a916:	f2c0 8150 	blt.w	800abba <_dtoa_r+0x6e2>
 800a91a:	f1ba 0f0e 	cmp.w	sl, #14
 800a91e:	f300 814c 	bgt.w	800abba <_dtoa_r+0x6e2>
 800a922:	4b6a      	ldr	r3, [pc, #424]	; (800aacc <_dtoa_r+0x5f4>)
 800a924:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a928:	ed93 7b00 	vldr	d7, [r3]
 800a92c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a92e:	2b00      	cmp	r3, #0
 800a930:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a934:	f280 80d8 	bge.w	800aae8 <_dtoa_r+0x610>
 800a938:	f1b9 0f00 	cmp.w	r9, #0
 800a93c:	f300 80d4 	bgt.w	800aae8 <_dtoa_r+0x610>
 800a940:	f040 825e 	bne.w	800ae00 <_dtoa_r+0x928>
 800a944:	2200      	movs	r2, #0
 800a946:	4b66      	ldr	r3, [pc, #408]	; (800aae0 <_dtoa_r+0x608>)
 800a948:	ec51 0b17 	vmov	r0, r1, d7
 800a94c:	f7f5 fe54 	bl	80005f8 <__aeabi_dmul>
 800a950:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a954:	f7f6 f8d6 	bl	8000b04 <__aeabi_dcmpge>
 800a958:	464f      	mov	r7, r9
 800a95a:	464e      	mov	r6, r9
 800a95c:	2800      	cmp	r0, #0
 800a95e:	f040 8234 	bne.w	800adca <_dtoa_r+0x8f2>
 800a962:	2331      	movs	r3, #49	; 0x31
 800a964:	f10b 0501 	add.w	r5, fp, #1
 800a968:	f88b 3000 	strb.w	r3, [fp]
 800a96c:	f10a 0a01 	add.w	sl, sl, #1
 800a970:	e22f      	b.n	800add2 <_dtoa_r+0x8fa>
 800a972:	07f2      	lsls	r2, r6, #31
 800a974:	d505      	bpl.n	800a982 <_dtoa_r+0x4aa>
 800a976:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a97a:	f7f5 fe3d 	bl	80005f8 <__aeabi_dmul>
 800a97e:	3501      	adds	r5, #1
 800a980:	2301      	movs	r3, #1
 800a982:	1076      	asrs	r6, r6, #1
 800a984:	3708      	adds	r7, #8
 800a986:	e772      	b.n	800a86e <_dtoa_r+0x396>
 800a988:	2502      	movs	r5, #2
 800a98a:	e774      	b.n	800a876 <_dtoa_r+0x39e>
 800a98c:	f8cd a020 	str.w	sl, [sp, #32]
 800a990:	464f      	mov	r7, r9
 800a992:	e791      	b.n	800a8b8 <_dtoa_r+0x3e0>
 800a994:	4b4d      	ldr	r3, [pc, #308]	; (800aacc <_dtoa_r+0x5f4>)
 800a996:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a99a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a99e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d047      	beq.n	800aa34 <_dtoa_r+0x55c>
 800a9a4:	4602      	mov	r2, r0
 800a9a6:	460b      	mov	r3, r1
 800a9a8:	2000      	movs	r0, #0
 800a9aa:	494e      	ldr	r1, [pc, #312]	; (800aae4 <_dtoa_r+0x60c>)
 800a9ac:	f7f5 ff4e 	bl	800084c <__aeabi_ddiv>
 800a9b0:	462a      	mov	r2, r5
 800a9b2:	4633      	mov	r3, r6
 800a9b4:	f7f5 fc68 	bl	8000288 <__aeabi_dsub>
 800a9b8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a9bc:	465d      	mov	r5, fp
 800a9be:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9c2:	f7f6 f8c9 	bl	8000b58 <__aeabi_d2iz>
 800a9c6:	4606      	mov	r6, r0
 800a9c8:	f7f5 fdac 	bl	8000524 <__aeabi_i2d>
 800a9cc:	4602      	mov	r2, r0
 800a9ce:	460b      	mov	r3, r1
 800a9d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9d4:	f7f5 fc58 	bl	8000288 <__aeabi_dsub>
 800a9d8:	3630      	adds	r6, #48	; 0x30
 800a9da:	f805 6b01 	strb.w	r6, [r5], #1
 800a9de:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a9e2:	e9cd 0100 	strd	r0, r1, [sp]
 800a9e6:	f7f6 f879 	bl	8000adc <__aeabi_dcmplt>
 800a9ea:	2800      	cmp	r0, #0
 800a9ec:	d163      	bne.n	800aab6 <_dtoa_r+0x5de>
 800a9ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9f2:	2000      	movs	r0, #0
 800a9f4:	4937      	ldr	r1, [pc, #220]	; (800aad4 <_dtoa_r+0x5fc>)
 800a9f6:	f7f5 fc47 	bl	8000288 <__aeabi_dsub>
 800a9fa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a9fe:	f7f6 f86d 	bl	8000adc <__aeabi_dcmplt>
 800aa02:	2800      	cmp	r0, #0
 800aa04:	f040 80b7 	bne.w	800ab76 <_dtoa_r+0x69e>
 800aa08:	eba5 030b 	sub.w	r3, r5, fp
 800aa0c:	429f      	cmp	r7, r3
 800aa0e:	f77f af7c 	ble.w	800a90a <_dtoa_r+0x432>
 800aa12:	2200      	movs	r2, #0
 800aa14:	4b30      	ldr	r3, [pc, #192]	; (800aad8 <_dtoa_r+0x600>)
 800aa16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa1a:	f7f5 fded 	bl	80005f8 <__aeabi_dmul>
 800aa1e:	2200      	movs	r2, #0
 800aa20:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800aa24:	4b2c      	ldr	r3, [pc, #176]	; (800aad8 <_dtoa_r+0x600>)
 800aa26:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa2a:	f7f5 fde5 	bl	80005f8 <__aeabi_dmul>
 800aa2e:	e9cd 0100 	strd	r0, r1, [sp]
 800aa32:	e7c4      	b.n	800a9be <_dtoa_r+0x4e6>
 800aa34:	462a      	mov	r2, r5
 800aa36:	4633      	mov	r3, r6
 800aa38:	f7f5 fdde 	bl	80005f8 <__aeabi_dmul>
 800aa3c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800aa40:	eb0b 0507 	add.w	r5, fp, r7
 800aa44:	465e      	mov	r6, fp
 800aa46:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa4a:	f7f6 f885 	bl	8000b58 <__aeabi_d2iz>
 800aa4e:	4607      	mov	r7, r0
 800aa50:	f7f5 fd68 	bl	8000524 <__aeabi_i2d>
 800aa54:	3730      	adds	r7, #48	; 0x30
 800aa56:	4602      	mov	r2, r0
 800aa58:	460b      	mov	r3, r1
 800aa5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa5e:	f7f5 fc13 	bl	8000288 <__aeabi_dsub>
 800aa62:	f806 7b01 	strb.w	r7, [r6], #1
 800aa66:	42ae      	cmp	r6, r5
 800aa68:	e9cd 0100 	strd	r0, r1, [sp]
 800aa6c:	f04f 0200 	mov.w	r2, #0
 800aa70:	d126      	bne.n	800aac0 <_dtoa_r+0x5e8>
 800aa72:	4b1c      	ldr	r3, [pc, #112]	; (800aae4 <_dtoa_r+0x60c>)
 800aa74:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800aa78:	f7f5 fc08 	bl	800028c <__adddf3>
 800aa7c:	4602      	mov	r2, r0
 800aa7e:	460b      	mov	r3, r1
 800aa80:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa84:	f7f6 f848 	bl	8000b18 <__aeabi_dcmpgt>
 800aa88:	2800      	cmp	r0, #0
 800aa8a:	d174      	bne.n	800ab76 <_dtoa_r+0x69e>
 800aa8c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800aa90:	2000      	movs	r0, #0
 800aa92:	4914      	ldr	r1, [pc, #80]	; (800aae4 <_dtoa_r+0x60c>)
 800aa94:	f7f5 fbf8 	bl	8000288 <__aeabi_dsub>
 800aa98:	4602      	mov	r2, r0
 800aa9a:	460b      	mov	r3, r1
 800aa9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aaa0:	f7f6 f81c 	bl	8000adc <__aeabi_dcmplt>
 800aaa4:	2800      	cmp	r0, #0
 800aaa6:	f43f af30 	beq.w	800a90a <_dtoa_r+0x432>
 800aaaa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aaae:	2b30      	cmp	r3, #48	; 0x30
 800aab0:	f105 32ff 	add.w	r2, r5, #4294967295
 800aab4:	d002      	beq.n	800aabc <_dtoa_r+0x5e4>
 800aab6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800aaba:	e04a      	b.n	800ab52 <_dtoa_r+0x67a>
 800aabc:	4615      	mov	r5, r2
 800aabe:	e7f4      	b.n	800aaaa <_dtoa_r+0x5d2>
 800aac0:	4b05      	ldr	r3, [pc, #20]	; (800aad8 <_dtoa_r+0x600>)
 800aac2:	f7f5 fd99 	bl	80005f8 <__aeabi_dmul>
 800aac6:	e9cd 0100 	strd	r0, r1, [sp]
 800aaca:	e7bc      	b.n	800aa46 <_dtoa_r+0x56e>
 800aacc:	0800c410 	.word	0x0800c410
 800aad0:	0800c3e8 	.word	0x0800c3e8
 800aad4:	3ff00000 	.word	0x3ff00000
 800aad8:	40240000 	.word	0x40240000
 800aadc:	401c0000 	.word	0x401c0000
 800aae0:	40140000 	.word	0x40140000
 800aae4:	3fe00000 	.word	0x3fe00000
 800aae8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800aaec:	465d      	mov	r5, fp
 800aaee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800aaf2:	4630      	mov	r0, r6
 800aaf4:	4639      	mov	r1, r7
 800aaf6:	f7f5 fea9 	bl	800084c <__aeabi_ddiv>
 800aafa:	f7f6 f82d 	bl	8000b58 <__aeabi_d2iz>
 800aafe:	4680      	mov	r8, r0
 800ab00:	f7f5 fd10 	bl	8000524 <__aeabi_i2d>
 800ab04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ab08:	f7f5 fd76 	bl	80005f8 <__aeabi_dmul>
 800ab0c:	4602      	mov	r2, r0
 800ab0e:	460b      	mov	r3, r1
 800ab10:	4630      	mov	r0, r6
 800ab12:	4639      	mov	r1, r7
 800ab14:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800ab18:	f7f5 fbb6 	bl	8000288 <__aeabi_dsub>
 800ab1c:	f805 6b01 	strb.w	r6, [r5], #1
 800ab20:	eba5 060b 	sub.w	r6, r5, fp
 800ab24:	45b1      	cmp	r9, r6
 800ab26:	4602      	mov	r2, r0
 800ab28:	460b      	mov	r3, r1
 800ab2a:	d139      	bne.n	800aba0 <_dtoa_r+0x6c8>
 800ab2c:	f7f5 fbae 	bl	800028c <__adddf3>
 800ab30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ab34:	4606      	mov	r6, r0
 800ab36:	460f      	mov	r7, r1
 800ab38:	f7f5 ffee 	bl	8000b18 <__aeabi_dcmpgt>
 800ab3c:	b9c8      	cbnz	r0, 800ab72 <_dtoa_r+0x69a>
 800ab3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ab42:	4630      	mov	r0, r6
 800ab44:	4639      	mov	r1, r7
 800ab46:	f7f5 ffbf 	bl	8000ac8 <__aeabi_dcmpeq>
 800ab4a:	b110      	cbz	r0, 800ab52 <_dtoa_r+0x67a>
 800ab4c:	f018 0f01 	tst.w	r8, #1
 800ab50:	d10f      	bne.n	800ab72 <_dtoa_r+0x69a>
 800ab52:	9904      	ldr	r1, [sp, #16]
 800ab54:	4620      	mov	r0, r4
 800ab56:	f000 fcaa 	bl	800b4ae <_Bfree>
 800ab5a:	2300      	movs	r3, #0
 800ab5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ab5e:	702b      	strb	r3, [r5, #0]
 800ab60:	f10a 0301 	add.w	r3, sl, #1
 800ab64:	6013      	str	r3, [r2, #0]
 800ab66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	f000 8241 	beq.w	800aff0 <_dtoa_r+0xb18>
 800ab6e:	601d      	str	r5, [r3, #0]
 800ab70:	e23e      	b.n	800aff0 <_dtoa_r+0xb18>
 800ab72:	f8cd a020 	str.w	sl, [sp, #32]
 800ab76:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ab7a:	2a39      	cmp	r2, #57	; 0x39
 800ab7c:	f105 33ff 	add.w	r3, r5, #4294967295
 800ab80:	d108      	bne.n	800ab94 <_dtoa_r+0x6bc>
 800ab82:	459b      	cmp	fp, r3
 800ab84:	d10a      	bne.n	800ab9c <_dtoa_r+0x6c4>
 800ab86:	9b08      	ldr	r3, [sp, #32]
 800ab88:	3301      	adds	r3, #1
 800ab8a:	9308      	str	r3, [sp, #32]
 800ab8c:	2330      	movs	r3, #48	; 0x30
 800ab8e:	f88b 3000 	strb.w	r3, [fp]
 800ab92:	465b      	mov	r3, fp
 800ab94:	781a      	ldrb	r2, [r3, #0]
 800ab96:	3201      	adds	r2, #1
 800ab98:	701a      	strb	r2, [r3, #0]
 800ab9a:	e78c      	b.n	800aab6 <_dtoa_r+0x5de>
 800ab9c:	461d      	mov	r5, r3
 800ab9e:	e7ea      	b.n	800ab76 <_dtoa_r+0x69e>
 800aba0:	2200      	movs	r2, #0
 800aba2:	4b9b      	ldr	r3, [pc, #620]	; (800ae10 <_dtoa_r+0x938>)
 800aba4:	f7f5 fd28 	bl	80005f8 <__aeabi_dmul>
 800aba8:	2200      	movs	r2, #0
 800abaa:	2300      	movs	r3, #0
 800abac:	4606      	mov	r6, r0
 800abae:	460f      	mov	r7, r1
 800abb0:	f7f5 ff8a 	bl	8000ac8 <__aeabi_dcmpeq>
 800abb4:	2800      	cmp	r0, #0
 800abb6:	d09a      	beq.n	800aaee <_dtoa_r+0x616>
 800abb8:	e7cb      	b.n	800ab52 <_dtoa_r+0x67a>
 800abba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800abbc:	2a00      	cmp	r2, #0
 800abbe:	f000 808b 	beq.w	800acd8 <_dtoa_r+0x800>
 800abc2:	9a06      	ldr	r2, [sp, #24]
 800abc4:	2a01      	cmp	r2, #1
 800abc6:	dc6e      	bgt.n	800aca6 <_dtoa_r+0x7ce>
 800abc8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800abca:	2a00      	cmp	r2, #0
 800abcc:	d067      	beq.n	800ac9e <_dtoa_r+0x7c6>
 800abce:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800abd2:	9f07      	ldr	r7, [sp, #28]
 800abd4:	9d05      	ldr	r5, [sp, #20]
 800abd6:	9a05      	ldr	r2, [sp, #20]
 800abd8:	2101      	movs	r1, #1
 800abda:	441a      	add	r2, r3
 800abdc:	4620      	mov	r0, r4
 800abde:	9205      	str	r2, [sp, #20]
 800abe0:	4498      	add	r8, r3
 800abe2:	f000 fd04 	bl	800b5ee <__i2b>
 800abe6:	4606      	mov	r6, r0
 800abe8:	2d00      	cmp	r5, #0
 800abea:	dd0c      	ble.n	800ac06 <_dtoa_r+0x72e>
 800abec:	f1b8 0f00 	cmp.w	r8, #0
 800abf0:	dd09      	ble.n	800ac06 <_dtoa_r+0x72e>
 800abf2:	4545      	cmp	r5, r8
 800abf4:	9a05      	ldr	r2, [sp, #20]
 800abf6:	462b      	mov	r3, r5
 800abf8:	bfa8      	it	ge
 800abfa:	4643      	movge	r3, r8
 800abfc:	1ad2      	subs	r2, r2, r3
 800abfe:	9205      	str	r2, [sp, #20]
 800ac00:	1aed      	subs	r5, r5, r3
 800ac02:	eba8 0803 	sub.w	r8, r8, r3
 800ac06:	9b07      	ldr	r3, [sp, #28]
 800ac08:	b1eb      	cbz	r3, 800ac46 <_dtoa_r+0x76e>
 800ac0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d067      	beq.n	800ace0 <_dtoa_r+0x808>
 800ac10:	b18f      	cbz	r7, 800ac36 <_dtoa_r+0x75e>
 800ac12:	4631      	mov	r1, r6
 800ac14:	463a      	mov	r2, r7
 800ac16:	4620      	mov	r0, r4
 800ac18:	f000 fd88 	bl	800b72c <__pow5mult>
 800ac1c:	9a04      	ldr	r2, [sp, #16]
 800ac1e:	4601      	mov	r1, r0
 800ac20:	4606      	mov	r6, r0
 800ac22:	4620      	mov	r0, r4
 800ac24:	f000 fcec 	bl	800b600 <__multiply>
 800ac28:	9904      	ldr	r1, [sp, #16]
 800ac2a:	9008      	str	r0, [sp, #32]
 800ac2c:	4620      	mov	r0, r4
 800ac2e:	f000 fc3e 	bl	800b4ae <_Bfree>
 800ac32:	9b08      	ldr	r3, [sp, #32]
 800ac34:	9304      	str	r3, [sp, #16]
 800ac36:	9b07      	ldr	r3, [sp, #28]
 800ac38:	1bda      	subs	r2, r3, r7
 800ac3a:	d004      	beq.n	800ac46 <_dtoa_r+0x76e>
 800ac3c:	9904      	ldr	r1, [sp, #16]
 800ac3e:	4620      	mov	r0, r4
 800ac40:	f000 fd74 	bl	800b72c <__pow5mult>
 800ac44:	9004      	str	r0, [sp, #16]
 800ac46:	2101      	movs	r1, #1
 800ac48:	4620      	mov	r0, r4
 800ac4a:	f000 fcd0 	bl	800b5ee <__i2b>
 800ac4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac50:	4607      	mov	r7, r0
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	f000 81d0 	beq.w	800aff8 <_dtoa_r+0xb20>
 800ac58:	461a      	mov	r2, r3
 800ac5a:	4601      	mov	r1, r0
 800ac5c:	4620      	mov	r0, r4
 800ac5e:	f000 fd65 	bl	800b72c <__pow5mult>
 800ac62:	9b06      	ldr	r3, [sp, #24]
 800ac64:	2b01      	cmp	r3, #1
 800ac66:	4607      	mov	r7, r0
 800ac68:	dc40      	bgt.n	800acec <_dtoa_r+0x814>
 800ac6a:	9b00      	ldr	r3, [sp, #0]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d139      	bne.n	800ace4 <_dtoa_r+0x80c>
 800ac70:	9b01      	ldr	r3, [sp, #4]
 800ac72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d136      	bne.n	800ace8 <_dtoa_r+0x810>
 800ac7a:	9b01      	ldr	r3, [sp, #4]
 800ac7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ac80:	0d1b      	lsrs	r3, r3, #20
 800ac82:	051b      	lsls	r3, r3, #20
 800ac84:	b12b      	cbz	r3, 800ac92 <_dtoa_r+0x7ba>
 800ac86:	9b05      	ldr	r3, [sp, #20]
 800ac88:	3301      	adds	r3, #1
 800ac8a:	9305      	str	r3, [sp, #20]
 800ac8c:	f108 0801 	add.w	r8, r8, #1
 800ac90:	2301      	movs	r3, #1
 800ac92:	9307      	str	r3, [sp, #28]
 800ac94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d12a      	bne.n	800acf0 <_dtoa_r+0x818>
 800ac9a:	2001      	movs	r0, #1
 800ac9c:	e030      	b.n	800ad00 <_dtoa_r+0x828>
 800ac9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aca0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800aca4:	e795      	b.n	800abd2 <_dtoa_r+0x6fa>
 800aca6:	9b07      	ldr	r3, [sp, #28]
 800aca8:	f109 37ff 	add.w	r7, r9, #4294967295
 800acac:	42bb      	cmp	r3, r7
 800acae:	bfbf      	itttt	lt
 800acb0:	9b07      	ldrlt	r3, [sp, #28]
 800acb2:	9707      	strlt	r7, [sp, #28]
 800acb4:	1afa      	sublt	r2, r7, r3
 800acb6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800acb8:	bfbb      	ittet	lt
 800acba:	189b      	addlt	r3, r3, r2
 800acbc:	930e      	strlt	r3, [sp, #56]	; 0x38
 800acbe:	1bdf      	subge	r7, r3, r7
 800acc0:	2700      	movlt	r7, #0
 800acc2:	f1b9 0f00 	cmp.w	r9, #0
 800acc6:	bfb5      	itete	lt
 800acc8:	9b05      	ldrlt	r3, [sp, #20]
 800acca:	9d05      	ldrge	r5, [sp, #20]
 800accc:	eba3 0509 	sublt.w	r5, r3, r9
 800acd0:	464b      	movge	r3, r9
 800acd2:	bfb8      	it	lt
 800acd4:	2300      	movlt	r3, #0
 800acd6:	e77e      	b.n	800abd6 <_dtoa_r+0x6fe>
 800acd8:	9f07      	ldr	r7, [sp, #28]
 800acda:	9d05      	ldr	r5, [sp, #20]
 800acdc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800acde:	e783      	b.n	800abe8 <_dtoa_r+0x710>
 800ace0:	9a07      	ldr	r2, [sp, #28]
 800ace2:	e7ab      	b.n	800ac3c <_dtoa_r+0x764>
 800ace4:	2300      	movs	r3, #0
 800ace6:	e7d4      	b.n	800ac92 <_dtoa_r+0x7ba>
 800ace8:	9b00      	ldr	r3, [sp, #0]
 800acea:	e7d2      	b.n	800ac92 <_dtoa_r+0x7ba>
 800acec:	2300      	movs	r3, #0
 800acee:	9307      	str	r3, [sp, #28]
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800acf6:	6918      	ldr	r0, [r3, #16]
 800acf8:	f000 fc2b 	bl	800b552 <__hi0bits>
 800acfc:	f1c0 0020 	rsb	r0, r0, #32
 800ad00:	4440      	add	r0, r8
 800ad02:	f010 001f 	ands.w	r0, r0, #31
 800ad06:	d047      	beq.n	800ad98 <_dtoa_r+0x8c0>
 800ad08:	f1c0 0320 	rsb	r3, r0, #32
 800ad0c:	2b04      	cmp	r3, #4
 800ad0e:	dd3b      	ble.n	800ad88 <_dtoa_r+0x8b0>
 800ad10:	9b05      	ldr	r3, [sp, #20]
 800ad12:	f1c0 001c 	rsb	r0, r0, #28
 800ad16:	4403      	add	r3, r0
 800ad18:	9305      	str	r3, [sp, #20]
 800ad1a:	4405      	add	r5, r0
 800ad1c:	4480      	add	r8, r0
 800ad1e:	9b05      	ldr	r3, [sp, #20]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	dd05      	ble.n	800ad30 <_dtoa_r+0x858>
 800ad24:	461a      	mov	r2, r3
 800ad26:	9904      	ldr	r1, [sp, #16]
 800ad28:	4620      	mov	r0, r4
 800ad2a:	f000 fd4d 	bl	800b7c8 <__lshift>
 800ad2e:	9004      	str	r0, [sp, #16]
 800ad30:	f1b8 0f00 	cmp.w	r8, #0
 800ad34:	dd05      	ble.n	800ad42 <_dtoa_r+0x86a>
 800ad36:	4639      	mov	r1, r7
 800ad38:	4642      	mov	r2, r8
 800ad3a:	4620      	mov	r0, r4
 800ad3c:	f000 fd44 	bl	800b7c8 <__lshift>
 800ad40:	4607      	mov	r7, r0
 800ad42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ad44:	b353      	cbz	r3, 800ad9c <_dtoa_r+0x8c4>
 800ad46:	4639      	mov	r1, r7
 800ad48:	9804      	ldr	r0, [sp, #16]
 800ad4a:	f000 fd91 	bl	800b870 <__mcmp>
 800ad4e:	2800      	cmp	r0, #0
 800ad50:	da24      	bge.n	800ad9c <_dtoa_r+0x8c4>
 800ad52:	2300      	movs	r3, #0
 800ad54:	220a      	movs	r2, #10
 800ad56:	9904      	ldr	r1, [sp, #16]
 800ad58:	4620      	mov	r0, r4
 800ad5a:	f000 fbbf 	bl	800b4dc <__multadd>
 800ad5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad60:	9004      	str	r0, [sp, #16]
 800ad62:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	f000 814d 	beq.w	800b006 <_dtoa_r+0xb2e>
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	4631      	mov	r1, r6
 800ad70:	220a      	movs	r2, #10
 800ad72:	4620      	mov	r0, r4
 800ad74:	f000 fbb2 	bl	800b4dc <__multadd>
 800ad78:	9b02      	ldr	r3, [sp, #8]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	4606      	mov	r6, r0
 800ad7e:	dc4f      	bgt.n	800ae20 <_dtoa_r+0x948>
 800ad80:	9b06      	ldr	r3, [sp, #24]
 800ad82:	2b02      	cmp	r3, #2
 800ad84:	dd4c      	ble.n	800ae20 <_dtoa_r+0x948>
 800ad86:	e011      	b.n	800adac <_dtoa_r+0x8d4>
 800ad88:	d0c9      	beq.n	800ad1e <_dtoa_r+0x846>
 800ad8a:	9a05      	ldr	r2, [sp, #20]
 800ad8c:	331c      	adds	r3, #28
 800ad8e:	441a      	add	r2, r3
 800ad90:	9205      	str	r2, [sp, #20]
 800ad92:	441d      	add	r5, r3
 800ad94:	4498      	add	r8, r3
 800ad96:	e7c2      	b.n	800ad1e <_dtoa_r+0x846>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	e7f6      	b.n	800ad8a <_dtoa_r+0x8b2>
 800ad9c:	f1b9 0f00 	cmp.w	r9, #0
 800ada0:	dc38      	bgt.n	800ae14 <_dtoa_r+0x93c>
 800ada2:	9b06      	ldr	r3, [sp, #24]
 800ada4:	2b02      	cmp	r3, #2
 800ada6:	dd35      	ble.n	800ae14 <_dtoa_r+0x93c>
 800ada8:	f8cd 9008 	str.w	r9, [sp, #8]
 800adac:	9b02      	ldr	r3, [sp, #8]
 800adae:	b963      	cbnz	r3, 800adca <_dtoa_r+0x8f2>
 800adb0:	4639      	mov	r1, r7
 800adb2:	2205      	movs	r2, #5
 800adb4:	4620      	mov	r0, r4
 800adb6:	f000 fb91 	bl	800b4dc <__multadd>
 800adba:	4601      	mov	r1, r0
 800adbc:	4607      	mov	r7, r0
 800adbe:	9804      	ldr	r0, [sp, #16]
 800adc0:	f000 fd56 	bl	800b870 <__mcmp>
 800adc4:	2800      	cmp	r0, #0
 800adc6:	f73f adcc 	bgt.w	800a962 <_dtoa_r+0x48a>
 800adca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800adcc:	465d      	mov	r5, fp
 800adce:	ea6f 0a03 	mvn.w	sl, r3
 800add2:	f04f 0900 	mov.w	r9, #0
 800add6:	4639      	mov	r1, r7
 800add8:	4620      	mov	r0, r4
 800adda:	f000 fb68 	bl	800b4ae <_Bfree>
 800adde:	2e00      	cmp	r6, #0
 800ade0:	f43f aeb7 	beq.w	800ab52 <_dtoa_r+0x67a>
 800ade4:	f1b9 0f00 	cmp.w	r9, #0
 800ade8:	d005      	beq.n	800adf6 <_dtoa_r+0x91e>
 800adea:	45b1      	cmp	r9, r6
 800adec:	d003      	beq.n	800adf6 <_dtoa_r+0x91e>
 800adee:	4649      	mov	r1, r9
 800adf0:	4620      	mov	r0, r4
 800adf2:	f000 fb5c 	bl	800b4ae <_Bfree>
 800adf6:	4631      	mov	r1, r6
 800adf8:	4620      	mov	r0, r4
 800adfa:	f000 fb58 	bl	800b4ae <_Bfree>
 800adfe:	e6a8      	b.n	800ab52 <_dtoa_r+0x67a>
 800ae00:	2700      	movs	r7, #0
 800ae02:	463e      	mov	r6, r7
 800ae04:	e7e1      	b.n	800adca <_dtoa_r+0x8f2>
 800ae06:	f8dd a020 	ldr.w	sl, [sp, #32]
 800ae0a:	463e      	mov	r6, r7
 800ae0c:	e5a9      	b.n	800a962 <_dtoa_r+0x48a>
 800ae0e:	bf00      	nop
 800ae10:	40240000 	.word	0x40240000
 800ae14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae16:	f8cd 9008 	str.w	r9, [sp, #8]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	f000 80fa 	beq.w	800b014 <_dtoa_r+0xb3c>
 800ae20:	2d00      	cmp	r5, #0
 800ae22:	dd05      	ble.n	800ae30 <_dtoa_r+0x958>
 800ae24:	4631      	mov	r1, r6
 800ae26:	462a      	mov	r2, r5
 800ae28:	4620      	mov	r0, r4
 800ae2a:	f000 fccd 	bl	800b7c8 <__lshift>
 800ae2e:	4606      	mov	r6, r0
 800ae30:	9b07      	ldr	r3, [sp, #28]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d04c      	beq.n	800aed0 <_dtoa_r+0x9f8>
 800ae36:	6871      	ldr	r1, [r6, #4]
 800ae38:	4620      	mov	r0, r4
 800ae3a:	f000 fb04 	bl	800b446 <_Balloc>
 800ae3e:	6932      	ldr	r2, [r6, #16]
 800ae40:	3202      	adds	r2, #2
 800ae42:	4605      	mov	r5, r0
 800ae44:	0092      	lsls	r2, r2, #2
 800ae46:	f106 010c 	add.w	r1, r6, #12
 800ae4a:	300c      	adds	r0, #12
 800ae4c:	f000 faf0 	bl	800b430 <memcpy>
 800ae50:	2201      	movs	r2, #1
 800ae52:	4629      	mov	r1, r5
 800ae54:	4620      	mov	r0, r4
 800ae56:	f000 fcb7 	bl	800b7c8 <__lshift>
 800ae5a:	9b00      	ldr	r3, [sp, #0]
 800ae5c:	f8cd b014 	str.w	fp, [sp, #20]
 800ae60:	f003 0301 	and.w	r3, r3, #1
 800ae64:	46b1      	mov	r9, r6
 800ae66:	9307      	str	r3, [sp, #28]
 800ae68:	4606      	mov	r6, r0
 800ae6a:	4639      	mov	r1, r7
 800ae6c:	9804      	ldr	r0, [sp, #16]
 800ae6e:	f7ff faa5 	bl	800a3bc <quorem>
 800ae72:	4649      	mov	r1, r9
 800ae74:	4605      	mov	r5, r0
 800ae76:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800ae7a:	9804      	ldr	r0, [sp, #16]
 800ae7c:	f000 fcf8 	bl	800b870 <__mcmp>
 800ae80:	4632      	mov	r2, r6
 800ae82:	9000      	str	r0, [sp, #0]
 800ae84:	4639      	mov	r1, r7
 800ae86:	4620      	mov	r0, r4
 800ae88:	f000 fd0c 	bl	800b8a4 <__mdiff>
 800ae8c:	68c3      	ldr	r3, [r0, #12]
 800ae8e:	4602      	mov	r2, r0
 800ae90:	bb03      	cbnz	r3, 800aed4 <_dtoa_r+0x9fc>
 800ae92:	4601      	mov	r1, r0
 800ae94:	9008      	str	r0, [sp, #32]
 800ae96:	9804      	ldr	r0, [sp, #16]
 800ae98:	f000 fcea 	bl	800b870 <__mcmp>
 800ae9c:	9a08      	ldr	r2, [sp, #32]
 800ae9e:	4603      	mov	r3, r0
 800aea0:	4611      	mov	r1, r2
 800aea2:	4620      	mov	r0, r4
 800aea4:	9308      	str	r3, [sp, #32]
 800aea6:	f000 fb02 	bl	800b4ae <_Bfree>
 800aeaa:	9b08      	ldr	r3, [sp, #32]
 800aeac:	b9a3      	cbnz	r3, 800aed8 <_dtoa_r+0xa00>
 800aeae:	9a06      	ldr	r2, [sp, #24]
 800aeb0:	b992      	cbnz	r2, 800aed8 <_dtoa_r+0xa00>
 800aeb2:	9a07      	ldr	r2, [sp, #28]
 800aeb4:	b982      	cbnz	r2, 800aed8 <_dtoa_r+0xa00>
 800aeb6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800aeba:	d029      	beq.n	800af10 <_dtoa_r+0xa38>
 800aebc:	9b00      	ldr	r3, [sp, #0]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	dd01      	ble.n	800aec6 <_dtoa_r+0x9ee>
 800aec2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800aec6:	9b05      	ldr	r3, [sp, #20]
 800aec8:	1c5d      	adds	r5, r3, #1
 800aeca:	f883 8000 	strb.w	r8, [r3]
 800aece:	e782      	b.n	800add6 <_dtoa_r+0x8fe>
 800aed0:	4630      	mov	r0, r6
 800aed2:	e7c2      	b.n	800ae5a <_dtoa_r+0x982>
 800aed4:	2301      	movs	r3, #1
 800aed6:	e7e3      	b.n	800aea0 <_dtoa_r+0x9c8>
 800aed8:	9a00      	ldr	r2, [sp, #0]
 800aeda:	2a00      	cmp	r2, #0
 800aedc:	db04      	blt.n	800aee8 <_dtoa_r+0xa10>
 800aede:	d125      	bne.n	800af2c <_dtoa_r+0xa54>
 800aee0:	9a06      	ldr	r2, [sp, #24]
 800aee2:	bb1a      	cbnz	r2, 800af2c <_dtoa_r+0xa54>
 800aee4:	9a07      	ldr	r2, [sp, #28]
 800aee6:	bb0a      	cbnz	r2, 800af2c <_dtoa_r+0xa54>
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	ddec      	ble.n	800aec6 <_dtoa_r+0x9ee>
 800aeec:	2201      	movs	r2, #1
 800aeee:	9904      	ldr	r1, [sp, #16]
 800aef0:	4620      	mov	r0, r4
 800aef2:	f000 fc69 	bl	800b7c8 <__lshift>
 800aef6:	4639      	mov	r1, r7
 800aef8:	9004      	str	r0, [sp, #16]
 800aefa:	f000 fcb9 	bl	800b870 <__mcmp>
 800aefe:	2800      	cmp	r0, #0
 800af00:	dc03      	bgt.n	800af0a <_dtoa_r+0xa32>
 800af02:	d1e0      	bne.n	800aec6 <_dtoa_r+0x9ee>
 800af04:	f018 0f01 	tst.w	r8, #1
 800af08:	d0dd      	beq.n	800aec6 <_dtoa_r+0x9ee>
 800af0a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800af0e:	d1d8      	bne.n	800aec2 <_dtoa_r+0x9ea>
 800af10:	9b05      	ldr	r3, [sp, #20]
 800af12:	9a05      	ldr	r2, [sp, #20]
 800af14:	1c5d      	adds	r5, r3, #1
 800af16:	2339      	movs	r3, #57	; 0x39
 800af18:	7013      	strb	r3, [r2, #0]
 800af1a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800af1e:	2b39      	cmp	r3, #57	; 0x39
 800af20:	f105 32ff 	add.w	r2, r5, #4294967295
 800af24:	d04f      	beq.n	800afc6 <_dtoa_r+0xaee>
 800af26:	3301      	adds	r3, #1
 800af28:	7013      	strb	r3, [r2, #0]
 800af2a:	e754      	b.n	800add6 <_dtoa_r+0x8fe>
 800af2c:	9a05      	ldr	r2, [sp, #20]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	f102 0501 	add.w	r5, r2, #1
 800af34:	dd06      	ble.n	800af44 <_dtoa_r+0xa6c>
 800af36:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800af3a:	d0e9      	beq.n	800af10 <_dtoa_r+0xa38>
 800af3c:	f108 0801 	add.w	r8, r8, #1
 800af40:	9b05      	ldr	r3, [sp, #20]
 800af42:	e7c2      	b.n	800aeca <_dtoa_r+0x9f2>
 800af44:	9a02      	ldr	r2, [sp, #8]
 800af46:	f805 8c01 	strb.w	r8, [r5, #-1]
 800af4a:	eba5 030b 	sub.w	r3, r5, fp
 800af4e:	4293      	cmp	r3, r2
 800af50:	d021      	beq.n	800af96 <_dtoa_r+0xabe>
 800af52:	2300      	movs	r3, #0
 800af54:	220a      	movs	r2, #10
 800af56:	9904      	ldr	r1, [sp, #16]
 800af58:	4620      	mov	r0, r4
 800af5a:	f000 fabf 	bl	800b4dc <__multadd>
 800af5e:	45b1      	cmp	r9, r6
 800af60:	9004      	str	r0, [sp, #16]
 800af62:	f04f 0300 	mov.w	r3, #0
 800af66:	f04f 020a 	mov.w	r2, #10
 800af6a:	4649      	mov	r1, r9
 800af6c:	4620      	mov	r0, r4
 800af6e:	d105      	bne.n	800af7c <_dtoa_r+0xaa4>
 800af70:	f000 fab4 	bl	800b4dc <__multadd>
 800af74:	4681      	mov	r9, r0
 800af76:	4606      	mov	r6, r0
 800af78:	9505      	str	r5, [sp, #20]
 800af7a:	e776      	b.n	800ae6a <_dtoa_r+0x992>
 800af7c:	f000 faae 	bl	800b4dc <__multadd>
 800af80:	4631      	mov	r1, r6
 800af82:	4681      	mov	r9, r0
 800af84:	2300      	movs	r3, #0
 800af86:	220a      	movs	r2, #10
 800af88:	4620      	mov	r0, r4
 800af8a:	f000 faa7 	bl	800b4dc <__multadd>
 800af8e:	4606      	mov	r6, r0
 800af90:	e7f2      	b.n	800af78 <_dtoa_r+0xaa0>
 800af92:	f04f 0900 	mov.w	r9, #0
 800af96:	2201      	movs	r2, #1
 800af98:	9904      	ldr	r1, [sp, #16]
 800af9a:	4620      	mov	r0, r4
 800af9c:	f000 fc14 	bl	800b7c8 <__lshift>
 800afa0:	4639      	mov	r1, r7
 800afa2:	9004      	str	r0, [sp, #16]
 800afa4:	f000 fc64 	bl	800b870 <__mcmp>
 800afa8:	2800      	cmp	r0, #0
 800afaa:	dcb6      	bgt.n	800af1a <_dtoa_r+0xa42>
 800afac:	d102      	bne.n	800afb4 <_dtoa_r+0xadc>
 800afae:	f018 0f01 	tst.w	r8, #1
 800afb2:	d1b2      	bne.n	800af1a <_dtoa_r+0xa42>
 800afb4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800afb8:	2b30      	cmp	r3, #48	; 0x30
 800afba:	f105 32ff 	add.w	r2, r5, #4294967295
 800afbe:	f47f af0a 	bne.w	800add6 <_dtoa_r+0x8fe>
 800afc2:	4615      	mov	r5, r2
 800afc4:	e7f6      	b.n	800afb4 <_dtoa_r+0xadc>
 800afc6:	4593      	cmp	fp, r2
 800afc8:	d105      	bne.n	800afd6 <_dtoa_r+0xafe>
 800afca:	2331      	movs	r3, #49	; 0x31
 800afcc:	f10a 0a01 	add.w	sl, sl, #1
 800afd0:	f88b 3000 	strb.w	r3, [fp]
 800afd4:	e6ff      	b.n	800add6 <_dtoa_r+0x8fe>
 800afd6:	4615      	mov	r5, r2
 800afd8:	e79f      	b.n	800af1a <_dtoa_r+0xa42>
 800afda:	f8df b064 	ldr.w	fp, [pc, #100]	; 800b040 <_dtoa_r+0xb68>
 800afde:	e007      	b.n	800aff0 <_dtoa_r+0xb18>
 800afe0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afe2:	f8df b060 	ldr.w	fp, [pc, #96]	; 800b044 <_dtoa_r+0xb6c>
 800afe6:	b11b      	cbz	r3, 800aff0 <_dtoa_r+0xb18>
 800afe8:	f10b 0308 	add.w	r3, fp, #8
 800afec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800afee:	6013      	str	r3, [r2, #0]
 800aff0:	4658      	mov	r0, fp
 800aff2:	b017      	add	sp, #92	; 0x5c
 800aff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aff8:	9b06      	ldr	r3, [sp, #24]
 800affa:	2b01      	cmp	r3, #1
 800affc:	f77f ae35 	ble.w	800ac6a <_dtoa_r+0x792>
 800b000:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b002:	9307      	str	r3, [sp, #28]
 800b004:	e649      	b.n	800ac9a <_dtoa_r+0x7c2>
 800b006:	9b02      	ldr	r3, [sp, #8]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	dc03      	bgt.n	800b014 <_dtoa_r+0xb3c>
 800b00c:	9b06      	ldr	r3, [sp, #24]
 800b00e:	2b02      	cmp	r3, #2
 800b010:	f73f aecc 	bgt.w	800adac <_dtoa_r+0x8d4>
 800b014:	465d      	mov	r5, fp
 800b016:	4639      	mov	r1, r7
 800b018:	9804      	ldr	r0, [sp, #16]
 800b01a:	f7ff f9cf 	bl	800a3bc <quorem>
 800b01e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b022:	f805 8b01 	strb.w	r8, [r5], #1
 800b026:	9a02      	ldr	r2, [sp, #8]
 800b028:	eba5 030b 	sub.w	r3, r5, fp
 800b02c:	429a      	cmp	r2, r3
 800b02e:	ddb0      	ble.n	800af92 <_dtoa_r+0xaba>
 800b030:	2300      	movs	r3, #0
 800b032:	220a      	movs	r2, #10
 800b034:	9904      	ldr	r1, [sp, #16]
 800b036:	4620      	mov	r0, r4
 800b038:	f000 fa50 	bl	800b4dc <__multadd>
 800b03c:	9004      	str	r0, [sp, #16]
 800b03e:	e7ea      	b.n	800b016 <_dtoa_r+0xb3e>
 800b040:	0800c354 	.word	0x0800c354
 800b044:	0800c378 	.word	0x0800c378

0800b048 <__sflush_r>:
 800b048:	898a      	ldrh	r2, [r1, #12]
 800b04a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b04e:	4605      	mov	r5, r0
 800b050:	0710      	lsls	r0, r2, #28
 800b052:	460c      	mov	r4, r1
 800b054:	d458      	bmi.n	800b108 <__sflush_r+0xc0>
 800b056:	684b      	ldr	r3, [r1, #4]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	dc05      	bgt.n	800b068 <__sflush_r+0x20>
 800b05c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b05e:	2b00      	cmp	r3, #0
 800b060:	dc02      	bgt.n	800b068 <__sflush_r+0x20>
 800b062:	2000      	movs	r0, #0
 800b064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b068:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b06a:	2e00      	cmp	r6, #0
 800b06c:	d0f9      	beq.n	800b062 <__sflush_r+0x1a>
 800b06e:	2300      	movs	r3, #0
 800b070:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b074:	682f      	ldr	r7, [r5, #0]
 800b076:	6a21      	ldr	r1, [r4, #32]
 800b078:	602b      	str	r3, [r5, #0]
 800b07a:	d032      	beq.n	800b0e2 <__sflush_r+0x9a>
 800b07c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b07e:	89a3      	ldrh	r3, [r4, #12]
 800b080:	075a      	lsls	r2, r3, #29
 800b082:	d505      	bpl.n	800b090 <__sflush_r+0x48>
 800b084:	6863      	ldr	r3, [r4, #4]
 800b086:	1ac0      	subs	r0, r0, r3
 800b088:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b08a:	b10b      	cbz	r3, 800b090 <__sflush_r+0x48>
 800b08c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b08e:	1ac0      	subs	r0, r0, r3
 800b090:	2300      	movs	r3, #0
 800b092:	4602      	mov	r2, r0
 800b094:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b096:	6a21      	ldr	r1, [r4, #32]
 800b098:	4628      	mov	r0, r5
 800b09a:	47b0      	blx	r6
 800b09c:	1c43      	adds	r3, r0, #1
 800b09e:	89a3      	ldrh	r3, [r4, #12]
 800b0a0:	d106      	bne.n	800b0b0 <__sflush_r+0x68>
 800b0a2:	6829      	ldr	r1, [r5, #0]
 800b0a4:	291d      	cmp	r1, #29
 800b0a6:	d848      	bhi.n	800b13a <__sflush_r+0xf2>
 800b0a8:	4a29      	ldr	r2, [pc, #164]	; (800b150 <__sflush_r+0x108>)
 800b0aa:	40ca      	lsrs	r2, r1
 800b0ac:	07d6      	lsls	r6, r2, #31
 800b0ae:	d544      	bpl.n	800b13a <__sflush_r+0xf2>
 800b0b0:	2200      	movs	r2, #0
 800b0b2:	6062      	str	r2, [r4, #4]
 800b0b4:	04d9      	lsls	r1, r3, #19
 800b0b6:	6922      	ldr	r2, [r4, #16]
 800b0b8:	6022      	str	r2, [r4, #0]
 800b0ba:	d504      	bpl.n	800b0c6 <__sflush_r+0x7e>
 800b0bc:	1c42      	adds	r2, r0, #1
 800b0be:	d101      	bne.n	800b0c4 <__sflush_r+0x7c>
 800b0c0:	682b      	ldr	r3, [r5, #0]
 800b0c2:	b903      	cbnz	r3, 800b0c6 <__sflush_r+0x7e>
 800b0c4:	6560      	str	r0, [r4, #84]	; 0x54
 800b0c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b0c8:	602f      	str	r7, [r5, #0]
 800b0ca:	2900      	cmp	r1, #0
 800b0cc:	d0c9      	beq.n	800b062 <__sflush_r+0x1a>
 800b0ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b0d2:	4299      	cmp	r1, r3
 800b0d4:	d002      	beq.n	800b0dc <__sflush_r+0x94>
 800b0d6:	4628      	mov	r0, r5
 800b0d8:	f000 fc9e 	bl	800ba18 <_free_r>
 800b0dc:	2000      	movs	r0, #0
 800b0de:	6360      	str	r0, [r4, #52]	; 0x34
 800b0e0:	e7c0      	b.n	800b064 <__sflush_r+0x1c>
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	4628      	mov	r0, r5
 800b0e6:	47b0      	blx	r6
 800b0e8:	1c41      	adds	r1, r0, #1
 800b0ea:	d1c8      	bne.n	800b07e <__sflush_r+0x36>
 800b0ec:	682b      	ldr	r3, [r5, #0]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d0c5      	beq.n	800b07e <__sflush_r+0x36>
 800b0f2:	2b1d      	cmp	r3, #29
 800b0f4:	d001      	beq.n	800b0fa <__sflush_r+0xb2>
 800b0f6:	2b16      	cmp	r3, #22
 800b0f8:	d101      	bne.n	800b0fe <__sflush_r+0xb6>
 800b0fa:	602f      	str	r7, [r5, #0]
 800b0fc:	e7b1      	b.n	800b062 <__sflush_r+0x1a>
 800b0fe:	89a3      	ldrh	r3, [r4, #12]
 800b100:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b104:	81a3      	strh	r3, [r4, #12]
 800b106:	e7ad      	b.n	800b064 <__sflush_r+0x1c>
 800b108:	690f      	ldr	r7, [r1, #16]
 800b10a:	2f00      	cmp	r7, #0
 800b10c:	d0a9      	beq.n	800b062 <__sflush_r+0x1a>
 800b10e:	0793      	lsls	r3, r2, #30
 800b110:	680e      	ldr	r6, [r1, #0]
 800b112:	bf08      	it	eq
 800b114:	694b      	ldreq	r3, [r1, #20]
 800b116:	600f      	str	r7, [r1, #0]
 800b118:	bf18      	it	ne
 800b11a:	2300      	movne	r3, #0
 800b11c:	eba6 0807 	sub.w	r8, r6, r7
 800b120:	608b      	str	r3, [r1, #8]
 800b122:	f1b8 0f00 	cmp.w	r8, #0
 800b126:	dd9c      	ble.n	800b062 <__sflush_r+0x1a>
 800b128:	4643      	mov	r3, r8
 800b12a:	463a      	mov	r2, r7
 800b12c:	6a21      	ldr	r1, [r4, #32]
 800b12e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b130:	4628      	mov	r0, r5
 800b132:	47b0      	blx	r6
 800b134:	2800      	cmp	r0, #0
 800b136:	dc06      	bgt.n	800b146 <__sflush_r+0xfe>
 800b138:	89a3      	ldrh	r3, [r4, #12]
 800b13a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b13e:	81a3      	strh	r3, [r4, #12]
 800b140:	f04f 30ff 	mov.w	r0, #4294967295
 800b144:	e78e      	b.n	800b064 <__sflush_r+0x1c>
 800b146:	4407      	add	r7, r0
 800b148:	eba8 0800 	sub.w	r8, r8, r0
 800b14c:	e7e9      	b.n	800b122 <__sflush_r+0xda>
 800b14e:	bf00      	nop
 800b150:	20400001 	.word	0x20400001

0800b154 <_fflush_r>:
 800b154:	b538      	push	{r3, r4, r5, lr}
 800b156:	690b      	ldr	r3, [r1, #16]
 800b158:	4605      	mov	r5, r0
 800b15a:	460c      	mov	r4, r1
 800b15c:	b1db      	cbz	r3, 800b196 <_fflush_r+0x42>
 800b15e:	b118      	cbz	r0, 800b168 <_fflush_r+0x14>
 800b160:	6983      	ldr	r3, [r0, #24]
 800b162:	b90b      	cbnz	r3, 800b168 <_fflush_r+0x14>
 800b164:	f000 f860 	bl	800b228 <__sinit>
 800b168:	4b0c      	ldr	r3, [pc, #48]	; (800b19c <_fflush_r+0x48>)
 800b16a:	429c      	cmp	r4, r3
 800b16c:	d109      	bne.n	800b182 <_fflush_r+0x2e>
 800b16e:	686c      	ldr	r4, [r5, #4]
 800b170:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b174:	b17b      	cbz	r3, 800b196 <_fflush_r+0x42>
 800b176:	4621      	mov	r1, r4
 800b178:	4628      	mov	r0, r5
 800b17a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b17e:	f7ff bf63 	b.w	800b048 <__sflush_r>
 800b182:	4b07      	ldr	r3, [pc, #28]	; (800b1a0 <_fflush_r+0x4c>)
 800b184:	429c      	cmp	r4, r3
 800b186:	d101      	bne.n	800b18c <_fflush_r+0x38>
 800b188:	68ac      	ldr	r4, [r5, #8]
 800b18a:	e7f1      	b.n	800b170 <_fflush_r+0x1c>
 800b18c:	4b05      	ldr	r3, [pc, #20]	; (800b1a4 <_fflush_r+0x50>)
 800b18e:	429c      	cmp	r4, r3
 800b190:	bf08      	it	eq
 800b192:	68ec      	ldreq	r4, [r5, #12]
 800b194:	e7ec      	b.n	800b170 <_fflush_r+0x1c>
 800b196:	2000      	movs	r0, #0
 800b198:	bd38      	pop	{r3, r4, r5, pc}
 800b19a:	bf00      	nop
 800b19c:	0800c3a8 	.word	0x0800c3a8
 800b1a0:	0800c3c8 	.word	0x0800c3c8
 800b1a4:	0800c388 	.word	0x0800c388

0800b1a8 <std>:
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	b510      	push	{r4, lr}
 800b1ac:	4604      	mov	r4, r0
 800b1ae:	e9c0 3300 	strd	r3, r3, [r0]
 800b1b2:	6083      	str	r3, [r0, #8]
 800b1b4:	8181      	strh	r1, [r0, #12]
 800b1b6:	6643      	str	r3, [r0, #100]	; 0x64
 800b1b8:	81c2      	strh	r2, [r0, #14]
 800b1ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b1be:	6183      	str	r3, [r0, #24]
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	2208      	movs	r2, #8
 800b1c4:	305c      	adds	r0, #92	; 0x5c
 800b1c6:	f7fe faaa 	bl	800971e <memset>
 800b1ca:	4b05      	ldr	r3, [pc, #20]	; (800b1e0 <std+0x38>)
 800b1cc:	6263      	str	r3, [r4, #36]	; 0x24
 800b1ce:	4b05      	ldr	r3, [pc, #20]	; (800b1e4 <std+0x3c>)
 800b1d0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b1d2:	4b05      	ldr	r3, [pc, #20]	; (800b1e8 <std+0x40>)
 800b1d4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b1d6:	4b05      	ldr	r3, [pc, #20]	; (800b1ec <std+0x44>)
 800b1d8:	6224      	str	r4, [r4, #32]
 800b1da:	6323      	str	r3, [r4, #48]	; 0x30
 800b1dc:	bd10      	pop	{r4, pc}
 800b1de:	bf00      	nop
 800b1e0:	0800be09 	.word	0x0800be09
 800b1e4:	0800be2b 	.word	0x0800be2b
 800b1e8:	0800be63 	.word	0x0800be63
 800b1ec:	0800be87 	.word	0x0800be87

0800b1f0 <_cleanup_r>:
 800b1f0:	4901      	ldr	r1, [pc, #4]	; (800b1f8 <_cleanup_r+0x8>)
 800b1f2:	f000 b885 	b.w	800b300 <_fwalk_reent>
 800b1f6:	bf00      	nop
 800b1f8:	0800b155 	.word	0x0800b155

0800b1fc <__sfmoreglue>:
 800b1fc:	b570      	push	{r4, r5, r6, lr}
 800b1fe:	1e4a      	subs	r2, r1, #1
 800b200:	2568      	movs	r5, #104	; 0x68
 800b202:	4355      	muls	r5, r2
 800b204:	460e      	mov	r6, r1
 800b206:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b20a:	f000 fc53 	bl	800bab4 <_malloc_r>
 800b20e:	4604      	mov	r4, r0
 800b210:	b140      	cbz	r0, 800b224 <__sfmoreglue+0x28>
 800b212:	2100      	movs	r1, #0
 800b214:	e9c0 1600 	strd	r1, r6, [r0]
 800b218:	300c      	adds	r0, #12
 800b21a:	60a0      	str	r0, [r4, #8]
 800b21c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b220:	f7fe fa7d 	bl	800971e <memset>
 800b224:	4620      	mov	r0, r4
 800b226:	bd70      	pop	{r4, r5, r6, pc}

0800b228 <__sinit>:
 800b228:	6983      	ldr	r3, [r0, #24]
 800b22a:	b510      	push	{r4, lr}
 800b22c:	4604      	mov	r4, r0
 800b22e:	bb33      	cbnz	r3, 800b27e <__sinit+0x56>
 800b230:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800b234:	6503      	str	r3, [r0, #80]	; 0x50
 800b236:	4b12      	ldr	r3, [pc, #72]	; (800b280 <__sinit+0x58>)
 800b238:	4a12      	ldr	r2, [pc, #72]	; (800b284 <__sinit+0x5c>)
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	6282      	str	r2, [r0, #40]	; 0x28
 800b23e:	4298      	cmp	r0, r3
 800b240:	bf04      	itt	eq
 800b242:	2301      	moveq	r3, #1
 800b244:	6183      	streq	r3, [r0, #24]
 800b246:	f000 f81f 	bl	800b288 <__sfp>
 800b24a:	6060      	str	r0, [r4, #4]
 800b24c:	4620      	mov	r0, r4
 800b24e:	f000 f81b 	bl	800b288 <__sfp>
 800b252:	60a0      	str	r0, [r4, #8]
 800b254:	4620      	mov	r0, r4
 800b256:	f000 f817 	bl	800b288 <__sfp>
 800b25a:	2200      	movs	r2, #0
 800b25c:	60e0      	str	r0, [r4, #12]
 800b25e:	2104      	movs	r1, #4
 800b260:	6860      	ldr	r0, [r4, #4]
 800b262:	f7ff ffa1 	bl	800b1a8 <std>
 800b266:	2201      	movs	r2, #1
 800b268:	2109      	movs	r1, #9
 800b26a:	68a0      	ldr	r0, [r4, #8]
 800b26c:	f7ff ff9c 	bl	800b1a8 <std>
 800b270:	2202      	movs	r2, #2
 800b272:	2112      	movs	r1, #18
 800b274:	68e0      	ldr	r0, [r4, #12]
 800b276:	f7ff ff97 	bl	800b1a8 <std>
 800b27a:	2301      	movs	r3, #1
 800b27c:	61a3      	str	r3, [r4, #24]
 800b27e:	bd10      	pop	{r4, pc}
 800b280:	0800c344 	.word	0x0800c344
 800b284:	0800b1f1 	.word	0x0800b1f1

0800b288 <__sfp>:
 800b288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b28a:	4b1b      	ldr	r3, [pc, #108]	; (800b2f8 <__sfp+0x70>)
 800b28c:	681e      	ldr	r6, [r3, #0]
 800b28e:	69b3      	ldr	r3, [r6, #24]
 800b290:	4607      	mov	r7, r0
 800b292:	b913      	cbnz	r3, 800b29a <__sfp+0x12>
 800b294:	4630      	mov	r0, r6
 800b296:	f7ff ffc7 	bl	800b228 <__sinit>
 800b29a:	3648      	adds	r6, #72	; 0x48
 800b29c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b2a0:	3b01      	subs	r3, #1
 800b2a2:	d503      	bpl.n	800b2ac <__sfp+0x24>
 800b2a4:	6833      	ldr	r3, [r6, #0]
 800b2a6:	b133      	cbz	r3, 800b2b6 <__sfp+0x2e>
 800b2a8:	6836      	ldr	r6, [r6, #0]
 800b2aa:	e7f7      	b.n	800b29c <__sfp+0x14>
 800b2ac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b2b0:	b16d      	cbz	r5, 800b2ce <__sfp+0x46>
 800b2b2:	3468      	adds	r4, #104	; 0x68
 800b2b4:	e7f4      	b.n	800b2a0 <__sfp+0x18>
 800b2b6:	2104      	movs	r1, #4
 800b2b8:	4638      	mov	r0, r7
 800b2ba:	f7ff ff9f 	bl	800b1fc <__sfmoreglue>
 800b2be:	6030      	str	r0, [r6, #0]
 800b2c0:	2800      	cmp	r0, #0
 800b2c2:	d1f1      	bne.n	800b2a8 <__sfp+0x20>
 800b2c4:	230c      	movs	r3, #12
 800b2c6:	603b      	str	r3, [r7, #0]
 800b2c8:	4604      	mov	r4, r0
 800b2ca:	4620      	mov	r0, r4
 800b2cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2ce:	4b0b      	ldr	r3, [pc, #44]	; (800b2fc <__sfp+0x74>)
 800b2d0:	6665      	str	r5, [r4, #100]	; 0x64
 800b2d2:	e9c4 5500 	strd	r5, r5, [r4]
 800b2d6:	60a5      	str	r5, [r4, #8]
 800b2d8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800b2dc:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800b2e0:	2208      	movs	r2, #8
 800b2e2:	4629      	mov	r1, r5
 800b2e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b2e8:	f7fe fa19 	bl	800971e <memset>
 800b2ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b2f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b2f4:	e7e9      	b.n	800b2ca <__sfp+0x42>
 800b2f6:	bf00      	nop
 800b2f8:	0800c344 	.word	0x0800c344
 800b2fc:	ffff0001 	.word	0xffff0001

0800b300 <_fwalk_reent>:
 800b300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b304:	4680      	mov	r8, r0
 800b306:	4689      	mov	r9, r1
 800b308:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b30c:	2600      	movs	r6, #0
 800b30e:	b914      	cbnz	r4, 800b316 <_fwalk_reent+0x16>
 800b310:	4630      	mov	r0, r6
 800b312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b316:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800b31a:	3f01      	subs	r7, #1
 800b31c:	d501      	bpl.n	800b322 <_fwalk_reent+0x22>
 800b31e:	6824      	ldr	r4, [r4, #0]
 800b320:	e7f5      	b.n	800b30e <_fwalk_reent+0xe>
 800b322:	89ab      	ldrh	r3, [r5, #12]
 800b324:	2b01      	cmp	r3, #1
 800b326:	d907      	bls.n	800b338 <_fwalk_reent+0x38>
 800b328:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b32c:	3301      	adds	r3, #1
 800b32e:	d003      	beq.n	800b338 <_fwalk_reent+0x38>
 800b330:	4629      	mov	r1, r5
 800b332:	4640      	mov	r0, r8
 800b334:	47c8      	blx	r9
 800b336:	4306      	orrs	r6, r0
 800b338:	3568      	adds	r5, #104	; 0x68
 800b33a:	e7ee      	b.n	800b31a <_fwalk_reent+0x1a>

0800b33c <_localeconv_r>:
 800b33c:	4b04      	ldr	r3, [pc, #16]	; (800b350 <_localeconv_r+0x14>)
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	6a18      	ldr	r0, [r3, #32]
 800b342:	4b04      	ldr	r3, [pc, #16]	; (800b354 <_localeconv_r+0x18>)
 800b344:	2800      	cmp	r0, #0
 800b346:	bf08      	it	eq
 800b348:	4618      	moveq	r0, r3
 800b34a:	30f0      	adds	r0, #240	; 0xf0
 800b34c:	4770      	bx	lr
 800b34e:	bf00      	nop
 800b350:	20000d50 	.word	0x20000d50
 800b354:	20000db4 	.word	0x20000db4

0800b358 <__swhatbuf_r>:
 800b358:	b570      	push	{r4, r5, r6, lr}
 800b35a:	460e      	mov	r6, r1
 800b35c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b360:	2900      	cmp	r1, #0
 800b362:	b096      	sub	sp, #88	; 0x58
 800b364:	4614      	mov	r4, r2
 800b366:	461d      	mov	r5, r3
 800b368:	da07      	bge.n	800b37a <__swhatbuf_r+0x22>
 800b36a:	2300      	movs	r3, #0
 800b36c:	602b      	str	r3, [r5, #0]
 800b36e:	89b3      	ldrh	r3, [r6, #12]
 800b370:	061a      	lsls	r2, r3, #24
 800b372:	d410      	bmi.n	800b396 <__swhatbuf_r+0x3e>
 800b374:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b378:	e00e      	b.n	800b398 <__swhatbuf_r+0x40>
 800b37a:	466a      	mov	r2, sp
 800b37c:	f000 fdaa 	bl	800bed4 <_fstat_r>
 800b380:	2800      	cmp	r0, #0
 800b382:	dbf2      	blt.n	800b36a <__swhatbuf_r+0x12>
 800b384:	9a01      	ldr	r2, [sp, #4]
 800b386:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b38a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b38e:	425a      	negs	r2, r3
 800b390:	415a      	adcs	r2, r3
 800b392:	602a      	str	r2, [r5, #0]
 800b394:	e7ee      	b.n	800b374 <__swhatbuf_r+0x1c>
 800b396:	2340      	movs	r3, #64	; 0x40
 800b398:	2000      	movs	r0, #0
 800b39a:	6023      	str	r3, [r4, #0]
 800b39c:	b016      	add	sp, #88	; 0x58
 800b39e:	bd70      	pop	{r4, r5, r6, pc}

0800b3a0 <__smakebuf_r>:
 800b3a0:	898b      	ldrh	r3, [r1, #12]
 800b3a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b3a4:	079d      	lsls	r5, r3, #30
 800b3a6:	4606      	mov	r6, r0
 800b3a8:	460c      	mov	r4, r1
 800b3aa:	d507      	bpl.n	800b3bc <__smakebuf_r+0x1c>
 800b3ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b3b0:	6023      	str	r3, [r4, #0]
 800b3b2:	6123      	str	r3, [r4, #16]
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	6163      	str	r3, [r4, #20]
 800b3b8:	b002      	add	sp, #8
 800b3ba:	bd70      	pop	{r4, r5, r6, pc}
 800b3bc:	ab01      	add	r3, sp, #4
 800b3be:	466a      	mov	r2, sp
 800b3c0:	f7ff ffca 	bl	800b358 <__swhatbuf_r>
 800b3c4:	9900      	ldr	r1, [sp, #0]
 800b3c6:	4605      	mov	r5, r0
 800b3c8:	4630      	mov	r0, r6
 800b3ca:	f000 fb73 	bl	800bab4 <_malloc_r>
 800b3ce:	b948      	cbnz	r0, 800b3e4 <__smakebuf_r+0x44>
 800b3d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3d4:	059a      	lsls	r2, r3, #22
 800b3d6:	d4ef      	bmi.n	800b3b8 <__smakebuf_r+0x18>
 800b3d8:	f023 0303 	bic.w	r3, r3, #3
 800b3dc:	f043 0302 	orr.w	r3, r3, #2
 800b3e0:	81a3      	strh	r3, [r4, #12]
 800b3e2:	e7e3      	b.n	800b3ac <__smakebuf_r+0xc>
 800b3e4:	4b0d      	ldr	r3, [pc, #52]	; (800b41c <__smakebuf_r+0x7c>)
 800b3e6:	62b3      	str	r3, [r6, #40]	; 0x28
 800b3e8:	89a3      	ldrh	r3, [r4, #12]
 800b3ea:	6020      	str	r0, [r4, #0]
 800b3ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3f0:	81a3      	strh	r3, [r4, #12]
 800b3f2:	9b00      	ldr	r3, [sp, #0]
 800b3f4:	6163      	str	r3, [r4, #20]
 800b3f6:	9b01      	ldr	r3, [sp, #4]
 800b3f8:	6120      	str	r0, [r4, #16]
 800b3fa:	b15b      	cbz	r3, 800b414 <__smakebuf_r+0x74>
 800b3fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b400:	4630      	mov	r0, r6
 800b402:	f000 fd79 	bl	800bef8 <_isatty_r>
 800b406:	b128      	cbz	r0, 800b414 <__smakebuf_r+0x74>
 800b408:	89a3      	ldrh	r3, [r4, #12]
 800b40a:	f023 0303 	bic.w	r3, r3, #3
 800b40e:	f043 0301 	orr.w	r3, r3, #1
 800b412:	81a3      	strh	r3, [r4, #12]
 800b414:	89a3      	ldrh	r3, [r4, #12]
 800b416:	431d      	orrs	r5, r3
 800b418:	81a5      	strh	r5, [r4, #12]
 800b41a:	e7cd      	b.n	800b3b8 <__smakebuf_r+0x18>
 800b41c:	0800b1f1 	.word	0x0800b1f1

0800b420 <malloc>:
 800b420:	4b02      	ldr	r3, [pc, #8]	; (800b42c <malloc+0xc>)
 800b422:	4601      	mov	r1, r0
 800b424:	6818      	ldr	r0, [r3, #0]
 800b426:	f000 bb45 	b.w	800bab4 <_malloc_r>
 800b42a:	bf00      	nop
 800b42c:	20000d50 	.word	0x20000d50

0800b430 <memcpy>:
 800b430:	b510      	push	{r4, lr}
 800b432:	1e43      	subs	r3, r0, #1
 800b434:	440a      	add	r2, r1
 800b436:	4291      	cmp	r1, r2
 800b438:	d100      	bne.n	800b43c <memcpy+0xc>
 800b43a:	bd10      	pop	{r4, pc}
 800b43c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b440:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b444:	e7f7      	b.n	800b436 <memcpy+0x6>

0800b446 <_Balloc>:
 800b446:	b570      	push	{r4, r5, r6, lr}
 800b448:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b44a:	4604      	mov	r4, r0
 800b44c:	460e      	mov	r6, r1
 800b44e:	b93d      	cbnz	r5, 800b460 <_Balloc+0x1a>
 800b450:	2010      	movs	r0, #16
 800b452:	f7ff ffe5 	bl	800b420 <malloc>
 800b456:	6260      	str	r0, [r4, #36]	; 0x24
 800b458:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b45c:	6005      	str	r5, [r0, #0]
 800b45e:	60c5      	str	r5, [r0, #12]
 800b460:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b462:	68eb      	ldr	r3, [r5, #12]
 800b464:	b183      	cbz	r3, 800b488 <_Balloc+0x42>
 800b466:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b468:	68db      	ldr	r3, [r3, #12]
 800b46a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b46e:	b9b8      	cbnz	r0, 800b4a0 <_Balloc+0x5a>
 800b470:	2101      	movs	r1, #1
 800b472:	fa01 f506 	lsl.w	r5, r1, r6
 800b476:	1d6a      	adds	r2, r5, #5
 800b478:	0092      	lsls	r2, r2, #2
 800b47a:	4620      	mov	r0, r4
 800b47c:	f000 fabe 	bl	800b9fc <_calloc_r>
 800b480:	b160      	cbz	r0, 800b49c <_Balloc+0x56>
 800b482:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b486:	e00e      	b.n	800b4a6 <_Balloc+0x60>
 800b488:	2221      	movs	r2, #33	; 0x21
 800b48a:	2104      	movs	r1, #4
 800b48c:	4620      	mov	r0, r4
 800b48e:	f000 fab5 	bl	800b9fc <_calloc_r>
 800b492:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b494:	60e8      	str	r0, [r5, #12]
 800b496:	68db      	ldr	r3, [r3, #12]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d1e4      	bne.n	800b466 <_Balloc+0x20>
 800b49c:	2000      	movs	r0, #0
 800b49e:	bd70      	pop	{r4, r5, r6, pc}
 800b4a0:	6802      	ldr	r2, [r0, #0]
 800b4a2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b4a6:	2300      	movs	r3, #0
 800b4a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b4ac:	e7f7      	b.n	800b49e <_Balloc+0x58>

0800b4ae <_Bfree>:
 800b4ae:	b570      	push	{r4, r5, r6, lr}
 800b4b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b4b2:	4606      	mov	r6, r0
 800b4b4:	460d      	mov	r5, r1
 800b4b6:	b93c      	cbnz	r4, 800b4c8 <_Bfree+0x1a>
 800b4b8:	2010      	movs	r0, #16
 800b4ba:	f7ff ffb1 	bl	800b420 <malloc>
 800b4be:	6270      	str	r0, [r6, #36]	; 0x24
 800b4c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b4c4:	6004      	str	r4, [r0, #0]
 800b4c6:	60c4      	str	r4, [r0, #12]
 800b4c8:	b13d      	cbz	r5, 800b4da <_Bfree+0x2c>
 800b4ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b4cc:	686a      	ldr	r2, [r5, #4]
 800b4ce:	68db      	ldr	r3, [r3, #12]
 800b4d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b4d4:	6029      	str	r1, [r5, #0]
 800b4d6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b4da:	bd70      	pop	{r4, r5, r6, pc}

0800b4dc <__multadd>:
 800b4dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b4e0:	690d      	ldr	r5, [r1, #16]
 800b4e2:	461f      	mov	r7, r3
 800b4e4:	4606      	mov	r6, r0
 800b4e6:	460c      	mov	r4, r1
 800b4e8:	f101 0c14 	add.w	ip, r1, #20
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	f8dc 0000 	ldr.w	r0, [ip]
 800b4f2:	b281      	uxth	r1, r0
 800b4f4:	fb02 7101 	mla	r1, r2, r1, r7
 800b4f8:	0c0f      	lsrs	r7, r1, #16
 800b4fa:	0c00      	lsrs	r0, r0, #16
 800b4fc:	fb02 7000 	mla	r0, r2, r0, r7
 800b500:	b289      	uxth	r1, r1
 800b502:	3301      	adds	r3, #1
 800b504:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b508:	429d      	cmp	r5, r3
 800b50a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b50e:	f84c 1b04 	str.w	r1, [ip], #4
 800b512:	dcec      	bgt.n	800b4ee <__multadd+0x12>
 800b514:	b1d7      	cbz	r7, 800b54c <__multadd+0x70>
 800b516:	68a3      	ldr	r3, [r4, #8]
 800b518:	42ab      	cmp	r3, r5
 800b51a:	dc12      	bgt.n	800b542 <__multadd+0x66>
 800b51c:	6861      	ldr	r1, [r4, #4]
 800b51e:	4630      	mov	r0, r6
 800b520:	3101      	adds	r1, #1
 800b522:	f7ff ff90 	bl	800b446 <_Balloc>
 800b526:	6922      	ldr	r2, [r4, #16]
 800b528:	3202      	adds	r2, #2
 800b52a:	f104 010c 	add.w	r1, r4, #12
 800b52e:	4680      	mov	r8, r0
 800b530:	0092      	lsls	r2, r2, #2
 800b532:	300c      	adds	r0, #12
 800b534:	f7ff ff7c 	bl	800b430 <memcpy>
 800b538:	4621      	mov	r1, r4
 800b53a:	4630      	mov	r0, r6
 800b53c:	f7ff ffb7 	bl	800b4ae <_Bfree>
 800b540:	4644      	mov	r4, r8
 800b542:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b546:	3501      	adds	r5, #1
 800b548:	615f      	str	r7, [r3, #20]
 800b54a:	6125      	str	r5, [r4, #16]
 800b54c:	4620      	mov	r0, r4
 800b54e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b552 <__hi0bits>:
 800b552:	0c02      	lsrs	r2, r0, #16
 800b554:	0412      	lsls	r2, r2, #16
 800b556:	4603      	mov	r3, r0
 800b558:	b9b2      	cbnz	r2, 800b588 <__hi0bits+0x36>
 800b55a:	0403      	lsls	r3, r0, #16
 800b55c:	2010      	movs	r0, #16
 800b55e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b562:	bf04      	itt	eq
 800b564:	021b      	lsleq	r3, r3, #8
 800b566:	3008      	addeq	r0, #8
 800b568:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b56c:	bf04      	itt	eq
 800b56e:	011b      	lsleq	r3, r3, #4
 800b570:	3004      	addeq	r0, #4
 800b572:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b576:	bf04      	itt	eq
 800b578:	009b      	lsleq	r3, r3, #2
 800b57a:	3002      	addeq	r0, #2
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	db06      	blt.n	800b58e <__hi0bits+0x3c>
 800b580:	005b      	lsls	r3, r3, #1
 800b582:	d503      	bpl.n	800b58c <__hi0bits+0x3a>
 800b584:	3001      	adds	r0, #1
 800b586:	4770      	bx	lr
 800b588:	2000      	movs	r0, #0
 800b58a:	e7e8      	b.n	800b55e <__hi0bits+0xc>
 800b58c:	2020      	movs	r0, #32
 800b58e:	4770      	bx	lr

0800b590 <__lo0bits>:
 800b590:	6803      	ldr	r3, [r0, #0]
 800b592:	f013 0207 	ands.w	r2, r3, #7
 800b596:	4601      	mov	r1, r0
 800b598:	d00b      	beq.n	800b5b2 <__lo0bits+0x22>
 800b59a:	07da      	lsls	r2, r3, #31
 800b59c:	d423      	bmi.n	800b5e6 <__lo0bits+0x56>
 800b59e:	0798      	lsls	r0, r3, #30
 800b5a0:	bf49      	itett	mi
 800b5a2:	085b      	lsrmi	r3, r3, #1
 800b5a4:	089b      	lsrpl	r3, r3, #2
 800b5a6:	2001      	movmi	r0, #1
 800b5a8:	600b      	strmi	r3, [r1, #0]
 800b5aa:	bf5c      	itt	pl
 800b5ac:	600b      	strpl	r3, [r1, #0]
 800b5ae:	2002      	movpl	r0, #2
 800b5b0:	4770      	bx	lr
 800b5b2:	b298      	uxth	r0, r3
 800b5b4:	b9a8      	cbnz	r0, 800b5e2 <__lo0bits+0x52>
 800b5b6:	0c1b      	lsrs	r3, r3, #16
 800b5b8:	2010      	movs	r0, #16
 800b5ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b5be:	bf04      	itt	eq
 800b5c0:	0a1b      	lsreq	r3, r3, #8
 800b5c2:	3008      	addeq	r0, #8
 800b5c4:	071a      	lsls	r2, r3, #28
 800b5c6:	bf04      	itt	eq
 800b5c8:	091b      	lsreq	r3, r3, #4
 800b5ca:	3004      	addeq	r0, #4
 800b5cc:	079a      	lsls	r2, r3, #30
 800b5ce:	bf04      	itt	eq
 800b5d0:	089b      	lsreq	r3, r3, #2
 800b5d2:	3002      	addeq	r0, #2
 800b5d4:	07da      	lsls	r2, r3, #31
 800b5d6:	d402      	bmi.n	800b5de <__lo0bits+0x4e>
 800b5d8:	085b      	lsrs	r3, r3, #1
 800b5da:	d006      	beq.n	800b5ea <__lo0bits+0x5a>
 800b5dc:	3001      	adds	r0, #1
 800b5de:	600b      	str	r3, [r1, #0]
 800b5e0:	4770      	bx	lr
 800b5e2:	4610      	mov	r0, r2
 800b5e4:	e7e9      	b.n	800b5ba <__lo0bits+0x2a>
 800b5e6:	2000      	movs	r0, #0
 800b5e8:	4770      	bx	lr
 800b5ea:	2020      	movs	r0, #32
 800b5ec:	4770      	bx	lr

0800b5ee <__i2b>:
 800b5ee:	b510      	push	{r4, lr}
 800b5f0:	460c      	mov	r4, r1
 800b5f2:	2101      	movs	r1, #1
 800b5f4:	f7ff ff27 	bl	800b446 <_Balloc>
 800b5f8:	2201      	movs	r2, #1
 800b5fa:	6144      	str	r4, [r0, #20]
 800b5fc:	6102      	str	r2, [r0, #16]
 800b5fe:	bd10      	pop	{r4, pc}

0800b600 <__multiply>:
 800b600:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b604:	4614      	mov	r4, r2
 800b606:	690a      	ldr	r2, [r1, #16]
 800b608:	6923      	ldr	r3, [r4, #16]
 800b60a:	429a      	cmp	r2, r3
 800b60c:	bfb8      	it	lt
 800b60e:	460b      	movlt	r3, r1
 800b610:	4688      	mov	r8, r1
 800b612:	bfbc      	itt	lt
 800b614:	46a0      	movlt	r8, r4
 800b616:	461c      	movlt	r4, r3
 800b618:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b61c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800b620:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b624:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b628:	eb07 0609 	add.w	r6, r7, r9
 800b62c:	42b3      	cmp	r3, r6
 800b62e:	bfb8      	it	lt
 800b630:	3101      	addlt	r1, #1
 800b632:	f7ff ff08 	bl	800b446 <_Balloc>
 800b636:	f100 0514 	add.w	r5, r0, #20
 800b63a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800b63e:	462b      	mov	r3, r5
 800b640:	2200      	movs	r2, #0
 800b642:	4573      	cmp	r3, lr
 800b644:	d316      	bcc.n	800b674 <__multiply+0x74>
 800b646:	f104 0214 	add.w	r2, r4, #20
 800b64a:	f108 0114 	add.w	r1, r8, #20
 800b64e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800b652:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800b656:	9300      	str	r3, [sp, #0]
 800b658:	9b00      	ldr	r3, [sp, #0]
 800b65a:	9201      	str	r2, [sp, #4]
 800b65c:	4293      	cmp	r3, r2
 800b65e:	d80c      	bhi.n	800b67a <__multiply+0x7a>
 800b660:	2e00      	cmp	r6, #0
 800b662:	dd03      	ble.n	800b66c <__multiply+0x6c>
 800b664:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d05d      	beq.n	800b728 <__multiply+0x128>
 800b66c:	6106      	str	r6, [r0, #16]
 800b66e:	b003      	add	sp, #12
 800b670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b674:	f843 2b04 	str.w	r2, [r3], #4
 800b678:	e7e3      	b.n	800b642 <__multiply+0x42>
 800b67a:	f8b2 b000 	ldrh.w	fp, [r2]
 800b67e:	f1bb 0f00 	cmp.w	fp, #0
 800b682:	d023      	beq.n	800b6cc <__multiply+0xcc>
 800b684:	4689      	mov	r9, r1
 800b686:	46ac      	mov	ip, r5
 800b688:	f04f 0800 	mov.w	r8, #0
 800b68c:	f859 4b04 	ldr.w	r4, [r9], #4
 800b690:	f8dc a000 	ldr.w	sl, [ip]
 800b694:	b2a3      	uxth	r3, r4
 800b696:	fa1f fa8a 	uxth.w	sl, sl
 800b69a:	fb0b a303 	mla	r3, fp, r3, sl
 800b69e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800b6a2:	f8dc 4000 	ldr.w	r4, [ip]
 800b6a6:	4443      	add	r3, r8
 800b6a8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b6ac:	fb0b 840a 	mla	r4, fp, sl, r8
 800b6b0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800b6b4:	46e2      	mov	sl, ip
 800b6b6:	b29b      	uxth	r3, r3
 800b6b8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b6bc:	454f      	cmp	r7, r9
 800b6be:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800b6c2:	f84a 3b04 	str.w	r3, [sl], #4
 800b6c6:	d82b      	bhi.n	800b720 <__multiply+0x120>
 800b6c8:	f8cc 8004 	str.w	r8, [ip, #4]
 800b6cc:	9b01      	ldr	r3, [sp, #4]
 800b6ce:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800b6d2:	3204      	adds	r2, #4
 800b6d4:	f1ba 0f00 	cmp.w	sl, #0
 800b6d8:	d020      	beq.n	800b71c <__multiply+0x11c>
 800b6da:	682b      	ldr	r3, [r5, #0]
 800b6dc:	4689      	mov	r9, r1
 800b6de:	46a8      	mov	r8, r5
 800b6e0:	f04f 0b00 	mov.w	fp, #0
 800b6e4:	f8b9 c000 	ldrh.w	ip, [r9]
 800b6e8:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800b6ec:	fb0a 440c 	mla	r4, sl, ip, r4
 800b6f0:	445c      	add	r4, fp
 800b6f2:	46c4      	mov	ip, r8
 800b6f4:	b29b      	uxth	r3, r3
 800b6f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800b6fa:	f84c 3b04 	str.w	r3, [ip], #4
 800b6fe:	f859 3b04 	ldr.w	r3, [r9], #4
 800b702:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800b706:	0c1b      	lsrs	r3, r3, #16
 800b708:	fb0a b303 	mla	r3, sl, r3, fp
 800b70c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800b710:	454f      	cmp	r7, r9
 800b712:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800b716:	d805      	bhi.n	800b724 <__multiply+0x124>
 800b718:	f8c8 3004 	str.w	r3, [r8, #4]
 800b71c:	3504      	adds	r5, #4
 800b71e:	e79b      	b.n	800b658 <__multiply+0x58>
 800b720:	46d4      	mov	ip, sl
 800b722:	e7b3      	b.n	800b68c <__multiply+0x8c>
 800b724:	46e0      	mov	r8, ip
 800b726:	e7dd      	b.n	800b6e4 <__multiply+0xe4>
 800b728:	3e01      	subs	r6, #1
 800b72a:	e799      	b.n	800b660 <__multiply+0x60>

0800b72c <__pow5mult>:
 800b72c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b730:	4615      	mov	r5, r2
 800b732:	f012 0203 	ands.w	r2, r2, #3
 800b736:	4606      	mov	r6, r0
 800b738:	460f      	mov	r7, r1
 800b73a:	d007      	beq.n	800b74c <__pow5mult+0x20>
 800b73c:	3a01      	subs	r2, #1
 800b73e:	4c21      	ldr	r4, [pc, #132]	; (800b7c4 <__pow5mult+0x98>)
 800b740:	2300      	movs	r3, #0
 800b742:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b746:	f7ff fec9 	bl	800b4dc <__multadd>
 800b74a:	4607      	mov	r7, r0
 800b74c:	10ad      	asrs	r5, r5, #2
 800b74e:	d035      	beq.n	800b7bc <__pow5mult+0x90>
 800b750:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b752:	b93c      	cbnz	r4, 800b764 <__pow5mult+0x38>
 800b754:	2010      	movs	r0, #16
 800b756:	f7ff fe63 	bl	800b420 <malloc>
 800b75a:	6270      	str	r0, [r6, #36]	; 0x24
 800b75c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b760:	6004      	str	r4, [r0, #0]
 800b762:	60c4      	str	r4, [r0, #12]
 800b764:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b768:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b76c:	b94c      	cbnz	r4, 800b782 <__pow5mult+0x56>
 800b76e:	f240 2171 	movw	r1, #625	; 0x271
 800b772:	4630      	mov	r0, r6
 800b774:	f7ff ff3b 	bl	800b5ee <__i2b>
 800b778:	2300      	movs	r3, #0
 800b77a:	f8c8 0008 	str.w	r0, [r8, #8]
 800b77e:	4604      	mov	r4, r0
 800b780:	6003      	str	r3, [r0, #0]
 800b782:	f04f 0800 	mov.w	r8, #0
 800b786:	07eb      	lsls	r3, r5, #31
 800b788:	d50a      	bpl.n	800b7a0 <__pow5mult+0x74>
 800b78a:	4639      	mov	r1, r7
 800b78c:	4622      	mov	r2, r4
 800b78e:	4630      	mov	r0, r6
 800b790:	f7ff ff36 	bl	800b600 <__multiply>
 800b794:	4639      	mov	r1, r7
 800b796:	4681      	mov	r9, r0
 800b798:	4630      	mov	r0, r6
 800b79a:	f7ff fe88 	bl	800b4ae <_Bfree>
 800b79e:	464f      	mov	r7, r9
 800b7a0:	106d      	asrs	r5, r5, #1
 800b7a2:	d00b      	beq.n	800b7bc <__pow5mult+0x90>
 800b7a4:	6820      	ldr	r0, [r4, #0]
 800b7a6:	b938      	cbnz	r0, 800b7b8 <__pow5mult+0x8c>
 800b7a8:	4622      	mov	r2, r4
 800b7aa:	4621      	mov	r1, r4
 800b7ac:	4630      	mov	r0, r6
 800b7ae:	f7ff ff27 	bl	800b600 <__multiply>
 800b7b2:	6020      	str	r0, [r4, #0]
 800b7b4:	f8c0 8000 	str.w	r8, [r0]
 800b7b8:	4604      	mov	r4, r0
 800b7ba:	e7e4      	b.n	800b786 <__pow5mult+0x5a>
 800b7bc:	4638      	mov	r0, r7
 800b7be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b7c2:	bf00      	nop
 800b7c4:	0800c4d8 	.word	0x0800c4d8

0800b7c8 <__lshift>:
 800b7c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b7cc:	460c      	mov	r4, r1
 800b7ce:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b7d2:	6923      	ldr	r3, [r4, #16]
 800b7d4:	6849      	ldr	r1, [r1, #4]
 800b7d6:	eb0a 0903 	add.w	r9, sl, r3
 800b7da:	68a3      	ldr	r3, [r4, #8]
 800b7dc:	4607      	mov	r7, r0
 800b7de:	4616      	mov	r6, r2
 800b7e0:	f109 0501 	add.w	r5, r9, #1
 800b7e4:	42ab      	cmp	r3, r5
 800b7e6:	db32      	blt.n	800b84e <__lshift+0x86>
 800b7e8:	4638      	mov	r0, r7
 800b7ea:	f7ff fe2c 	bl	800b446 <_Balloc>
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	4680      	mov	r8, r0
 800b7f2:	f100 0114 	add.w	r1, r0, #20
 800b7f6:	461a      	mov	r2, r3
 800b7f8:	4553      	cmp	r3, sl
 800b7fa:	db2b      	blt.n	800b854 <__lshift+0x8c>
 800b7fc:	6920      	ldr	r0, [r4, #16]
 800b7fe:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b802:	f104 0314 	add.w	r3, r4, #20
 800b806:	f016 021f 	ands.w	r2, r6, #31
 800b80a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b80e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b812:	d025      	beq.n	800b860 <__lshift+0x98>
 800b814:	f1c2 0e20 	rsb	lr, r2, #32
 800b818:	2000      	movs	r0, #0
 800b81a:	681e      	ldr	r6, [r3, #0]
 800b81c:	468a      	mov	sl, r1
 800b81e:	4096      	lsls	r6, r2
 800b820:	4330      	orrs	r0, r6
 800b822:	f84a 0b04 	str.w	r0, [sl], #4
 800b826:	f853 0b04 	ldr.w	r0, [r3], #4
 800b82a:	459c      	cmp	ip, r3
 800b82c:	fa20 f00e 	lsr.w	r0, r0, lr
 800b830:	d814      	bhi.n	800b85c <__lshift+0x94>
 800b832:	6048      	str	r0, [r1, #4]
 800b834:	b108      	cbz	r0, 800b83a <__lshift+0x72>
 800b836:	f109 0502 	add.w	r5, r9, #2
 800b83a:	3d01      	subs	r5, #1
 800b83c:	4638      	mov	r0, r7
 800b83e:	f8c8 5010 	str.w	r5, [r8, #16]
 800b842:	4621      	mov	r1, r4
 800b844:	f7ff fe33 	bl	800b4ae <_Bfree>
 800b848:	4640      	mov	r0, r8
 800b84a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b84e:	3101      	adds	r1, #1
 800b850:	005b      	lsls	r3, r3, #1
 800b852:	e7c7      	b.n	800b7e4 <__lshift+0x1c>
 800b854:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b858:	3301      	adds	r3, #1
 800b85a:	e7cd      	b.n	800b7f8 <__lshift+0x30>
 800b85c:	4651      	mov	r1, sl
 800b85e:	e7dc      	b.n	800b81a <__lshift+0x52>
 800b860:	3904      	subs	r1, #4
 800b862:	f853 2b04 	ldr.w	r2, [r3], #4
 800b866:	f841 2f04 	str.w	r2, [r1, #4]!
 800b86a:	459c      	cmp	ip, r3
 800b86c:	d8f9      	bhi.n	800b862 <__lshift+0x9a>
 800b86e:	e7e4      	b.n	800b83a <__lshift+0x72>

0800b870 <__mcmp>:
 800b870:	6903      	ldr	r3, [r0, #16]
 800b872:	690a      	ldr	r2, [r1, #16]
 800b874:	1a9b      	subs	r3, r3, r2
 800b876:	b530      	push	{r4, r5, lr}
 800b878:	d10c      	bne.n	800b894 <__mcmp+0x24>
 800b87a:	0092      	lsls	r2, r2, #2
 800b87c:	3014      	adds	r0, #20
 800b87e:	3114      	adds	r1, #20
 800b880:	1884      	adds	r4, r0, r2
 800b882:	4411      	add	r1, r2
 800b884:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b888:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b88c:	4295      	cmp	r5, r2
 800b88e:	d003      	beq.n	800b898 <__mcmp+0x28>
 800b890:	d305      	bcc.n	800b89e <__mcmp+0x2e>
 800b892:	2301      	movs	r3, #1
 800b894:	4618      	mov	r0, r3
 800b896:	bd30      	pop	{r4, r5, pc}
 800b898:	42a0      	cmp	r0, r4
 800b89a:	d3f3      	bcc.n	800b884 <__mcmp+0x14>
 800b89c:	e7fa      	b.n	800b894 <__mcmp+0x24>
 800b89e:	f04f 33ff 	mov.w	r3, #4294967295
 800b8a2:	e7f7      	b.n	800b894 <__mcmp+0x24>

0800b8a4 <__mdiff>:
 800b8a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8a8:	460d      	mov	r5, r1
 800b8aa:	4607      	mov	r7, r0
 800b8ac:	4611      	mov	r1, r2
 800b8ae:	4628      	mov	r0, r5
 800b8b0:	4614      	mov	r4, r2
 800b8b2:	f7ff ffdd 	bl	800b870 <__mcmp>
 800b8b6:	1e06      	subs	r6, r0, #0
 800b8b8:	d108      	bne.n	800b8cc <__mdiff+0x28>
 800b8ba:	4631      	mov	r1, r6
 800b8bc:	4638      	mov	r0, r7
 800b8be:	f7ff fdc2 	bl	800b446 <_Balloc>
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b8c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8cc:	bfa4      	itt	ge
 800b8ce:	4623      	movge	r3, r4
 800b8d0:	462c      	movge	r4, r5
 800b8d2:	4638      	mov	r0, r7
 800b8d4:	6861      	ldr	r1, [r4, #4]
 800b8d6:	bfa6      	itte	ge
 800b8d8:	461d      	movge	r5, r3
 800b8da:	2600      	movge	r6, #0
 800b8dc:	2601      	movlt	r6, #1
 800b8de:	f7ff fdb2 	bl	800b446 <_Balloc>
 800b8e2:	692b      	ldr	r3, [r5, #16]
 800b8e4:	60c6      	str	r6, [r0, #12]
 800b8e6:	6926      	ldr	r6, [r4, #16]
 800b8e8:	f105 0914 	add.w	r9, r5, #20
 800b8ec:	f104 0214 	add.w	r2, r4, #20
 800b8f0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b8f4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b8f8:	f100 0514 	add.w	r5, r0, #20
 800b8fc:	f04f 0e00 	mov.w	lr, #0
 800b900:	f852 ab04 	ldr.w	sl, [r2], #4
 800b904:	f859 4b04 	ldr.w	r4, [r9], #4
 800b908:	fa1e f18a 	uxtah	r1, lr, sl
 800b90c:	b2a3      	uxth	r3, r4
 800b90e:	1ac9      	subs	r1, r1, r3
 800b910:	0c23      	lsrs	r3, r4, #16
 800b912:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b916:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b91a:	b289      	uxth	r1, r1
 800b91c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b920:	45c8      	cmp	r8, r9
 800b922:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b926:	4694      	mov	ip, r2
 800b928:	f845 3b04 	str.w	r3, [r5], #4
 800b92c:	d8e8      	bhi.n	800b900 <__mdiff+0x5c>
 800b92e:	45bc      	cmp	ip, r7
 800b930:	d304      	bcc.n	800b93c <__mdiff+0x98>
 800b932:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b936:	b183      	cbz	r3, 800b95a <__mdiff+0xb6>
 800b938:	6106      	str	r6, [r0, #16]
 800b93a:	e7c5      	b.n	800b8c8 <__mdiff+0x24>
 800b93c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b940:	fa1e f381 	uxtah	r3, lr, r1
 800b944:	141a      	asrs	r2, r3, #16
 800b946:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b94a:	b29b      	uxth	r3, r3
 800b94c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b950:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b954:	f845 3b04 	str.w	r3, [r5], #4
 800b958:	e7e9      	b.n	800b92e <__mdiff+0x8a>
 800b95a:	3e01      	subs	r6, #1
 800b95c:	e7e9      	b.n	800b932 <__mdiff+0x8e>

0800b95e <__d2b>:
 800b95e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b962:	460e      	mov	r6, r1
 800b964:	2101      	movs	r1, #1
 800b966:	ec59 8b10 	vmov	r8, r9, d0
 800b96a:	4615      	mov	r5, r2
 800b96c:	f7ff fd6b 	bl	800b446 <_Balloc>
 800b970:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b974:	4607      	mov	r7, r0
 800b976:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b97a:	bb34      	cbnz	r4, 800b9ca <__d2b+0x6c>
 800b97c:	9301      	str	r3, [sp, #4]
 800b97e:	f1b8 0300 	subs.w	r3, r8, #0
 800b982:	d027      	beq.n	800b9d4 <__d2b+0x76>
 800b984:	a802      	add	r0, sp, #8
 800b986:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b98a:	f7ff fe01 	bl	800b590 <__lo0bits>
 800b98e:	9900      	ldr	r1, [sp, #0]
 800b990:	b1f0      	cbz	r0, 800b9d0 <__d2b+0x72>
 800b992:	9a01      	ldr	r2, [sp, #4]
 800b994:	f1c0 0320 	rsb	r3, r0, #32
 800b998:	fa02 f303 	lsl.w	r3, r2, r3
 800b99c:	430b      	orrs	r3, r1
 800b99e:	40c2      	lsrs	r2, r0
 800b9a0:	617b      	str	r3, [r7, #20]
 800b9a2:	9201      	str	r2, [sp, #4]
 800b9a4:	9b01      	ldr	r3, [sp, #4]
 800b9a6:	61bb      	str	r3, [r7, #24]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	bf14      	ite	ne
 800b9ac:	2102      	movne	r1, #2
 800b9ae:	2101      	moveq	r1, #1
 800b9b0:	6139      	str	r1, [r7, #16]
 800b9b2:	b1c4      	cbz	r4, 800b9e6 <__d2b+0x88>
 800b9b4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b9b8:	4404      	add	r4, r0
 800b9ba:	6034      	str	r4, [r6, #0]
 800b9bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b9c0:	6028      	str	r0, [r5, #0]
 800b9c2:	4638      	mov	r0, r7
 800b9c4:	b003      	add	sp, #12
 800b9c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b9ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b9ce:	e7d5      	b.n	800b97c <__d2b+0x1e>
 800b9d0:	6179      	str	r1, [r7, #20]
 800b9d2:	e7e7      	b.n	800b9a4 <__d2b+0x46>
 800b9d4:	a801      	add	r0, sp, #4
 800b9d6:	f7ff fddb 	bl	800b590 <__lo0bits>
 800b9da:	9b01      	ldr	r3, [sp, #4]
 800b9dc:	617b      	str	r3, [r7, #20]
 800b9de:	2101      	movs	r1, #1
 800b9e0:	6139      	str	r1, [r7, #16]
 800b9e2:	3020      	adds	r0, #32
 800b9e4:	e7e5      	b.n	800b9b2 <__d2b+0x54>
 800b9e6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b9ea:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b9ee:	6030      	str	r0, [r6, #0]
 800b9f0:	6918      	ldr	r0, [r3, #16]
 800b9f2:	f7ff fdae 	bl	800b552 <__hi0bits>
 800b9f6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b9fa:	e7e1      	b.n	800b9c0 <__d2b+0x62>

0800b9fc <_calloc_r>:
 800b9fc:	b538      	push	{r3, r4, r5, lr}
 800b9fe:	fb02 f401 	mul.w	r4, r2, r1
 800ba02:	4621      	mov	r1, r4
 800ba04:	f000 f856 	bl	800bab4 <_malloc_r>
 800ba08:	4605      	mov	r5, r0
 800ba0a:	b118      	cbz	r0, 800ba14 <_calloc_r+0x18>
 800ba0c:	4622      	mov	r2, r4
 800ba0e:	2100      	movs	r1, #0
 800ba10:	f7fd fe85 	bl	800971e <memset>
 800ba14:	4628      	mov	r0, r5
 800ba16:	bd38      	pop	{r3, r4, r5, pc}

0800ba18 <_free_r>:
 800ba18:	b538      	push	{r3, r4, r5, lr}
 800ba1a:	4605      	mov	r5, r0
 800ba1c:	2900      	cmp	r1, #0
 800ba1e:	d045      	beq.n	800baac <_free_r+0x94>
 800ba20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba24:	1f0c      	subs	r4, r1, #4
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	bfb8      	it	lt
 800ba2a:	18e4      	addlt	r4, r4, r3
 800ba2c:	f000 fa98 	bl	800bf60 <__malloc_lock>
 800ba30:	4a1f      	ldr	r2, [pc, #124]	; (800bab0 <_free_r+0x98>)
 800ba32:	6813      	ldr	r3, [r2, #0]
 800ba34:	4610      	mov	r0, r2
 800ba36:	b933      	cbnz	r3, 800ba46 <_free_r+0x2e>
 800ba38:	6063      	str	r3, [r4, #4]
 800ba3a:	6014      	str	r4, [r2, #0]
 800ba3c:	4628      	mov	r0, r5
 800ba3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba42:	f000 ba8e 	b.w	800bf62 <__malloc_unlock>
 800ba46:	42a3      	cmp	r3, r4
 800ba48:	d90c      	bls.n	800ba64 <_free_r+0x4c>
 800ba4a:	6821      	ldr	r1, [r4, #0]
 800ba4c:	1862      	adds	r2, r4, r1
 800ba4e:	4293      	cmp	r3, r2
 800ba50:	bf04      	itt	eq
 800ba52:	681a      	ldreq	r2, [r3, #0]
 800ba54:	685b      	ldreq	r3, [r3, #4]
 800ba56:	6063      	str	r3, [r4, #4]
 800ba58:	bf04      	itt	eq
 800ba5a:	1852      	addeq	r2, r2, r1
 800ba5c:	6022      	streq	r2, [r4, #0]
 800ba5e:	6004      	str	r4, [r0, #0]
 800ba60:	e7ec      	b.n	800ba3c <_free_r+0x24>
 800ba62:	4613      	mov	r3, r2
 800ba64:	685a      	ldr	r2, [r3, #4]
 800ba66:	b10a      	cbz	r2, 800ba6c <_free_r+0x54>
 800ba68:	42a2      	cmp	r2, r4
 800ba6a:	d9fa      	bls.n	800ba62 <_free_r+0x4a>
 800ba6c:	6819      	ldr	r1, [r3, #0]
 800ba6e:	1858      	adds	r0, r3, r1
 800ba70:	42a0      	cmp	r0, r4
 800ba72:	d10b      	bne.n	800ba8c <_free_r+0x74>
 800ba74:	6820      	ldr	r0, [r4, #0]
 800ba76:	4401      	add	r1, r0
 800ba78:	1858      	adds	r0, r3, r1
 800ba7a:	4282      	cmp	r2, r0
 800ba7c:	6019      	str	r1, [r3, #0]
 800ba7e:	d1dd      	bne.n	800ba3c <_free_r+0x24>
 800ba80:	6810      	ldr	r0, [r2, #0]
 800ba82:	6852      	ldr	r2, [r2, #4]
 800ba84:	605a      	str	r2, [r3, #4]
 800ba86:	4401      	add	r1, r0
 800ba88:	6019      	str	r1, [r3, #0]
 800ba8a:	e7d7      	b.n	800ba3c <_free_r+0x24>
 800ba8c:	d902      	bls.n	800ba94 <_free_r+0x7c>
 800ba8e:	230c      	movs	r3, #12
 800ba90:	602b      	str	r3, [r5, #0]
 800ba92:	e7d3      	b.n	800ba3c <_free_r+0x24>
 800ba94:	6820      	ldr	r0, [r4, #0]
 800ba96:	1821      	adds	r1, r4, r0
 800ba98:	428a      	cmp	r2, r1
 800ba9a:	bf04      	itt	eq
 800ba9c:	6811      	ldreq	r1, [r2, #0]
 800ba9e:	6852      	ldreq	r2, [r2, #4]
 800baa0:	6062      	str	r2, [r4, #4]
 800baa2:	bf04      	itt	eq
 800baa4:	1809      	addeq	r1, r1, r0
 800baa6:	6021      	streq	r1, [r4, #0]
 800baa8:	605c      	str	r4, [r3, #4]
 800baaa:	e7c7      	b.n	800ba3c <_free_r+0x24>
 800baac:	bd38      	pop	{r3, r4, r5, pc}
 800baae:	bf00      	nop
 800bab0:	20000ff8 	.word	0x20000ff8

0800bab4 <_malloc_r>:
 800bab4:	b570      	push	{r4, r5, r6, lr}
 800bab6:	1ccd      	adds	r5, r1, #3
 800bab8:	f025 0503 	bic.w	r5, r5, #3
 800babc:	3508      	adds	r5, #8
 800babe:	2d0c      	cmp	r5, #12
 800bac0:	bf38      	it	cc
 800bac2:	250c      	movcc	r5, #12
 800bac4:	2d00      	cmp	r5, #0
 800bac6:	4606      	mov	r6, r0
 800bac8:	db01      	blt.n	800bace <_malloc_r+0x1a>
 800baca:	42a9      	cmp	r1, r5
 800bacc:	d903      	bls.n	800bad6 <_malloc_r+0x22>
 800bace:	230c      	movs	r3, #12
 800bad0:	6033      	str	r3, [r6, #0]
 800bad2:	2000      	movs	r0, #0
 800bad4:	bd70      	pop	{r4, r5, r6, pc}
 800bad6:	f000 fa43 	bl	800bf60 <__malloc_lock>
 800bada:	4a21      	ldr	r2, [pc, #132]	; (800bb60 <_malloc_r+0xac>)
 800badc:	6814      	ldr	r4, [r2, #0]
 800bade:	4621      	mov	r1, r4
 800bae0:	b991      	cbnz	r1, 800bb08 <_malloc_r+0x54>
 800bae2:	4c20      	ldr	r4, [pc, #128]	; (800bb64 <_malloc_r+0xb0>)
 800bae4:	6823      	ldr	r3, [r4, #0]
 800bae6:	b91b      	cbnz	r3, 800baf0 <_malloc_r+0x3c>
 800bae8:	4630      	mov	r0, r6
 800baea:	f000 f97d 	bl	800bde8 <_sbrk_r>
 800baee:	6020      	str	r0, [r4, #0]
 800baf0:	4629      	mov	r1, r5
 800baf2:	4630      	mov	r0, r6
 800baf4:	f000 f978 	bl	800bde8 <_sbrk_r>
 800baf8:	1c43      	adds	r3, r0, #1
 800bafa:	d124      	bne.n	800bb46 <_malloc_r+0x92>
 800bafc:	230c      	movs	r3, #12
 800bafe:	6033      	str	r3, [r6, #0]
 800bb00:	4630      	mov	r0, r6
 800bb02:	f000 fa2e 	bl	800bf62 <__malloc_unlock>
 800bb06:	e7e4      	b.n	800bad2 <_malloc_r+0x1e>
 800bb08:	680b      	ldr	r3, [r1, #0]
 800bb0a:	1b5b      	subs	r3, r3, r5
 800bb0c:	d418      	bmi.n	800bb40 <_malloc_r+0x8c>
 800bb0e:	2b0b      	cmp	r3, #11
 800bb10:	d90f      	bls.n	800bb32 <_malloc_r+0x7e>
 800bb12:	600b      	str	r3, [r1, #0]
 800bb14:	50cd      	str	r5, [r1, r3]
 800bb16:	18cc      	adds	r4, r1, r3
 800bb18:	4630      	mov	r0, r6
 800bb1a:	f000 fa22 	bl	800bf62 <__malloc_unlock>
 800bb1e:	f104 000b 	add.w	r0, r4, #11
 800bb22:	1d23      	adds	r3, r4, #4
 800bb24:	f020 0007 	bic.w	r0, r0, #7
 800bb28:	1ac3      	subs	r3, r0, r3
 800bb2a:	d0d3      	beq.n	800bad4 <_malloc_r+0x20>
 800bb2c:	425a      	negs	r2, r3
 800bb2e:	50e2      	str	r2, [r4, r3]
 800bb30:	e7d0      	b.n	800bad4 <_malloc_r+0x20>
 800bb32:	428c      	cmp	r4, r1
 800bb34:	684b      	ldr	r3, [r1, #4]
 800bb36:	bf16      	itet	ne
 800bb38:	6063      	strne	r3, [r4, #4]
 800bb3a:	6013      	streq	r3, [r2, #0]
 800bb3c:	460c      	movne	r4, r1
 800bb3e:	e7eb      	b.n	800bb18 <_malloc_r+0x64>
 800bb40:	460c      	mov	r4, r1
 800bb42:	6849      	ldr	r1, [r1, #4]
 800bb44:	e7cc      	b.n	800bae0 <_malloc_r+0x2c>
 800bb46:	1cc4      	adds	r4, r0, #3
 800bb48:	f024 0403 	bic.w	r4, r4, #3
 800bb4c:	42a0      	cmp	r0, r4
 800bb4e:	d005      	beq.n	800bb5c <_malloc_r+0xa8>
 800bb50:	1a21      	subs	r1, r4, r0
 800bb52:	4630      	mov	r0, r6
 800bb54:	f000 f948 	bl	800bde8 <_sbrk_r>
 800bb58:	3001      	adds	r0, #1
 800bb5a:	d0cf      	beq.n	800bafc <_malloc_r+0x48>
 800bb5c:	6025      	str	r5, [r4, #0]
 800bb5e:	e7db      	b.n	800bb18 <_malloc_r+0x64>
 800bb60:	20000ff8 	.word	0x20000ff8
 800bb64:	20000ffc 	.word	0x20000ffc

0800bb68 <__sfputc_r>:
 800bb68:	6893      	ldr	r3, [r2, #8]
 800bb6a:	3b01      	subs	r3, #1
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	b410      	push	{r4}
 800bb70:	6093      	str	r3, [r2, #8]
 800bb72:	da08      	bge.n	800bb86 <__sfputc_r+0x1e>
 800bb74:	6994      	ldr	r4, [r2, #24]
 800bb76:	42a3      	cmp	r3, r4
 800bb78:	db01      	blt.n	800bb7e <__sfputc_r+0x16>
 800bb7a:	290a      	cmp	r1, #10
 800bb7c:	d103      	bne.n	800bb86 <__sfputc_r+0x1e>
 800bb7e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb82:	f7fe bb5b 	b.w	800a23c <__swbuf_r>
 800bb86:	6813      	ldr	r3, [r2, #0]
 800bb88:	1c58      	adds	r0, r3, #1
 800bb8a:	6010      	str	r0, [r2, #0]
 800bb8c:	7019      	strb	r1, [r3, #0]
 800bb8e:	4608      	mov	r0, r1
 800bb90:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bb94:	4770      	bx	lr

0800bb96 <__sfputs_r>:
 800bb96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb98:	4606      	mov	r6, r0
 800bb9a:	460f      	mov	r7, r1
 800bb9c:	4614      	mov	r4, r2
 800bb9e:	18d5      	adds	r5, r2, r3
 800bba0:	42ac      	cmp	r4, r5
 800bba2:	d101      	bne.n	800bba8 <__sfputs_r+0x12>
 800bba4:	2000      	movs	r0, #0
 800bba6:	e007      	b.n	800bbb8 <__sfputs_r+0x22>
 800bba8:	463a      	mov	r2, r7
 800bbaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbae:	4630      	mov	r0, r6
 800bbb0:	f7ff ffda 	bl	800bb68 <__sfputc_r>
 800bbb4:	1c43      	adds	r3, r0, #1
 800bbb6:	d1f3      	bne.n	800bba0 <__sfputs_r+0xa>
 800bbb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bbbc <_vfiprintf_r>:
 800bbbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbc0:	460c      	mov	r4, r1
 800bbc2:	b09d      	sub	sp, #116	; 0x74
 800bbc4:	4617      	mov	r7, r2
 800bbc6:	461d      	mov	r5, r3
 800bbc8:	4606      	mov	r6, r0
 800bbca:	b118      	cbz	r0, 800bbd4 <_vfiprintf_r+0x18>
 800bbcc:	6983      	ldr	r3, [r0, #24]
 800bbce:	b90b      	cbnz	r3, 800bbd4 <_vfiprintf_r+0x18>
 800bbd0:	f7ff fb2a 	bl	800b228 <__sinit>
 800bbd4:	4b7c      	ldr	r3, [pc, #496]	; (800bdc8 <_vfiprintf_r+0x20c>)
 800bbd6:	429c      	cmp	r4, r3
 800bbd8:	d158      	bne.n	800bc8c <_vfiprintf_r+0xd0>
 800bbda:	6874      	ldr	r4, [r6, #4]
 800bbdc:	89a3      	ldrh	r3, [r4, #12]
 800bbde:	0718      	lsls	r0, r3, #28
 800bbe0:	d55e      	bpl.n	800bca0 <_vfiprintf_r+0xe4>
 800bbe2:	6923      	ldr	r3, [r4, #16]
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	d05b      	beq.n	800bca0 <_vfiprintf_r+0xe4>
 800bbe8:	2300      	movs	r3, #0
 800bbea:	9309      	str	r3, [sp, #36]	; 0x24
 800bbec:	2320      	movs	r3, #32
 800bbee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bbf2:	2330      	movs	r3, #48	; 0x30
 800bbf4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bbf8:	9503      	str	r5, [sp, #12]
 800bbfa:	f04f 0b01 	mov.w	fp, #1
 800bbfe:	46b8      	mov	r8, r7
 800bc00:	4645      	mov	r5, r8
 800bc02:	f815 3b01 	ldrb.w	r3, [r5], #1
 800bc06:	b10b      	cbz	r3, 800bc0c <_vfiprintf_r+0x50>
 800bc08:	2b25      	cmp	r3, #37	; 0x25
 800bc0a:	d154      	bne.n	800bcb6 <_vfiprintf_r+0xfa>
 800bc0c:	ebb8 0a07 	subs.w	sl, r8, r7
 800bc10:	d00b      	beq.n	800bc2a <_vfiprintf_r+0x6e>
 800bc12:	4653      	mov	r3, sl
 800bc14:	463a      	mov	r2, r7
 800bc16:	4621      	mov	r1, r4
 800bc18:	4630      	mov	r0, r6
 800bc1a:	f7ff ffbc 	bl	800bb96 <__sfputs_r>
 800bc1e:	3001      	adds	r0, #1
 800bc20:	f000 80c2 	beq.w	800bda8 <_vfiprintf_r+0x1ec>
 800bc24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc26:	4453      	add	r3, sl
 800bc28:	9309      	str	r3, [sp, #36]	; 0x24
 800bc2a:	f898 3000 	ldrb.w	r3, [r8]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	f000 80ba 	beq.w	800bda8 <_vfiprintf_r+0x1ec>
 800bc34:	2300      	movs	r3, #0
 800bc36:	f04f 32ff 	mov.w	r2, #4294967295
 800bc3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc3e:	9304      	str	r3, [sp, #16]
 800bc40:	9307      	str	r3, [sp, #28]
 800bc42:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc46:	931a      	str	r3, [sp, #104]	; 0x68
 800bc48:	46a8      	mov	r8, r5
 800bc4a:	2205      	movs	r2, #5
 800bc4c:	f818 1b01 	ldrb.w	r1, [r8], #1
 800bc50:	485e      	ldr	r0, [pc, #376]	; (800bdcc <_vfiprintf_r+0x210>)
 800bc52:	f7f4 fac5 	bl	80001e0 <memchr>
 800bc56:	9b04      	ldr	r3, [sp, #16]
 800bc58:	bb78      	cbnz	r0, 800bcba <_vfiprintf_r+0xfe>
 800bc5a:	06d9      	lsls	r1, r3, #27
 800bc5c:	bf44      	itt	mi
 800bc5e:	2220      	movmi	r2, #32
 800bc60:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bc64:	071a      	lsls	r2, r3, #28
 800bc66:	bf44      	itt	mi
 800bc68:	222b      	movmi	r2, #43	; 0x2b
 800bc6a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bc6e:	782a      	ldrb	r2, [r5, #0]
 800bc70:	2a2a      	cmp	r2, #42	; 0x2a
 800bc72:	d02a      	beq.n	800bcca <_vfiprintf_r+0x10e>
 800bc74:	9a07      	ldr	r2, [sp, #28]
 800bc76:	46a8      	mov	r8, r5
 800bc78:	2000      	movs	r0, #0
 800bc7a:	250a      	movs	r5, #10
 800bc7c:	4641      	mov	r1, r8
 800bc7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc82:	3b30      	subs	r3, #48	; 0x30
 800bc84:	2b09      	cmp	r3, #9
 800bc86:	d969      	bls.n	800bd5c <_vfiprintf_r+0x1a0>
 800bc88:	b360      	cbz	r0, 800bce4 <_vfiprintf_r+0x128>
 800bc8a:	e024      	b.n	800bcd6 <_vfiprintf_r+0x11a>
 800bc8c:	4b50      	ldr	r3, [pc, #320]	; (800bdd0 <_vfiprintf_r+0x214>)
 800bc8e:	429c      	cmp	r4, r3
 800bc90:	d101      	bne.n	800bc96 <_vfiprintf_r+0xda>
 800bc92:	68b4      	ldr	r4, [r6, #8]
 800bc94:	e7a2      	b.n	800bbdc <_vfiprintf_r+0x20>
 800bc96:	4b4f      	ldr	r3, [pc, #316]	; (800bdd4 <_vfiprintf_r+0x218>)
 800bc98:	429c      	cmp	r4, r3
 800bc9a:	bf08      	it	eq
 800bc9c:	68f4      	ldreq	r4, [r6, #12]
 800bc9e:	e79d      	b.n	800bbdc <_vfiprintf_r+0x20>
 800bca0:	4621      	mov	r1, r4
 800bca2:	4630      	mov	r0, r6
 800bca4:	f7fe fb1c 	bl	800a2e0 <__swsetup_r>
 800bca8:	2800      	cmp	r0, #0
 800bcaa:	d09d      	beq.n	800bbe8 <_vfiprintf_r+0x2c>
 800bcac:	f04f 30ff 	mov.w	r0, #4294967295
 800bcb0:	b01d      	add	sp, #116	; 0x74
 800bcb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcb6:	46a8      	mov	r8, r5
 800bcb8:	e7a2      	b.n	800bc00 <_vfiprintf_r+0x44>
 800bcba:	4a44      	ldr	r2, [pc, #272]	; (800bdcc <_vfiprintf_r+0x210>)
 800bcbc:	1a80      	subs	r0, r0, r2
 800bcbe:	fa0b f000 	lsl.w	r0, fp, r0
 800bcc2:	4318      	orrs	r0, r3
 800bcc4:	9004      	str	r0, [sp, #16]
 800bcc6:	4645      	mov	r5, r8
 800bcc8:	e7be      	b.n	800bc48 <_vfiprintf_r+0x8c>
 800bcca:	9a03      	ldr	r2, [sp, #12]
 800bccc:	1d11      	adds	r1, r2, #4
 800bcce:	6812      	ldr	r2, [r2, #0]
 800bcd0:	9103      	str	r1, [sp, #12]
 800bcd2:	2a00      	cmp	r2, #0
 800bcd4:	db01      	blt.n	800bcda <_vfiprintf_r+0x11e>
 800bcd6:	9207      	str	r2, [sp, #28]
 800bcd8:	e004      	b.n	800bce4 <_vfiprintf_r+0x128>
 800bcda:	4252      	negs	r2, r2
 800bcdc:	f043 0302 	orr.w	r3, r3, #2
 800bce0:	9207      	str	r2, [sp, #28]
 800bce2:	9304      	str	r3, [sp, #16]
 800bce4:	f898 3000 	ldrb.w	r3, [r8]
 800bce8:	2b2e      	cmp	r3, #46	; 0x2e
 800bcea:	d10e      	bne.n	800bd0a <_vfiprintf_r+0x14e>
 800bcec:	f898 3001 	ldrb.w	r3, [r8, #1]
 800bcf0:	2b2a      	cmp	r3, #42	; 0x2a
 800bcf2:	d138      	bne.n	800bd66 <_vfiprintf_r+0x1aa>
 800bcf4:	9b03      	ldr	r3, [sp, #12]
 800bcf6:	1d1a      	adds	r2, r3, #4
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	9203      	str	r2, [sp, #12]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	bfb8      	it	lt
 800bd00:	f04f 33ff 	movlt.w	r3, #4294967295
 800bd04:	f108 0802 	add.w	r8, r8, #2
 800bd08:	9305      	str	r3, [sp, #20]
 800bd0a:	4d33      	ldr	r5, [pc, #204]	; (800bdd8 <_vfiprintf_r+0x21c>)
 800bd0c:	f898 1000 	ldrb.w	r1, [r8]
 800bd10:	2203      	movs	r2, #3
 800bd12:	4628      	mov	r0, r5
 800bd14:	f7f4 fa64 	bl	80001e0 <memchr>
 800bd18:	b140      	cbz	r0, 800bd2c <_vfiprintf_r+0x170>
 800bd1a:	2340      	movs	r3, #64	; 0x40
 800bd1c:	1b40      	subs	r0, r0, r5
 800bd1e:	fa03 f000 	lsl.w	r0, r3, r0
 800bd22:	9b04      	ldr	r3, [sp, #16]
 800bd24:	4303      	orrs	r3, r0
 800bd26:	f108 0801 	add.w	r8, r8, #1
 800bd2a:	9304      	str	r3, [sp, #16]
 800bd2c:	f898 1000 	ldrb.w	r1, [r8]
 800bd30:	482a      	ldr	r0, [pc, #168]	; (800bddc <_vfiprintf_r+0x220>)
 800bd32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd36:	2206      	movs	r2, #6
 800bd38:	f108 0701 	add.w	r7, r8, #1
 800bd3c:	f7f4 fa50 	bl	80001e0 <memchr>
 800bd40:	2800      	cmp	r0, #0
 800bd42:	d037      	beq.n	800bdb4 <_vfiprintf_r+0x1f8>
 800bd44:	4b26      	ldr	r3, [pc, #152]	; (800bde0 <_vfiprintf_r+0x224>)
 800bd46:	bb1b      	cbnz	r3, 800bd90 <_vfiprintf_r+0x1d4>
 800bd48:	9b03      	ldr	r3, [sp, #12]
 800bd4a:	3307      	adds	r3, #7
 800bd4c:	f023 0307 	bic.w	r3, r3, #7
 800bd50:	3308      	adds	r3, #8
 800bd52:	9303      	str	r3, [sp, #12]
 800bd54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd56:	444b      	add	r3, r9
 800bd58:	9309      	str	r3, [sp, #36]	; 0x24
 800bd5a:	e750      	b.n	800bbfe <_vfiprintf_r+0x42>
 800bd5c:	fb05 3202 	mla	r2, r5, r2, r3
 800bd60:	2001      	movs	r0, #1
 800bd62:	4688      	mov	r8, r1
 800bd64:	e78a      	b.n	800bc7c <_vfiprintf_r+0xc0>
 800bd66:	2300      	movs	r3, #0
 800bd68:	f108 0801 	add.w	r8, r8, #1
 800bd6c:	9305      	str	r3, [sp, #20]
 800bd6e:	4619      	mov	r1, r3
 800bd70:	250a      	movs	r5, #10
 800bd72:	4640      	mov	r0, r8
 800bd74:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd78:	3a30      	subs	r2, #48	; 0x30
 800bd7a:	2a09      	cmp	r2, #9
 800bd7c:	d903      	bls.n	800bd86 <_vfiprintf_r+0x1ca>
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d0c3      	beq.n	800bd0a <_vfiprintf_r+0x14e>
 800bd82:	9105      	str	r1, [sp, #20]
 800bd84:	e7c1      	b.n	800bd0a <_vfiprintf_r+0x14e>
 800bd86:	fb05 2101 	mla	r1, r5, r1, r2
 800bd8a:	2301      	movs	r3, #1
 800bd8c:	4680      	mov	r8, r0
 800bd8e:	e7f0      	b.n	800bd72 <_vfiprintf_r+0x1b6>
 800bd90:	ab03      	add	r3, sp, #12
 800bd92:	9300      	str	r3, [sp, #0]
 800bd94:	4622      	mov	r2, r4
 800bd96:	4b13      	ldr	r3, [pc, #76]	; (800bde4 <_vfiprintf_r+0x228>)
 800bd98:	a904      	add	r1, sp, #16
 800bd9a:	4630      	mov	r0, r6
 800bd9c:	f7fd fd5c 	bl	8009858 <_printf_float>
 800bda0:	f1b0 3fff 	cmp.w	r0, #4294967295
 800bda4:	4681      	mov	r9, r0
 800bda6:	d1d5      	bne.n	800bd54 <_vfiprintf_r+0x198>
 800bda8:	89a3      	ldrh	r3, [r4, #12]
 800bdaa:	065b      	lsls	r3, r3, #25
 800bdac:	f53f af7e 	bmi.w	800bcac <_vfiprintf_r+0xf0>
 800bdb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bdb2:	e77d      	b.n	800bcb0 <_vfiprintf_r+0xf4>
 800bdb4:	ab03      	add	r3, sp, #12
 800bdb6:	9300      	str	r3, [sp, #0]
 800bdb8:	4622      	mov	r2, r4
 800bdba:	4b0a      	ldr	r3, [pc, #40]	; (800bde4 <_vfiprintf_r+0x228>)
 800bdbc:	a904      	add	r1, sp, #16
 800bdbe:	4630      	mov	r0, r6
 800bdc0:	f7fe f800 	bl	8009dc4 <_printf_i>
 800bdc4:	e7ec      	b.n	800bda0 <_vfiprintf_r+0x1e4>
 800bdc6:	bf00      	nop
 800bdc8:	0800c3a8 	.word	0x0800c3a8
 800bdcc:	0800c4e4 	.word	0x0800c4e4
 800bdd0:	0800c3c8 	.word	0x0800c3c8
 800bdd4:	0800c388 	.word	0x0800c388
 800bdd8:	0800c4ea 	.word	0x0800c4ea
 800bddc:	0800c4ee 	.word	0x0800c4ee
 800bde0:	08009859 	.word	0x08009859
 800bde4:	0800bb97 	.word	0x0800bb97

0800bde8 <_sbrk_r>:
 800bde8:	b538      	push	{r3, r4, r5, lr}
 800bdea:	4c06      	ldr	r4, [pc, #24]	; (800be04 <_sbrk_r+0x1c>)
 800bdec:	2300      	movs	r3, #0
 800bdee:	4605      	mov	r5, r0
 800bdf0:	4608      	mov	r0, r1
 800bdf2:	6023      	str	r3, [r4, #0]
 800bdf4:	f7f8 f8fc 	bl	8003ff0 <_sbrk>
 800bdf8:	1c43      	adds	r3, r0, #1
 800bdfa:	d102      	bne.n	800be02 <_sbrk_r+0x1a>
 800bdfc:	6823      	ldr	r3, [r4, #0]
 800bdfe:	b103      	cbz	r3, 800be02 <_sbrk_r+0x1a>
 800be00:	602b      	str	r3, [r5, #0]
 800be02:	bd38      	pop	{r3, r4, r5, pc}
 800be04:	20001954 	.word	0x20001954

0800be08 <__sread>:
 800be08:	b510      	push	{r4, lr}
 800be0a:	460c      	mov	r4, r1
 800be0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be10:	f000 f8a8 	bl	800bf64 <_read_r>
 800be14:	2800      	cmp	r0, #0
 800be16:	bfab      	itete	ge
 800be18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800be1a:	89a3      	ldrhlt	r3, [r4, #12]
 800be1c:	181b      	addge	r3, r3, r0
 800be1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800be22:	bfac      	ite	ge
 800be24:	6563      	strge	r3, [r4, #84]	; 0x54
 800be26:	81a3      	strhlt	r3, [r4, #12]
 800be28:	bd10      	pop	{r4, pc}

0800be2a <__swrite>:
 800be2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be2e:	461f      	mov	r7, r3
 800be30:	898b      	ldrh	r3, [r1, #12]
 800be32:	05db      	lsls	r3, r3, #23
 800be34:	4605      	mov	r5, r0
 800be36:	460c      	mov	r4, r1
 800be38:	4616      	mov	r6, r2
 800be3a:	d505      	bpl.n	800be48 <__swrite+0x1e>
 800be3c:	2302      	movs	r3, #2
 800be3e:	2200      	movs	r2, #0
 800be40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be44:	f000 f868 	bl	800bf18 <_lseek_r>
 800be48:	89a3      	ldrh	r3, [r4, #12]
 800be4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800be52:	81a3      	strh	r3, [r4, #12]
 800be54:	4632      	mov	r2, r6
 800be56:	463b      	mov	r3, r7
 800be58:	4628      	mov	r0, r5
 800be5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be5e:	f000 b817 	b.w	800be90 <_write_r>

0800be62 <__sseek>:
 800be62:	b510      	push	{r4, lr}
 800be64:	460c      	mov	r4, r1
 800be66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be6a:	f000 f855 	bl	800bf18 <_lseek_r>
 800be6e:	1c43      	adds	r3, r0, #1
 800be70:	89a3      	ldrh	r3, [r4, #12]
 800be72:	bf15      	itete	ne
 800be74:	6560      	strne	r0, [r4, #84]	; 0x54
 800be76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800be7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800be7e:	81a3      	strheq	r3, [r4, #12]
 800be80:	bf18      	it	ne
 800be82:	81a3      	strhne	r3, [r4, #12]
 800be84:	bd10      	pop	{r4, pc}

0800be86 <__sclose>:
 800be86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be8a:	f000 b813 	b.w	800beb4 <_close_r>
	...

0800be90 <_write_r>:
 800be90:	b538      	push	{r3, r4, r5, lr}
 800be92:	4c07      	ldr	r4, [pc, #28]	; (800beb0 <_write_r+0x20>)
 800be94:	4605      	mov	r5, r0
 800be96:	4608      	mov	r0, r1
 800be98:	4611      	mov	r1, r2
 800be9a:	2200      	movs	r2, #0
 800be9c:	6022      	str	r2, [r4, #0]
 800be9e:	461a      	mov	r2, r3
 800bea0:	f7f5 fa98 	bl	80013d4 <_write>
 800bea4:	1c43      	adds	r3, r0, #1
 800bea6:	d102      	bne.n	800beae <_write_r+0x1e>
 800bea8:	6823      	ldr	r3, [r4, #0]
 800beaa:	b103      	cbz	r3, 800beae <_write_r+0x1e>
 800beac:	602b      	str	r3, [r5, #0]
 800beae:	bd38      	pop	{r3, r4, r5, pc}
 800beb0:	20001954 	.word	0x20001954

0800beb4 <_close_r>:
 800beb4:	b538      	push	{r3, r4, r5, lr}
 800beb6:	4c06      	ldr	r4, [pc, #24]	; (800bed0 <_close_r+0x1c>)
 800beb8:	2300      	movs	r3, #0
 800beba:	4605      	mov	r5, r0
 800bebc:	4608      	mov	r0, r1
 800bebe:	6023      	str	r3, [r4, #0]
 800bec0:	f7f5 fab2 	bl	8001428 <_close>
 800bec4:	1c43      	adds	r3, r0, #1
 800bec6:	d102      	bne.n	800bece <_close_r+0x1a>
 800bec8:	6823      	ldr	r3, [r4, #0]
 800beca:	b103      	cbz	r3, 800bece <_close_r+0x1a>
 800becc:	602b      	str	r3, [r5, #0]
 800bece:	bd38      	pop	{r3, r4, r5, pc}
 800bed0:	20001954 	.word	0x20001954

0800bed4 <_fstat_r>:
 800bed4:	b538      	push	{r3, r4, r5, lr}
 800bed6:	4c07      	ldr	r4, [pc, #28]	; (800bef4 <_fstat_r+0x20>)
 800bed8:	2300      	movs	r3, #0
 800beda:	4605      	mov	r5, r0
 800bedc:	4608      	mov	r0, r1
 800bede:	4611      	mov	r1, r2
 800bee0:	6023      	str	r3, [r4, #0]
 800bee2:	f7f5 faf1 	bl	80014c8 <_fstat>
 800bee6:	1c43      	adds	r3, r0, #1
 800bee8:	d102      	bne.n	800bef0 <_fstat_r+0x1c>
 800beea:	6823      	ldr	r3, [r4, #0]
 800beec:	b103      	cbz	r3, 800bef0 <_fstat_r+0x1c>
 800beee:	602b      	str	r3, [r5, #0]
 800bef0:	bd38      	pop	{r3, r4, r5, pc}
 800bef2:	bf00      	nop
 800bef4:	20001954 	.word	0x20001954

0800bef8 <_isatty_r>:
 800bef8:	b538      	push	{r3, r4, r5, lr}
 800befa:	4c06      	ldr	r4, [pc, #24]	; (800bf14 <_isatty_r+0x1c>)
 800befc:	2300      	movs	r3, #0
 800befe:	4605      	mov	r5, r0
 800bf00:	4608      	mov	r0, r1
 800bf02:	6023      	str	r3, [r4, #0]
 800bf04:	f7f5 fa50 	bl	80013a8 <_isatty>
 800bf08:	1c43      	adds	r3, r0, #1
 800bf0a:	d102      	bne.n	800bf12 <_isatty_r+0x1a>
 800bf0c:	6823      	ldr	r3, [r4, #0]
 800bf0e:	b103      	cbz	r3, 800bf12 <_isatty_r+0x1a>
 800bf10:	602b      	str	r3, [r5, #0]
 800bf12:	bd38      	pop	{r3, r4, r5, pc}
 800bf14:	20001954 	.word	0x20001954

0800bf18 <_lseek_r>:
 800bf18:	b538      	push	{r3, r4, r5, lr}
 800bf1a:	4c07      	ldr	r4, [pc, #28]	; (800bf38 <_lseek_r+0x20>)
 800bf1c:	4605      	mov	r5, r0
 800bf1e:	4608      	mov	r0, r1
 800bf20:	4611      	mov	r1, r2
 800bf22:	2200      	movs	r2, #0
 800bf24:	6022      	str	r2, [r4, #0]
 800bf26:	461a      	mov	r2, r3
 800bf28:	f7f5 fa95 	bl	8001456 <_lseek>
 800bf2c:	1c43      	adds	r3, r0, #1
 800bf2e:	d102      	bne.n	800bf36 <_lseek_r+0x1e>
 800bf30:	6823      	ldr	r3, [r4, #0]
 800bf32:	b103      	cbz	r3, 800bf36 <_lseek_r+0x1e>
 800bf34:	602b      	str	r3, [r5, #0]
 800bf36:	bd38      	pop	{r3, r4, r5, pc}
 800bf38:	20001954 	.word	0x20001954

0800bf3c <__ascii_mbtowc>:
 800bf3c:	b082      	sub	sp, #8
 800bf3e:	b901      	cbnz	r1, 800bf42 <__ascii_mbtowc+0x6>
 800bf40:	a901      	add	r1, sp, #4
 800bf42:	b142      	cbz	r2, 800bf56 <__ascii_mbtowc+0x1a>
 800bf44:	b14b      	cbz	r3, 800bf5a <__ascii_mbtowc+0x1e>
 800bf46:	7813      	ldrb	r3, [r2, #0]
 800bf48:	600b      	str	r3, [r1, #0]
 800bf4a:	7812      	ldrb	r2, [r2, #0]
 800bf4c:	1c10      	adds	r0, r2, #0
 800bf4e:	bf18      	it	ne
 800bf50:	2001      	movne	r0, #1
 800bf52:	b002      	add	sp, #8
 800bf54:	4770      	bx	lr
 800bf56:	4610      	mov	r0, r2
 800bf58:	e7fb      	b.n	800bf52 <__ascii_mbtowc+0x16>
 800bf5a:	f06f 0001 	mvn.w	r0, #1
 800bf5e:	e7f8      	b.n	800bf52 <__ascii_mbtowc+0x16>

0800bf60 <__malloc_lock>:
 800bf60:	4770      	bx	lr

0800bf62 <__malloc_unlock>:
 800bf62:	4770      	bx	lr

0800bf64 <_read_r>:
 800bf64:	b538      	push	{r3, r4, r5, lr}
 800bf66:	4c07      	ldr	r4, [pc, #28]	; (800bf84 <_read_r+0x20>)
 800bf68:	4605      	mov	r5, r0
 800bf6a:	4608      	mov	r0, r1
 800bf6c:	4611      	mov	r1, r2
 800bf6e:	2200      	movs	r2, #0
 800bf70:	6022      	str	r2, [r4, #0]
 800bf72:	461a      	mov	r2, r3
 800bf74:	f7f5 fa80 	bl	8001478 <_read>
 800bf78:	1c43      	adds	r3, r0, #1
 800bf7a:	d102      	bne.n	800bf82 <_read_r+0x1e>
 800bf7c:	6823      	ldr	r3, [r4, #0]
 800bf7e:	b103      	cbz	r3, 800bf82 <_read_r+0x1e>
 800bf80:	602b      	str	r3, [r5, #0]
 800bf82:	bd38      	pop	{r3, r4, r5, pc}
 800bf84:	20001954 	.word	0x20001954

0800bf88 <__ascii_wctomb>:
 800bf88:	b149      	cbz	r1, 800bf9e <__ascii_wctomb+0x16>
 800bf8a:	2aff      	cmp	r2, #255	; 0xff
 800bf8c:	bf85      	ittet	hi
 800bf8e:	238a      	movhi	r3, #138	; 0x8a
 800bf90:	6003      	strhi	r3, [r0, #0]
 800bf92:	700a      	strbls	r2, [r1, #0]
 800bf94:	f04f 30ff 	movhi.w	r0, #4294967295
 800bf98:	bf98      	it	ls
 800bf9a:	2001      	movls	r0, #1
 800bf9c:	4770      	bx	lr
 800bf9e:	4608      	mov	r0, r1
 800bfa0:	4770      	bx	lr
	...

0800bfa4 <asinf>:
 800bfa4:	b510      	push	{r4, lr}
 800bfa6:	ed2d 8b02 	vpush	{d8}
 800bfaa:	4c27      	ldr	r4, [pc, #156]	; (800c048 <asinf+0xa4>)
 800bfac:	b08a      	sub	sp, #40	; 0x28
 800bfae:	eeb0 8a40 	vmov.f32	s16, s0
 800bfb2:	f000 f89f 	bl	800c0f4 <__ieee754_asinf>
 800bfb6:	f994 3000 	ldrsb.w	r3, [r4]
 800bfba:	3301      	adds	r3, #1
 800bfbc:	eef0 8a40 	vmov.f32	s17, s0
 800bfc0:	d03c      	beq.n	800c03c <asinf+0x98>
 800bfc2:	eeb4 8a48 	vcmp.f32	s16, s16
 800bfc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfca:	d637      	bvs.n	800c03c <asinf+0x98>
 800bfcc:	eeb0 0a48 	vmov.f32	s0, s16
 800bfd0:	f000 f986 	bl	800c2e0 <fabsf>
 800bfd4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800bfd8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800bfdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bfe0:	dd2c      	ble.n	800c03c <asinf+0x98>
 800bfe2:	2301      	movs	r3, #1
 800bfe4:	9300      	str	r3, [sp, #0]
 800bfe6:	4b19      	ldr	r3, [pc, #100]	; (800c04c <asinf+0xa8>)
 800bfe8:	9301      	str	r3, [sp, #4]
 800bfea:	ee18 0a10 	vmov	r0, s16
 800bfee:	2300      	movs	r3, #0
 800bff0:	9308      	str	r3, [sp, #32]
 800bff2:	f7f4 faa9 	bl	8000548 <__aeabi_f2d>
 800bff6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bffa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bffe:	4814      	ldr	r0, [pc, #80]	; (800c050 <asinf+0xac>)
 800c000:	f000 f966 	bl	800c2d0 <nan>
 800c004:	f994 3000 	ldrsb.w	r3, [r4]
 800c008:	2b02      	cmp	r3, #2
 800c00a:	ed8d 0b06 	vstr	d0, [sp, #24]
 800c00e:	d104      	bne.n	800c01a <asinf+0x76>
 800c010:	f7fd fb42 	bl	8009698 <__errno>
 800c014:	2321      	movs	r3, #33	; 0x21
 800c016:	6003      	str	r3, [r0, #0]
 800c018:	e004      	b.n	800c024 <asinf+0x80>
 800c01a:	4668      	mov	r0, sp
 800c01c:	f000 f955 	bl	800c2ca <matherr>
 800c020:	2800      	cmp	r0, #0
 800c022:	d0f5      	beq.n	800c010 <asinf+0x6c>
 800c024:	9b08      	ldr	r3, [sp, #32]
 800c026:	b11b      	cbz	r3, 800c030 <asinf+0x8c>
 800c028:	f7fd fb36 	bl	8009698 <__errno>
 800c02c:	9b08      	ldr	r3, [sp, #32]
 800c02e:	6003      	str	r3, [r0, #0]
 800c030:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c034:	f7f4 fdb8 	bl	8000ba8 <__aeabi_d2f>
 800c038:	ee08 0a90 	vmov	s17, r0
 800c03c:	eeb0 0a68 	vmov.f32	s0, s17
 800c040:	b00a      	add	sp, #40	; 0x28
 800c042:	ecbd 8b02 	vpop	{d8}
 800c046:	bd10      	pop	{r4, pc}
 800c048:	20000f20 	.word	0x20000f20
 800c04c:	0800c600 	.word	0x0800c600
 800c050:	0800c4e9 	.word	0x0800c4e9

0800c054 <sqrtf>:
 800c054:	b510      	push	{r4, lr}
 800c056:	ed2d 8b02 	vpush	{d8}
 800c05a:	b08a      	sub	sp, #40	; 0x28
 800c05c:	eeb0 8a40 	vmov.f32	s16, s0
 800c060:	f000 f930 	bl	800c2c4 <__ieee754_sqrtf>
 800c064:	4b21      	ldr	r3, [pc, #132]	; (800c0ec <sqrtf+0x98>)
 800c066:	f993 4000 	ldrsb.w	r4, [r3]
 800c06a:	1c63      	adds	r3, r4, #1
 800c06c:	d02c      	beq.n	800c0c8 <sqrtf+0x74>
 800c06e:	eeb4 8a48 	vcmp.f32	s16, s16
 800c072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c076:	d627      	bvs.n	800c0c8 <sqrtf+0x74>
 800c078:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c07c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c080:	d522      	bpl.n	800c0c8 <sqrtf+0x74>
 800c082:	2301      	movs	r3, #1
 800c084:	9300      	str	r3, [sp, #0]
 800c086:	4b1a      	ldr	r3, [pc, #104]	; (800c0f0 <sqrtf+0x9c>)
 800c088:	9301      	str	r3, [sp, #4]
 800c08a:	ee18 0a10 	vmov	r0, s16
 800c08e:	2300      	movs	r3, #0
 800c090:	9308      	str	r3, [sp, #32]
 800c092:	f7f4 fa59 	bl	8000548 <__aeabi_f2d>
 800c096:	2200      	movs	r2, #0
 800c098:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c09c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c0a0:	2300      	movs	r3, #0
 800c0a2:	b9ac      	cbnz	r4, 800c0d0 <sqrtf+0x7c>
 800c0a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c0a8:	4668      	mov	r0, sp
 800c0aa:	f000 f90e 	bl	800c2ca <matherr>
 800c0ae:	b1b8      	cbz	r0, 800c0e0 <sqrtf+0x8c>
 800c0b0:	9b08      	ldr	r3, [sp, #32]
 800c0b2:	b11b      	cbz	r3, 800c0bc <sqrtf+0x68>
 800c0b4:	f7fd faf0 	bl	8009698 <__errno>
 800c0b8:	9b08      	ldr	r3, [sp, #32]
 800c0ba:	6003      	str	r3, [r0, #0]
 800c0bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c0c0:	f7f4 fd72 	bl	8000ba8 <__aeabi_d2f>
 800c0c4:	ee00 0a10 	vmov	s0, r0
 800c0c8:	b00a      	add	sp, #40	; 0x28
 800c0ca:	ecbd 8b02 	vpop	{d8}
 800c0ce:	bd10      	pop	{r4, pc}
 800c0d0:	4610      	mov	r0, r2
 800c0d2:	4619      	mov	r1, r3
 800c0d4:	f7f4 fbba 	bl	800084c <__aeabi_ddiv>
 800c0d8:	2c02      	cmp	r4, #2
 800c0da:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c0de:	d1e3      	bne.n	800c0a8 <sqrtf+0x54>
 800c0e0:	f7fd fada 	bl	8009698 <__errno>
 800c0e4:	2321      	movs	r3, #33	; 0x21
 800c0e6:	6003      	str	r3, [r0, #0]
 800c0e8:	e7e2      	b.n	800c0b0 <sqrtf+0x5c>
 800c0ea:	bf00      	nop
 800c0ec:	20000f20 	.word	0x20000f20
 800c0f0:	0800c606 	.word	0x0800c606

0800c0f4 <__ieee754_asinf>:
 800c0f4:	b538      	push	{r3, r4, r5, lr}
 800c0f6:	ee10 5a10 	vmov	r5, s0
 800c0fa:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800c0fe:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 800c102:	ed2d 8b04 	vpush	{d8-d9}
 800c106:	d10c      	bne.n	800c122 <__ieee754_asinf+0x2e>
 800c108:	eddf 7a5e 	vldr	s15, [pc, #376]	; 800c284 <__ieee754_asinf+0x190>
 800c10c:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800c288 <__ieee754_asinf+0x194>
 800c110:	ee60 7a27 	vmul.f32	s15, s0, s15
 800c114:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c118:	eeb0 0a67 	vmov.f32	s0, s15
 800c11c:	ecbd 8b04 	vpop	{d8-d9}
 800c120:	bd38      	pop	{r3, r4, r5, pc}
 800c122:	dd04      	ble.n	800c12e <__ieee754_asinf+0x3a>
 800c124:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c128:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800c12c:	e7f6      	b.n	800c11c <__ieee754_asinf+0x28>
 800c12e:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800c132:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800c136:	da0b      	bge.n	800c150 <__ieee754_asinf+0x5c>
 800c138:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 800c13c:	da52      	bge.n	800c1e4 <__ieee754_asinf+0xf0>
 800c13e:	eddf 7a53 	vldr	s15, [pc, #332]	; 800c28c <__ieee754_asinf+0x198>
 800c142:	ee70 7a27 	vadd.f32	s15, s0, s15
 800c146:	eef4 7ae8 	vcmpe.f32	s15, s17
 800c14a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c14e:	dce5      	bgt.n	800c11c <__ieee754_asinf+0x28>
 800c150:	f000 f8c6 	bl	800c2e0 <fabsf>
 800c154:	ee38 0ac0 	vsub.f32	s0, s17, s0
 800c158:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 800c15c:	ee20 8a08 	vmul.f32	s16, s0, s16
 800c160:	eddf 7a4b 	vldr	s15, [pc, #300]	; 800c290 <__ieee754_asinf+0x19c>
 800c164:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800c294 <__ieee754_asinf+0x1a0>
 800c168:	ed9f 9a4b 	vldr	s18, [pc, #300]	; 800c298 <__ieee754_asinf+0x1a4>
 800c16c:	eea8 7a27 	vfma.f32	s14, s16, s15
 800c170:	eddf 7a4a 	vldr	s15, [pc, #296]	; 800c29c <__ieee754_asinf+0x1a8>
 800c174:	eee7 7a08 	vfma.f32	s15, s14, s16
 800c178:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800c2a0 <__ieee754_asinf+0x1ac>
 800c17c:	eea7 7a88 	vfma.f32	s14, s15, s16
 800c180:	eddf 7a48 	vldr	s15, [pc, #288]	; 800c2a4 <__ieee754_asinf+0x1b0>
 800c184:	eee7 7a08 	vfma.f32	s15, s14, s16
 800c188:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800c2a8 <__ieee754_asinf+0x1b4>
 800c18c:	eea7 9a88 	vfma.f32	s18, s15, s16
 800c190:	eddf 7a46 	vldr	s15, [pc, #280]	; 800c2ac <__ieee754_asinf+0x1b8>
 800c194:	eee8 7a07 	vfma.f32	s15, s16, s14
 800c198:	ed9f 7a45 	vldr	s14, [pc, #276]	; 800c2b0 <__ieee754_asinf+0x1bc>
 800c19c:	eea7 7a88 	vfma.f32	s14, s15, s16
 800c1a0:	eddf 7a44 	vldr	s15, [pc, #272]	; 800c2b4 <__ieee754_asinf+0x1c0>
 800c1a4:	eee7 7a08 	vfma.f32	s15, s14, s16
 800c1a8:	eeb0 0a48 	vmov.f32	s0, s16
 800c1ac:	eee7 8a88 	vfma.f32	s17, s15, s16
 800c1b0:	f000 f888 	bl	800c2c4 <__ieee754_sqrtf>
 800c1b4:	4b40      	ldr	r3, [pc, #256]	; (800c2b8 <__ieee754_asinf+0x1c4>)
 800c1b6:	ee29 9a08 	vmul.f32	s18, s18, s16
 800c1ba:	429c      	cmp	r4, r3
 800c1bc:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800c1c0:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800c1c4:	dd3d      	ble.n	800c242 <__ieee754_asinf+0x14e>
 800c1c6:	eea0 0a06 	vfma.f32	s0, s0, s12
 800c1ca:	eddf 7a3c 	vldr	s15, [pc, #240]	; 800c2bc <__ieee754_asinf+0x1c8>
 800c1ce:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c1d2:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 800c288 <__ieee754_asinf+0x194>
 800c1d6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c1da:	2d00      	cmp	r5, #0
 800c1dc:	bfd8      	it	le
 800c1de:	eeb1 0a40 	vnegle.f32	s0, s0
 800c1e2:	e79b      	b.n	800c11c <__ieee754_asinf+0x28>
 800c1e4:	ee60 7a00 	vmul.f32	s15, s0, s0
 800c1e8:	eddf 6a29 	vldr	s13, [pc, #164]	; 800c290 <__ieee754_asinf+0x19c>
 800c1ec:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800c294 <__ieee754_asinf+0x1a0>
 800c1f0:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 800c2a8 <__ieee754_asinf+0x1b4>
 800c1f4:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800c1f8:	eddf 6a28 	vldr	s13, [pc, #160]	; 800c29c <__ieee754_asinf+0x1a8>
 800c1fc:	eee7 6a27 	vfma.f32	s13, s14, s15
 800c200:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800c2a0 <__ieee754_asinf+0x1ac>
 800c204:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c208:	eddf 6a26 	vldr	s13, [pc, #152]	; 800c2a4 <__ieee754_asinf+0x1b0>
 800c20c:	eee7 6a27 	vfma.f32	s13, s14, s15
 800c210:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800c298 <__ieee754_asinf+0x1a4>
 800c214:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c218:	eddf 6a24 	vldr	s13, [pc, #144]	; 800c2ac <__ieee754_asinf+0x1b8>
 800c21c:	eee7 6a86 	vfma.f32	s13, s15, s12
 800c220:	ed9f 6a23 	vldr	s12, [pc, #140]	; 800c2b0 <__ieee754_asinf+0x1bc>
 800c224:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800c228:	eddf 6a22 	vldr	s13, [pc, #136]	; 800c2b4 <__ieee754_asinf+0x1c0>
 800c22c:	eee6 6a27 	vfma.f32	s13, s12, s15
 800c230:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c234:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800c238:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800c23c:	eea0 0a27 	vfma.f32	s0, s0, s15
 800c240:	e76c      	b.n	800c11c <__ieee754_asinf+0x28>
 800c242:	ee10 3a10 	vmov	r3, s0
 800c246:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800c24a:	f023 030f 	bic.w	r3, r3, #15
 800c24e:	ee07 3a90 	vmov	s15, r3
 800c252:	eef1 6a67 	vneg.f32	s13, s15
 800c256:	eea6 8aa7 	vfma.f32	s16, s13, s15
 800c25a:	ee70 5a00 	vadd.f32	s11, s0, s0
 800c25e:	ee37 0a80 	vadd.f32	s0, s15, s0
 800c262:	eddf 7a08 	vldr	s15, [pc, #32]	; 800c284 <__ieee754_asinf+0x190>
 800c266:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800c26a:	ed9f 0a15 	vldr	s0, [pc, #84]	; 800c2c0 <__ieee754_asinf+0x1cc>
 800c26e:	eee5 7a47 	vfms.f32	s15, s10, s14
 800c272:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800c276:	eeb0 6a40 	vmov.f32	s12, s0
 800c27a:	eea6 6a87 	vfma.f32	s12, s13, s14
 800c27e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800c282:	e7a8      	b.n	800c1d6 <__ieee754_asinf+0xe2>
 800c284:	b33bbd2e 	.word	0xb33bbd2e
 800c288:	3fc90fdb 	.word	0x3fc90fdb
 800c28c:	7149f2ca 	.word	0x7149f2ca
 800c290:	3811ef08 	.word	0x3811ef08
 800c294:	3a4f7f04 	.word	0x3a4f7f04
 800c298:	3e2aaaab 	.word	0x3e2aaaab
 800c29c:	bd241146 	.word	0xbd241146
 800c2a0:	3e4e0aa8 	.word	0x3e4e0aa8
 800c2a4:	bea6b090 	.word	0xbea6b090
 800c2a8:	3d9dc62e 	.word	0x3d9dc62e
 800c2ac:	bf303361 	.word	0xbf303361
 800c2b0:	4001572d 	.word	0x4001572d
 800c2b4:	c019d139 	.word	0xc019d139
 800c2b8:	3f799999 	.word	0x3f799999
 800c2bc:	333bbd2e 	.word	0x333bbd2e
 800c2c0:	3f490fdb 	.word	0x3f490fdb

0800c2c4 <__ieee754_sqrtf>:
 800c2c4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c2c8:	4770      	bx	lr

0800c2ca <matherr>:
 800c2ca:	2000      	movs	r0, #0
 800c2cc:	4770      	bx	lr
	...

0800c2d0 <nan>:
 800c2d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c2d8 <nan+0x8>
 800c2d4:	4770      	bx	lr
 800c2d6:	bf00      	nop
 800c2d8:	00000000 	.word	0x00000000
 800c2dc:	7ff80000 	.word	0x7ff80000

0800c2e0 <fabsf>:
 800c2e0:	ee10 3a10 	vmov	r3, s0
 800c2e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c2e8:	ee00 3a10 	vmov	s0, r3
 800c2ec:	4770      	bx	lr
	...

0800c2f0 <_init>:
 800c2f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2f2:	bf00      	nop
 800c2f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2f6:	bc08      	pop	{r3}
 800c2f8:	469e      	mov	lr, r3
 800c2fa:	4770      	bx	lr

0800c2fc <_fini>:
 800c2fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2fe:	bf00      	nop
 800c300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c302:	bc08      	pop	{r3}
 800c304:	469e      	mov	lr, r3
 800c306:	4770      	bx	lr
