#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep  2 14:53:03 2023
# Process ID: 4595
# Current directory: /home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/myProject1/myProject1.runs/synth_1
# Command line: vivado -log zyNet.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source zyNet.tcl
# Log file: /home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/myProject1/myProject1.runs/synth_1/zyNet.vds
# Journal file: /home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/myProject1/myProject1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source zyNet.tcl -notrace
Command: synth_design -top zyNet -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4639 
WARNING: [Synth 8-2507] parameter declaration becomes local in neuron with formal parameter declaration list [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:39]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1719.613 ; gain = 219.527 ; free physical = 2272 ; free virtual = 20613
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zyNet' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/zynet.v:23]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_lite_wrapper' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/axi_lite_wrapper.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/axi_lite_wrapper.v:260]
INFO: [Synth 8-226] default block is never used [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/axi_lite_wrapper.v:389]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/axi_lite_wrapper.v:250]
INFO: [Synth 8-6155] done synthesizing module 'axi_lite_wrapper' (1#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/axi_lite_wrapper.v:4]
INFO: [Synth 8-6157] synthesizing module 'Layer_1' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Layer_1.v:1]
	Parameter NN bound to: 30 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 1 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_0.mif - type: string 
	Parameter weightFile bound to: w_1_0.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_0.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Sig_ROM' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Sig_ROM.v:23]
	Parameter inWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'sigContent.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Sig_ROM.v:34]
INFO: [Synth 8-6155] done synthesizing module 'Sig_ROM' (2#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Sig_ROM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_0.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory' (3#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized0' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_1.mif - type: string 
	Parameter weightFile bound to: w_1_1.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_1.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized0' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_1.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized0' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized0' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized0' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized1' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_2.mif - type: string 
	Parameter weightFile bound to: w_1_2.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_2.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized1' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_2.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized1' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized1' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized1' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized2' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_3.mif - type: string 
	Parameter weightFile bound to: w_1_3.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_3.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized2' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_3.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized2' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized2' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized2' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized3' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_4.mif - type: string 
	Parameter weightFile bound to: w_1_4.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_4.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized3' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_4.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized3' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized3' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized3' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized4' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_5.mif - type: string 
	Parameter weightFile bound to: w_1_5.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_5.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized4' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_5.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized4' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized4' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized4' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized5' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_6.mif - type: string 
	Parameter weightFile bound to: w_1_6.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_6.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized5' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_6.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized5' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized5' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized5' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized6' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_7.mif - type: string 
	Parameter weightFile bound to: w_1_7.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_7.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized6' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_7.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized6' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized6' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized6' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized7' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_8.mif - type: string 
	Parameter weightFile bound to: w_1_8.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_8.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized7' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_8.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized7' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized7' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized7' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized8' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_9.mif - type: string 
	Parameter weightFile bound to: w_1_9.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_9.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized8' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_9.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized8' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized8' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized8' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized9' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_10.mif - type: string 
	Parameter weightFile bound to: w_1_10.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_10.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized9' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_10.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized9' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized9' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized9' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized10' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_11.mif - type: string 
	Parameter weightFile bound to: w_1_11.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_11.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized10' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_11.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized10' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized10' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized10' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized11' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_12.mif - type: string 
	Parameter weightFile bound to: w_1_12.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_12.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized11' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_12.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized11' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized11' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized11' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized12' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_13.mif - type: string 
	Parameter weightFile bound to: w_1_13.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_13.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized12' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_13.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized12' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized12' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized12' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized13' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_14.mif - type: string 
	Parameter weightFile bound to: w_1_14.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_14.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized13' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_14.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized13' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized13' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized13' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized14' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_15.mif - type: string 
	Parameter weightFile bound to: w_1_15.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_15.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized14' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_15.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized14' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized14' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized14' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized15' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_16.mif - type: string 
	Parameter weightFile bound to: w_1_16.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_16.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized15' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_16.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized15' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized15' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized15' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized16' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_17.mif - type: string 
	Parameter weightFile bound to: w_1_17.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_17.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized16' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_17.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized16' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized16' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized16' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized17' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_18.mif - type: string 
	Parameter weightFile bound to: w_1_18.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_18.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized17' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_18.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized17' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized17' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized17' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized18' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_19.mif - type: string 
	Parameter weightFile bound to: w_1_19.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_19.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized18' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_19.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_19.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized18' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized18' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized18' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized19' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_20.mif - type: string 
	Parameter weightFile bound to: w_1_20.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_20.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized19' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 20 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_20.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_20.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized19' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized19' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized19' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized20' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_21.mif - type: string 
	Parameter weightFile bound to: w_1_21.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_21.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized20' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 21 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_21.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_21.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized20' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized20' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized20' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized21' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_22.mif - type: string 
	Parameter weightFile bound to: w_1_22.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_22.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized21' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 22 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_22.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_22.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized21' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized21' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized21' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized22' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_23.mif - type: string 
	Parameter weightFile bound to: w_1_23.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_23.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized22' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 23 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_23.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_23.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized22' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized22' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized22' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized23' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_24.mif - type: string 
	Parameter weightFile bound to: w_1_24.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_24.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized23' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 24 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_24.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_24.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized23' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized23' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized23' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized24' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_25.mif - type: string 
	Parameter weightFile bound to: w_1_25.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_25.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized24' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 25 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_25.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_25.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized24' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized24' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized24' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized25' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_26.mif - type: string 
	Parameter weightFile bound to: w_1_26.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_26.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized25' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 26 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_26.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_26.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized25' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized25' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized25' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized26' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_27.mif - type: string 
	Parameter weightFile bound to: w_1_27.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_27.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized26' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 27 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_27.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_27.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized26' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized26' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized26' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized27' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_28.mif - type: string 
	Parameter weightFile bound to: w_1_28.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_28.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized27' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 28 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_28.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_28.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized27' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized27' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized27' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized28' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 1 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_1_29.mif - type: string 
	Parameter weightFile bound to: w_1_29.mif - type: string 
	Parameter addressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_1_29.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized28' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 1024 - type: integer 
	Parameter neuronNo bound to: 29 - type: integer 
	Parameter layerNo bound to: 1 - type: integer 
	Parameter addressWidth bound to: 10 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_1_29.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_1_29.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized28' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'radd' does not match port width (10) of module 'Weight_Memory__parameterized28' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized28' (4#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Layer_1' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Layer_1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Layer_2' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Layer_2.v:1]
	Parameter NN bound to: 20 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 2 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized29' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_0.mif - type: string 
	Parameter weightFile bound to: w_2_0.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_0.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized29' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_0.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_0.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized29' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized29' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized29' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized30' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_1.mif - type: string 
	Parameter weightFile bound to: w_2_1.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_1.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized30' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_1.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_1.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized30' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized30' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized30' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized31' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_2.mif - type: string 
	Parameter weightFile bound to: w_2_2.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_2.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized31' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_2.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_2.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized31' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized31' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized31' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized32' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_3.mif - type: string 
	Parameter weightFile bound to: w_2_3.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_3.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized32' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_3.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_3.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized32' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized32' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized32' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized33' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_4.mif - type: string 
	Parameter weightFile bound to: w_2_4.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_4.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized33' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_4.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_4.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized33' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized33' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized33' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized34' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_5.mif - type: string 
	Parameter weightFile bound to: w_2_5.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_5.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized34' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_5.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_5.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized34' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized34' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized34' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized35' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_6.mif - type: string 
	Parameter weightFile bound to: w_2_6.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_6.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized35' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_6.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_6.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized35' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized35' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized35' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized36' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_7.mif - type: string 
	Parameter weightFile bound to: w_2_7.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_7.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized36' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_7.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_7.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized36' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized36' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized36' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized37' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_8.mif - type: string 
	Parameter weightFile bound to: w_2_8.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_8.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized37' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_8.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_8.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized37' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized37' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized37' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized38' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_9.mif - type: string 
	Parameter weightFile bound to: w_2_9.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_9.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized38' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_9.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_9.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized38' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized38' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized38' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized39' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_10.mif - type: string 
	Parameter weightFile bound to: w_2_10.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_10.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized39' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 10 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_10.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_10.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized39' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized39' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized39' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized40' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_11.mif - type: string 
	Parameter weightFile bound to: w_2_11.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_11.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized40' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 11 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_11.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_11.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized40' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized40' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized40' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized41' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_12.mif - type: string 
	Parameter weightFile bound to: w_2_12.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_12.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized41' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 12 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_12.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_12.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized41' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized41' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized41' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized42' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_13.mif - type: string 
	Parameter weightFile bound to: w_2_13.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_13.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized42' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 13 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_13.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_13.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized42' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized42' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized42' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized43' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_14.mif - type: string 
	Parameter weightFile bound to: w_2_14.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_14.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized43' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 14 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_14.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_14.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized43' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized43' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized43' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized44' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_15.mif - type: string 
	Parameter weightFile bound to: w_2_15.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_15.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized44' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 15 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_15.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_15.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized44' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized44' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized44' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized45' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_16.mif - type: string 
	Parameter weightFile bound to: w_2_16.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_16.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Synth 8-6157] synthesizing module 'Weight_Memory__parameterized45' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 16 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_16.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_16.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized45' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized45' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized45' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Synth 8-6157] synthesizing module 'neuron__parameterized46' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_17.mif - type: string 
	Parameter weightFile bound to: w_2_17.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_17.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 17 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_17.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_17.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized46' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized46' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'neuron__parameterized46' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:24]
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_18.mif - type: string 
	Parameter weightFile bound to: w_2_18.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_18.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 18 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_18.mif - type: string 
INFO: [Synth 8-3876] $readmem data file 'w_2_18.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Weight_Memory__parameterized47' (5#1) [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/Weight_Memory.v:23]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized47' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 2 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter numWeight bound to: 30 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_2_19.mif - type: string 
	Parameter weightFile bound to: w_2_19.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'b_2_19.mif' is read successfully [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:87]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter numWeight bound to: 30 - type: integer 
	Parameter neuronNo bound to: 19 - type: integer 
	Parameter layerNo bound to: 2 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_2_19.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized48' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter NN bound to: 10 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter layerNum bound to: 3 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_0.mif - type: string 
	Parameter weightFile bound to: w_3_0.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 0 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_0.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized49' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_1.mif - type: string 
	Parameter weightFile bound to: w_3_1.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 1 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_1.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized50' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_2.mif - type: string 
	Parameter weightFile bound to: w_3_2.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 2 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_2.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized51' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_3.mif - type: string 
	Parameter weightFile bound to: w_3_3.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 3 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_3.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized52' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_4.mif - type: string 
	Parameter weightFile bound to: w_3_4.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 4 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_4.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized53' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_5.mif - type: string 
	Parameter weightFile bound to: w_3_5.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 5 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_5.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized54' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_6.mif - type: string 
	Parameter weightFile bound to: w_3_6.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 6 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_6.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized55' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_7.mif - type: string 
	Parameter weightFile bound to: w_3_7.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 7 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_7.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized56' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_8.mif - type: string 
	Parameter weightFile bound to: w_3_8.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 8 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_8.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized57' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter layerNo bound to: 3 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter sigmoidSize bound to: 10 - type: integer 
	Parameter weightIntWidth bound to: 4 - type: integer 
	Parameter actType bound to: sigmoid - type: string 
	Parameter biasFile bound to: b_3_9.mif - type: string 
	Parameter weightFile bound to: w_3_9.mif - type: string 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter numWeight bound to: 20 - type: integer 
	Parameter neuronNo bound to: 9 - type: integer 
	Parameter layerNo bound to: 3 - type: integer 
	Parameter addressWidth bound to: 5 - type: integer 
	Parameter dataWidth bound to: 16 - type: integer 
	Parameter weightFile bound to: w_3_9.mif - type: string 
WARNING: [Synth 8-689] width (6) of port connection 'radd' does not match port width (5) of module 'Weight_Memory__parameterized58' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:172]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: RAM's read address port stuck at constant. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
	Parameter numInput bound to: 10 - type: integer 
	Parameter inputWidth bound to: 16 - type: integer 
WARNING: [Synth 8-689] width (10) of port connection 'i_valid' does not match port width (1) of module 'maxFinder' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/zynet.v:318]
WARNING: [Synth 8-6014] Unused sequential element state_3_reg was removed.  [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/zynet.v:269]
WARNING: [Synth 8-6014] Unused sequential element count_3_reg was removed.  [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/zynet.v:270]
WARNING: [Synth 8-6014] Unused sequential element data_out_valid_3_reg was removed.  [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/zynet.v:271]
WARNING: [Synth 8-6014] Unused sequential element holdData_3_reg was removed.  [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/zynet.v:281]
WARNING: [Synth 8-6014] Unused sequential element out_data_3_reg was removed.  [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/zynet.v:286]
WARNING: [Synth 8-3917] design zyNet has port axis_in_data_ready driven by constant 1
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port wen
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port wadd[4]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port wadd[3]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port wadd[2]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port wadd[1]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port wadd[0]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[15]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[14]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[13]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[12]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[11]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[10]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[9]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[8]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[7]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[6]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[5]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[4]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[3]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[2]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[1]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized58 has unconnected port win[0]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValid
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[31]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[30]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[29]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[28]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[27]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[26]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[25]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[24]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[23]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[22]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[21]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[20]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[19]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[18]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[17]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port weightValue[16]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[31]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[30]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[29]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[28]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[27]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[26]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[25]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[24]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[23]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[22]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[21]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[20]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[19]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[18]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[17]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[16]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[15]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[14]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[13]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[12]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[11]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[10]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[9]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[8]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[7]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[6]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[5]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[4]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[3]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[2]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[1]
WARNING: [Synth 8-3331] design neuron__parameterized58 has unconnected port biasValue[0]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port wen
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port wadd[4]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port wadd[3]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port wadd[2]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port wadd[1]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port wadd[0]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[15]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[14]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[13]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[12]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[11]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[10]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[9]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[8]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[7]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[6]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[5]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[4]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[3]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[2]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[1]
WARNING: [Synth 8-3331] design Weight_Memory__parameterized57 has unconnected port win[0]
WARNING: [Synth 8-3331] design neuron__parameterized57 has unconnected port biasValid
WARNING: [Synth 8-3331] design neuron__parameterized57 has unconnected port weightValue[31]
WARNING: [Synth 8-3331] design neuron__parameterized57 has unconnected port weightValue[30]
WARNING: [Synth 8-3331] design neuron__parameterized57 has unconnected port weightValue[29]
WARNING: [Synth 8-3331] design neuron__parameterized57 has unconnected port weightValue[28]
WARNING: [Synth 8-3331] design neuron__parameterized57 has unconnected port weightValue[27]
WARNING: [Synth 8-3331] design neuron__parameterized57 has unconnected port weightValue[26]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1828.488 ; gain = 328.402 ; free physical = 2234 ; free virtual = 20579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1843.332 ; gain = 343.246 ; free physical = 2245 ; free virtual = 20590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1851.336 ; gain = 351.250 ; free physical = 2243 ; free virtual = 20588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2036.117 ; gain = 536.031 ; free physical = 1933 ; free virtual = 20301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 61    
	   2 Input     11 Bit       Adders := 30    
	   2 Input     10 Bit       Adders := 150   
	   2 Input      6 Bit       Adders := 30    
	   2 Input      5 Bit       Adders := 30    
+---Registers : 
	              480 Bit    Registers := 1     
	              320 Bit    Registers := 1     
	              160 Bit    Registers := 2     
	               32 Bit    Registers := 130   
	               16 Bit    Registers := 191   
	               15 Bit    Registers := 23    
	               14 Bit    Registers := 20    
	               13 Bit    Registers := 9     
	               11 Bit    Registers := 30    
	               10 Bit    Registers := 90    
	                6 Bit    Registers := 30    
	                5 Bit    Registers := 32    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 434   
+---ROMs : 
	                              ROMs := 90    
+---Muxes : 
	   2 Input    480 Bit        Muxes := 1     
	   2 Input    320 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 61    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 301   
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 60    
	   2 Input      1 Bit        Muxes := 80    
	   6 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module zyNet 
Detailed RTL Component Info : 
+---Registers : 
	              480 Bit    Registers := 1     
	              320 Bit    Registers := 1     
	              160 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    480 Bit        Muxes := 1     
	   2 Input    320 Bit        Muxes := 1     
	   2 Input    160 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 2     
Module axi_lite_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
Module Sig_ROM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Weight_Memory 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module neuron__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized35 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized36 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized37 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized38 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized39 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized40 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized41 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized42 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized43 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized44 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module neuron__parameterized44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized45 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized46 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module neuron__parameterized46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized47 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized48 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized49 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized50 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module neuron__parameterized50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized51 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module neuron__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized52 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module neuron__parameterized52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized53 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized54 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module neuron__parameterized54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized55 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized56 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module neuron__parameterized56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized57 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module neuron__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module Weight_Memory__parameterized58 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module neuron__parameterized58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module maxFinder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'n_0/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_1/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_1/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_1/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_1/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_1/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_2/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_2/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_2/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_2/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_2/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_3/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_3/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_3/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_3/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_3/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_4/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_4/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_4/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_4/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_4/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_5/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_5/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_5/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_5/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_5/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_6/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_6/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_6/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_6/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_6/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_7/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_7/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_7/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_7/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_7/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_8/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_8/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_8/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_8/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_8/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_9/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_9/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_9/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_9/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_9/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_10/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_10/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_10/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_10/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_10/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_11/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_11/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_11/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_11/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_11/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_12/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_12/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_12/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_12/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_12/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_13/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_13/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_13/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_13/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_13/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_14/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_14/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_14/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_14/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_14/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_15/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_15/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_15/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_15/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_15/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_16/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_16/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_16/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_16/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_16/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_17/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_17/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_17/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_17/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_17/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_18/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_18/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_18/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_18/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_18/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_19/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_19/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_19/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_19/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_19/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Synth 8-4471] merging register 'n_20/weight_valid_reg' into 'n_0/weight_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:157]
INFO: [Synth 8-4471] merging register 'n_20/mult_valid_reg' into 'n_0/mult_valid_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:79]
INFO: [Synth 8-4471] merging register 'n_20/muxValid_d_reg' into 'n_0/muxValid_d_reg' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:161]
INFO: [Synth 8-4471] merging register 'n_20/myinputd_reg[15:0]' into 'n_0/myinputd_reg[15:0]' [/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/src/fpga/rtl/neuron.v:156]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP n_0/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/comboAdd is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/comboAdd.
DSP Report: Generating DSP n_0/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/mul_reg.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/mul_reg.
DSP Report: Generating DSP n_1/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/comboAdd is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/comboAdd.
DSP Report: Generating DSP n_1/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/mul_reg.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/mul_reg.
DSP Report: Generating DSP n_2/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/comboAdd is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/comboAdd.
DSP Report: Generating DSP n_2/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/mul_reg.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/mul_reg.
DSP Report: Generating DSP n_3/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/comboAdd is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/comboAdd.
DSP Report: Generating DSP n_3/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/mul_reg.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/mul_reg.
DSP Report: Generating DSP n_4/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/comboAdd is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/comboAdd.
DSP Report: Generating DSP n_4/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/mul_reg.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/mul_reg.
DSP Report: Generating DSP n_5/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/comboAdd is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/comboAdd.
DSP Report: Generating DSP n_5/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/mul_reg.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/mul_reg.
DSP Report: Generating DSP n_6/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/comboAdd is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/comboAdd.
DSP Report: Generating DSP n_6/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/mul_reg.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/mul_reg.
DSP Report: Generating DSP n_7/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/comboAdd is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/comboAdd.
DSP Report: Generating DSP n_7/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/mul_reg.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/mul_reg.
DSP Report: Generating DSP n_8/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/comboAdd is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/comboAdd.
DSP Report: Generating DSP n_8/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/mul_reg.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/mul_reg.
DSP Report: Generating DSP n_9/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/comboAdd is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/comboAdd.
DSP Report: Generating DSP n_9/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/mul_reg.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/mul_reg.
DSP Report: Generating DSP n_10/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_10/WM/wout_reg is absorbed into DSP n_10/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_10/comboAdd.
DSP Report: register n_10/mul_reg is absorbed into DSP n_10/comboAdd.
DSP Report: operator n_10/comboAdd is absorbed into DSP n_10/comboAdd.
DSP Report: operator n_10/mul0 is absorbed into DSP n_10/comboAdd.
DSP Report: Generating DSP n_10/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_10/WM/wout_reg is absorbed into DSP n_10/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_10/mul_reg.
DSP Report: register n_10/mul_reg is absorbed into DSP n_10/mul_reg.
DSP Report: operator n_10/mul0 is absorbed into DSP n_10/mul_reg.
DSP Report: Generating DSP n_11/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_11/WM/wout_reg is absorbed into DSP n_11/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_11/comboAdd.
DSP Report: register n_11/mul_reg is absorbed into DSP n_11/comboAdd.
DSP Report: operator n_11/comboAdd is absorbed into DSP n_11/comboAdd.
DSP Report: operator n_11/mul0 is absorbed into DSP n_11/comboAdd.
DSP Report: Generating DSP n_11/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_11/WM/wout_reg is absorbed into DSP n_11/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_11/mul_reg.
DSP Report: register n_11/mul_reg is absorbed into DSP n_11/mul_reg.
DSP Report: operator n_11/mul0 is absorbed into DSP n_11/mul_reg.
DSP Report: Generating DSP n_12/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_12/WM/wout_reg is absorbed into DSP n_12/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_12/comboAdd.
DSP Report: register n_12/mul_reg is absorbed into DSP n_12/comboAdd.
DSP Report: operator n_12/comboAdd is absorbed into DSP n_12/comboAdd.
DSP Report: operator n_12/mul0 is absorbed into DSP n_12/comboAdd.
DSP Report: Generating DSP n_12/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_12/WM/wout_reg is absorbed into DSP n_12/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_12/mul_reg.
DSP Report: register n_12/mul_reg is absorbed into DSP n_12/mul_reg.
DSP Report: operator n_12/mul0 is absorbed into DSP n_12/mul_reg.
DSP Report: Generating DSP n_13/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_13/WM/wout_reg is absorbed into DSP n_13/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_13/comboAdd.
DSP Report: register n_13/mul_reg is absorbed into DSP n_13/comboAdd.
DSP Report: operator n_13/comboAdd is absorbed into DSP n_13/comboAdd.
DSP Report: operator n_13/mul0 is absorbed into DSP n_13/comboAdd.
DSP Report: Generating DSP n_13/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_13/WM/wout_reg is absorbed into DSP n_13/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_13/mul_reg.
DSP Report: register n_13/mul_reg is absorbed into DSP n_13/mul_reg.
DSP Report: operator n_13/mul0 is absorbed into DSP n_13/mul_reg.
DSP Report: Generating DSP n_14/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_14/WM/wout_reg is absorbed into DSP n_14/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_14/comboAdd.
DSP Report: register n_14/mul_reg is absorbed into DSP n_14/comboAdd.
DSP Report: operator n_14/comboAdd is absorbed into DSP n_14/comboAdd.
DSP Report: operator n_14/mul0 is absorbed into DSP n_14/comboAdd.
DSP Report: Generating DSP n_14/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_14/WM/wout_reg is absorbed into DSP n_14/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_14/mul_reg.
DSP Report: register n_14/mul_reg is absorbed into DSP n_14/mul_reg.
DSP Report: operator n_14/mul0 is absorbed into DSP n_14/mul_reg.
DSP Report: Generating DSP n_15/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_15/WM/wout_reg is absorbed into DSP n_15/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_15/comboAdd.
DSP Report: register n_15/mul_reg is absorbed into DSP n_15/comboAdd.
DSP Report: operator n_15/comboAdd is absorbed into DSP n_15/comboAdd.
DSP Report: operator n_15/mul0 is absorbed into DSP n_15/comboAdd.
DSP Report: Generating DSP n_15/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_15/WM/wout_reg is absorbed into DSP n_15/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_15/mul_reg.
DSP Report: register n_15/mul_reg is absorbed into DSP n_15/mul_reg.
DSP Report: operator n_15/mul0 is absorbed into DSP n_15/mul_reg.
DSP Report: Generating DSP n_16/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_16/WM/wout_reg is absorbed into DSP n_16/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_16/comboAdd.
DSP Report: register n_16/mul_reg is absorbed into DSP n_16/comboAdd.
DSP Report: operator n_16/comboAdd is absorbed into DSP n_16/comboAdd.
DSP Report: operator n_16/mul0 is absorbed into DSP n_16/comboAdd.
DSP Report: Generating DSP n_16/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_16/WM/wout_reg is absorbed into DSP n_16/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_16/mul_reg.
DSP Report: register n_16/mul_reg is absorbed into DSP n_16/mul_reg.
DSP Report: operator n_16/mul0 is absorbed into DSP n_16/mul_reg.
DSP Report: Generating DSP n_17/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_17/WM/wout_reg is absorbed into DSP n_17/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_17/comboAdd.
DSP Report: register n_17/mul_reg is absorbed into DSP n_17/comboAdd.
DSP Report: operator n_17/comboAdd is absorbed into DSP n_17/comboAdd.
DSP Report: operator n_17/mul0 is absorbed into DSP n_17/comboAdd.
DSP Report: Generating DSP n_17/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_17/WM/wout_reg is absorbed into DSP n_17/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_17/mul_reg.
DSP Report: register n_17/mul_reg is absorbed into DSP n_17/mul_reg.
DSP Report: operator n_17/mul0 is absorbed into DSP n_17/mul_reg.
DSP Report: Generating DSP n_18/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_18/WM/wout_reg is absorbed into DSP n_18/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_18/comboAdd.
DSP Report: register n_18/mul_reg is absorbed into DSP n_18/comboAdd.
DSP Report: operator n_18/comboAdd is absorbed into DSP n_18/comboAdd.
DSP Report: operator n_18/mul0 is absorbed into DSP n_18/comboAdd.
DSP Report: Generating DSP n_18/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_18/WM/wout_reg is absorbed into DSP n_18/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_18/mul_reg.
DSP Report: register n_18/mul_reg is absorbed into DSP n_18/mul_reg.
DSP Report: operator n_18/mul0 is absorbed into DSP n_18/mul_reg.
DSP Report: Generating DSP n_19/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_19/WM/wout_reg is absorbed into DSP n_19/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_19/comboAdd.
DSP Report: register n_19/mul_reg is absorbed into DSP n_19/comboAdd.
DSP Report: operator n_19/comboAdd is absorbed into DSP n_19/comboAdd.
DSP Report: operator n_19/mul0 is absorbed into DSP n_19/comboAdd.
DSP Report: Generating DSP n_19/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_19/WM/wout_reg is absorbed into DSP n_19/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_19/mul_reg.
DSP Report: register n_19/mul_reg is absorbed into DSP n_19/mul_reg.
DSP Report: operator n_19/mul0 is absorbed into DSP n_19/mul_reg.
DSP Report: Generating DSP n_20/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_20/WM/wout_reg is absorbed into DSP n_20/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_20/comboAdd.
DSP Report: register n_20/mul_reg is absorbed into DSP n_20/comboAdd.
DSP Report: operator n_20/comboAdd is absorbed into DSP n_20/comboAdd.
DSP Report: operator n_20/mul0 is absorbed into DSP n_20/comboAdd.
DSP Report: Generating DSP n_20/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_20/WM/wout_reg is absorbed into DSP n_20/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_20/mul_reg.
DSP Report: register n_20/mul_reg is absorbed into DSP n_20/mul_reg.
DSP Report: operator n_20/mul0 is absorbed into DSP n_20/mul_reg.
DSP Report: Generating DSP n_21/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_21/WM/wout_reg is absorbed into DSP n_21/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_21/comboAdd.
DSP Report: register n_21/mul_reg is absorbed into DSP n_21/comboAdd.
DSP Report: operator n_21/comboAdd is absorbed into DSP n_21/comboAdd.
DSP Report: operator n_21/mul0 is absorbed into DSP n_21/comboAdd.
DSP Report: Generating DSP n_21/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_21/WM/wout_reg is absorbed into DSP n_21/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_21/mul_reg.
DSP Report: register n_21/mul_reg is absorbed into DSP n_21/mul_reg.
DSP Report: operator n_21/mul0 is absorbed into DSP n_21/mul_reg.
DSP Report: Generating DSP n_22/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_22/WM/wout_reg is absorbed into DSP n_22/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_22/comboAdd.
DSP Report: register n_22/mul_reg is absorbed into DSP n_22/comboAdd.
DSP Report: operator n_22/comboAdd is absorbed into DSP n_22/comboAdd.
DSP Report: operator n_22/mul0 is absorbed into DSP n_22/comboAdd.
DSP Report: Generating DSP n_22/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_22/WM/wout_reg is absorbed into DSP n_22/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_22/mul_reg.
DSP Report: register n_22/mul_reg is absorbed into DSP n_22/mul_reg.
DSP Report: operator n_22/mul0 is absorbed into DSP n_22/mul_reg.
DSP Report: Generating DSP n_23/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_23/WM/wout_reg is absorbed into DSP n_23/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_23/comboAdd.
DSP Report: register n_23/mul_reg is absorbed into DSP n_23/comboAdd.
DSP Report: operator n_23/comboAdd is absorbed into DSP n_23/comboAdd.
DSP Report: operator n_23/mul0 is absorbed into DSP n_23/comboAdd.
DSP Report: Generating DSP n_23/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_23/WM/wout_reg is absorbed into DSP n_23/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_23/mul_reg.
DSP Report: register n_23/mul_reg is absorbed into DSP n_23/mul_reg.
DSP Report: operator n_23/mul0 is absorbed into DSP n_23/mul_reg.
DSP Report: Generating DSP n_24/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_24/WM/wout_reg is absorbed into DSP n_24/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_24/comboAdd.
DSP Report: register n_24/mul_reg is absorbed into DSP n_24/comboAdd.
DSP Report: operator n_24/comboAdd is absorbed into DSP n_24/comboAdd.
DSP Report: operator n_24/mul0 is absorbed into DSP n_24/comboAdd.
DSP Report: Generating DSP n_24/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_24/WM/wout_reg is absorbed into DSP n_24/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_24/mul_reg.
DSP Report: register n_24/mul_reg is absorbed into DSP n_24/mul_reg.
DSP Report: operator n_24/mul0 is absorbed into DSP n_24/mul_reg.
DSP Report: Generating DSP n_25/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_25/WM/wout_reg is absorbed into DSP n_25/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_25/comboAdd.
DSP Report: register n_25/mul_reg is absorbed into DSP n_25/comboAdd.
DSP Report: operator n_25/comboAdd is absorbed into DSP n_25/comboAdd.
DSP Report: operator n_25/mul0 is absorbed into DSP n_25/comboAdd.
DSP Report: Generating DSP n_25/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_25/WM/wout_reg is absorbed into DSP n_25/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_25/mul_reg.
DSP Report: register n_25/mul_reg is absorbed into DSP n_25/mul_reg.
DSP Report: operator n_25/mul0 is absorbed into DSP n_25/mul_reg.
DSP Report: Generating DSP n_26/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_26/WM/wout_reg is absorbed into DSP n_26/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_26/comboAdd.
DSP Report: register n_26/mul_reg is absorbed into DSP n_26/comboAdd.
DSP Report: operator n_26/comboAdd is absorbed into DSP n_26/comboAdd.
DSP Report: operator n_26/mul0 is absorbed into DSP n_26/comboAdd.
DSP Report: Generating DSP n_26/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_26/WM/wout_reg is absorbed into DSP n_26/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_26/mul_reg.
DSP Report: register n_26/mul_reg is absorbed into DSP n_26/mul_reg.
DSP Report: operator n_26/mul0 is absorbed into DSP n_26/mul_reg.
DSP Report: Generating DSP n_27/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_27/WM/wout_reg is absorbed into DSP n_27/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_27/comboAdd.
DSP Report: register n_27/mul_reg is absorbed into DSP n_27/comboAdd.
DSP Report: operator n_27/comboAdd is absorbed into DSP n_27/comboAdd.
DSP Report: operator n_27/mul0 is absorbed into DSP n_27/comboAdd.
DSP Report: Generating DSP n_27/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_27/WM/wout_reg is absorbed into DSP n_27/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_27/mul_reg.
DSP Report: register n_27/mul_reg is absorbed into DSP n_27/mul_reg.
DSP Report: operator n_27/mul0 is absorbed into DSP n_27/mul_reg.
DSP Report: Generating DSP n_28/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_28/WM/wout_reg is absorbed into DSP n_28/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_28/comboAdd.
DSP Report: register n_28/mul_reg is absorbed into DSP n_28/comboAdd.
DSP Report: operator n_28/comboAdd is absorbed into DSP n_28/comboAdd.
DSP Report: operator n_28/mul0 is absorbed into DSP n_28/comboAdd.
DSP Report: Generating DSP n_28/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_28/WM/wout_reg is absorbed into DSP n_28/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_28/mul_reg.
DSP Report: register n_28/mul_reg is absorbed into DSP n_28/mul_reg.
DSP Report: operator n_28/mul0 is absorbed into DSP n_28/mul_reg.
DSP Report: Generating DSP n_29/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_29/WM/wout_reg is absorbed into DSP n_29/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_29/comboAdd.
DSP Report: register n_29/mul_reg is absorbed into DSP n_29/comboAdd.
DSP Report: operator n_29/comboAdd is absorbed into DSP n_29/comboAdd.
DSP Report: operator n_29/mul0 is absorbed into DSP n_29/comboAdd.
DSP Report: Generating DSP n_29/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_29/WM/wout_reg is absorbed into DSP n_29/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_29/mul_reg.
DSP Report: register n_29/mul_reg is absorbed into DSP n_29/mul_reg.
DSP Report: operator n_29/mul0 is absorbed into DSP n_29/mul_reg.
DSP Report: Generating DSP n_0/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/comboAdd is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/comboAdd.
DSP Report: Generating DSP n_0/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/mul_reg.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/mul_reg.
DSP Report: Generating DSP n_1/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/comboAdd is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/comboAdd.
DSP Report: Generating DSP n_1/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/mul_reg.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/mul_reg.
DSP Report: Generating DSP n_2/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/comboAdd is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/comboAdd.
DSP Report: Generating DSP n_2/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/mul_reg.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/mul_reg.
DSP Report: Generating DSP n_3/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/comboAdd is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/comboAdd.
DSP Report: Generating DSP n_3/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/mul_reg.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/mul_reg.
DSP Report: Generating DSP n_4/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/comboAdd is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/comboAdd.
DSP Report: Generating DSP n_4/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/mul_reg.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/mul_reg.
DSP Report: Generating DSP n_5/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/comboAdd is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/comboAdd.
DSP Report: Generating DSP n_5/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/mul_reg.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/mul_reg.
DSP Report: Generating DSP n_6/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/comboAdd is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/comboAdd.
DSP Report: Generating DSP n_6/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/mul_reg.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/mul_reg.
DSP Report: Generating DSP n_7/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/comboAdd is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/comboAdd.
DSP Report: Generating DSP n_7/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/mul_reg.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/mul_reg.
DSP Report: Generating DSP n_8/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/comboAdd is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/comboAdd.
DSP Report: Generating DSP n_8/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/mul_reg.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/mul_reg.
DSP Report: Generating DSP n_9/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/comboAdd is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/comboAdd.
DSP Report: Generating DSP n_9/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/mul_reg.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/mul_reg.
DSP Report: Generating DSP n_10/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_10/WM/wout_reg is absorbed into DSP n_10/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_10/comboAdd.
DSP Report: register n_10/mul_reg is absorbed into DSP n_10/comboAdd.
DSP Report: operator n_10/comboAdd is absorbed into DSP n_10/comboAdd.
DSP Report: operator n_10/mul0 is absorbed into DSP n_10/comboAdd.
DSP Report: Generating DSP n_10/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_10/WM/wout_reg is absorbed into DSP n_10/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_10/mul_reg.
DSP Report: register n_10/mul_reg is absorbed into DSP n_10/mul_reg.
DSP Report: operator n_10/mul0 is absorbed into DSP n_10/mul_reg.
DSP Report: Generating DSP n_11/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_11/WM/wout_reg is absorbed into DSP n_11/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_11/comboAdd.
DSP Report: register n_11/mul_reg is absorbed into DSP n_11/comboAdd.
DSP Report: operator n_11/comboAdd is absorbed into DSP n_11/comboAdd.
DSP Report: operator n_11/mul0 is absorbed into DSP n_11/comboAdd.
DSP Report: Generating DSP n_11/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_11/WM/wout_reg is absorbed into DSP n_11/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_11/mul_reg.
DSP Report: register n_11/mul_reg is absorbed into DSP n_11/mul_reg.
DSP Report: operator n_11/mul0 is absorbed into DSP n_11/mul_reg.
DSP Report: Generating DSP n_12/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_12/WM/wout_reg is absorbed into DSP n_12/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_12/comboAdd.
DSP Report: register n_12/mul_reg is absorbed into DSP n_12/comboAdd.
DSP Report: operator n_12/comboAdd is absorbed into DSP n_12/comboAdd.
DSP Report: operator n_12/mul0 is absorbed into DSP n_12/comboAdd.
DSP Report: Generating DSP n_12/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_12/WM/wout_reg is absorbed into DSP n_12/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_12/mul_reg.
DSP Report: register n_12/mul_reg is absorbed into DSP n_12/mul_reg.
DSP Report: operator n_12/mul0 is absorbed into DSP n_12/mul_reg.
DSP Report: Generating DSP n_13/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_13/WM/wout_reg is absorbed into DSP n_13/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_13/comboAdd.
DSP Report: register n_13/mul_reg is absorbed into DSP n_13/comboAdd.
DSP Report: operator n_13/comboAdd is absorbed into DSP n_13/comboAdd.
DSP Report: operator n_13/mul0 is absorbed into DSP n_13/comboAdd.
DSP Report: Generating DSP n_13/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_13/WM/wout_reg is absorbed into DSP n_13/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_13/mul_reg.
DSP Report: register n_13/mul_reg is absorbed into DSP n_13/mul_reg.
DSP Report: operator n_13/mul0 is absorbed into DSP n_13/mul_reg.
DSP Report: Generating DSP n_14/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_14/WM/wout_reg is absorbed into DSP n_14/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_14/comboAdd.
DSP Report: register n_14/mul_reg is absorbed into DSP n_14/comboAdd.
DSP Report: operator n_14/comboAdd is absorbed into DSP n_14/comboAdd.
DSP Report: operator n_14/mul0 is absorbed into DSP n_14/comboAdd.
DSP Report: Generating DSP n_14/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_14/WM/wout_reg is absorbed into DSP n_14/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_14/mul_reg.
DSP Report: register n_14/mul_reg is absorbed into DSP n_14/mul_reg.
DSP Report: operator n_14/mul0 is absorbed into DSP n_14/mul_reg.
DSP Report: Generating DSP n_15/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_15/WM/wout_reg is absorbed into DSP n_15/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_15/comboAdd.
DSP Report: register n_15/mul_reg is absorbed into DSP n_15/comboAdd.
DSP Report: operator n_15/comboAdd is absorbed into DSP n_15/comboAdd.
DSP Report: operator n_15/mul0 is absorbed into DSP n_15/comboAdd.
DSP Report: Generating DSP n_15/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_15/WM/wout_reg is absorbed into DSP n_15/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_15/mul_reg.
DSP Report: register n_15/mul_reg is absorbed into DSP n_15/mul_reg.
DSP Report: operator n_15/mul0 is absorbed into DSP n_15/mul_reg.
DSP Report: Generating DSP n_16/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_16/WM/wout_reg is absorbed into DSP n_16/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_16/comboAdd.
DSP Report: register n_16/mul_reg is absorbed into DSP n_16/comboAdd.
DSP Report: operator n_16/comboAdd is absorbed into DSP n_16/comboAdd.
DSP Report: operator n_16/mul0 is absorbed into DSP n_16/comboAdd.
DSP Report: Generating DSP n_16/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_16/WM/wout_reg is absorbed into DSP n_16/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_16/mul_reg.
DSP Report: register n_16/mul_reg is absorbed into DSP n_16/mul_reg.
DSP Report: operator n_16/mul0 is absorbed into DSP n_16/mul_reg.
DSP Report: Generating DSP n_17/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_17/WM/wout_reg is absorbed into DSP n_17/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_17/comboAdd.
DSP Report: register n_17/mul_reg is absorbed into DSP n_17/comboAdd.
DSP Report: operator n_17/comboAdd is absorbed into DSP n_17/comboAdd.
DSP Report: operator n_17/mul0 is absorbed into DSP n_17/comboAdd.
DSP Report: Generating DSP n_17/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_17/WM/wout_reg is absorbed into DSP n_17/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_17/mul_reg.
DSP Report: register n_17/mul_reg is absorbed into DSP n_17/mul_reg.
DSP Report: operator n_17/mul0 is absorbed into DSP n_17/mul_reg.
DSP Report: Generating DSP n_18/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_18/WM/wout_reg is absorbed into DSP n_18/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_18/comboAdd.
DSP Report: register n_18/mul_reg is absorbed into DSP n_18/comboAdd.
DSP Report: operator n_18/comboAdd is absorbed into DSP n_18/comboAdd.
DSP Report: operator n_18/mul0 is absorbed into DSP n_18/comboAdd.
DSP Report: Generating DSP n_18/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_18/WM/wout_reg is absorbed into DSP n_18/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_18/mul_reg.
DSP Report: register n_18/mul_reg is absorbed into DSP n_18/mul_reg.
DSP Report: operator n_18/mul0 is absorbed into DSP n_18/mul_reg.
DSP Report: Generating DSP n_19/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_19/WM/wout_reg is absorbed into DSP n_19/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_19/comboAdd.
DSP Report: register n_19/mul_reg is absorbed into DSP n_19/comboAdd.
DSP Report: operator n_19/comboAdd is absorbed into DSP n_19/comboAdd.
DSP Report: operator n_19/mul0 is absorbed into DSP n_19/comboAdd.
DSP Report: Generating DSP n_19/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_19/WM/wout_reg is absorbed into DSP n_19/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_19/mul_reg.
DSP Report: register n_19/mul_reg is absorbed into DSP n_19/mul_reg.
DSP Report: operator n_19/mul0 is absorbed into DSP n_19/mul_reg.
DSP Report: Generating DSP n_0/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/comboAdd.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/comboAdd is absorbed into DSP n_0/comboAdd.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/comboAdd.
DSP Report: Generating DSP n_0/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_0/WM/wout_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_0/mul_reg.
DSP Report: register n_0/mul_reg is absorbed into DSP n_0/mul_reg.
DSP Report: operator n_0/mul0 is absorbed into DSP n_0/mul_reg.
DSP Report: Generating DSP n_1/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/comboAdd.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/comboAdd is absorbed into DSP n_1/comboAdd.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/comboAdd.
DSP Report: Generating DSP n_1/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_1/WM/wout_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_1/mul_reg.
DSP Report: register n_1/mul_reg is absorbed into DSP n_1/mul_reg.
DSP Report: operator n_1/mul0 is absorbed into DSP n_1/mul_reg.
DSP Report: Generating DSP n_2/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/comboAdd.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/comboAdd is absorbed into DSP n_2/comboAdd.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/comboAdd.
DSP Report: Generating DSP n_2/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_2/WM/wout_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_2/mul_reg.
DSP Report: register n_2/mul_reg is absorbed into DSP n_2/mul_reg.
DSP Report: operator n_2/mul0 is absorbed into DSP n_2/mul_reg.
DSP Report: Generating DSP n_3/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/comboAdd.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/comboAdd is absorbed into DSP n_3/comboAdd.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/comboAdd.
DSP Report: Generating DSP n_3/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_3/WM/wout_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_3/mul_reg.
DSP Report: register n_3/mul_reg is absorbed into DSP n_3/mul_reg.
DSP Report: operator n_3/mul0 is absorbed into DSP n_3/mul_reg.
DSP Report: Generating DSP n_4/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/comboAdd.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/comboAdd is absorbed into DSP n_4/comboAdd.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/comboAdd.
DSP Report: Generating DSP n_4/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_4/WM/wout_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_4/mul_reg.
DSP Report: register n_4/mul_reg is absorbed into DSP n_4/mul_reg.
DSP Report: operator n_4/mul0 is absorbed into DSP n_4/mul_reg.
DSP Report: Generating DSP n_5/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/comboAdd.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/comboAdd is absorbed into DSP n_5/comboAdd.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/comboAdd.
DSP Report: Generating DSP n_5/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_5/WM/wout_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_5/mul_reg.
DSP Report: register n_5/mul_reg is absorbed into DSP n_5/mul_reg.
DSP Report: operator n_5/mul0 is absorbed into DSP n_5/mul_reg.
DSP Report: Generating DSP n_6/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/comboAdd.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/comboAdd is absorbed into DSP n_6/comboAdd.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/comboAdd.
DSP Report: Generating DSP n_6/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_6/WM/wout_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_6/mul_reg.
DSP Report: register n_6/mul_reg is absorbed into DSP n_6/mul_reg.
DSP Report: operator n_6/mul0 is absorbed into DSP n_6/mul_reg.
DSP Report: Generating DSP n_7/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/comboAdd.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/comboAdd is absorbed into DSP n_7/comboAdd.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/comboAdd.
DSP Report: Generating DSP n_7/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_7/WM/wout_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_7/mul_reg.
DSP Report: register n_7/mul_reg is absorbed into DSP n_7/mul_reg.
DSP Report: operator n_7/mul0 is absorbed into DSP n_7/mul_reg.
DSP Report: Generating DSP n_8/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/comboAdd.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/comboAdd is absorbed into DSP n_8/comboAdd.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/comboAdd.
DSP Report: Generating DSP n_8/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_8/WM/wout_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_8/mul_reg.
DSP Report: register n_8/mul_reg is absorbed into DSP n_8/mul_reg.
DSP Report: operator n_8/mul0 is absorbed into DSP n_8/mul_reg.
DSP Report: Generating DSP n_9/comboAdd, operation Mode is: C+(A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/comboAdd.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/comboAdd is absorbed into DSP n_9/comboAdd.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/comboAdd.
DSP Report: Generating DSP n_9/mul_reg, operation Mode is: (A2*B2)'.
DSP Report: register n_9/WM/wout_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_0/myinputd_reg is absorbed into DSP n_9/mul_reg.
DSP Report: register n_9/mul_reg is absorbed into DSP n_9/mul_reg.
DSP Report: operator n_9/mul0 is absorbed into DSP n_9/mul_reg.
WARNING: [Synth 8-3917] design zyNet has port axis_in_data_ready driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_29/bias_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_29/bias_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_29/bias_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_29/bias_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_29/bias_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_29/bias_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_29/bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_28/bias_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_28/bias_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_28/bias_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_28/bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_27/bias_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_27/bias_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_27/bias_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_27/bias_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_27/bias_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_27/bias_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_27/bias_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_27/bias_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (l1/\n_27/bias_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_26/bias_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_26/bias_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_26/bias_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (l1/\n_26/bias_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[0]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[1]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[2]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[3]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[4]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[5]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[6]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[7]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[8]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[9]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[10]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[11]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[12]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[13]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[14]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[15]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[16]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[17]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[18]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[19]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[20]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[21]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[22]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[23]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[24]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[25]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[26]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[27]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[28]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[29]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[30]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_7/bias_reg[31]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[0]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[1]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[2]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[3]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[4]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[5]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[6]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[7]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[8]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[9]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[10]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[11]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[12]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[13]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[14]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[15]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[16]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[17]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[18]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[19]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[20]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[21]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[22]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[23]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[24]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[25]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[26]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[27]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[28]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[29]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[30]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_3/bias_reg[31]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[0]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[1]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[2]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[3]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[4]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[5]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[6]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[7]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[8]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[9]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[10]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[11]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[12]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[13]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[14]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[15]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[16]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[17]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[18]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[19]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[20]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[21]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[22]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[23]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[24]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[25]' (FD) to 'l3/n_9/bias_reg[31]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[26]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[27]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[28]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[29]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[30]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_5/bias_reg[31]' (FD) to 'l3/n_9/bias_reg[29]'
INFO: [Synth 8-3886] merging instance 'l3/n_9/bias_reg[0]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_9/bias_reg[1]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_9/bias_reg[2]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Synth 8-3886] merging instance 'l3/n_9/bias_reg[3]' (FDR) to 'l3/n_9/bias_reg[15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 2157.164 ; gain = 657.078 ; free physical = 1847 ; free virtual = 20236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+---------------------+---------------+----------------+
|Module Name   | RTL Object          | Depth x Width | Implemented As | 
+--------------+---------------------+---------------+----------------+
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x16         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x16         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x16         | LUT            | 
|Weight_Memory | p_0_out             | 32x16         | LUT            | 
|Weight_Memory | p_0_out             | 32x16         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x16         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x15         | LUT            | 
|Weight_Memory | p_0_out             | 32x16         | LUT            | 
|Weight_Memory | p_0_out             | 32x16         | LUT            | 
|Sig_ROM       | y_reg               | 1024x16       | Block RAM      | 
|Sig_ROM       | y_reg               | 1024x16       | Block RAM      | 
|Layer_1       | n_0/r_addr_reg_rep  | 1024x13       | Block RAM      | 
|Layer_1       | n_1/r_addr_reg_rep  | 1024x14       | Block RAM      | 
|Layer_1       | n_2/r_addr_reg_rep  | 1024x13       | Block RAM      | 
|Layer_1       | n_3/r_addr_reg_rep  | 1024x14       | Block RAM      | 
|Layer_1       | n_4/r_addr_reg_rep  | 1024x14       | Block RAM      | 
|Layer_1       | n_5/r_addr_reg_rep  | 1024x15       | Block RAM      | 
|Layer_1       | n_6/r_addr_reg_rep  | 1024x14       | Block RAM      | 
|Layer_1       | n_7/r_addr_reg_rep  | 1024x13       | Block RAM      | 
|Layer_1       | n_8/r_addr_reg_rep  | 1024x14       | Block RAM      | 
|Layer_1       | n_9/r_addr_reg_rep  | 1024x14       | Block RAM      | 
|Layer_1       | n_10/r_addr_reg_rep | 1024x14       | Block RAM      | 
|Layer_1       | n_11/r_addr_reg_rep | 1024x14       | Block RAM      | 
|Layer_1       | n_12/r_addr_reg_rep | 1024x14       | Block RAM      | 
|Layer_1       | n_13/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_14/r_addr_reg_rep | 1024x14       | Block RAM      | 
|Layer_1       | n_15/r_addr_reg_rep | 1024x14       | Block RAM      | 
|Layer_1       | n_16/r_addr_reg_rep | 1024x14       | Block RAM      | 
|Layer_1       | n_17/r_addr_reg_rep | 1024x14       | Block RAM      | 
|Layer_1       | n_18/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_19/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_20/r_addr_reg_rep | 1024x14       | Block RAM      | 
|Layer_1       | n_21/r_addr_reg_rep | 1024x14       | Block RAM      | 
|Layer_1       | n_22/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_23/r_addr_reg_rep | 1024x14       | Block RAM      | 
|Layer_1       | n_24/r_addr_reg_rep | 1024x14       | Block RAM      | 
|Layer_1       | n_25/r_addr_reg_rep | 1024x14       | Block RAM      | 
|Layer_1       | n_26/r_addr_reg_rep | 1024x14       | Block RAM      | 
|Layer_1       | n_27/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_28/r_addr_reg_rep | 1024x13       | Block RAM      | 
|Layer_1       | n_29/r_addr_reg_rep | 1024x14       | Block RAM      | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x16         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x16         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_2       | p_0_out             | 32x15         | LUT            | 
|Layer_3       | p_0_out             | 32x15         | LUT            | 
|Layer_3       | p_0_out             | 32x16         | LUT            | 
|Layer_3       | p_0_out             | 32x16         | LUT            | 
|Layer_3       | p_0_out             | 32x16         | LUT            | 
|Layer_3       | p_0_out             | 32x15         | LUT            | 
|Layer_3       | p_0_out             | 32x16         | LUT            | 
|Layer_3       | p_0_out             | 32x15         | LUT            | 
|Layer_3       | p_0_out             | 32x15         | LUT            | 
|Layer_3       | p_0_out             | 32x16         | LUT            | 
|Layer_3       | p_0_out             | 32x16         | LUT            | 
+--------------+---------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 13     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 13     | -      | -      | 29     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_1     | C+(A2*B2)'  | 16     | 14     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_1     | (A2*B2)'    | 16     | 14     | -      | -      | 30     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_2     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_2     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 15     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 15     | -      | -      | 31     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|Layer_3     | C+(A2*B2)'  | 16     | 16     | 32     | -      | 32     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|Layer_3     | (A2*B2)'    | 16     | 16     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 2157.164 ; gain = 657.078 ; free physical = 1846 ; free virtual = 20235
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance l1/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_10/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_10/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_12/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_12/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_14/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_14/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_16/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_16/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_18/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_18/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_20/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_20/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_22/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_22/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_24/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_24/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_26/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_26/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_28/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_0/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_1/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_2/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_3/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_4/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_5/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_6/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_7/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_8/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_9/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_10/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_11/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_12/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_13/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_14/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_15/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_16/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_17/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_18/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_19/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_20/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_21/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_22/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_23/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_24/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_25/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_26/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_27/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_28/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l1/n_29/r_addr_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_10/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_10/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_12/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_12/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_14/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_14/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_16/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_16/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance l2/n_18/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance n_0/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance n_2/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance n_4/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance n_6/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance n_8/siginst.s1/y_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 2157.164 ; gain = 657.078 ; free physical = 1885 ; free virtual = 20274
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2157.164 ; gain = 657.078 ; free physical = 1885 ; free virtual = 20274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2157.164 ; gain = 657.078 ; free physical = 1885 ; free virtual = 20274
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2157.164 ; gain = 657.078 ; free physical = 1885 ; free virtual = 20274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2157.164 ; gain = 657.078 ; free physical = 1885 ; free virtual = 20274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 2157.164 ; gain = 657.078 ; free physical = 1885 ; free virtual = 20274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2157.164 ; gain = 657.078 ; free physical = 1885 ; free virtual = 20274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   260|
|3     |DSP48E1  |   120|
|4     |LUT1     |   571|
|5     |LUT2     |   189|
|6     |LUT3     |  1191|
|7     |LUT4     |   396|
|8     |LUT5     |  1742|
|9     |LUT6     |  1348|
|10    |MUXF7    |    32|
|11    |RAMB18E1 |    60|
|12    |FDRE     |  4056|
|13    |FDSE     |     2|
|14    |IBUF     |    62|
|15    |OBUF     |    43|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+------------------------+------+
|      |Instance           |Module                  |Cells |
+------+-------------------+------------------------+------+
|1     |top                |                        | 10073|
|2     |  alw              |axi_lite_wrapper        |   409|
|3     |  l1               |Layer_1                 |  4204|
|4     |    n_0            |neuron                  |   208|
|5     |      \siginst.s1  |Sig_ROM_48              |    44|
|6     |    n_1            |neuron__parameterized0  |   126|
|7     |      \siginst.s1  |Sig_ROM_47              |     2|
|8     |    n_10           |neuron__parameterized9  |   156|
|9     |      \siginst.s1  |Sig_ROM_46              |    34|
|10    |    n_11           |neuron__parameterized10 |   125|
|11    |      \siginst.s1  |Sig_ROM_45              |     2|
|12    |    n_12           |neuron__parameterized11 |   151|
|13    |      \siginst.s1  |Sig_ROM_44              |    34|
|14    |    n_13           |neuron__parameterized12 |   121|
|15    |      \siginst.s1  |Sig_ROM_43              |     2|
|16    |    n_14           |neuron__parameterized13 |   152|
|17    |      \siginst.s1  |Sig_ROM_42              |    34|
|18    |    n_15           |neuron__parameterized14 |   118|
|19    |      \siginst.s1  |Sig_ROM_41              |     1|
|20    |    n_16           |neuron__parameterized15 |   154|
|21    |      \siginst.s1  |Sig_ROM_40              |    34|
|22    |    n_17           |neuron__parameterized16 |   121|
|23    |      \siginst.s1  |Sig_ROM_39              |     1|
|24    |    n_18           |neuron__parameterized17 |   154|
|25    |      \siginst.s1  |Sig_ROM_38              |    34|
|26    |    n_19           |neuron__parameterized18 |   122|
|27    |      \siginst.s1  |Sig_ROM_37              |     2|
|28    |    n_2            |neuron__parameterized1  |   158|
|29    |      \siginst.s1  |Sig_ROM_36              |    34|
|30    |    n_20           |neuron__parameterized19 |   157|
|31    |      \siginst.s1  |Sig_ROM_35              |    34|
|32    |    n_21           |neuron__parameterized20 |   122|
|33    |      \siginst.s1  |Sig_ROM_34              |     1|
|34    |    n_22           |neuron__parameterized21 |   158|
|35    |      \siginst.s1  |Sig_ROM_33              |    34|
|36    |    n_23           |neuron__parameterized22 |   126|
|37    |      \siginst.s1  |Sig_ROM_32              |     2|
|38    |    n_24           |neuron__parameterized23 |   158|
|39    |      \siginst.s1  |Sig_ROM_31              |    34|
|40    |    n_25           |neuron__parameterized24 |   122|
|41    |      \siginst.s1  |Sig_ROM_30              |     1|
|42    |    n_26           |neuron__parameterized25 |   156|
|43    |      \siginst.s1  |Sig_ROM_29              |    34|
|44    |    n_27           |neuron__parameterized26 |   122|
|45    |      \siginst.s1  |Sig_ROM_28              |     2|
|46    |    n_28           |neuron__parameterized27 |   135|
|47    |      \siginst.s1  |Sig_ROM_27              |    18|
|48    |    n_29           |neuron__parameterized28 |   121|
|49    |      \siginst.s1  |Sig_ROM_26              |     1|
|50    |    n_3            |neuron__parameterized2  |   119|
|51    |      \siginst.s1  |Sig_ROM_25              |     1|
|52    |    n_4            |neuron__parameterized3  |   156|
|53    |      \siginst.s1  |Sig_ROM_24              |    34|
|54    |    n_5            |neuron__parameterized4  |   124|
|55    |      \siginst.s1  |Sig_ROM_23              |     2|
|56    |    n_6            |neuron__parameterized5  |   157|
|57    |      \siginst.s1  |Sig_ROM_22              |    34|
|58    |    n_7            |neuron__parameterized6  |   124|
|59    |      \siginst.s1  |Sig_ROM_21              |     2|
|60    |    n_8            |neuron__parameterized7  |   157|
|61    |      \siginst.s1  |Sig_ROM_20              |    34|
|62    |    n_9            |neuron__parameterized8  |   124|
|63    |      \siginst.s1  |Sig_ROM_19              |     2|
|64    |  l2               |Layer_2                 |  2596|
|65    |    n_0            |neuron__parameterized29 |   180|
|66    |      \siginst.s1  |Sig_ROM_18              |    39|
|67    |    n_1            |neuron__parameterized30 |   110|
|68    |      \siginst.s1  |Sig_ROM_17              |     1|
|69    |    n_10           |neuron__parameterized39 |   141|
|70    |      \siginst.s1  |Sig_ROM_16              |    34|
|71    |    n_11           |neuron__parameterized40 |   113|
|72    |      \siginst.s1  |Sig_ROM_15              |     1|
|73    |    n_12           |neuron__parameterized41 |   150|
|74    |      \siginst.s1  |Sig_ROM_14              |    34|
|75    |    n_13           |neuron__parameterized42 |   115|
|76    |      \siginst.s1  |Sig_ROM_13              |     2|
|77    |    n_14           |neuron__parameterized43 |   143|
|78    |      \siginst.s1  |Sig_ROM_12              |    34|
|79    |    n_15           |neuron__parameterized44 |   112|
|80    |      \siginst.s1  |Sig_ROM_11              |     1|
|81    |    n_16           |neuron__parameterized45 |   142|
|82    |      \siginst.s1  |Sig_ROM_10              |    34|
|83    |    n_17           |neuron__parameterized46 |   114|
|84    |      \siginst.s1  |Sig_ROM_9               |     2|
|85    |    n_18           |neuron__parameterized47 |   129|
|86    |      \siginst.s1  |Sig_ROM_8               |    18|
|87    |    n_19           |neuron__parameterized48 |   111|
|88    |      \siginst.s1  |Sig_ROM_7               |     1|
|89    |    n_2            |neuron__parameterized31 |   143|
|90    |      \siginst.s1  |Sig_ROM_6               |    34|
|91    |    n_3            |neuron__parameterized32 |   111|
|92    |      \siginst.s1  |Sig_ROM_5               |     2|
|93    |    n_4            |neuron__parameterized33 |   148|
|94    |      \siginst.s1  |Sig_ROM_4               |    34|
|95    |    n_5            |neuron__parameterized34 |   114|
|96    |      \siginst.s1  |Sig_ROM_3               |     2|
|97    |    n_6            |neuron__parameterized35 |   149|
|98    |      \siginst.s1  |Sig_ROM_2               |    34|
|99    |    n_7            |neuron__parameterized36 |   114|
|100   |      \siginst.s1  |Sig_ROM_1               |     2|
|101   |    n_8            |neuron__parameterized37 |   147|
|102   |      \siginst.s1  |Sig_ROM_0               |    34|
|103   |    n_9            |neuron__parameterized38 |   110|
|104   |      \siginst.s1  |Sig_ROM                 |     2|
|105   |  l3               |Layer_3                 |  1152|
|106   |    n_0            |neuron__parameterized49 |   129|
|107   |    n_1            |neuron__parameterized50 |   115|
|108   |    n_2            |neuron__parameterized51 |   115|
|109   |    n_3            |neuron__parameterized52 |   114|
|110   |    n_4            |neuron__parameterized53 |   115|
|111   |    n_5            |neuron__parameterized54 |   109|
|112   |    n_6            |neuron__parameterized55 |   109|
|113   |    n_7            |neuron__parameterized56 |   115|
|114   |    n_8            |neuron__parameterized57 |   117|
|115   |    n_9            |neuron__parameterized58 |   114|
|116   |  mFind            |maxFinder               |   407|
+------+-------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2157.164 ; gain = 657.078 ; free physical = 1885 ; free virtual = 20274
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4695 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2157.164 ; gain = 657.078 ; free physical = 1892 ; free virtual = 20281
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2157.172 ; gain = 657.078 ; free physical = 1892 ; free virtual = 20281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2157.172 ; gain = 0.000 ; free physical = 1969 ; free virtual = 20362
INFO: [Netlist 29-17] Analyzing 472 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.176 ; gain = 0.000 ; free physical = 1911 ; free virtual = 20318
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
706 Infos, 170 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:11 . Memory (MB): peak = 2181.176 ; gain = 704.969 ; free physical = 2038 ; free virtual = 20445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.176 ; gain = 0.000 ; free physical = 2038 ; free virtual = 20445
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/riad/Desktop/Thesis_Book/1703026_1703088_Final_Code/myProject1/myProject1.runs/synth_1/zyNet.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zyNet_utilization_synth.rpt -pb zyNet_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep  2 14:54:27 2023...
