{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620601482110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620601482110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 20:04:42 2021 " "Processing started: Sun May 09 20:04:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620601482110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601482110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RiscV_Processor -c RiscV_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RiscV_Processor -c RiscV_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601482110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620601482486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/or_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_32bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux8_32bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_32bits " "Found entity 1: mux8_32bits" {  } { { "mux8_32bits.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux8_32bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_32bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4_32bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_32bits " "Found entity 1: mux4_32bits" {  } { { "mux4_32bits.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux4_32bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1bit " "Found entity 1: mux4_1bit" {  } { { "mux4_1bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux4_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2_32bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_32bits " "Found entity 1: mux2_32bits" {  } { { "mux2_32bits.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux2_32bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1bit " "Found entity 1: mux2_1bit" {  } { { "mux2_1bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux2_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder_1bit " "Found entity 1: fulladder_1bit" {  } { { "fulladder_1bit.bdf" "" { Schematic "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/fulladder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teste_vhd-bdf_type " "Found design unit 1: teste_vhd-bdf_type" {  } { { "teste.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/teste.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489633 ""} { "Info" "ISGN_ENTITY_NAME" "1 teste_vhd " "Found entity 1: teste_vhd" {  } { { "teste.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/teste.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file riscv_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RiscV_Processor-bdf_type " "Found design unit 1: RiscV_Processor-bdf_type" {  } { { "RiscV_Processor.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/RiscV_Processor.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489635 ""} { "Info" "ISGN_ENTITY_NAME" "1 RiscV_Processor " "Found entity 1: RiscV_Processor" {  } { { "RiscV_Processor.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/RiscV_Processor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_32bit_vhd-bdf_type " "Found design unit 1: or_32bit_vhd-bdf_type" {  } { { "or_32bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/or_32bit.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489636 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_32bit_vhd " "Found entity 1: or_32bit_vhd" {  } { { "or_32bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/or_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_32bits_vhd-bdf_type " "Found design unit 1: mux8_32bits_vhd-bdf_type" {  } { { "mux8_32bits.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux8_32bits.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489637 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_32bits_vhd " "Found entity 1: mux8_32bits_vhd" {  } { { "mux8_32bits.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux8_32bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_32bits_vhd-bdf_type " "Found design unit 1: mux4_32bits_vhd-bdf_type" {  } { { "mux4_32bits.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux4_32bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489639 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_32bits_vhd " "Found entity 1: mux4_32bits_vhd" {  } { { "mux4_32bits.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux4_32bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_1bit_vhd-bdf_type " "Found design unit 1: mux4_1bit_vhd-bdf_type" {  } { { "mux4_1bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux4_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489640 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_1bit_vhd " "Found entity 1: mux4_1bit_vhd" {  } { { "mux4_1bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux4_1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_32bits_vhd-bdf_type " "Found design unit 1: mux2_32bits_vhd-bdf_type" {  } { { "mux2_32bits.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux2_32bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489642 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_32bits_vhd " "Found entity 1: mux2_32bits_vhd" {  } { { "mux2_32bits.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux2_32bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1bit_vhd-bdf_type " "Found design unit 1: mux2_1bit_vhd-bdf_type" {  } { { "mux2_1bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux2_1bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489643 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1bit_vhd " "Found entity 1: mux2_1bit_vhd" {  } { { "mux2_1bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux2_1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_reg_vhd-bdf_type " "Found design unit 1: mem_reg_vhd-bdf_type" {  } { { "mem_reg.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mem_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489644 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_reg_vhd " "Found entity 1: mem_reg_vhd" {  } { { "mem_reg.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mem_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_instr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_instr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_instr_vhd-bdf_type " "Found design unit 1: mem_instr_vhd-bdf_type" {  } { { "mem_instr.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mem_instr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489646 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_instr_vhd " "Found entity 1: mem_instr_vhd" {  } { { "mem_instr.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mem_instr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genimm32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genimm32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 genImm32_vhd-bdf_type " "Found design unit 1: genImm32_vhd-bdf_type" {  } { { "genImm32.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/genImm32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489647 ""} { "Info" "ISGN_ENTITY_NAME" "1 genImm32_vhd " "Found entity 1: genImm32_vhd" {  } { { "genImm32.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/genImm32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_1bit_vhd-bdf_type " "Found design unit 1: fulladder_1bit_vhd-bdf_type" {  } { { "fulladder_1bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/fulladder_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489649 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_1bit_vhd " "Found entity 1: fulladder_1bit_vhd" {  } { { "fulladder_1bit.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/fulladder_1bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_vhd-bdf_type " "Found design unit 1: alu_vhd-bdf_type" {  } { { "alu.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489650 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_vhd " "Found entity 1: alu_vhd" {  } { { "alu.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620601489650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RiscV_Processor " "Elaborating entity \"RiscV_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620601489694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teste_vhd teste_vhd:b2v_inst1 " "Elaborating entity \"teste_vhd\" for hierarchy \"teste_vhd:b2v_inst1\"" {  } { { "RiscV_Processor.vhd" "b2v_inst1" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/RiscV_Processor.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620601489696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "genImm32_vhd genImm32_vhd:b2v_inst2 " "Elaborating entity \"genImm32_vhd\" for hierarchy \"genImm32_vhd:b2v_inst2\"" {  } { { "RiscV_Processor.vhd" "b2v_inst2" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/RiscV_Processor.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620601489697 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero_bit genImm32.vhd(22) " "VHDL Signal Declaration warning at genImm32.vhd(22): used explicit default value for signal \"zero_bit\" because signal was never assigned a value" {  } { { "genImm32.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/genImm32.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620601489698 "|RiscV_Processor|genImm32_vhd:b2v_inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero_bit_twelve genImm32.vhd(23) " "VHDL Signal Declaration warning at genImm32.vhd(23): used explicit default value for signal \"zero_bit_twelve\" because signal was never assigned a value" {  } { { "genImm32.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/genImm32.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620601489698 "|RiscV_Processor|genImm32_vhd:b2v_inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zero_bit_thirtytwo genImm32.vhd(24) " "VHDL Signal Declaration warning at genImm32.vhd(24): used explicit default value for signal \"zero_bit_thirtytwo\" because signal was never assigned a value" {  } { { "genImm32.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/genImm32.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1620601489698 "|RiscV_Processor|genImm32_vhd:b2v_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_32bits_vhd genImm32_vhd:b2v_inst2\|mux8_32bits_vhd:b2v_inst " "Elaborating entity \"mux8_32bits_vhd\" for hierarchy \"genImm32_vhd:b2v_inst2\|mux8_32bits_vhd:b2v_inst\"" {  } { { "genImm32.vhd" "b2v_inst" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/genImm32.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620601489699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_32bits_vhd genImm32_vhd:b2v_inst2\|mux8_32bits_vhd:b2v_inst\|mux2_32bits_vhd:b2v_inst " "Elaborating entity \"mux2_32bits_vhd\" for hierarchy \"genImm32_vhd:b2v_inst2\|mux8_32bits_vhd:b2v_inst\|mux2_32bits_vhd:b2v_inst\"" {  } { { "mux8_32bits.vhd" "b2v_inst" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux8_32bits.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620601489700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1bit_vhd genImm32_vhd:b2v_inst2\|mux8_32bits_vhd:b2v_inst\|mux2_32bits_vhd:b2v_inst\|mux2_1bit_vhd:b2v_inst " "Elaborating entity \"mux2_1bit_vhd\" for hierarchy \"genImm32_vhd:b2v_inst2\|mux8_32bits_vhd:b2v_inst\|mux2_32bits_vhd:b2v_inst\|mux2_1bit_vhd:b2v_inst\"" {  } { { "mux2_32bits.vhd" "b2v_inst" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux2_32bits.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620601489701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_32bits_vhd genImm32_vhd:b2v_inst2\|mux8_32bits_vhd:b2v_inst\|mux4_32bits_vhd:b2v_inst1 " "Elaborating entity \"mux4_32bits_vhd\" for hierarchy \"genImm32_vhd:b2v_inst2\|mux8_32bits_vhd:b2v_inst\|mux4_32bits_vhd:b2v_inst1\"" {  } { { "mux8_32bits.vhd" "b2v_inst1" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mux8_32bits.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620601489712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_vhd alu_vhd:b2v_inst3 " "Elaborating entity \"alu_vhd\" for hierarchy \"alu_vhd:b2v_inst3\"" {  } { { "RiscV_Processor.vhd" "b2v_inst3" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/RiscV_Processor.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620601489769 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zeroOut alu.vhd(20) " "VHDL Process Statement warning at alu.vhd(20): inferring latch(es) for signal or variable \"zeroOut\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/alu.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1620601489770 "|RiscV_Processor|alu_vhd:b2v_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zeroOut alu.vhd(20) " "Inferred latch for \"zeroOut\" at alu.vhd(20)" {  } { { "alu.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489770 "|RiscV_Processor|alu_vhd:b2v_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_reg_vhd mem_reg_vhd:b2v_inst4 " "Elaborating entity \"mem_reg_vhd\" for hierarchy \"mem_reg_vhd:b2v_inst4\"" {  } { { "RiscV_Processor.vhd" "b2v_inst4" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/RiscV_Processor.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620601489771 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "read_address mem_reg.vhd(20) " "VHDL Signal Declaration warning at mem_reg.vhd(20): used implicit default value for signal \"read_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mem_reg.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mem_reg.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620601489772 "|RiscV_Processor|mem_reg_vhd:b2v_inst4"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ram.raddr_a mem_reg.vhd(19) " "Using initial value X (don't care) for net \"ram.raddr_a\" at mem_reg.vhd(19)" {  } { { "mem_reg.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mem_reg.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620601489772 "|RiscV_Processor|mem_reg_vhd:b2v_inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_instr_vhd mem_instr_vhd:b2v_inst5 " "Elaborating entity \"mem_instr_vhd\" for hierarchy \"mem_instr_vhd:b2v_inst5\"" {  } { { "RiscV_Processor.vhd" "b2v_inst5" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/RiscV_Processor.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620601489772 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_out mem_instr.vhd(11) " "VHDL Signal Declaration warning at mem_instr.vhd(11): used implicit default value for signal \"data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mem_instr.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mem_instr.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1620601489773 "|RiscV_Processor|mem_instr_vhd:b2v_inst5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram mem_instr.vhd(17) " "Verilog HDL or VHDL warning at mem_instr.vhd(17): object \"ram\" assigned a value but never read" {  } { { "mem_instr.vhd" "" { Text "C:/Users/Pedro Nogueira/Documents/projects/unb-2020_2/OAC-RiscV/RiscV_Processor/mem_instr.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1620601489774 "|RiscV_Processor|mem_instr_vhd:b2v_inst5"}
