version 3
C:/Xilinx/MUX4_1STRUCT/MUX4_1ST_VHDL.vhd
MUX4_1ST_VHDL
VHDL
VHDL
WAVES.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
Sel0
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
A
Sel0
B
Sel0
C
Sel0
D
Sel0
Sel1
Sel0
Y
Sel0
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
Y_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
Sel0
Sel1
A
B
C
D
Y
SIGNAL_ORDER_END
-X-X-X-

