## Loop Filter
----------------------

### Circuit design 
----------------------

![](../../images/Diagrams/Loop%20filter/png/3rdorderlpf.png)

### Layout design 
----------------------

### Integeration of PFD + CP + LF
----------------------

![](lf_images/integeration.png)

#### REF lags from FB
![](lf_images/reflagfb.png)

#### FB lags from REF
![](lf_images/fblagref.png)

#### FB lags from REF
When phase error is very small $50 ps$ FB lags from REF signal 
![](lf_images/fblagref50p.png)