// Seed: 36057646
module module_0 (
    input tri id_0,
    input uwire id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output tri1 id_5,
    output wand id_6,
    output uwire id_7,
    input supply0 id_8,
    input wand id_9,
    input wire id_10,
    output supply0 id_11,
    input uwire id_12,
    output wire id_13,
    input wor id_14
);
  assign id_2 = id_14;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wire id_2
    , id_14,
    output supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output tri0 id_6,
    output tri1 id_7,
    input wire id_8,
    output wor id_9,
    output wand id_10,
    input supply0 id_11,
    output wand id_12
);
  module_0(
      id_8, id_4, id_6, id_11, id_5, id_9, id_6, id_9, id_4, id_2, id_5, id_3, id_4, id_3, id_11
  );
  assign id_0 = 1'b0;
endmodule
