# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Nov 11 15:12:52 2014
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: qgpwindowsvb-pc, OS Version: WindowsNT 6.1.7601, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical/specctra.did
# Current time = Tue Nov 11 15:12:53 2014
# PCB C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-360.0000 ylo=-1120.0000 xhi=16360.0000 yhi=16360.0000
# Total 1058 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 323, Vias Processed 56
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Layers Processed: Power Layers 3
# Components Placed 1084, Images Processed 1113, Padstacks Processed 23
# Nets Processed 867, Net Terminals 3419
# PCB Area=231040000.000  EIC=312  Area/EIC=740512.821  SMDs=724
# Total Pin Count: 4379
# Signal Connections Created 1331
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 867 Connections 2337 Unroutes 2101
# Signal Layers 2 Power Layers 3
# Wire Junctions 62, at vias 28 Total Vias 56
# Percent Connected    9.50
# Manhattan Length 10162599.9600 Horizontal 4972472.0810 Vertical 5190127.8790
# Routed Length 83049.6817 Horizontal 40981.3200 Vertical 42082.2800
# Ratio Actual / Manhattan   0.0082
# Unconnected Length 10093625.6200 Horizontal 4890983.5000 Vertical 5202642.1200
# Total Conflicts: 154 (Cross: 14, Clear: 140, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaad01760.tmp ...
# All Components Unselected.
# All Nets Unselected.
# Component U1 Selected.
# Component U5 Selected.
# Component U2 Selected.
# Component U3 Selected.
# Component U4 Selected.
# Component C2 Selected.
# Component C3 Selected.
# Component C4 Selected.
# Component C1 Selected.
# Component C5 Selected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
route 25 1
# Current time = Tue Nov 11 15:14:35 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 867 Connections 2337 Unroutes 2101
# Signal Layers 2 Power Layers 3
# Wire Junctions 62, at vias 28 Total Vias 56
# Percent Connected    9.50
# Manhattan Length 10162599.9600 Horizontal 4972472.0810 Vertical 5190127.8790
# Routed Length 83049.6817 Horizontal 40981.3200 Vertical 42082.2800
# Ratio Actual / Manhattan   0.0082
# Unconnected Length 10093625.6200 Horizontal 4890983.5000 Vertical 5202642.1200
# Start Route Pass 1 of 25
# Routing 41 wires.
# Total Conflicts: 26 (Cross: 26, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2060
# Attempts 41 Successes 41 Failures 0 Vias 62
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 1 of 25
# Start Route Pass 2 of 25
# Routing 54 wires.
# Total Conflicts: 4 (Cross: 4, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2060
# Attempts 50 Successes 50 Failures 0 Vias 74
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Conflict Reduction  0.8462
# End Pass 2 of 25
# 5 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Start Route Pass 3 of 25
# Routing 9 wires.
# 6 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2060
# Attempts 9 Successes 9 Failures 0 Vias 74
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 3 of 25
# Cpu Time = 0:00:06  Elapsed Time = 0:00:07
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    26|     0|   0| 2060|   62|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|     4|     0|   0| 2060|   74|    0|   0| 84|  0:00:01|  0:00:02|
# Route    |  3|     0|     0|   0| 2060|   74|    0|   0|100|  0:00:01|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 867 Connections 2337 Unroutes 2060
# Signal Layers 2 Power Layers 3
# Wire Junctions 73, at vias 30 Total Vias 74
# Percent Connected   11.85
# Manhattan Length 10163408.9200 Horizontal 4973017.6910 Vertical 5190391.2290
# Routed Length 112706.1517 Horizontal 55845.8300 Vertical 56874.2400
# Ratio Actual / Manhattan   0.0111
# Unconnected Length 10066962.8200 Horizontal 4877332.0300 Vertical 5189630.7900
clean 2
# Current time = Tue Nov 11 15:14:43 2014
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 867 Connections 2337 Unroutes 2060
# Signal Layers 2 Power Layers 3
# Wire Junctions 73, at vias 30 Total Vias 74
# Percent Connected   11.85
# Manhattan Length 10163408.9200 Horizontal 4973017.6910 Vertical 5190391.2290
# Routed Length 112706.1517 Horizontal 55845.8300 Vertical 56874.2400
# Ratio Actual / Manhattan   0.0111
# Unconnected Length 10066962.8200 Horizontal 4877332.0300 Vertical 5189630.7900
# Start Clean Pass 1 of 2
# Routing 66 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2060
# Attempts 52 Successes 52 Failures 0 Vias 67
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 63 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2060
# Attempts 52 Successes 52 Failures 0 Vias 68
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|    26|     0|   0| 2060|   62|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|     4|     0|   0| 2060|   74|    0|   0| 84|  0:00:01|  0:00:02|
# Route    |  3|     0|     0|   0| 2060|   74|    0|   0|100|  0:00:01|  0:00:03|
# Clean    |  4|     0|     0|   0| 2060|   67|    0|   0|   |  0:00:00|  0:00:03|
# Clean    |  5|     0|     0|   0| 2060|   68|    0|   0|   |  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- C:/Users/QGPWindowsVB/Downloads/orebi/SPB_Data/TUBII5/worklib/tubii/physical\tubii_v2.dsn
# Nets 867 Connections 2337 Unroutes 2060
# Signal Layers 2 Power Layers 3
# Wire Junctions 73, at vias 30 Total Vias 68
# Percent Connected   11.85
# Manhattan Length 10163705.8000 Horizontal 4973122.5330 Vertical 5190583.2670
# Routed Length 113405.4817 Horizontal 56199.3600 Vertical 57220.0400
# Ratio Actual / Manhattan   0.0112
# Unconnected Length 10066962.8200 Horizontal 4877332.0300 Vertical 5189630.7900
write routes (changed_only) (reset_changed) C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaae01760.tmp
# Routing Written to File C:/Users/QGPWIN~1/AppData/Local/Temp/#Taaaaae01760.tmp
quit
