<!DOCTYPE html>
<!-- saved from url=(0063)chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html -->
<html><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
 
 <title>Google Scholar Reader</title>
 <link rel="stylesheet" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader-prod.css">
 <script src="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader-compiled.js" defer=""></script>
</head>
<body dir="ltr">
  <div class="gsr-root-wrap"><div class="gsr-root gsr-display-device" style="--page-margin: 8px; --nav-width-narrow: 300px; --nav-width-expanded: 600px; --toolbar-height: 56px;"><div class="gsr-dialogs"><div class="gsr-dialogs-background"></div><div class="gsr-dialog gsr-popover gsr-cite-dialog" tabindex="-1"><div class="gsr-dialog-header"><div class="gsr-dialog-header-content"><div class="gsr-cite-header">Cite</div></div><button class="gsr-flat-btn gsr-dialog-close" aria-label="Close"><svg viewBox="0 0 21 21">
    <path d="M16.6 5.6L15.3 4.3L10.5 9.2L5.6 4.3L4.3 5.6L9.2 10.5L4.3 15.3
    L5.6 16.6L10.5 11.7L15.3 16.6L16.6 15.3L11.7 10.5L16.6 5.6Z"></path></svg></button></div><div class="gsr-dialog-body"><div class="gsr-dialog-slider"><div class="gsr-dialog-slider-inc"></div><div class="gsr-dialog-slider-dec"></div></div><div class="gsr-dialog-ph"></div></div><div class="gsr-dialog-footer"><div class="gsr-cite-links"></div></div></div><div class="gsr-dialog gsr-popover gsr-libsave-dialog" tabindex="-1"><div class="gsr-dialog-header"><div class="gsr-dialog-header-content"><div class="gsr-libsave-header">My library</div></div><button class="gsr-flat-btn gsr-dialog-close" aria-label="Close"><svg viewBox="0 0 21 21">
    <path d="M16.6 5.6L15.3 4.3L10.5 9.2L5.6 4.3L4.3 5.6L9.2 10.5L4.3 15.3
    L5.6 16.6L10.5 11.7L15.3 16.6L16.6 15.3L11.7 10.5L16.6 5.6Z"></path></svg></button></div><div class="gsr-dialog-body"><div class="gsr-dialog-slider"><div class="gsr-dialog-slider-inc"></div><div class="gsr-dialog-slider-dec"></div></div><div class="gsr-dialog-ph"></div></div><div class="gsr-dialog-footer"><div class="gsr-libsave-footer"><button class="gsr-action-btn ">Done<span class="gsr-btn-bs"></span></button><button class="gsr-outline-btn ">Remove article<span class="gsr-btn-bs"></span></button></div></div></div><div class="gsr-dialog gsr-popover gsr-print-instr-dialog" tabindex="-1"><div class="gsr-dialog-header"><div class="gsr-dialog-header-content"><div></div></div><button class="gsr-flat-btn gsr-dialog-close" aria-label="Close"><svg viewBox="0 0 21 21">
    <path d="M16.6 5.6L15.3 4.3L10.5 9.2L5.6 4.3L4.3 5.6L9.2 10.5L4.3 15.3
    L5.6 16.6L10.5 11.7L15.3 16.6L16.6 15.3L11.7 10.5L16.6 5.6Z"></path></svg></button></div><div class="gsr-dialog-body"><div class="gsr-dialog-slider"><div class="gsr-dialog-slider-inc"></div><div class="gsr-dialog-slider-dec"></div></div><div><div class="gsr-print-instr-dialog-text">To enable printing, open the PDF in Chrome viewer.</div><div class="gsr-print-instr-dialog-btns"><button class="gsr-action-btn ">Open<span class="gsr-btn-bs"></span></button><button class="gsr-outline-btn ">Not now<span class="gsr-btn-bs"></span></button></div></div></div><div class="gsr-dialog-footer"></div></div><div class="gsr-dialog gsr-popover gsr-doc-dialog" tabindex="-1"><div class="gsr-dialog-header"><div class="gsr-dialog-header-content"><div class="gsr-doc-header">Document properties</div></div><button class="gsr-flat-btn gsr-dialog-close" aria-label="Close"><svg viewBox="0 0 21 21">
    <path d="M16.6 5.6L15.3 4.3L10.5 9.2L5.6 4.3L4.3 5.6L9.2 10.5L4.3 15.3
    L5.6 16.6L10.5 11.7L15.3 16.6L16.6 15.3L11.7 10.5L16.6 5.6Z"></path></svg></button></div><div class="gsr-dialog-body"><div class="gsr-dialog-slider"><div class="gsr-dialog-slider-inc"></div><div class="gsr-dialog-slider-dec"></div></div><div class="gsr-dialog-ph"></div></div><div class="gsr-dialog-footer"></div></div><div class="gsr-dialog gsr-popover gsr-kp-settings-dialog" tabindex="-1"><div class="gsr-dialog-header"><div class="gsr-dialog-header-content"><div class="gsr-kp-settings-header">AI Outline settings</div></div><button class="gsr-flat-btn gsr-dialog-close" aria-label="Close"><svg viewBox="0 0 21 21">
    <path d="M16.6 5.6L15.3 4.3L10.5 9.2L5.6 4.3L4.3 5.6L9.2 10.5L4.3 15.3
    L5.6 16.6L10.5 11.7L15.3 16.6L16.6 15.3L11.7 10.5L16.6 5.6Z"></path></svg></button></div><div class="gsr-dialog-body"><div class="gsr-dialog-slider"><div class="gsr-dialog-slider-inc"></div><div class="gsr-dialog-slider-dec"></div></div><div class="gsr-kp-settings-body"><div class="gsr-kp-settings-request-label">Request an AI outline from Scholar:</div><form class="gsr-radio-group"><div class="gsr-radio-btn gsr-radio-pill"><input class="gsr-radio-input" type="radio" name="request-when" id="request-when-0"><label class="gsr-radio-label" for="request-when-0">Only when you click <svg viewBox="0 0 21 21" fill="none">
    <path d="M7.06 14.74C7.3 14.74 7.48 14.67 7.63 14.52C7.79 14.36 7.87 14.16
    7.87 13.93C7.87 13.70 7.79 13.51 7.63 13.36C7.48 13.20 7.29 13.12 7.06
    13.12C6.84 13.12 6.65 13.20 6.49 13.36C6.33 13.51 6.25 13.70 6.25 13.93C6.25
    14.15 6.32 14.34 6.47 14.50C6.63 14.66 6.83 14.74 7.06 14.74ZM7.06
    11.30C7.29 11.30 7.48 11.23 7.63 11.09C7.79 10.93 7.87 10.73 7.87 10.5C7.87
    10.26 7.79 10.07 7.63 9.93C7.48 9.77 7.29 9.69 7.06 9.69C6.84 9.69 6.65 9.77
    6.49 9.93C6.33 10.07 6.25 10.26 6.25 10.5C6.25 10.71 6.32 10.90 6.47
    11.06C6.63 11.22 6.83 11.30 7.06 11.30ZM7.06 7.87C7.29 7.87 7.48 7.80 7.63
    7.65C7.79 7.49 7.87 7.29 7.87 7.06C7.87 6.83 7.79 6.64 7.63 6.49C7.48 6.33
    7.29 6.25 7.06 6.25C6.84 6.25 6.65 6.33 6.49 6.49C6.33 6.64 6.25 6.83 6.25
    7.06C6.25 7.28 6.32 7.47 6.47 7.63C6.63 7.79 6.83 7.87 7.06 7.87ZM9.49
    14.74H14.74V13.12H9.49V14.74ZM9.49 11.30H13.51V9.69H9.49V11.30ZM4.63
    17.98C4.18 17.98 3.79 17.82 3.47 17.5C3.17 17.17 3.01 16.8 3.01
    16.36V4.63C3.01 4.2 3.17 3.82 3.47 3.5C3.79 3.17 4.18 3.01 4.63
    3.01H11.50C11.50 3.26 11.50 3.52 11.50 3.80C11.50 4.06 11.50 4.34 11.50
    4.63H4.63V16.36H16.36V9.49C16.65 9.49 16.93 9.49 17.19 9.49C17.47 9.49 17.73
    9.49 17.98 9.49V16.36C17.98 16.8 17.82 17.17 17.5 17.5C17.19 17.82 16.81
    17.98 16.36 17.98H4.63ZM15.24 10.5C15.24 9.17 14.78 8.05 13.86 7.13C12.95
    6.21 11.82 5.75 10.5 5.75C11.82 5.75 12.95 5.29 13.86 4.37C14.78 3.45 15.24
    2.33 15.24 1.00C15.24 2.33 15.70 3.45 16.62 4.37C17.54 5.29 18.66 5.75 19.99
    5.75C18.66 5.75 17.54 6.21 16.62 7.13C15.70 8.05 15.24 9.17 15.24 10.5Z"></path>
    </svg></label></div><div class="gsr-radio-btn gsr-radio-pill"><input class="gsr-radio-input" type="radio" name="request-when" id="request-when-1"><label class="gsr-radio-label" for="request-when-1">Automatically when you open a PDF on most academic sites</label></div><div class="gsr-radio-btn gsr-radio-pill"><input class="gsr-radio-input" type="radio" name="request-when" id="request-when-2"><label class="gsr-radio-label" for="request-when-2">Automatically when you open any PDF</label></div></form><div class="gsr-kp-info-msg">AI outlines are only available for selected articles</div></div></div><div class="gsr-dialog-footer"><div class="gsr-kp-settings-footer"><button class="gsr-action-btn gsr-kp-settings-done-btn">Done<span class="gsr-btn-bs"></span></button></div></div></div></div><div class="gsr-print-instr">To print the PDF document, please use the Print button on the toolbar.</div><div class="gsr-toolbar"><div class="gsr-tb-bg"></div><div class="gsr-dialog gsr-popover gsr-libsave-dialog" tabindex="-1"><div class="gsr-dialog-header"></div><div class="gsr-dialog-body"><div class="gsr-dialog-slider"><div class="gsr-dialog-slider-inc"></div><div class="gsr-dialog-slider-dec"></div></div><div class="gsr-dialog-ph"></div></div><div class="gsr-dialog-footer"><div class="gsr-libsave-footer"><button class="gsr-action-btn ">Done<span class="gsr-btn-bs"></span></button><button class="gsr-outline-btn ">Remove article<span class="gsr-btn-bs"></span></button></div></div></div><div class="gsr-dialog gsr-popover gsr-cite-dialog" tabindex="-1"><div class="gsr-dialog-header"></div><div class="gsr-dialog-body"><div class="gsr-dialog-slider"><div class="gsr-dialog-slider-inc"></div><div class="gsr-dialog-slider-dec"></div></div><div class="gsr-dialog-ph"></div></div><div class="gsr-dialog-footer"><div class="gsr-cite-links"></div></div></div><div class="gsr-tb-grp gsr-tb-lft"><div class="gsr-tb-logo"><svg viewBox="0 0 29 29">
    <rect x="22" y="8.5" width="5.5" height="18" fill="#356ac3"></rect>
    <rect x="15" y="3" width="5.5" height="23.5" fill="#4285f4"></rect>
    <rect x="9.5" y="8.5" width="5.5" height="18" transform="rotate(30 9.5 8.5)" fill="#76a7fa"></rect>
    </svg></div><div class="gsr-tb-title" tabindex="0">Developing a Multicore Platform Utilizing Open RISC-V Cores</div></div><div class="gsr-tb-grp gsr-tb-ctr"><div class="gsr-tb-pn" dir="ltr"><button class="gsr-flat-btn gsr-tb-pn-btn" aria-label="Previous page"><svg viewBox="0 0 21 21">
    <path d="M14.4 5.2L13 4L6 11L13 18L14.4 16.8L8.6 11"></path></svg><div class="gsr-btn-tp">Previous page</div></button><input class="gsr-tb-pn-input gsr-tb-input" type="text" style="--num-page-digits: 2;"><div class="gsr-tb-pn-divider">/</div><div class="gsr-tb-pn-tp">14</div><button class="gsr-flat-btn gsr-tb-pn-btn" aria-label="Next page"><svg viewBox="0 0 21 21">
    <path d="M6.5 16.8L7.9 18L14.9 11L7.9 4L6.6 5.2L12.4 11"></path></svg><div class="gsr-btn-tp">Next page</div></button></div><div class="gsr-tb-zoom"><button class="gsr-flat-btn " aria-label="Zoom out"><svg viewBox="0 0 21 21">
    <path d="M17.5 12H3.5V10H17.5V12Z"></path></svg><div class="gsr-btn-tp">Zoom out</div></button><input class="gsr-tb-zoom-input gsr-tb-input" type="text"><button class="gsr-flat-btn " aria-label="Zoom in"><svg viewBox="0 0 21 21">
    <path d="M17.5 11.8H11.3V18H9.6V11.8H3.5V10H9.6V4H11.3V10H17.5V11.8Z"></path>
    </svg><div class="gsr-btn-tp">Zoom in</div></button></div><div class="gsr-tb-ftw-vis"><button class="gsr-flat-btn gsr-tb-ftw" aria-label="Fit to width"><svg viewBox="0 0 21 21">
    <path d="M0.7 3.2H20.2V17.7H0.7V3.2ZM2.2 4.7V16.2H18.7V4.7H2.2Z"></path>
    <path d="M6.4 6.5L7.5 7.4L4.9 10.5L7.5 13.5L6.4 14.4L3 10.5L6.4 6.5Z"></path>
    <path d="M14.5 6.5L13.4 7.4L16 10.5L13.4 13.5L14.5 14.4L17.9 10.5
    L14.5 6.5Z"></path></svg><div class="gsr-btn-tp">Fit to width</div></button><button class="gsr-flat-btn gsr-tb-fth" aria-label="Fit to height"><svg viewBox="0 0 21 21">
    <path d="M0.7 3.7H20.2V18.2H0.7V3.7ZM2.2 5.2V16.7H18.7V5.2H2.2Z"></path>
    <path d="M6.5 13L7.4 11.9L10.5 14.5L13.5 11.9L14.4 13L10.5 16.4L6.5 13Z"></path>
    <path d="M6.5 8.9L7.4 10L10.5 7.4L13.5 10L14.4 8.9L10.5 5.5L6.5 8.9Z"></path>
    </svg><div class="gsr-btn-tp">Fit to height</div></button></div><button class="gsr-flat-btn gsr-tb-rotate" aria-label="Rotate"><svg viewBox="0 0 21 21">
    <path d="M12.7 1.9L11.7 0.8L8 4.5L11.7 8.2L12.7 7.2L10.8 5.3
    C14.5 5.3 17.4 8.3 17.4 12C17.4 15.7 14.4 18.8 10.7 18.8
    C9.1 18.8 7.6 18.2 6.4 17.3L5.5 18.4C6.9 19.6 8.7 20.3 10.7 20.3
    C15.3 20.3 18.9 16.6 18.9 12C18.9 7.5 15.3 3.9 10.9 3.8L12.7 1.9Z"></path>
    <path d="M9.3 12L5.8 8.4L2.3 12L5.8 15.4L9.3 12Z"></path>
    </svg><div class="gsr-btn-tp">Rotate</div></button><button class="gsr-flat-btn " aria-label="Search"><svg viewBox="0 0 21 21">
    <path d="M12.9 12L17.9 17L16.6 18.4L11.6 13.4C10.6 14 9.5 14.5 8.3 14.5
    C5 14.5 2.6 11.9 2.6 8.8C2.6 5.6 5 3 8.3 3C11.4 3 14 5.6 14 8.8
    C14 10 13.5 11 12.9 12ZM8.3 4.8C6 4.8 4.3 6.6 4.3 8.8
    C4.3 10.9 6 12.7 8.3 12.7C10.4 12.7 12.2 10.9 12.2 8.8
    C12.2 6.6 10.4 4.8 8.3 4.8Z"></path></svg><div class="gsr-btn-tp">Search</div></button></div><div class="gsr-tb-grp gsr-tb-rt"><button class="gsr-flat-btn " aria-label="Cite"><svg viewBox="0 0 21 21">
    <path d="M2.5 5.75H9.5V12.5L7 17.5L6.2 17L8.2 12.9H2.5V5.75Z"></path>
    <path d="M11.5 5.75H18.5V12.5L16 17.5L15.15 17L17.2 12.9H11.5V5.75Z"></path>
    </svg><div class="gsr-btn-tp">Cite</div></button><div class="gsr-menu gsr-sch-menu"><button class="gsr-flat-btn " aria-label="Google Scholar"><svg viewBox="0 0 21 21" fill-rule="evenodd">
    <path d="M19 9L10.5 2.2L2 9L6 12.1C5.6 12.7 5.5 13.3 5.5 14
    C5.5 16.8 7.7 19 10.4 19C13.2 19 15.4 16.8 15.4 14
    C15.4 13.3 15.3 12.7 15 12.1L19 9ZM14.2 10.8L16.6 9L10.5 4.1L4.3 9
    L6.7 10.8C7.6 9.8 9 9.1 10.4 9.1C12 9.1 13.3 9.8 14.2 10.8Z
    M8.5 11.2C9.1 10.8 9.7 10.6 10.4 10.6C11.2 10.6 11.8 10.8 12.4 11.2H8.5Z
    M7.3 12.7H13.6C13.8 13.1 14 13.5 14 14C14 16 12.4 17.5 10.4 17.5
    C8.5 17.5 7 16 7 14C7 13.5 7.1 13.1 7.3 12.7Z"></path></svg><div class="gsr-btn-tp">Google Scholar</div></button><div class="gsr-dialog gsr-popover " tabindex="-1"><div class="gsr-dialog-header"></div><div class="gsr-dialog-body"><div class="gsr-dialog-slider"><div class="gsr-dialog-slider-inc"></div><div class="gsr-dialog-slider-dec"></div></div><div class="gsr-dialog-ph"></div></div><div class="gsr-dialog-footer"><div class="gsr-menu-footer"><a class="gsr-menu-item " href="https://scholar.google.com/scholar?scilib=1&amp;oi=gsr&amp;hl=en" tabindex="-1" target="_blank"><span class="gsr-lbl">My library</span></a></div></div></div></div><button class="gsr-flat-btn " aria-label="Download"><svg viewBox="0 0 21 21">
    <path d="M15.7 13.8V16.5H5.2V13.8H3.5V16.5C3.5 17.4 4.2 18.2 5.2 18.2
    H15.7C16.7 18.2 17.5 17.4 17.5 16.5V13.8H15.7ZM14.8 10.3L13.6 9
    L11.3 11.3V4.2H9.6V11.3L7.3 9L6 10.3L10.5 14.7L14.8 10.3Z"></path></svg><div class="gsr-btn-tp">Download</div></button><button class="gsr-flat-btn " aria-label="Print"><svg viewBox="0 0 21 21">
    <path d="M14 7.5V4.8H6.8V7.5H5.2V3.2H15.7V7.5H14ZM3.6 9C3.6 9 3.7 9 3.8 9
    C4 9 4.2 9 4.4 9H16.5C16.7 9 17 9 17 9C17.3 9 17.3 9 17.3 9H15.7H5.2H3.6Z
    M15.5 11.2C15.7 11.2 16 11 16 11C16.2 10.8 16.3 10.6 16.3 10.4
    C16.3 10.2 16.2 10 16 9.8C16 9.7 15.7 9.6 15.5 9.6C15.3 9.6 15 9.7 15 9.8
    C14.8 10 14.7 10.2 14.7 10.4C14.7 10.6 14.8 10.8 15 11
    C15 11 15.3 11.2 15.5 11.2ZM14 16.6V13.3H6.8V16.6H14ZM15.7 18.2H5.2V15H2
    V9.7C2 9 2.2 8.5 2.6 8C3 7.7 3.6 7.5 4.2 7.5H16.7C17.3 7.5 18 7.7 18.3 8
    C18.7 8.5 19 9 19 9.7V15H15.7V18.2ZM17.3 13.3V10C17.3 9.7 17.3 9.5 17 9.3
    C17 9.2 16.7 9 16.5 9H4.4C4.2 9 4 9.2 3.8 9.3C3.7 9.5 3.6 9.7 3.6 10V13.3
    H5.2V11.7H15.7V13.3H17.3Z"></path></svg><div class="gsr-btn-tp">Print</div></button><div class="gsr-menu "><button class="gsr-flat-btn " aria-label="More"><svg viewBox="0 0 21 21">
    <circle cx="10.5" cy="6.25" r="1.5"></circle>
    <circle cx="10.5" cy="10.75" r="1.5"></circle>
    <circle cx="10.5" cy="15.25" r="1.5"></circle></svg><div class="gsr-btn-tp">More</div></button><div class="gsr-dialog gsr-popover " tabindex="-1"><div class="gsr-dialog-header"></div><div class="gsr-dialog-body"><div class="gsr-dialog-slider"><div class="gsr-dialog-slider-inc"></div><div class="gsr-dialog-slider-dec"></div></div><div class="gsr-menu-body"><a class="gsr-menu-item " href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1"><span class="gsr-lbl">Document properties</span></a><a class="gsr-menu-item " href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1"><span class="gsr-lbl">Open in Chrome viewer</span></a><a class="gsr-menu-item gsr-menu-item-new-section gsr-select" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1"><svg viewBox="0 0 16 16" class="gsr-prefix-svg">
    <path d="M4.5 11H6L6.5 9.5H9.5L10 11H11.5L8.5 4H7.5L4.5 11ZM7 8.5L8 5.5H8
    L9 8.5H7ZM8 14.5C7 14.5 6 14 5.5 14C4.5 13.5 4 13 3.5 12.5
    C3 12 2.5 11 2 10.5C1.5 9.5 1.5 9 1.5 8C1.5 7 1.5 6 2 5.5
    C2.5 4.5 3 4 3.5 3.5C4 3 4.5 2.5 5.5 2C6 1.5 7 1.5 8 1.5
    C9 1.5 9.5 1.5 10.5 2C11 2.5 12 3 12.5 3.5C13 4 13.5 4.5 14 5.5
    C14 6 14.5 7 14.5 8C14.5 9 14 9.5 14 10.5C13.5 11 13 12 12.5 12.5
    C12 13 11 13.5 10.5 14C9.5 14 9 14.5 8 14.5ZM8 13C9.5 13 10.5 12.5 11.5 11.5
    C12.5 10.5 13 9.5 13 8C13 6.5 12.5 5.5 11.5 4.5C10.5 3.5 9.5 3 8 3
    C6.5 3 5.5 3.5 4.5 4.5C3.5 5.5 3 6.5 3 8C3 9.5 3.5 10.5 4.5 11.5
    C5.5 12.5 6.5 13 8 13Z"></path></svg><span class="gsr-lbl">Device mode</span><svg viewBox="0 0 16 16" class="gsr-suffix-svg gsr-menu-check">
    <path d="M6.5 11.25L3.7 8.4L4.6 7.5L6.5 9.5L11.4 4.75L12.2 5.6L6.5 11.25Z"></path>
    </svg></a><a class="gsr-menu-item " href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1"><svg viewBox="0 0 16 16" class="gsr-prefix-svg">
    <path d="M8 14.8L6 12.8H3.2V10L1.2 8L3.2 6V3.2H6L8 1.2L10 3.2H12.8V6L14.8 8
    L12.8 10V12.8H10L8 14.8ZM8 11.2C8.8 11.2 9.6 10.8 10.2 10.2
    C10.8 9.6 11.2 8.8 11.2 8C11.2 7 10.8 6.3 10.2 5.7C9.6 5 8.8 4.8 8 4.8
    C7 4.8 6.3 5 5.7 5.7C5 6.3 4.8 7 4.8 8C4.8 8.8 5 9.6 5.7 10.2
    C6.3 10.8 7 11.2 8 11.2ZM8 10C7.4 10 7 9.8 6.5 9.4C6 9 6 8.5 6 8
    C6 7.4 6 7 6.5 6.5C7 6 7.4 6 8 6C8.5 6 9 6 9.4 6.5C9.8 7 10 7.4 10 8
    C10 8.5 9.8 9 9.4 9.4C9 9.8 8.5 10 8 10ZM8 13L9.5 11.6H11.6V9.5L13 8
    L11.6 6.5V4.4H9.5L8 3L6.5 4.4H4.4V6.5L3 8L4.4 9.5V11.6H6.5L8 13Z"></path></svg><span class="gsr-lbl">Light mode</span><svg viewBox="0 0 16 16" class="gsr-suffix-svg gsr-menu-check">
    <path d="M6.5 11.25L3.7 8.4L4.6 7.5L6.5 9.5L11.4 4.75L12.2 5.6L6.5 11.25Z"></path>
    </svg></a><a class="gsr-menu-item " href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1"><svg viewBox="0 0 16 16" class="gsr-prefix-svg">
    <path d="M8 11.2C8.8 11.2 9.6 10.8 10.2 10.2C10.8 9.6 11.2 8.8 11.2 8
    C11.2 7 10.8 6.3 10.2 5.7C9.6 5 8.8 4.8 8 4.8C7.7 4.8 7.5 4.8 7.3 4.8
    C7 5 6.8 5 6.6 5C7.2 5.3 7.6 5.7 8 6.2C8.3 6.7 8.5 7.3 8.5 8
    C8.5 8.6 8.3 9.2 8 9.7C7.6 10.2 7.2 10.6 6.6 11C6.8 11 7 11 7.3 11
    C7.5 11 7.7 11.2 8 11.2ZM8 14.8L6 12.8H3.2V10L1.2 8L3.2 6V3.2H6L8 1.2L10 3.2
    H12.8V6L14.8 8L12.8 10V12.8H10L8 14.8ZM8 13L9.5 11.6H11.6V9.5L13 8L11.6 6.5
    V4.4H9.5L8 3L6.5 4.4H4.4V6.5L3 8L4.4 9.5V11.6H6.5L8 13Z"></path></svg><span class="gsr-lbl">Dark mode</span><svg viewBox="0 0 16 16" class="gsr-suffix-svg gsr-menu-check">
    <path d="M6.5 11.25L3.7 8.4L4.6 7.5L6.5 9.5L11.4 4.75L12.2 5.6L6.5 11.25Z"></path>
    </svg></a><a class="gsr-menu-item " href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1"><svg viewBox="0 0 16 16" class="gsr-prefix-svg">
    <path d="M8 12.6C8.8 12 9.5 11.4 10 10.6C10.5 9.8 10.8 9 10.8 8
    C10.8 7 10.5 6 10 5.3C9.5 4.5 8.8 4 8 3.3C8.4 4 8.8 4.7 9 5.5
    C9.4 6.3 9.5 7 9.5 8C9.5 8.8 9.4 9.6 9 10.4C8.8 11.2 8.4 12 8 12.6ZM5.6 14.4
    C5.3 14.4 5 14.3 4.7 14.3C4.4 14.2 4 14.2 3.7 14C5 13.6 6.3 12.8 7 11.7
    C8 10.6 8.3 9.3 8.3 8C8.3 6.6 8 5.3 7 4.2C6.3 3 5 2.3 3.7 1.8
    C4 1.7 4.2 1.7 4.6 1.6C5 1.6 5.3 1.6 5.6 1.6C6.4 1.6 7.3 1.7 8 2
    C8.8 2.4 9.5 2.8 10 3.4C10.6 4 11 4.7 11.4 5.5C11.8 6.2 12 7 12 8
    C12 8.8 11.8 9.7 11.4 10.4C11 11.2 10.6 12 10 12.5C9.5 13 8.8 13.5 8 14
    C7.3 14.2 6.4 14.4 5.6 14.4Z"></path></svg><span class="gsr-lbl">Night mode</span><svg viewBox="0 0 16 16" class="gsr-suffix-svg gsr-menu-check">
    <path d="M6.5 11.25L3.7 8.4L4.6 7.5L6.5 9.5L11.4 4.75L12.2 5.6L6.5 11.25Z"></path>
    </svg></a><a class="gsr-menu-item gsr-menu-item-new-section" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1"><span class="gsr-lbl">Chrome settings</span></a><a class="gsr-menu-item gsr-tb-kp-settings" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1"><span class="gsr-lbl">AI Outline settings</span></a><a class="gsr-menu-item gsr-menu-item-new-section gsr-tb-report-bug" href="https://docs.google.com/forms/d/e/1FAIpQLSeyNhzuuppYVsvTtsjM4xRKpGHDYLkLkqbknBPPYJjnA4wXuw/viewform?usp=pp_url&amp;entry.1655849673=PDF%20URL%3A%20https%3A%2F%2Fieeexplore.ieee.org%2Fielx7%2F6287639%2F9312710%2F09524573.pdf%3Ftp%3D%26arnumber%3D9524573%26isnumber%3D9312710%26ref%3DaHR0cHM6Ly9zY2hvbGFyLmdvb2dsZS5jb20v%0AUser%20agent%3A%20Mozilla%2F5.0%20(Windows%20NT%2010.0%3B%20Win64%3B%20x64)%20AppleWebKit%2F537.36%20(KHTML%2C%20like%20Gecko)%20Chrome%2F131.0.0.0%20Safari%2F537.36%20Edg%2F131.0.0.0%0AReader%20version%3A%200.2.2%0A%0ADescription%3A%0A" tabindex="-1" target="_blank"><span class="gsr-lbl">Report an issue</span></a></div></div><div class="gsr-dialog-footer"></div></div></div><a class="gsr-account gsr-account-in" href="https://accounts.google.com/SignOutOptions?continue=https%3A%2F%2Fscholar.google.com%3Foi%3Dgsr%26gsr_login%26gsr_key%3D3225038883&amp;hl=en" target="_blank"><span class="gsr-account-msg">SIGN IN</span><div class="gsr-account-img-wrap"><img class="gsr-account-img" src="./photo.jpg"><div class="gsr-account-img-ph"></div><div class="gsr-account-tp">vanduy241003@gmail.com</div></div></a></div><div class="gsr-finder gsr-hidden" inert=""><div class="gsr-find-input-ctn"><input placeholder="Search"><span class="gsr-find-count"><span dir="ltr"></span></span></div><button class="gsr-flat-btn " aria-label="Previous"><svg viewBox="0 0 21 21">
    <path d="M16.2 14.3L17.5 13L10.5 6L3.5 13L4.7 14.3L10.5 8.6"></path></svg><div class="gsr-btn-tp">Previous</div></button><button class="gsr-flat-btn " aria-label="Next"><svg viewBox="0 0 21 21">
    <path d="M4.7 6.6L3.5 7.8L10.5 14.8L17.5 7.8L16.2 6.6L10.5 12.3"></path></svg><div class="gsr-btn-tp">Next</div></button><button class="gsr-flat-btn " aria-label="Close"><svg viewBox="0 0 21 21">
    <path d="M16.6 5.6L15.3 4.3L10.5 9.2L5.6 4.3L4.3 5.6L9.2 10.5L4.3 15.3
    L5.6 16.6L10.5 11.7L15.3 16.6L16.6 15.3L11.7 10.5L16.6 5.6Z"></path></svg><div class="gsr-btn-tp">Close</div></button></div></div><div class="gsr-main gsr-nav-default"><div class="gsr-nav gsr-keypoints-loaded gsr-show-keypoints"><div class="gsr-dialog gsr-popover gsr-kp-info-dialog" tabindex="-1"><div class="gsr-dialog-header"></div><div class="gsr-dialog-body"><div class="gsr-dialog-slider"><div class="gsr-dialog-slider-inc"></div><div class="gsr-dialog-slider-dec"></div></div><div class="gsr-kp-info-body"><button class="gsr-flat-btn gsr-dialog-close" aria-label="Close"><svg viewBox="0 0 21 21">
    <path d="M16.6 5.6L15.3 4.3L10.5 9.2L5.6 4.3L4.3 5.6L9.2 10.5L4.3 15.3
    L5.6 16.6L10.5 11.7L15.3 16.6L16.6 15.3L11.7 10.5L16.6 5.6Z"></path></svg></button><div class="gsr-kp-info-block"><span class="gsr-kp-info-icon"><svg viewBox="0 0 24 24">
    <path d="M14 16.3V14.7C14.4667 14.5667 14.95 14.4667 15.45 14.4C15.95
    14.3333 16.4667 14.3 17 14.3C17.3 14.3 17.6083 14.3167 17.925 14.35C18.2583
    14.3667 18.6167 14.4083 19 14.475V16C18.75 15.9167 18.4667 15.8667 18.15
    15.85C17.8333 15.8167 17.45 15.8 17 15.8C16.4167 15.8 15.875 15.8417 15.375
    15.925C14.8917 15.9917 14.4333 16.1167 14 16.3ZM14 13.8V12.2C14.4667 12.0667
    14.95 11.9667 15.45 11.9C15.95 11.8333 16.4667 11.8 17 11.8C17.3 11.8
    17.6083 11.8167 17.925 11.85C18.2583 11.8667 18.6167 11.9083 19
    11.975V13.5C18.75 13.4167 18.4667 13.3667 18.15 13.35C17.8333 13.3167 17.45
    13.3 17 13.3C16.5 13.3 15.9917 13.3417 15.475 13.425C14.975 13.4917 14.4833
    13.6167 14 13.8ZM7 16.925C7.68333 16.925 8.35 17 9 17.15C9.66667 17.3
    10.3333 17.525 11 17.825V9.075C10.3667 8.725 9.70833 8.45833 9.025
    8.275C8.34167 8.09167 7.66667 8 7 8C6.48333 8 5.975 8.05 5.475 8.15C4.975
    8.25 4.48333 8.4 4 8.6V17.425C4.48333 17.2583 4.96667 17.1333 5.45
    17.05C5.95 16.9667 6.46667 16.925 7 16.925ZM18.5 10C18.5 8.75 18.0583
    7.69167 17.175 6.825C16.3083 5.94167 15.25 5.5 14 5.5C15.25 5.5 16.3083
    5.06667 17.175 4.2C18.0583 3.31667 18.5 2.25 18.5 0.999999C18.5 2.25 18.9333
    3.31667 19.8 4.2C20.6833 5.06667 21.75 5.5 23 5.5C21.75 5.5 20.6833 5.94167
    19.8 6.825C18.9333 7.69167 18.5 8.75 18.5 10ZM12 20.75C11.25 20.1667 10.45
    19.7167 9.6 19.4C8.75 19.0833 7.88333 18.925 7 18.925C6.38333 18.925 5.76667
    19.0083 5.15 19.175C4.53333 19.325 3.93333 19.5583 3.35 19.875C3.03333
    20.0417 2.725 20.0417 2.425 19.875C2.14167 19.6917 2 19.425 2 19.075V7.9C2
    7.71667 2.04167 7.55833 2.125 7.425C2.20833 7.29167 2.325 7.18333 2.475
    7.1C3.175 6.73333 3.90833 6.45833 4.675 6.275C5.44167 6.09167 6.21667 6 7
    6C8.1 6 9.15833 6.175 10.175 6.525C11.2083 6.85833 12.15 7.4 13
    8.15V17.85C13.6667 17.55 14.325 17.325 14.975 17.175C15.6417 17.025 16.3167
    16.95 17 16.95C17.5333 16.95 18.0417 16.9917 18.525 17.075C19.025 17.1417
    19.5167 17.2583 20 17.425L20.025 10.8C20.4083 10.7 20.7667 10.5583 21.1
    10.375C21.4333 10.1917 21.7417 9.98333 22.025 9.75V19.075C22.025 19.425
    21.875 19.6917 21.575 19.875C21.2917 20.0417 20.9917 20.0417 20.675
    19.875C20.0917 19.5583 19.4833 19.325 18.85 19.175C18.2333 19.0083 17.6167
    18.925 17 18.925C16.1167 18.925 15.25 19.0833 14.4 19.4C13.55 19.7167 12.75
    20.1667 12 20.75Z"></path>
    </svg></span><div class="gsr-kp-info-text"><h3>Key points for article sections</h3><p>AI outlines present the main points for major sections of the document.</p></div></div><div class="gsr-kp-info-block"><span class="gsr-kp-info-icon"><svg viewBox="0 0 25 24">
    <path d="M8.125 17C8.40833 17 8.64167 16.9083 8.825 16.725C9.025 16.525
    9.125 16.2833 9.125 16C9.125 15.7167 9.025 15.4833 8.825 15.3C8.64167 15.1
    8.40833 15 8.125 15C7.84167 15 7.6 15.1 7.4 15.3C7.21667 15.4833 7.125
    15.7167 7.125 16C7.125 16.2833 7.21667 16.525 7.4 16.725C7.6 16.9083 7.84167
    17 8.125 17ZM8.125 13C8.40833 13 8.64167 12.9083 8.825 12.725C9.025 12.525
    9.125 12.2833 9.125 12C9.125 11.7167 9.025 11.4833 8.825 11.3C8.64167 11.1
    8.40833 11 8.125 11C7.84167 11 7.6 11.1 7.4 11.3C7.21667 11.4833 7.125
    11.7167 7.125 12C7.125 12.2833 7.21667 12.525 7.4 12.725C7.6 12.9083 7.84167
    13 8.125 13ZM8.125 9C8.40833 9 8.64167 8.90833 8.825 8.725C9.025 8.525 9.125
    8.28333 9.125 8C9.125 7.71667 9.025 7.48333 8.825 7.3C8.64167 7.1 8.40833 7
    8.125 7C7.84167 7 7.6 7.1 7.4 7.3C7.21667 7.48333 7.125 7.71667 7.125
    8C7.125 8.28333 7.21667 8.525 7.4 8.725C7.6 8.90833 7.84167 9 8.125
    9ZM11.125 17H17.125V15H11.125V17ZM11.125 13H17.125V11H11.125V13ZM11.125
    9H17.125V7H11.125V9ZM5.125 21C4.575 21 4.1 20.8083 3.7 20.425C3.31667 20.025
    3.125 19.55 3.125 19V5C3.125 4.45 3.31667 3.98333 3.7 3.6C4.1 3.2 4.575 3
    5.125 3H19.125C19.675 3 20.1417 3.2 20.525 3.6C20.925 3.98333 21.125 4.45
    21.125 5V19C21.125 19.55 20.925 20.025 20.525 20.425C20.1417 20.8083 19.675
    21 19.125 21H5.125ZM5.125 19H19.125V5H5.125V19ZM5.125 5V19V5Z"></path>
    </svg></span><div class="gsr-kp-info-text"><h3>Skim the outline or jump to details</h3><p>Scan the key points for a quick overview and click on interesting bullets to jump to the details.</p></div></div><p class="gsr-kp-info-msg">AI outlines are available only for selected research papers in Scholar. They are generated by a computer program and may contain incomplete or inaccurate information.</p><button class="gsr-flat-text-btn ">Settings</button></div></div><div class="gsr-dialog-footer"></div></div><div class="gsr-nav-tb"><div class="gsr-nav-tb-btn gsr-nav-tb-btn-outline"><button class="gsr-flat-btn " aria-label="Sections"><svg viewBox="0 0 21 21">
    <path d="M3.5 7.8C3.9 7.8 4.3 7.4 4.3 7C4.3 6.5 3.9 6 3.5 6
    C3 6 2.6 6.5 2.6 7C2.6 7.4 3 7.8 3.5 7.8ZM4.3 10.5
    C4.3 10.9 3.9 11.3 3.5 11.3C3 11.3 2.6 10.9 2.6 10.5
    C2.6 10 3 9.6 3.5 9.6C3.9 9.6 4.3 10 4.3 10.5ZM4.3 14
    C4.3 14.4 3.9 14.8 3.5 14.8C3 14.8 2.6 14.4 2.6 14C2.6 13.5 3 13 3.5 13
    C3.9 13 4.3 13.5 4.3 14ZM18.3 11.3H6V9.6H18.3V11.3Z
    M6 14.8H18.3V13H6V14.8ZM6 7.8V6H18.3V7.8H6Z"></path>
    </svg><div class="gsr-btn-tp">Sections</div></button></div><div class="gsr-nav-tb-btn gsr-nav-tb-btn-keypoints"><button class="gsr-flat-btn " aria-label="AI Outline"><svg viewBox="0 0 21 21" fill="none">
    <path d="M7.06 14.74C7.3 14.74 7.48 14.67 7.63 14.52C7.79 14.36 7.87 14.16
    7.87 13.93C7.87 13.70 7.79 13.51 7.63 13.36C7.48 13.20 7.29 13.12 7.06
    13.12C6.84 13.12 6.65 13.20 6.49 13.36C6.33 13.51 6.25 13.70 6.25 13.93C6.25
    14.15 6.32 14.34 6.47 14.50C6.63 14.66 6.83 14.74 7.06 14.74ZM7.06
    11.30C7.29 11.30 7.48 11.23 7.63 11.09C7.79 10.93 7.87 10.73 7.87 10.5C7.87
    10.26 7.79 10.07 7.63 9.93C7.48 9.77 7.29 9.69 7.06 9.69C6.84 9.69 6.65 9.77
    6.49 9.93C6.33 10.07 6.25 10.26 6.25 10.5C6.25 10.71 6.32 10.90 6.47
    11.06C6.63 11.22 6.83 11.30 7.06 11.30ZM7.06 7.87C7.29 7.87 7.48 7.80 7.63
    7.65C7.79 7.49 7.87 7.29 7.87 7.06C7.87 6.83 7.79 6.64 7.63 6.49C7.48 6.33
    7.29 6.25 7.06 6.25C6.84 6.25 6.65 6.33 6.49 6.49C6.33 6.64 6.25 6.83 6.25
    7.06C6.25 7.28 6.32 7.47 6.47 7.63C6.63 7.79 6.83 7.87 7.06 7.87ZM9.49
    14.74H14.74V13.12H9.49V14.74ZM9.49 11.30H13.51V9.69H9.49V11.30ZM4.63
    17.98C4.18 17.98 3.79 17.82 3.47 17.5C3.17 17.17 3.01 16.8 3.01
    16.36V4.63C3.01 4.2 3.17 3.82 3.47 3.5C3.79 3.17 4.18 3.01 4.63
    3.01H11.50C11.50 3.26 11.50 3.52 11.50 3.80C11.50 4.06 11.50 4.34 11.50
    4.63H4.63V16.36H16.36V9.49C16.65 9.49 16.93 9.49 17.19 9.49C17.47 9.49 17.73
    9.49 17.98 9.49V16.36C17.98 16.8 17.82 17.17 17.5 17.5C17.19 17.82 16.81
    17.98 16.36 17.98H4.63ZM15.24 10.5C15.24 9.17 14.78 8.05 13.86 7.13C12.95
    6.21 11.82 5.75 10.5 5.75C11.82 5.75 12.95 5.29 13.86 4.37C14.78 3.45 15.24
    2.33 15.24 1.00C15.24 2.33 15.70 3.45 16.62 4.37C17.54 5.29 18.66 5.75 19.99
    5.75C18.66 5.75 17.54 6.21 16.62 7.13C15.70 8.05 15.24 9.17 15.24 10.5Z"></path>
    </svg><div class="gsr-btn-tp">AI Outline</div></button></div><div class="gsr-nav-tb-btn gsr-nav-tb-btn-thumbnails"><button class="gsr-flat-btn " aria-label="Thumbnails"><svg viewBox="0 0 21 21">
    <path d="M5.2 1.7H12.2L17.5 7V17.5C17.5 18.4 16.7 19.2 15.7 19.2
    H5.2C4.2 19.2 3.5 18.4 3.5 17.5L3.5 3.5C3.5 2.5 4.2 1.7 5.2 1.7Z
    M5.2 3.5V17.5H15.7V7.8H11.3V3.5H5.2Z"></path></svg><div class="gsr-btn-tp">Thumbnails</div></button></div><div class="gsr-nav-about-keypoints"><button class="gsr-flat-btn " aria-label="About AI Outline"><svg viewBox="0 0 21 21">
    <path d="M9.75 14.5H11.25V13H9.75V14.5ZM10.5 2.5C6.36 2.5 3 5.86 3 10C3
    14.14 6.36 17.5 10.5 17.5C14.64 17.5 18 14.14 18 10C18 5.86 14.64 2.5 10.5
    2.5ZM10.5 16C7.1925 16 4.5 13.3075 4.5 10C4.5 6.6925 7.1925 4 10.5 4C13.8075
    4 16.5 6.6925 16.5 10C16.5 13.3075 13.8075 16 10.5 16ZM10.5 5.5C8.8425 5.5
    7.5 6.8425 7.5 8.5H9C9 7.675 9.675 7 10.5 7C11.325 7 12 7.675 12 8.5C12 10
    9.75 9.8125 9.75 12.25H11.25C11.25 10.5625 13.5 10.375 13.5 8.5C13.5 6.8425
    12.1575 5.5 10.5 5.5Z"></path></svg><div class="gsr-btn-tp">About AI Outline</div></button></div><div class="gsr-nav-toggle-sections"><button class="gsr-flat-btn gsr-nav-tb-collapse-all" aria-label="Collapse all"><svg viewBox="0 0 21 21">
    <path d="M6.8 2.6L5.7 3.7L10.5 8.4L15.2 3.7L14.1 2.6L10.5 6.2L6.8 2.6Z
    M10.5 14.7L14.1 18.3L15.2 17.2L10.5 12.5L5.7 17.2L6.8 18.3L10.5 14.7Z"></path>
    </svg><div class="gsr-btn-tp">Collapse all</div></button><button class="gsr-flat-btn gsr-nav-tb-expand-all" aria-label="Expand all"><svg viewBox="0 0 21 21">
    <path d="M14.1 8.4L15.2 7.3L10.5 2.6L5.7 7.3L6.8 8.4L10.5 4.8L14.1 8.4Z
    M10.5 16.1L6.8 12.5L5.7 13.6L10.5 18.3L15.2 13.6L14.1 12.5L10.5 16.1Z"></path>
    </svg><div class="gsr-btn-tp">Expand all</div></button></div></div><button class="gsr-nav-toggle-btn gsr-nav-toggle-top"><svg viewBox="0 0 21 21">
    <path d="M8.5 15.5L7.4 14.5L11 10.5L7.4 6.5L8.5 5.5L13 10.5L8.5 15.5Z"></path>
    </svg></button><button class="gsr-nav-toggle-btn gsr-nav-toggle-bottom"><svg viewBox="0 0 21 21">
    <path d="M8.5 15.5L7.4 14.5L11 10.5L7.4 6.5L8.5 5.5L13 10.5L8.5 15.5Z"></path>
    </svg></button><div class="gsr-nav-scroll"><div class="gsr-nav-content"><div class="gsr-outline"><div class="gsr-section-bar" role="decoration"></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="0">ABSTRACT</a></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="0">I. INTRODUCTION</a></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="0">II. CACHE COHERENCY PROBLEM IN RISC-V MULTICORE</a></div><div class="gsr-section-nav gsr-show-subsections"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="0">III. TEMPORARY CACHING</a><button class="gsr-toggle-section-btn" tabindex="0"><svg viewBox="0 0 21 21">
    <path d="M8.5 15.5L7.4 14.5L11 10.5L7.4 6.5L8.5 5.5L13 10.5L8.5 15.5Z"></path>
    </svg></button><div class="gsr-subsections"><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="0">A. MAIN IDEA</a></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="0">B. LIMITATION DUE TO THE CACHE-LINE PROBLEM</a></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="0">C. PLAUSIBLE SOLUTIONS</a></div><div class="gsr-subsections-mask"></div></div></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="0">IV. TEMPORARY CACHING ARCHITECTURE</a><button class="gsr-toggle-section-btn" tabindex="0"><svg viewBox="0 0 21 21">
    <path d="M8.5 15.5L7.4 14.5L11 10.5L7.4 6.5L8.5 5.5L13 10.5L8.5 15.5Z"></path>
    </svg></button><div class="gsr-subsections"><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1">A. OVERVIEW</a></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1">B. VIRTUAL ADDRESS MAPPING</a></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1">C. BYTE LEVEL MANAGEMENT</a></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1">D. TEMPORARY CACHING UNIT</a></div><div class="gsr-subsections-mask"></div></div></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="0">V. EXPANSION OF TC CAPABILITY</a><button class="gsr-toggle-section-btn" tabindex="0"><svg viewBox="0 0 21 21">
    <path d="M8.5 15.5L7.4 14.5L11 10.5L7.4 6.5L8.5 5.5L13 10.5L8.5 15.5Z"></path>
    </svg></button><div class="gsr-subsections"><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1">A. EMBEDDING THE TCU INTO NETWORK-ON-CHIP</a></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1">B. ENABLING DESIGN AUTOMATION OF RISC-V MULTICORE PLATFORMS WITH THE TCU</a></div><div class="gsr-subsections-mask"></div></div></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="0">VI. EXPERIMENTAL WORK</a><button class="gsr-toggle-section-btn" tabindex="0"><svg viewBox="0 0 21 21">
    <path d="M8.5 15.5L7.4 14.5L11 10.5L7.4 6.5L8.5 5.5L13 10.5L8.5 15.5Z"></path>
    </svg></button><div class="gsr-subsections"><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1">A. PROTOTYPING A RISC-V MULTICORE PLATFORM</a></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1">B. DEVELOPING AN APPLICATION</a></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1">C. PERFORMANCE IMPROVEMENT RESULT</a></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="-1">D. COMPARISON WITH THE OTHER APPROACHES</a></div><div class="gsr-subsections-mask"></div></div></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="0">VII. CONCLUSION</a></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="0">ACKNOWLEDGMENT</a></div><div class="gsr-section-nav"><a class="gsr-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" tabindex="0">REFERENCES</a></div></div><div class="gsr-keypoints"><div class="gsr-keypoints-banner"><span class="gsr-keypoints-banner-lbl" data-text="New"></span><span class="gsr-keypoints-banner-title">AI Outline</span><div class="gsr-keypoints-banner-dismiss-ctn"><a class="gsr-keypoints-banner-dismiss" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Close"><svg viewBox="0 0 21 21" class="gsr-prefix-svg">
    <path d="M16.6 5.6L15.3 4.3L10.5 9.2L5.6 4.3L4.3 5.6L9.2 10.5L4.3 15.3
    L5.6 16.6L10.5 11.7L15.3 16.6L16.6 15.3L11.7 10.5L16.6 5.6Z"></path></svg></a></div></div><div class="gsr-keypoints-ctn"><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#">Abstract</a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Presents the challenges of building multicore platforms using open RISC-V cores due to the cache coherence problem.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Proposes a method to address the cache coherence problem without requiring developers to implement cache coherence logic.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Highlights the development of a prototype RISC-V multicore platform and an application to demonstrate the effectiveness of the proposed method.</span></a></li></ul></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#">I. Introduction</a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Discusses the rise of the RISC-V instruction set architecture (ISA) and its impact on the microprocessor industry.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Highlights the increasing demand for RISC-V-based multicore platforms and the challenges associated with cache coherence.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Briefly mentions the contributions of the paper, including a proposed solution to the cache coherence problem and its verification through prototyping.</span></a></li></ul></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#">II. Cache Coherency Problem in RISC-V Multicore</a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Explains the cache coherence problem in multicore systems and its potential consequences.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Discusses existing software-based and hardware-based solutions to the cache coherence problem.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Presents the limitations of existing solutions, particularly in the context of using open RISC-V cores.</span></a></li></ul></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#">III. Temporary Caching</a><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><strong>A. Main Idea</strong></a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Introduces the concept of temporary caching (TC) as a solution to the cache coherence problem.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Explains how TC allows programmers to temporarily cache data that would otherwise be accessed from main memory.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Provides an example of using TC in parallel processing and its potential performance benefits.</span></a></li></ul></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><strong>B. Limitation Due to the Cache-Line Problem</strong></a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Discusses the cache-line problem, which arises when TC data and non-TC data share the same cache line.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Explains how this problem can lead to system errors and limits the applicability of TC.</span></a></li></ul></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><strong>C. Plausible Solutions</strong></a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Explores potential solutions to the cache-line problem, including lock mechanisms, compiler-based data allocation, and hardware-based approaches.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Discusses the limitations of each solution and the need for a software/hardware co-design approach.</span></a></li></ul></div></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#">IV. Temporary Caching Architecture</a><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><strong>A. Overview</strong></a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Briefly introduces the two main components of the proposed TC architecture: virtual address mapping and byte-level management.</span></a></li></ul></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><strong>B. Virtual Address Mapping</strong></a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Describes the use of virtual addresses to avoid the cache-line problem by mapping TC data to non-consecutive memory locations.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Explains the role of the TC-MMU, TC heap, and TC APIs in virtual address mapping.</span></a></li></ul></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><strong>C. Byte Level Management</strong></a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Explains how byte-level management prevents unintentionally-cached dummies from being written back to main memory.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Describes the use of the byte enable signal to control data write-back and ensure data consistency.</span></a></li></ul></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><strong>D. Temporary Caching Unit</strong></a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Presents the architecture of the Temporary Caching Unit (TCU), which implements virtual address mapping and byte-level management.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Provides a detailed description of the TCU's operation, including its interaction with the AXI bus protocol.</span></a></li></ul></div></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#">V. Expansion of TC Capability</a><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><strong>A. Embedding the TCU into Network-on-Chip</strong></a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Proposes embedding the TCU into the Network-on-Chip (NoC) to enable TC in multicore platforms regardless of the cores used.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Explains the advantages of this approach, including its flexibility and ease of implementation.</span></a></li></ul></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><strong>B. Enabling Design Automation of RISC-V Multicore Platforms with the TCU</strong></a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Discusses the integration of the TCU into the RISC-V eXpress (RVX) EDA tool.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Explains how this integration allows for the automatic generation of TC-enabled RISC-V multicore SoCs.</span></a></li></ul></div></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#">VI. Experimental Work</a><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><strong>A. Prototyping a RISC-V Multicore Platform</strong></a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Describes the prototype RISC-V multicore platform implemented on an FPGA, including its architecture and components.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Notes the resource consumption of the TCU on the FPGA.</span></a></li></ul></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><strong>B. Developing an Application</strong></a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Presents the development of a handwriting recognition application based on camera input as a testbench for TC.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Explains the application's architecture, including image pre-processing and DNN inference.</span></a></li></ul></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><strong>C. Performance Improvement Result</strong></a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Reports the performance improvement achieved by applying TC to the handwriting recognition application.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Shows that TC can significantly reduce execution time compared to a baseline without TC.</span></a></li></ul></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><strong>D. Comparison with the Other Approaches</strong></a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Compares the performance and implementation challenges of TC with other cache coherence approaches.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Concludes that TC offers a practical and effective solution for developing multicore platforms using different types of RISC-V cores.</span></a></li></ul></div></div><div class="gsr-keypoints-section"><a class="gsr-keypoints-section-title" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#">VII. Conclusion</a><ul><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Summarizes the proposed TC method and its benefits for developing RISC-V multicore platforms.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Highlights the key contributions of the paper, including the development of the TCU and its integration into the RVX EDA tool.</span></a></li><li class="gsr-keypoints-item"><a class="gsr-keypoints-item-content" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><span>Emphasizes the effectiveness of TC in improving multicore platform performance, as demonstrated through experimental work.</span></a></li></ul></div></div></div><div class="gsr-thumbnails"><div class="gsr-thumbnail-wrap"><a class="gsr-thumbnail gsr-select" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Page 1" style="height: 150px; width: 110.355px;"></a><div class="gsr-thumbnail-pn">1</div></div><div class="gsr-thumbnail-wrap"><a class="gsr-thumbnail" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Page 2" style="height: 150px; width: 110.355px;"></a><div class="gsr-thumbnail-pn">2</div></div><div class="gsr-thumbnail-wrap"><a class="gsr-thumbnail" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Page 3" style="height: 150px; width: 110.355px;"></a><div class="gsr-thumbnail-pn">3</div></div><div class="gsr-thumbnail-wrap"><a class="gsr-thumbnail" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Page 4" style="height: 150px; width: 110.355px;"></a><div class="gsr-thumbnail-pn">4</div></div><div class="gsr-thumbnail-wrap"><a class="gsr-thumbnail" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Page 5" style="height: 150px; width: 110.355px;"></a><div class="gsr-thumbnail-pn">5</div></div><div class="gsr-thumbnail-wrap"><a class="gsr-thumbnail" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Page 6" style="height: 150px; width: 110.355px;"></a><div class="gsr-thumbnail-pn">6</div></div><div class="gsr-thumbnail-wrap"><a class="gsr-thumbnail" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Page 7" style="height: 150px; width: 110.355px;"></a><div class="gsr-thumbnail-pn">7</div></div><div class="gsr-thumbnail-wrap"><a class="gsr-thumbnail" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Page 8" style="height: 150px; width: 110.355px;"></a><div class="gsr-thumbnail-pn">8</div></div><div class="gsr-thumbnail-wrap"><a class="gsr-thumbnail" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Page 9" style="height: 150px; width: 110.355px;"></a><div class="gsr-thumbnail-pn">9</div></div><div class="gsr-thumbnail-wrap"><a class="gsr-thumbnail" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Page 10" style="height: 150px; width: 110.355px;"></a><div class="gsr-thumbnail-pn">10</div></div><div class="gsr-thumbnail-wrap"><a class="gsr-thumbnail" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Page 11" style="height: 150px; width: 110.355px;"></a><div class="gsr-thumbnail-pn">11</div></div><div class="gsr-thumbnail-wrap"><a class="gsr-thumbnail" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Page 12" style="height: 150px; width: 110.355px;"></a><div class="gsr-thumbnail-pn">12</div></div><div class="gsr-thumbnail-wrap"><a class="gsr-thumbnail" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Page 13" style="height: 150px; width: 110.355px;"></a><div class="gsr-thumbnail-pn">13</div></div><div class="gsr-thumbnail-wrap"><a class="gsr-thumbnail" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" aria-label="Page 14" style="height: 150px; width: 110.355px;"></a><div class="gsr-thumbnail-pn">14</div></div></div></div><div class="gsr-keypoints-status"></div></div></div><div class="gsr-dialog-slider"><div class="gsr-dialog-slider-inc"></div><div class="gsr-dialog-slider-dec"></div></div><div class="gsr-banner"></div><div class="gsr-body" tabindex="-1"><div class="gsr-page-wrapper"><div class="gsr-page" style="width: 1036.8px; height: 1409.27px;"><span class="gsr-page-ps"></span><canvas width="1296" height="1761" style="transform: scale(0.8);"></canvas><div class="gsr-overlay-ctn gsr-horizontal-tb"><div class="gsr-text-ctn"><span class="gsr-text" style="left: 65.106px; top: 116.055px; font-size: 12.5532px; font-family: sans-serif; transform: scaleX(1.00455);">Received June 30, 2021, accepted August 25, 2021, date of publication August 27, 2021, date of current version September 7, 2021.</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 141.129px; font-size: 10.7604px; font-family: sans-serif;"></span><span class="gsr-text" style="left: 65.106px; top: 141.129px; font-size: 10.7604px; font-family: sans-serif; transform: scaleX(0.923903);">Digital Object Identifier 10.1109/ACCESS.2021.3108475</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 202.614px; font-size: 39.4524px; font-family: sans-serif;"></span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 202.614px; font-size: 39.4524px; font-family: sans-serif; transform: scaleX(0.906323);">Developing a Multicore Platform Utilizing</span><span class="gsr-text" style="left: 65.106px; top: 248.163px; font-size: 39.4524px; font-family: sans-serif; transform: scaleX(0.823467);">Open RISC-V Cores</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 322.643px; font-size: 17.7534px; font-family: sans-serif;"></span><span class="gsr-text" style="left: 65.106px; top: 322.643px; font-size: 17.7534px; font-family: sans-serif; transform: scaleX(0.940077);">HYEONGUK JANG</span><span class="gsr-text" style="left: 209.743px; top: 322.643px; font-size: 17.7534px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 224.323px; top: 319.382px; font-size: 13.4928px; font-family: sans-serif; transform: scaleX(1.01882);">1,2</span><span class="gsr-text" style="left: 244.325px; top: 322.643px; font-size: 17.7534px; font-family: sans-serif; transform: scaleX(0.954592);">, KYUSEUNG HAN</span><span class="gsr-text" style="left: 389.317px; top: 322.643px; font-size: 17.7534px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 403.897px; top: 319.382px; font-size: 13.4928px; font-family: sans-serif; transform: scaleX(1.04849);">1</span><span class="gsr-text" style="left: 411.763px; top: 319.382px; font-size: 13.4928px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 417.843px; top: 322.643px; font-size: 17.7534px; font-family: sans-serif; transform: scaleX(0.970798);">(Member, IEEE), SUKHO LEE</span><span class="gsr-text" style="left: 648.619px; top: 319.382px; font-size: 13.4928px; font-family: sans-serif; transform: scaleX(1.04849);">1</span><span class="gsr-text" style="left: 657.382px; top: 322.643px; font-size: 17.7534px; font-family: sans-serif; transform: scaleX(0.916361);">, JAE-JIN LEE</span><span class="gsr-text" style="left: 761.328px; top: 322.643px; font-size: 17.7534px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 775.908px; top: 319.382px; font-size: 13.4928px; font-family: sans-serif; transform: scaleX(1.01882);">1,2</span><span class="gsr-text" data-eol="1" style="left: 795.91px; top: 322.643px; font-size: 17.7534px; font-family: sans-serif; transform: scaleX(0.899997);">,</span><span class="gsr-text" style="left: 65.106px; top: 344.162px; font-size: 17.7534px; font-family: sans-serif; transform: scaleX(0.915787);">SEUNG-YEONG LEE</span><span class="gsr-text" style="left: 222.277px; top: 340.901px; font-size: 13.4928px; font-family: sans-serif; transform: scaleX(1.04849);">3</span><span class="gsr-text" style="left: 231.039px; top: 344.162px; font-size: 17.7534px; font-family: sans-serif; transform: scaleX(0.976614);">, (Student Member, IEEE), JAE-HYOUNG LEE</span><span class="gsr-text" style="left: 589.408px; top: 340.901px; font-size: 13.4928px; font-family: sans-serif; transform: scaleX(1.04849);">3</span><span class="gsr-text" data-eol="1" style="left: 598.172px; top: 344.162px; font-size: 17.7534px; font-family: sans-serif; transform: scaleX(1.01567);">, (Student Member, IEEE),</span><span class="gsr-text" style="left: 65.106px; top: 367.66px; font-size: 17.7534px; font-family: sans-serif; transform: scaleX(0.946813);">AND WOOJOO LEE</span><span class="gsr-text" style="left: 218.247px; top: 367.66px; font-size: 17.7534px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 232.826px; top: 364.398px; font-size: 13.4928px; font-family: sans-serif; transform: scaleX(1.04849);">3</span><span class="gsr-text" style="left: 241.589px; top: 367.66px; font-size: 17.7534px; font-family: sans-serif; transform: scaleX(0.999871);">, (Member, IEEE)</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 384.881px; font-size: 8.9946px; font-family: sans-serif;"></span><span class="gsr-text" style="left: 65.106px; top: 384.881px; font-size: 8.9946px; font-family: sans-serif; transform: scaleX(0.899496);">1</span><span class="gsr-text" style="left: 70.5006px; top: 387.255px; font-size: 11.835px; font-family: sans-serif; transform: scaleX(0.903237);">Electronics and Telecommunications Research Institute, Daejeon 34129, South Korea</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 399.227px; font-size: 8.9946px; font-family: sans-serif;"></span><span class="gsr-text" style="left: 65.106px; top: 399.227px; font-size: 8.9946px; font-family: sans-serif; transform: scaleX(0.899496);">2</span><span class="gsr-text" style="left: 70.5006px; top: 401.601px; font-size: 11.835px; font-family: sans-serif; transform: scaleX(0.916956);">Department of ICT, University of Science and Technology, Daejeon 34113, South Korea</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 413.573px; font-size: 8.9946px; font-family: sans-serif;"></span><span class="gsr-text" style="left: 65.106px; top: 413.573px; font-size: 8.9946px; font-family: sans-serif; transform: scaleX(0.899496);">3</span><span class="gsr-text" style="left: 70.5006px; top: 415.947px; font-size: 11.835px; font-family: sans-serif; transform: scaleX(0.918156);">School of Electrical and Electronics Engineering, Chung-Ang University, Seoul 06974, South Korea</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 436.284px; font-size: 13.8078px; font-family: sans-serif;"></span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 436.284px; font-size: 13.8078px; font-family: sans-serif; transform: scaleX(0.901594);">Corresponding author: Woojoo Lee (space@cau.ac.kr)</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 463.059px; font-size: 13.8078px; font-family: sans-serif; transform: scaleX(0.928213);">This work was supported in part (50%) by the Ministry of Science, ICT (MSIT), South Korea, through the Development of Ultra-Low</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 479.629px; font-size: 13.8078px; font-family: sans-serif; transform: scaleX(0.91844);">Power Intelligent Edge SoC Technology Based on Lightweight RISC-V Processor supervised by the Institute for Information and</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 496.198px; font-size: 13.8078px; font-family: sans-serif; transform: scaleX(0.922284);">Communications Technology Planning and Evaluation (IITP) under Grant 2018-0-00197, and in part (50%) by Chung-Ang University</span><span class="gsr-text" style="left: 65.106px; top: 512.769px; font-size: 13.8078px; font-family: sans-serif; transform: scaleX(0.887644);">Research Grants in 2019.</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 579.357px; font-size: 17.9334px; font-family: sans-serif;"></span><span class="gsr-text" style="left: 78.1596px; top: 579.357px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.934001);">ABSTRACT</span><span class="gsr-text" style="left: 167.486px; top: 579.357px; font-size: 17.9334px; font-family: sans-serif;"> </span><span class="gsr-text" data-eol="1" style="left: 178.889px; top: 580.756px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.924638);">RISC-V has been experiencing explosive growth since its first appearance in 2011. Dozens</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 602.275px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.891367);">of free and open cores developed based on this instruction set architecture have been released, and RISC-V</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 623.795px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.884274);">based devices optimized for specific applications such as the IoT and wearables, embedded systems, AI, and</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 645.314px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.910424);">virtual, augmented reality are emerging. As the RISC-V cores are being used in various fields, the demand</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 666.833px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.935945);">for multicore platforms composed of RISC-V cores is also rapidly increasing. Although there are various</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 688.352px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.952063);">RISC-V cores developed for each specific application, and it seems possible to pick them up to create</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 709.871px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.959618);">the most optimized multicore for the target application, unfortunately it is very difficult to realize this in</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 731.39px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.946636);">reality. This is mainly because most open cores are released in the form of a single core without cache</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 752.911px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.907531);">coherence logic, which requires expensive design effort and development costs to address it. To tackle this</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 774.43px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.895894);">issue, this paper proposes a method to solve the cache coherence problem without additional effort from the</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 795.949px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.907221);">developer and to maximize the performance of the multicore composed of the RISC-V core selected by the</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 817.468px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.898667);">developer. Along with a description of the sophisticated operating mechanisms of the proposed method, this</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 838.987px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.888306);">paper details the architecture and hardware implementation of the proposed method. Experiments conducted</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 860.506px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.90932);">through the prototype development of a RISC-V multicore platform involving the proposed architecture and</span><span class="gsr-text" style="left: 78.1596px; top: 882.027px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.881483);">development of an application running on the platform demonstrate the effectiveness of the proposed method.</span><span class="gsr-text" data-eol="1" style="left: 78.1596px; top: 934.868px; font-size: 17.9334px; font-family: sans-serif;"></span><span class="gsr-text" style="left: 78.1596px; top: 934.868px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.953651);">INDEX TERMS</span><span class="gsr-text" style="left: 195.014px; top: 934.868px; font-size: 17.9334px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 203.83px; top: 936.266px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.927851);">Multicore platform, RISC-V, system-on-chip (SoC), electronic design automation (EDA).</span><span class="gsr-text" data-eol="1" style="left: 66.8988px; top: 1012.33px; font-size: 16.1388px; font-family: sans-serif;"></span><span class="gsr-text" style="left: 66.8988px; top: 1012.33px; font-size: 16.1388px; font-family: sans-serif; transform: scaleX(0.990715);">I. INTRODUCTION</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1030.31px; font-size: 17.9334px; font-family: sans-serif;"></span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1030.31px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.921112);">Instruction set architecture (ISA) is the essential vocabulary</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1051.83px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.909557);">that allows hardware and software to communicate [1]. Over</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1073.35px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.909523);">the past two decades, two major companies, ARM and Intel,</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1094.87px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.923032);">have dominated ISA, and as a result, their microprocessors</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1116.39px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.903871);">are now embedded in all computing devices from smallest to</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1137.91px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.911479);">the fastest. However, after the recent rise of the RISC-V ISA</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1159.43px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.940965);">[2], all of this is changing, and the microprocessor industry</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1180.94px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.947039);">is turning upside down [3]. The RISC-V is a free and open</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1202.46px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.958293);">instruction set with well-structured modularity, providing a</span><span class="gsr-text" style="left: 65.106px; top: 1223.98px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.953338);">very high level of flexibility at a very low cost and allowing</span><span class="gsr-text" data-eol="1" style="left: 83.3976px; top: 1271.8px; font-size: 14.346px; font-family: sans-serif;"></span><span class="gsr-text" data-eol="1" style="left: 83.3976px; top: 1271.8px; font-size: 14.346px; font-family: sans-serif; transform: scaleX(0.978878);">The associate editor coordinating the review of this manuscript and</span><span class="gsr-text" style="left: 65.106px; top: 1294.54px; font-size: 14.346px; font-family: sans-serif; transform: scaleX(0.920295);">approving it for publication was Songwen Pei</span><span class="gsr-text" style="left: 327.738px; top: 1294.54px; font-size: 14.346px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 342.322px; top: 1294.54px; font-size: 14.346px; font-family: sans-serif; transform: scaleX(0.900203);">.</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1012.38px; font-size: 17.9334px; font-family: sans-serif;"></span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1012.38px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.894577);">users to produce custom chips suited to specific applications.</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1033.89px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.909457);">As Linux gained popularity and acclaim in the operating sys-</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1055.41px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.892806);">tems, RISC-V pursues to become Linux in the processors [4],</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1076.93px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.921009);">and is beginning to be used in various commercial products</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1098.45px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.889273);">one after another.</span><span class="gsr-text" data-eol="1" style="left: 552.676px; top: 1119.97px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.955701);">As RISC-V is expected to be used in the design of new</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1141.49px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.911446);">and more specialized processor cores that will soon emerge</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1163.01px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.896356);">in wearables, home appliances, robots, autonomous vehicles</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1184.53px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.903838);">and factory equipment, the need for RISC-V based multicore</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1206.05px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.939664);">platforms is becoming increasingly urgent. Currently, there</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1227.57px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.91716);">are various types of RISC-V cores that have been released,</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1249.09px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.957461);">and by using them, it is ideally possible to configure them</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1270.61px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.915332);">as customized multicores for various applications. However,</span><span class="gsr-text" style="left: 534.742px; top: 1292.13px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.956187);">in terms of practicality, building a multicore platform using</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1352.22px; font-size: 12.5532px; font-family: sans-serif;"></span><span class="gsr-text" style="left: 65.106px; top: 1352.22px; font-size: 12.5532px; font-family: sans-serif; transform: scaleX(1.04854);">120010</span><span class="gsr-text" style="left: 109.017px; top: 1352.22px; font-size: 12.5532px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 166.622px; top: 1347.09px; font-size: 10.7604px; font-family: sans-serif; transform: scaleX(1.01902);">This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/</span><span class="gsr-text" style="left: 867.447px; top: 1347.09px; font-size: 10.7604px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 886.885px; top: 1353.54px; font-size: 10.7604px; font-family: sans-serif; transform: scaleX(0.972808);">VOLUME 9, 2021</span></div><a class="gsr-annotation-link" href="https://orcid.org/0000-0001-7539-0734" target="_top" style="top: 314px; left: 207px; width: 18px; height: 27px;"></a><a class="gsr-annotation-link" href="https://orcid.org/0000-0002-9151-3447" target="_top" style="top: 314px; left: 387px; width: 18px; height: 27px;"></a><a class="gsr-annotation-link" href="https://orcid.org/0000-0003-3260-1620" target="_top" style="top: 314px; left: 759px; width: 18px; height: 27px;"></a><a class="gsr-annotation-link" href="https://orcid.org/0000-0001-5736-4583" target="_top" style="top: 359px; left: 216px; width: 18px; height: 27px;"></a><a class="gsr-annotation-link" href="https://orcid.org/0000-0003-0810-1458" target="_top" style="top: 1282px; left: 325px; width: 18px; height: 28px;"></a><a class="gsr-citation-link" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" style="top: 1051px; left: 436px; width: 18px; height: 16px;"></a><a class="gsr-citation-link" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" style="top: 1158px; left: 65px; width: 18px; height: 16px;"></a><a class="gsr-citation-link" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" style="top: 1180px; left: 238px; width: 18px; height: 16px;"></a><a class="gsr-citation-link" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" style="top: 1054px; left: 946px; width: 17px; height: 16px;"></a></div></div><div class="gsr-page" style="width: 1036.8px; height: 1409.27px;"><span class="gsr-page-ps"></span><canvas width="1296" height="1761" style="transform: scale(0.8);"></canvas><div class="gsr-overlay-ctn gsr-horizontal-tb"><div class="gsr-text-ctn"><span class="gsr-text" style="left: 65.106px; top: 46.9587px; font-size: 12.5532px; font-family: sans-serif; transform: scaleX(0.925);">H. Jang</span><span class="gsr-text" style="left: 105.113px; top: 46.9587px; font-size: 12.5532px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 108.778px; top: 46.9587px; font-size: 12.5532px; font-family: sans-serif; transform: scaleX(1.0095);">et al.</span><span class="gsr-text" style="left: 136.244px; top: 46.9587px; font-size: 12.5532px; font-family: sans-serif; transform: scaleX(0.994228);">: Developing Multicore Platform Utilizing Open RISC-V Cores</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 287.902px; font-size: 12.5532px; font-family: sans-serif;"></span><span class="gsr-text" style="left: 65.106px; top: 287.902px; font-size: 12.5532px; font-family: sans-serif; transform: scaleX(0.941822);">FIGURE 1.</span><span class="gsr-text" style="left: 122.901px; top: 287.902px; font-size: 12.5532px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 130.23px; top: 288.003px; font-size: 12.5532px; font-family: sans-serif; transform: scaleX(1.04874);">Example of the cache coherence problem.</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 334.507px; font-size: 17.9334px; font-family: sans-serif;"></span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 334.507px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.900114);">the open RISC-V cores, especially released as a single core,</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 356.026px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.894545);">poses unfortunately enormous challenges. This is mainly due</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 377.545px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.928893);">to the cache coherence problem. Without solving this prob-</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 399.064px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.905703);">lem, the correct operation of the multicore is not guaranteed,</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 420.584px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.926914);">or the expected performance is not exhibited. The currently</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 442.103px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.95332);">possible method to solve this problem is to implement the</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 463.622px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.919149);">cache coherence logic (CCL) for each multicore by the plat-</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 485.141px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.9192);">form developers themselves, but this has a critical limitation</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 506.66px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.900654);">that the design effort and development costs are very expen-</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 528.181px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.894643);">sive and sometimes impossible.</span><span class="gsr-text" data-eol="1" style="left: 83.0394px; top: 549.7px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.914595);">To address the difficulty of developing multicore platforms</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 571.219px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.97033);">utilizing RISC-V cores, we propose a method that solves</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 592.738px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.936912);">the cache coherence problem without CCL and maximizes</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 614.257px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.95759);">the performance of multicore regardless of which RISC-V</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 635.776px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.947111);">cores are used in the multicore platform. The main idea of</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 657.297px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.885394);">the proposed method is to avoid cache coherence problem by</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 678.816px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.928771);">disallowing caching on shared data by default, and to allow</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 700.335px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.901931);">temporarily caching on data that are obviously not shared for</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 721.854px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.91716);">a period of time in order to compensate for the performance</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 743.373px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.906233);">degradation caused by the inability to use the cache. We put</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 764.892px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.934899);">it into the role of the programmers to determine which data</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 786.413px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.932894);">are temporarily cached, but provide simple application pro-</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 807.932px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.927018);">gramming interface (API) functions to make it easier for the</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 829.451px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.905703);">programmers to apply this method when developing applica-</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 850.97px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.905687);">tions. In addition, we analyze and identify problems that may</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 872.489px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.903756);">arise when the proposed method is applied to existing cache</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 894.008px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.913326);">structure, and devise sophisticated behavior mechanisms of</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 915.529px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.963768);">the proposed method to address them. Next, we develop</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 937.048px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.942969);">the architecture to realize the proposed method in RISC-V</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 958.567px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.90203);">core-based multicore platform, and implement the necessary</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 980.086px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.962328);">hardware. We then build the proposed architecture into a</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1001.6px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.921214);">network-on-chip (NoC) responsible for IP-to-IP communica-</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1023.13px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.890961);">tion in system-on-chip (SoC), so even if the developer selects</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1044.64px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.928927);">any RISC-V cores and configures multicores, the proposed</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1066.16px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.903723);">method can be applied. Moreover, by including the proposed</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1087.68px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.90198);">architecture in the RISC-V-based SoC automatic design tool,</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1109.2px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.987841);">we try to increase the usability of the proposed method.</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1130.72px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.940234);">Finally, to verify the effectiveness of the proposed method,</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1152.24px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(1.00165);">we implement the RISC-V multicore prototype platform</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1173.76px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.885363);">including the proposed architecture on an FPGA, and develop</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1195.28px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.947039);">a camera input-based handwriting recognition program as</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1216.8px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.972347);">an application. Through the experimental work based on</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1238.32px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.963787);">the application running on the FPGA, we confirm that the</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1259.84px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.922946);">performance of the platform on which the proposed method</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1281.36px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.921026);">is applied shows a performance improvement of about 37%</span><span class="gsr-text" style="left: 65.106px; top: 1302.88px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.915795);">over those on which it is not.</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 345.617px; font-size: 12.5532px; font-family: sans-serif;"></span><span class="gsr-text" style="left: 534.742px; top: 345.617px; font-size: 12.5532px; font-family: sans-serif; transform: scaleX(0.941822);">FIGURE 2.</span><span class="gsr-text" style="left: 592.537px; top: 345.617px; font-size: 12.5532px; font-family: sans-serif;"> </span><span class="gsr-text" data-eol="1" style="left: 599.866px; top: 345.718px; font-size: 12.5532px; font-family: sans-serif; transform: scaleX(1.06089);">Solutions to the cache coherence problem: (a) simply</span><span class="gsr-text" style="left: 534.742px; top: 360.782px; font-size: 12.5532px; font-family: sans-serif; transform: scaleX(1.03757);">non-caching the shared data and (b) using CCL.</span><span class="gsr-text" data-eol="1" style="left: 552.676px; top: 407.689px; font-size: 17.9334px; font-family: sans-serif;"></span><span class="gsr-text" data-eol="1" style="left: 552.676px; top: 407.689px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.922044);">The main contributions of this paper may be summarized</span><span class="gsr-text" style="left: 534.742px; top: 429.208px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.924418);">as follows</span><span class="gsr-text" style="left: 607.516px; top: 429.388px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.989996);">:</span><span class="gsr-text" data-eol="1" style="left: 550.523px; top: 456.221px; font-size: 17.9334px; font-family: sans-serif;"></span><span class="gsr-text" style="left: 550.523px; top: 456.221px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.899206);">–</span><span class="gsr-text" style="left: 559.49px; top: 456.221px; font-size: 17.9334px; font-family: sans-serif;"> </span><span class="gsr-text" data-eol="1" style="left: 570.25px; top: 456.221px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.939001);">As the most practical solution to the cache coherence</span><span class="gsr-text" data-eol="1" style="left: 570.249px; top: 477.74px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.936953);">problem in multicore development with RISC-V cores,</span><span class="gsr-text" style="left: 570.249px; top: 499.259px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.798495);">a</span><span class="gsr-text" style="left: 578.211px; top: 499.259px; font-size: 17.9334px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 582.694px; top: 499.51px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.918231);">temporary caching</span><span class="gsr-text" style="left: 718.127px; top: 499.51px; font-size: 17.9334px; font-family: sans-serif;"> </span><span class="gsr-text" data-eol="1" style="left: 722.606px; top: 499.259px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.899211);">(TC) method is presented.</span><span class="gsr-text" style="left: 550.523px; top: 520.78px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.899206);">–</span><span class="gsr-text" style="left: 559.49px; top: 520.78px; font-size: 17.9334px; font-family: sans-serif;"> </span><span class="gsr-text" data-eol="1" style="left: 570.25px; top: 520.78px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.952394);">Along with the sophisticated operation mechanism of</span><span class="gsr-text" data-eol="1" style="left: 570.249px; top: 542.299px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.900882);">the proposed TC, a detailed description of the hardware</span><span class="gsr-text" data-eol="1" style="left: 570.249px; top: 563.818px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.912312);">and software development for TC is provided.</span><span class="gsr-text" style="left: 550.523px; top: 585.337px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.899206);">–</span><span class="gsr-text" style="left: 559.49px; top: 585.337px; font-size: 17.9334px; font-family: sans-serif;"> </span><span class="gsr-text" data-eol="1" style="left: 570.25px; top: 585.337px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.921743);">Through prototyping of a RISC-V-based multicore plat-</span><span class="gsr-text" data-eol="1" style="left: 570.249px; top: 606.856px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.909119);">form to which TC is applied and the development of the</span><span class="gsr-text" data-eol="1" style="left: 570.249px; top: 628.375px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.90156);">application running on this platform, the effectiveness of</span><span class="gsr-text" data-eol="1" style="left: 570.249px; top: 649.895px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.915192);">the proposed solution is verified.</span><span class="gsr-text" data-eol="1" style="left: 552.676px; top: 676.906px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(1.01376);">The remainder of this paper is organized as follows.</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 698.427px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.994557);">Section II elucidates the cache coherence problem that</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 719.946px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(1.00145);">can occur when a multicore is configured based on the</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 741.465px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.968152);">RISC-V cores, and the existing solutions associated with</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 762.984px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.944946);">them. Section III introduces the main idea of the proposed</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 784.503px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.974678);">method and discusses problems that may arise from the</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 806.024px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.971618);">proposed method. Next in Section IV, a detailed descrip-</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 827.543px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.915197);">tion of the architecture and hardware implementation for the</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 849.062px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.9);">proposed method are presented. Implementing the proposed</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 870.581px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(1.02259);">architecture on NoC and developing it to be automati-</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 892.1px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(1.01697);">cally designed are provided in Section V. Section VI is</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 913.619px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.996936);">to develop a prototyped RISC-V multicore platform and</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 935.14px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.961619);">applications as test benches and to provide experimental</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 956.659px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.895179);">results obtained from them. Finally, Section VII concludes the</span><span class="gsr-text" style="left: 534.742px; top: 978.178px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.869145);">paper.</span><span class="gsr-text" data-eol="1" style="left: 536.535px; top: 1023.08px; font-size: 16.1388px; font-family: sans-serif;"></span><span class="gsr-text" style="left: 536.535px; top: 1023.08px; font-size: 16.1388px; font-family: sans-serif; transform: scaleX(0.966987);">II. CACHE COHERENCY PROBLEM IN RISC-V MULTICORE</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1044.64px; font-size: 17.9334px; font-family: sans-serif;"></span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1044.64px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(1.00849);">Cache coherency problem is a well-known problem on</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1066.16px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.959572);">multicore due to the caches being distributed across indi-</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1087.68px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.945);">vidual cores. Since each core has its own cache, the copy</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1109.2px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.999105);">of the shared data in that cache may not always be the</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1130.72px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.955376);">most up-to-date version, resulting in data synchronization</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1152.24px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.947147);">failures that possibly crash the program or the entire com-</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1173.76px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.996962);">puter. FIGURE 1 shows a simple example of the cache</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1195.28px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.894577);">coherency problem. In the figure, there is a dual-core proces-</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1216.8px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.87308);">sor with Core1 and Core2, where each core brought a memory</span><span class="gsr-text" style="left: 534.742px; top: 1238.32px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.995633);">block for the variable</span><span class="gsr-text" style="left: 699.46px; top: 1238.32px; font-size: 17.9334px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 707.693px; top: 1238.57px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.916227);">A</span><span class="gsr-text" style="left: 718.651px; top: 1238.57px; font-size: 17.9334px; font-family: sans-serif;"> </span><span class="gsr-text" data-eol="1" style="left: 726.892px; top: 1238.32px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.987113);">into its private cache. And then</span><span class="gsr-text" style="left: 534.742px; top: 1259.84px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.913968);">Core2 writes 0 to</span><span class="gsr-text" style="left: 658.608px; top: 1259.84px; font-size: 17.9334px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 663.035px; top: 1260.09px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.916227);">A</span><span class="gsr-text" style="left: 673.993px; top: 1259.84px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.892783);">. When Core1 attempts to read</span><span class="gsr-text" style="left: 892.87px; top: 1259.84px; font-size: 17.9334px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 897.293px; top: 1260.09px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.916227);">A</span><span class="gsr-text" style="left: 908.25px; top: 1260.09px; font-size: 17.9334px; font-family: sans-serif;"> </span><span class="gsr-text" data-eol="1" style="left: 912.679px; top: 1259.84px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.956912);">from its</span><span class="gsr-text" data-eol="1" style="left: 534.742px; top: 1281.36px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.917177);">cache, it will not have the latest version, producing incorrect</span><span class="gsr-text" style="left: 534.742px; top: 1302.88px; font-size: 17.9334px; font-family: sans-serif; transform: scaleX(0.887812);">results.</span><span class="gsr-text" data-eol="1" style="left: 65.106px; top: 1344.58px; font-size: 10.7604px; font-family: sans-serif;"></span><span class="gsr-text" style="left: 65.106px; top: 1344.58px; font-size: 10.7604px; font-family: sans-serif; transform: scaleX(0.972808);">VOLUME 9, 2021</span><span class="gsr-text" style="left: 147.143px; top: 1344.58px; font-size: 10.7604px; font-family: sans-serif;"> </span><span class="gsr-text" style="left: 925.007px; top: 1343.26px; font-size: 12.5532px; font-family: sans-serif; transform: scaleX(1.07239);">120011</span></div><a class="gsr-text-link" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" style="top: 697px; left: 534px; width: 74px; height: 16px;"></a><a class="gsr-text-link" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" style="top: 762px; left: 581px; width: 75px; height: 16px;"></a><a class="gsr-text-link" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" style="top: 805px; left: 739px; width: 79px; height: 16px;"></a><a class="gsr-text-link" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" style="top: 891px; left: 781px; width: 78px; height: 16px;"></a><a class="gsr-text-link" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" style="top: 891px; left: 867px; width: 83px; height: 16px;"></a><a class="gsr-text-link" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" style="top: 956px; left: 787px; width: 77px; height: 16px;"></a><a class="gsr-text-link" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#" style="top: 1173px; left: 584px; width: 82px; height: 16px;"></a></div></div><div class="gsr-page" style="width: 1036.8px; height: 1409.27px;"><span class="gsr-page-ps"></span></div><div class="gsr-page" style="width: 1036.8px; height: 1409.27px;"><span class="gsr-page-ps"></span></div><div class="gsr-page" style="width: 1036.8px; height: 1409.27px;"><span class="gsr-page-ps"></span></div><div class="gsr-page" style="width: 1036.8px; height: 1409.27px;"><span class="gsr-page-ps"></span></div><div class="gsr-page" style="width: 1036.8px; height: 1409.27px;"><span class="gsr-page-ps"></span></div><div class="gsr-page" style="width: 1036.8px; height: 1409.27px;"><span class="gsr-page-ps"></span></div><div class="gsr-page" style="width: 1036.8px; height: 1409.27px;"><span class="gsr-page-ps"></span></div><div class="gsr-page" style="width: 1036.8px; height: 1409.27px;"><span class="gsr-page-ps"></span></div><div class="gsr-page" style="width: 1036.8px; height: 1409.27px;"><span class="gsr-page-ps"></span></div><div class="gsr-page" style="width: 1036.8px; height: 1409.27px;"><span class="gsr-page-ps"></span></div><div class="gsr-page" style="width: 1036.8px; height: 1409.27px;"><span class="gsr-page-ps"></span></div><div class="gsr-page" style="width: 1036.8px; height: 1409.27px;"><span class="gsr-page-ps"></span></div></div><div class="gsr-hidden-copy"></div></div><div class="gsr-df-feedback"><a class="gsr-df-trigger" href="chrome-extension://dahenjhkoodjbpjheillcadbppiidmhp/reader.html#"><svg viewBox="0 0 24 24" class="gsr-prefix-svg"><circle cx="6.88" cy="10.5" r="1.75"></circle><circle cx="9.75" cy="7.5" r="1.75"></circle><circle cx="14" cy="7.5" r="1.75"></circle><circle cx="17.12" cy="10.5" r="1.75"></circle><path d="M13.89 11.3c-.35-.4-.72-.76-1.26-.94-.24-.08-.83-.11-.83-.11-.25 0-.5.04-.74.11-.54.18-.87.54-1.22.94-.56.65-1.06 1.34-1.66 1.95-.92.94-2.03 1.88-1.75 3.29.16.8.7 1.42 1.54 1.68.47.14 2.06-.3 3.84-.3 1.78 0 3.53.45 4 .3.84-.26 1.37-.88 1.53-1.68.28-1.41-.84-2.35-1.76-3.29-.61-.61-1.13-1.3-1.69-1.95z"></path><path fill="none" d="M0 0h24v24H0z"></path></svg></a><div class="gsr-df-panel gsr-popover" tabindex="-1"><a class="gsr-menu-item gsr-df-svy-anchor" href="https://docs.google.com/forms/d/e/1FAIpQLSe0gP8iS7gp-YBwBITy5ZkNjLENN2bQnlNdNlwzfaTu7UnYMA/viewform" target="_blank"><span class="gsr-lbl">Take our survey</span></a><a class="gsr-menu-item" href="http://b.corp.google.com/createIssue?title=%3Cissue%20title%3E&amp;cc=scholar-chrome-extensions%40google.com&amp;description=PDF%20URL%3A%20https%3A%2F%2Fieeexplore.ieee.org%2Fielx7%2F6287639%2F9312710%2F09524573.pdf%3Ftp%3D%26arnumber%3D9524573%26isnumber%3D9312710%26ref%3DaHR0cHM6Ly9zY2hvbGFyLmdvb2dsZS5jb20v%0AUser%20agent%3A%20Mozilla%2F5.0%20(Windows%20NT%2010.0%3B%20Win64%3B%20x64)%20AppleWebKit%2F537.36%20(KHTML%2C%20like%20Gecko)%20Chrome%2F131.0.0.0%20Safari%2F537.36%20Edg%2F131.0.0.0%0AReader%20version%3A%200.2.2%0A%0ADescription%3A%0AScreenshot%20(optional)%3A&amp;assignee=scholar-chrome-extensions%40google.com&amp;format=PLAIN&amp;component=1446353&amp;type=BUG&amp;priority=P2&amp;severity=S2&amp;inProd=false" target="_blank"><span class="gsr-lbl">Report a bug</span></a></div></div></div></div></div>


<iframe class="gsr-loader-iframe" src="./pdf_loader_iframe.html" sandbox="allow-same-origin allow-scripts allow-downloads"></iframe></body></html>