# Verilog Mini Projects

## Overview

This repository contains a collection of **Verilog mini projects** demonstrating various digital logic design concepts and implementations. Each project is a standalone design example suitable for learning and FPGA prototyping.

## Projects

The repository includes:
- **Combinational Logic:** Multiplexers, decoders, encoders
- **Sequential Logic:** Counters, shift registers, state machines
- **Arithmetic Circuits:** Adders, subtractors, multipliers
- **Memory Modules:** RAM, ROM implementations
- **Control Logic:** FSMs, simple processors
- **Interface Logic:** Communication protocols

## Key Features

- **Modular Design:** Each project is independent
- **Well-Commented Code:** Easy to understand and learn from
- **Synthesizable:** Ready for FPGA implementation
- **Testbenches Included:** Verification code provided
- **Scalable:** Easy to modify and extend

## Applications

- FPGA Design Learning
- Digital Logic Understanding
- RTL Coding Practice
- Design Verification
- Hardware Prototyping

## Getting Started

### Prerequisites
- Verilog simulator (ModelSim, Vivado, etc.)
- FPGA development board (optional)
- Basic digital logic knowledge

### Running Simulations

```bash
vlog project_name.v testbench.v
vsim work.testbench
run -all
```

## Design Patterns

- Parameterized modules for generalization
- Reset strategies
- Clock domain handling
- Synthesis optimization

## References

- Verilog HDL Reference
- FPGA Design Books
- Online HDL Tutorials

## License

MIT License

## Author

Gagandeep-25
