Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Nov 11 12:02:16 2025
| Host         : DESKTOP-4KALS5N running 64-bit major release  (build 9200)
| Command      : report_methodology -file hs_dual_da_hdmi_top_methodology_drc_routed.rpt -pb hs_dual_da_hdmi_top_methodology_drc_routed.pb -rpx hs_dual_da_hdmi_top_methodology_drc_routed.rpx
| Design       : hs_dual_da_hdmi_top
| Device       : xc7a35tfgg484-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 39
+-----------+------------------+--------------------------------------------------------+------------+
| Rule      | Severity         | Description                                            | Violations |
+-----------+------------------+--------------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks         | 2          |
| TIMING-7  | Critical Warning | No common node between related clocks                  | 2          |
| HPDR-1    | Warning          | Port pin direction inconsistency                       | 8          |
| LUTAR-1   | Warning          | LUT drives async reset alert                           | 2          |
| TIMING-18 | Warning          | Missing input or output delay                          | 23         |
| XDCC-1    | Warning          | Scoped Clock constraint overwritten with the same name | 1          |
| XDCC-7    | Warning          | Scoped Clock constraint overwritten on the same source | 1          |
+-----------+------------------+--------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks clk_out3_clk_wiz_0 and usb_clk_60m are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_clk_wiz_0] -to [get_clocks usb_clk_60m]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks usb_clk_60m and clk_out3_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks usb_clk_60m] -to [get_clocks clk_out3_clk_wiz_0]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks clk_out3_clk_wiz_0 and usb_clk_60m are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_clk_wiz_0] -to [get_clocks usb_clk_60m]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks usb_clk_60m and clk_out3_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks usb_clk_60m] -to [get_clocks clk_out3_clk_wiz_0]
Related violations: <none>

HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[0]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#2 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[1]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#3 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[2]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#4 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[3]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#5 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[4] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[4]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#6 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[5] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[5]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#7 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[6] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[6]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#8 Warning
Port pin direction inconsistency  
Hierarchical port(pin) usb_data[7] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (usb_data[7]) connected to this Port, but both were not found.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell u_hs_adc_top_60m/FSM_sequential_phase_state[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) bit_seq_60m_sync1_reg/CLR, bit_seq_60m_sync2_reg/CLR,
data_mode_20m_sync1_reg[0]/CLR, data_mode_20m_sync2_reg[0]/CLR,
dec_t_sync1_reg/CLR, dec_t_sync2_reg/CLR, dec_toggle_60m_reg/CLR,
filter_level_60m_sync1_reg[1]/CLR, filter_level_60m_sync1_reg[3]/CLR,
filter_level_60m_sync2_reg[1]/CLR, filter_level_60m_sync2_reg[3]/CLR,
filter_level_reg[1]/CLR, filter_level_reg[3]/CLR, inc_t_sync1_reg/CLR,
inc_t_sync2_reg/CLR (the first 15 of 895 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell u_hs_dual_da/u_seg_led/u_binary2bcd/key_sync[1]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) u_hs_dual_da/force_sine_en_reg/PRE, u_hs_dual_da/led_reg[0]/CLR,
u_hs_dual_da/led_reg[1]/CLR, u_hs_dual_da/output_enable_reg/CLR,
u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[10]/CLR,
u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[11]/CLR,
u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[12]/CLR,
u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[13]/CLR,
u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[14]/CLR,
u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[15]/CLR,
u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[1]/CLR,
u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[2]/CLR,
u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[3]/CLR,
u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[4]/CLR,
u_hs_dual_da/u_da_wave_send/addr_step_reg_reg[5]/CLR
 (the first 15 of 369 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ch2_data[0] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ch2_data[10] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ch2_data[11] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ch2_data[1] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ch2_data[2] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ch2_data[3] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ch2_data[4] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ch2_data[5] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ch2_data[6] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ch2_data[7] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ch2_data[8] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ch2_data[9] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ch2_otr relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on key[0] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on key[1] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on key[2] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on key[3] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on sys_rst_n relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on ch2_clk relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) usb_clk_60m
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) usb_clk_60m
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: D:/senhaowang/project/da_sweep/prj/hs_dual_da.srcs/constrs_1/new/hs_dual_da.xdc (Line: 3))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: d:/senhaowang/project/da_sweep/prj/hs_dual_da.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>

XDCC-7#1 Warning
Scoped Clock constraint overwritten on the same source  
A new clock constraint create_clock overrides a previous scoped clock constraint defined on the same source. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 20.000 -name sys_clk [get_ports sys_clk] (Source: D:/senhaowang/project/da_sweep/prj/hs_dual_da.srcs/constrs_1/new/hs_dual_da.xdc (Line: 3))
Previous: create_clock -period 20.000 [get_ports sys_clk] (Source: d:/senhaowang/project/da_sweep/prj/hs_dual_da.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc (Line: 56))
Related violations: <none>


