0.7
2020.2
Oct 14 2022
05:20:55
F:/Repository/FPGA-midterm/HDL/another/another.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
F:/Repository/FPGA-midterm/HDL/another/another.srcs/sources_1/new/mearly.v,1745205809,verilog,,,,mearly,,,,,,,,
