and r0, r0, r1, lsr #2 
asr r1, r1, r2 
add r2, r1, r1, lsl #3 
asr r3, r0, r2 
bic r2, r3, #6 
and r0, r3, r2 
