#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe73db0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe7f650 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0xe77fc0 .functor NOT 1, L_0xec3c60, C4<0>, C4<0>, C4<0>;
L_0xec3a40 .functor XOR 9, L_0xec3870, L_0xec39a0, C4<000000000>, C4<000000000>;
L_0xec3b50 .functor XOR 9, L_0xec3a40, L_0xec3ab0, C4<000000000>, C4<000000000>;
v0xec0d60_0 .net *"_ivl_10", 8 0, L_0xec3ab0;  1 drivers
v0xec0e60_0 .net *"_ivl_12", 8 0, L_0xec3b50;  1 drivers
v0xec0f40_0 .net *"_ivl_2", 8 0, L_0xec3740;  1 drivers
v0xec1000_0 .net *"_ivl_4", 8 0, L_0xec3870;  1 drivers
v0xec10e0_0 .net *"_ivl_6", 8 0, L_0xec39a0;  1 drivers
v0xec1210_0 .net *"_ivl_8", 8 0, L_0xec3a40;  1 drivers
v0xec12f0_0 .net "a", 7 0, v0xebf350_0;  1 drivers
v0xec13b0_0 .net "b", 7 0, v0xebf410_0;  1 drivers
v0xec1470_0 .var "clk", 0 0;
v0xec1510_0 .net "overflow_dut", 0 0, L_0xec3590;  1 drivers
v0xec15b0_0 .net "overflow_ref", 0 0, L_0xe78a10;  1 drivers
v0xec1650_0 .net "s_dut", 7 0, L_0xec2dd0;  1 drivers
v0xec1720_0 .net "s_ref", 7 0, L_0xec2130;  1 drivers
v0xec17f0_0 .var/2u "stats1", 223 0;
v0xec1890_0 .var/2u "strobe", 0 0;
v0xec1930_0 .net "tb_match", 0 0, L_0xec3c60;  1 drivers
v0xec19f0_0 .net "tb_mismatch", 0 0, L_0xe77fc0;  1 drivers
v0xec1bc0_0 .net "wavedrom_enable", 0 0, v0xebf550_0;  1 drivers
v0xec1c90_0 .net "wavedrom_title", 511 0, v0xebf5f0_0;  1 drivers
L_0xec3740 .concat [ 1 8 0 0], L_0xe78a10, L_0xec2130;
L_0xec3870 .concat [ 1 8 0 0], L_0xe78a10, L_0xec2130;
L_0xec39a0 .concat [ 1 8 0 0], L_0xec3590, L_0xec2dd0;
L_0xec3ab0 .concat [ 1 8 0 0], L_0xe78a10, L_0xec2130;
L_0xec3c60 .cmp/eeq 9, L_0xec3740, L_0xec3b50;
S_0xe8db70 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0xe7f650;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0xe78330 .functor XOR 1, L_0xec22a0, L_0xec2340, C4<0>, C4<0>;
L_0xe786a0 .functor XOR 1, L_0xec25b0, L_0xec26a0, C4<0>, C4<0>;
L_0xe78a10 .functor AND 1, L_0xec24c0, L_0xe786a0, C4<1>, C4<1>;
v0xe779d0_0 .net *"_ivl_0", 8 0, L_0xec1dc0;  1 drivers
v0xe77d60_0 .net *"_ivl_13", 0 0, L_0xec22a0;  1 drivers
v0xe780d0_0 .net *"_ivl_15", 0 0, L_0xec2340;  1 drivers
v0xe78440_0 .net *"_ivl_16", 0 0, L_0xe78330;  1 drivers
v0xe787b0_0 .net *"_ivl_19", 0 0, L_0xec24c0;  1 drivers
v0xe78b20_0 .net *"_ivl_21", 0 0, L_0xec25b0;  1 drivers
v0xe78e90_0 .net *"_ivl_23", 0 0, L_0xec26a0;  1 drivers
v0xebe2e0_0 .net *"_ivl_24", 0 0, L_0xe786a0;  1 drivers
L_0x7fce33332018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xebe3a0_0 .net *"_ivl_3", 0 0, L_0x7fce33332018;  1 drivers
v0xebe510_0 .net *"_ivl_4", 8 0, L_0xec1ec0;  1 drivers
L_0x7fce33332060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xebe5f0_0 .net *"_ivl_7", 0 0, L_0x7fce33332060;  1 drivers
v0xebe6d0_0 .net "a", 7 0, v0xebf350_0;  alias, 1 drivers
v0xebe7b0_0 .net "b", 7 0, v0xebf410_0;  alias, 1 drivers
v0xebe890_0 .net "overflow", 0 0, L_0xe78a10;  alias, 1 drivers
v0xebe950_0 .net "s", 7 0, L_0xec2130;  alias, 1 drivers
v0xebea30_0 .net "sum", 8 0, L_0xec2040;  1 drivers
L_0xec1dc0 .concat [ 8 1 0 0], v0xebf350_0, L_0x7fce33332018;
L_0xec1ec0 .concat [ 8 1 0 0], v0xebf410_0, L_0x7fce33332060;
L_0xec2040 .arith/sum 9, L_0xec1dc0, L_0xec1ec0;
L_0xec2130 .part L_0xec2040, 0, 8;
L_0xec22a0 .part v0xebf350_0, 7, 1;
L_0xec2340 .part v0xebf410_0, 7, 1;
L_0xec24c0 .reduce/nor L_0xe78330;
L_0xec25b0 .part v0xebf350_0, 7, 1;
L_0xec26a0 .part L_0xec2130, 7, 1;
S_0xebeb90 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0xe7f650;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0xebf350_0 .var "a", 7 0;
v0xebf410_0 .var "b", 7 0;
v0xebf4b0_0 .net "clk", 0 0, v0xec1470_0;  1 drivers
v0xebf550_0 .var "wavedrom_enable", 0 0;
v0xebf5f0_0 .var "wavedrom_title", 511 0;
E_0xe87180/0 .event negedge, v0xebf4b0_0;
E_0xe87180/1 .event posedge, v0xebf4b0_0;
E_0xe87180 .event/or E_0xe87180/0, E_0xe87180/1;
E_0xe86ec0 .event negedge, v0xebf4b0_0;
E_0xe87690 .event posedge, v0xebf4b0_0;
S_0xebee50 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0xebeb90;
 .timescale -12 -12;
v0xebf050_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xebf150 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0xebeb90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xebf7c0 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0xe7f650;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0xe78d80 .functor AND 1, L_0xec28d0, L_0xec2970, C4<1>, C4<1>;
L_0xe8e860 .functor NOT 1, L_0xec2ff0, C4<0>, C4<0>, C4<0>;
L_0xe9a0a0 .functor AND 1, L_0xe78d80, L_0xe8e860, C4<1>, C4<1>;
L_0xec3180 .functor NOT 1, L_0xec28d0, C4<0>, C4<0>, C4<0>;
L_0xec3220 .functor NOT 1, L_0xec2970, C4<0>, C4<0>, C4<0>;
L_0xec3290 .functor AND 1, L_0xec3180, L_0xec3220, C4<1>, C4<1>;
L_0xec34d0 .functor AND 1, L_0xec3290, L_0xec33e0, C4<1>, C4<1>;
L_0xec3590 .functor OR 1, L_0xe9a0a0, L_0xec34d0, C4<0>, C4<0>;
v0xebfa60_0 .net *"_ivl_12", 0 0, L_0xe78d80;  1 drivers
v0xebfb40_0 .net *"_ivl_15", 0 0, L_0xec2ff0;  1 drivers
v0xebfc20_0 .net *"_ivl_16", 0 0, L_0xe8e860;  1 drivers
v0xebfd10_0 .net *"_ivl_18", 0 0, L_0xe9a0a0;  1 drivers
v0xebfdf0_0 .net *"_ivl_20", 0 0, L_0xec3180;  1 drivers
v0xebff20_0 .net *"_ivl_22", 0 0, L_0xec3220;  1 drivers
v0xec0000_0 .net *"_ivl_24", 0 0, L_0xec3290;  1 drivers
v0xec00e0_0 .net *"_ivl_27", 0 0, L_0xec33e0;  1 drivers
v0xec01c0_0 .net *"_ivl_28", 0 0, L_0xec34d0;  1 drivers
v0xec0330_0 .net/s *"_ivl_4", 8 0, L_0xec2a10;  1 drivers
v0xec0410_0 .net/s *"_ivl_6", 8 0, L_0xec2bc0;  1 drivers
v0xec04f0_0 .net/s "a", 7 0, v0xebf350_0;  alias, 1 drivers
v0xec05b0_0 .net/s "b", 7 0, v0xebf410_0;  alias, 1 drivers
v0xec06c0_0 .net "overflow", 0 0, L_0xec3590;  alias, 1 drivers
v0xec0780_0 .net/s "s", 7 0, L_0xec2dd0;  alias, 1 drivers
v0xec0860_0 .net "sign_a", 0 0, L_0xec28d0;  1 drivers
v0xec0920_0 .net "sign_b", 0 0, L_0xec2970;  1 drivers
v0xec09e0_0 .net/s "sum", 8 0, L_0xec2c90;  1 drivers
L_0xec28d0 .part v0xebf350_0, 7, 1;
L_0xec2970 .part v0xebf410_0, 7, 1;
L_0xec2a10 .extend/s 9, v0xebf350_0;
L_0xec2bc0 .extend/s 9, v0xebf410_0;
L_0xec2c90 .arith/sum 9, L_0xec2a10, L_0xec2bc0;
L_0xec2dd0 .part L_0xec2c90, 0, 8;
L_0xec2ff0 .part L_0xec2c90, 8, 1;
L_0xec33e0 .part L_0xec2c90, 8, 1;
S_0xec0b40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0xe7f650;
 .timescale -12 -12;
E_0xe709f0 .event anyedge, v0xec1890_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xec1890_0;
    %nor/r;
    %assign/vec4 v0xec1890_0, 0;
    %wait E_0xe709f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xebeb90;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0xebf410_0, 0;
    %assign/vec4 v0xebf350_0, 0;
    %wait E_0xe86ec0;
    %wait E_0xe87690;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0xebf410_0, 0;
    %assign/vec4 v0xebf350_0, 0;
    %wait E_0xe87690;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0xebf410_0, 0;
    %assign/vec4 v0xebf350_0, 0;
    %wait E_0xe87690;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0xebf410_0, 0;
    %assign/vec4 v0xebf350_0, 0;
    %wait E_0xe87690;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0xebf410_0, 0;
    %assign/vec4 v0xebf350_0, 0;
    %wait E_0xe87690;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0xebf410_0, 0;
    %assign/vec4 v0xebf350_0, 0;
    %wait E_0xe87690;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0xebf410_0, 0;
    %assign/vec4 v0xebf350_0, 0;
    %wait E_0xe87690;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0xebf410_0, 0;
    %assign/vec4 v0xebf350_0, 0;
    %wait E_0xe86ec0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xebf150;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe87180;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0xebf410_0, 0;
    %assign/vec4 v0xebf350_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe7f650;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xec1470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xec1890_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xe7f650;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xec1470_0;
    %inv;
    %store/vec4 v0xec1470_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xe7f650;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0xebf4b0_0, v0xec19f0_0, v0xec12f0_0, v0xec13b0_0, v0xec1720_0, v0xec1650_0, v0xec15b0_0, v0xec1510_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xe7f650;
T_7 ;
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xe7f650;
T_8 ;
    %wait E_0xe87180;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xec17f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec17f0_0, 4, 32;
    %load/vec4 v0xec1930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec17f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xec17f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec17f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xec1720_0;
    %load/vec4 v0xec1720_0;
    %load/vec4 v0xec1650_0;
    %xor;
    %load/vec4 v0xec1720_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec17f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec17f0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0xec15b0_0;
    %load/vec4 v0xec15b0_0;
    %load/vec4 v0xec1510_0;
    %xor;
    %load/vec4 v0xec15b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec17f0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0xec17f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xec17f0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2014_q1c/iter0/response6/top_module.sv";
