# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../arbiter_V1.srcs/sources_1/new/arbiter.vhd" \
"../../../../arbiter_V1.srcs/sim_1/new/tb_arbiter.vhd" \

# Do not sort compile order
nosort
