<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.07.27.14:30:17"
 outputDirectory="C:/intelFPGA_pro/18.1/PROJECTS/resonance_control_fpga_rev_pr1/qdb/.t/610050a66b1d.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 GX"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CX105YF672E5G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="5"
     onHdl="0"
     affectsHdl="1" />
 </perimeter>
 <entity kind="alt_sld_fab_0" version="1.0" name="alt_sld_fab_0">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="10CX105YF672E5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <generatedFiles>
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\610050a66b1d.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0\synth\alt_sld_fab_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\610050a66b1d.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0\synth\alt_sld_fab_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/PROJECTS/resonance_control_fpga_rev_pr1/qdb/.t/610050a66b1d.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/PROJECTS/resonance_control_fpga_rev_pr1/qdb/.t/610050a66b1d.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_wrapper_hw.tcl" />
   <file
       path="C:/intelfpga_pro/18.1/ip/altera/sld/core/altera_instrumentation_fabric/alt_sld_fab_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/sld/core/altera_instrumentation_fabric/com.altera.superfabric.jar" />
   <file
       path="C:/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.7.jar" />
   <file
       path="C:/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelfpga_pro/18.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
   <file
       path="C:/intelfpga_pro/18.1/ip/altera/sld/misc/altera_a10_xcvr_reset_sequencer/altera_a10_xcvr_reset_sequencer_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_alt_sld_fab_181_bjcl5nq"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_altera_sld_splitter_181_6frorta"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_qo5sgxi"</message>
  </messages>
 </entity>
 <entity
   kind="alt_sld_fab_0"
   version="1.0"
   name="alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq">
  <parameter name="AUTO_DEVICE" value="10CX105YF672E5G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <generatedFiles>
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\610050a66b1d.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0\alt_sld_fab_0_10\synth\alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\610050a66b1d.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0\alt_sld_fab_0_10\synth\alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelFPGA_pro/18.1/PROJECTS/resonance_control_fpga_rev_pr1/qdb/.t/610050a66b1d.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_wrapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/18.1/ip/altera/sld/core/altera_instrumentation_fabric/alt_sld_fab_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/sld/core/altera_instrumentation_fabric/com.altera.superfabric.jar" />
   <file
       path="C:/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.7.jar" />
   <file
       path="C:/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="C:/intelfpga_pro/18.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
   <file
       path="C:/intelfpga_pro/18.1/ip/altera/sld/misc/altera_a10_xcvr_reset_sequencer/altera_a10_xcvr_reset_sequencer_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_sld_fab_0" as="alt_sld_fab_0" />
  <messages>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_alt_sld_fab_181_bjcl5nq"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_altera_sld_splitter_181_6frorta"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_qo5sgxi"</message>
  </messages>
 </entity>
 <entity
   kind="alt_sld_fab"
   version="18.1"
   name="alt_sld_fab_0_alt_sld_fab_181_bjcl5nq">
  <parameter name="MAX_WIDTH" value="0" />
  <parameter name="TOP_HUB" value="1" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 GX" />
  <parameter
     name="SETTINGS"
     value="{fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0 psig 6b6bab39} " />
  <parameter name="CLOCKS" value="{id {} } {id {} } " />
  <parameter name="DESIGN_HASH" value="8caa32093956f700680b" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="5" />
  <parameter name="MIRROR" value="0" />
  <parameter
     name="COMPOSED_SETTINGS"
     value="{fabric a10_xcvr dir agent use_clock 0 needs_clock 0} {fabric a10_xcvr dir agent use_clock 0 needs_clock 0} " />
  <parameter name="AUTO_DEVICE" value="10CX105YF672E5G" />
  <parameter
     name="EP_INFOS"
     value="{hpath {\genUDP:inst_comms_top|u0|xcvr_native_a10_0|g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|xcvr_reset_ep_inst|ep} } {hpath {\genUDP:inst_comms_top|u0|xcvr_native_a10_0|g_xcvr_native_insts[0].g_analog_resets_default.g_tre_rx_endpoint.reset_endpoint_rx|xcvr_reset_ep_inst|ep} } " />
  <parameter name="AGENTS" value="" />
  <parameter name="NODE_COUNT" value="2" />
  <generatedFiles>
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\610050a66b1d.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0\alt_sld_fab_181\synth\alt_sld_fab_0_alt_sld_fab_181_bjcl5nq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\610050a66b1d.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0\alt_sld_fab_181\synth\alt_sld_fab_0_alt_sld_fab_181_bjcl5nq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/18.1/ip/altera/sld/core/altera_instrumentation_fabric/alt_sld_fab_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/18.1/ip/altera/sld/core/altera_instrumentation_fabric/com.altera.superfabric.jar" />
   <file
       path="C:/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/commons-lang3-3.7.jar" />
   <file
       path="C:/intelFPGA_pro/18.1/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/18.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
   <file
       path="C:/intelfpga_pro/18.1/ip/altera/sld/misc/altera_a10_xcvr_reset_sequencer/altera_a10_xcvr_reset_sequencer_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
     as="alt_sld_fab_0" />
  <messages>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_alt_sld_fab_181_bjcl5nq"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_altera_sld_splitter_181_6frorta"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_qo5sgxi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_sld_splitter"
   version="18.1"
   name="alt_sld_fab_0_altera_sld_splitter_181_6frorta">
  <parameter
     name="FRAGMENTS"
     value="{{name reset type conduit dir start ports { {tre_reset_req tre_reset_req out 1 0} {tre_reset_in tre_reset_in in 1 0} {clk_in clk_in out 1 1} } } } {{name reset type conduit dir start ports { {tre_reset_req tre_reset_req out 1 0} {tre_reset_in tre_reset_in in 1 0} {clk_in clk_in out 1 1} } } } " />
  <parameter name="EXAMPLE" value="" />
  <parameter name="ADD_INTERFACE_ASGN" value="1" />
  <generatedFiles>
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\610050a66b1d.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0\altera_sld_splitter_181\synth\alt_sld_fab_0_altera_sld_splitter_181_6frorta.sv"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\610050a66b1d.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0\altera_sld_splitter_181\synth\alt_sld_fab_0_altera_sld_splitter_181_6frorta.sv"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/18.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_0_alt_sld_fab_181_bjcl5nq" as="splitter" />
  <messages>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_altera_sld_splitter_181_6frorta"</message>
  </messages>
 </entity>
 <entity
   kind="altera_a10_xcvr_reset_sequencer"
   version="18.1"
   name="alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_qo5sgxi">
  <parameter name="COUNT" value="2" />
  <parameter
     name="SETTINGS"
     value="{use_clock 0 needs_clock 0} {use_clock 0 needs_clock 0} " />
  <generatedFiles>
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\610050a66b1d.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0\altera_a10_xcvr_reset_sequencer_181\synth\alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_qo5sgxi.v"
       attributes="" />
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\610050a66b1d.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0\altera_a10_xcvr_reset_sequencer_181\synth\altera_xcvr_reset_sequencer.sv"
       attributes="" />
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\610050a66b1d.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0\altera_a10_xcvr_reset_sequencer_181\synth\alt_xcvr_resync.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\610050a66b1d.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0\altera_a10_xcvr_reset_sequencer_181\synth\alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_qo5sgxi.v"
       attributes="" />
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\610050a66b1d.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0\altera_a10_xcvr_reset_sequencer_181\synth\altera_xcvr_reset_sequencer.sv"
       attributes="" />
   <file
       path="C:\intelFPGA_pro\18.1\PROJECTS\resonance_control_fpga_rev_pr1\qdb\.t\610050a66b1d.tmp\.temp\sld_fabrics\ipgen\alt_sld_fab_0\alt_sld_fab_0\altera_a10_xcvr_reset_sequencer_181\synth\alt_xcvr_resync.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/18.1/ip/altera/sld/misc/altera_a10_xcvr_reset_sequencer/altera_a10_xcvr_reset_sequencer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_0_alt_sld_fab_181_bjcl5nq"
     as="a10xcvrfabric" />
  <messages>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_altera_a10_xcvr_reset_sequencer_181_qo5sgxi"</message>
  </messages>
 </entity>
</deploy>
