#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Thu Nov 12 19:30:58 2020
# Process ID: 11232
# Current directory: C:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.runs/fifo_fm_synth_1
# Command line: vivado.exe -log fifo_fm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_fm.tcl
# Log file: C:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.runs/fifo_fm_synth_1/fifo_fm.vds
# Journal file: C:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.runs/fifo_fm_synth_1\vivado.jou
#-----------------------------------------------------------
source fifo_fm.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 424.730 ; gain = 117.957
Command: synth_design -top fifo_fm -part xc7a200tfbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12640 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:04:15 . Memory (MB): peak = 1015.145 ; gain = 236.141
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo_fm' [c:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.srcs/sources_1/ip/fifo_fm/synth/fifo_fm.vhd:75]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 17 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 2kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 131069 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 131068 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 17 - type: integer 
	Parameter C_RD_DEPTH bound to: 131072 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 17 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 17 - type: integer 
	Parameter C_WR_DEPTH bound to: 131072 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 17 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.srcs/sources_1/ip/fifo_fm/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.srcs/sources_1/ip/fifo_fm/synth/fifo_fm.vhd:545]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (1#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (2#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (16#1) [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-256] done synthesizing module 'fifo_fm' (30#1) [c:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.srcs/sources_1/ip/fifo_fm/synth/fifo_fm.vhd:75]
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_ACK_I
WARNING: [Synth 8-3331] design output_blk has unconnected port VALID_I
WARNING: [Synth 8-3331] design output_blk has unconnected port OVERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port UNDERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[17]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[16]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[15]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[14]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[13]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[12]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[11]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[10]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[9]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[17]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[16]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[15]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[14]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[13]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[12]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[11]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[10]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[9]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[17]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[16]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[15]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[14]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[13]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[12]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[11]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[10]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[9]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[8]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[7]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[6]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[5]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[16]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[15]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[14]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[13]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[12]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[11]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[10]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[9]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[8]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[7]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[6]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port RST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[16]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[15]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[14]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[13]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[12]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[11]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:58 ; elapsed = 00:05:19 . Memory (MB): peak = 1413.680 ; gain = 634.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:05:22 . Memory (MB): peak = 1413.680 ; gain = 634.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:05:22 . Memory (MB): peak = 1413.680 ; gain = 634.676
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.210 . Memory (MB): peak = 1413.680 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.srcs/sources_1/ip/fifo_fm/fifo_fm_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.srcs/sources_1/ip/fifo_fm/fifo_fm_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.srcs/sources_1/ip/fifo_fm/fifo_fm.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.srcs/sources_1/ip/fifo_fm/fifo_fm.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.runs/fifo_fm_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.runs/fifo_fm_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.srcs/sources_1/ip/fifo_fm/fifo_fm_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.srcs/sources_1/ip/fifo_fm/fifo_fm_clocks.xdc] for cell 'U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_fm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_fm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_fm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_fm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1457.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.708 . Memory (MB): peak = 1458.793 ; gain = 1.754
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:05:50 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:05:50 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  {C:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.runs/fifo_fm_synth_1/dont_touch.xdc}, line 9).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:05:50 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:05:56 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     17 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 320   
+---Registers : 
	               17 Bit    Registers := 11    
	                5 Bit    Registers := 226   
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 891   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 67    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module blk_mem_gen_prim_width__parameterized108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 8     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     17 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               17 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 2     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:06:07 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:06:16 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:06:17 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:06:18 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en  is driving 496 big block pins (URAM, BRAM and DSP loads). Created 50 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:06:23 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:06:23 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:41 ; elapsed = 00:06:24 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:06:24 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:06:24 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:06:24 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fifo_generator_v13_2_5 | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4] | 4      | 220   | NO           | NO                 | YES               | 220    | 0       | 
+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    10|
|2     |LUT1       |    15|
|3     |LUT2       |   523|
|4     |LUT3       |    17|
|5     |LUT4       |    54|
|6     |LUT5       |    20|
|7     |LUT6       |   379|
|8     |MUXCY      |    36|
|9     |MUXF7      |   108|
|10    |RAMB36E1   |    96|
|11    |RAMB36E1_1 |    14|
|12    |RAMB36E1_2 |    14|
|13    |SRL16E     |   220|
|14    |FDRE       |  1426|
|15    |FDSE       |   115|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------------+-------------------------------------------+------+
|      |Instance                                                                            |Module                                     |Cells |
+------+------------------------------------------------------------------------------------+-------------------------------------------+------+
|1     |top                                                                                 |                                           |  3047|
|2     |  U0                                                                                |fifo_generator_v13_2_5                     |  3047|
|3     |    inst_fifo_gen                                                                   |fifo_generator_v13_2_5_synth               |  3047|
|4     |      \gconvfifo.rf                                                                 |fifo_generator_top                         |  3047|
|5     |        \grf.rf                                                                     |fifo_generator_ramfifo                     |  3047|
|6     |          \gntv_or_sync_fifo.gcx.clkx                                               |clk_x_pntrs                                |   212|
|7     |            wr_pntr_cdc_inst                                                        |xpm_cdc_gray__2                            |   100|
|8     |            rd_pntr_cdc_inst                                                        |xpm_cdc_gray                               |   100|
|9     |          \gntv_or_sync_fifo.gl0.rd                                                 |rd_logic                                   |   307|
|10    |            \gras.rsts                                                              |rd_status_flags_as                         |    23|
|11    |              c0                                                                    |compare_1                                  |     9|
|12    |              c1                                                                    |compare_2                                  |    10|
|13    |            rpntr                                                                   |rd_bin_cntr                                |   284|
|14    |          \gntv_or_sync_fifo.gl0.wr                                                 |wr_logic                                   |   339|
|15    |            \gwas.wsts                                                              |wr_status_flags_as                         |    88|
|16    |              c1                                                                    |compare                                    |    10|
|17    |              c2                                                                    |compare_0                                  |     9|
|18    |            wpntr                                                                   |wr_bin_cntr                                |   251|
|19    |          \gntv_or_sync_fifo.mem                                                    |memory                                     |  2125|
|20    |            \gbm.gbmg.gbmga.ngecc.bmg                                               |blk_mem_gen_v8_4_4                         |  2125|
|21    |              inst_blk_mem_gen                                                      |blk_mem_gen_v8_4_4_synth                   |  2125|
|22    |                \gnbram.gnativebmg.native_blk_mem_gen                               |blk_mem_gen_top                            |  2125|
|23    |                  \valid.cstr                                                       |blk_mem_gen_generic_cstr                   |  2125|
|24    |                    \has_mux_b.B                                                    |blk_mem_gen_mux__parameterized0            |   365|
|25    |                    \ramloop[0].ram.r                                               |blk_mem_gen_prim_width                     |    16|
|26    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper                   |     2|
|27    |                    \ramloop[100].ram.r                                             |blk_mem_gen_prim_width__parameterized99    |    16|
|28    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized99  |     2|
|29    |                    \ramloop[101].ram.r                                             |blk_mem_gen_prim_width__parameterized100   |    16|
|30    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized100 |     2|
|31    |                    \ramloop[102].ram.r                                             |blk_mem_gen_prim_width__parameterized101   |    16|
|32    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized101 |     2|
|33    |                    \ramloop[103].ram.r                                             |blk_mem_gen_prim_width__parameterized102   |    16|
|34    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized102 |     2|
|35    |                    \ramloop[104].ram.r                                             |blk_mem_gen_prim_width__parameterized103   |    16|
|36    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized103 |     2|
|37    |                    \ramloop[105].ram.r                                             |blk_mem_gen_prim_width__parameterized104   |    16|
|38    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized104 |     2|
|39    |                    \ramloop[106].ram.r                                             |blk_mem_gen_prim_width__parameterized105   |    16|
|40    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized105 |     2|
|41    |                    \ramloop[107].ram.r                                             |blk_mem_gen_prim_width__parameterized106   |    16|
|42    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized106 |     2|
|43    |                    \ramloop[108].ram.r                                             |blk_mem_gen_prim_width__parameterized107   |    16|
|44    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized107 |     2|
|45    |                    \ramloop[109].ram.r                                             |blk_mem_gen_prim_width__parameterized108   |    16|
|46    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized108 |     2|
|47    |                    \ramloop[10].ram.r                                              |blk_mem_gen_prim_width__parameterized9     |    16|
|48    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized9   |     2|
|49    |                    \ramloop[11].ram.r                                              |blk_mem_gen_prim_width__parameterized10    |    16|
|50    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized10  |     2|
|51    |                    \ramloop[12].ram.r                                              |blk_mem_gen_prim_width__parameterized11    |    16|
|52    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized11  |     2|
|53    |                    \ramloop[13].ram.r                                              |blk_mem_gen_prim_width__parameterized12    |    16|
|54    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized12  |     2|
|55    |                    \ramloop[14].ram.r                                              |blk_mem_gen_prim_width__parameterized13    |    16|
|56    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized13  |     2|
|57    |                    \ramloop[15].ram.r                                              |blk_mem_gen_prim_width__parameterized14    |    16|
|58    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized14  |     2|
|59    |                    \ramloop[16].ram.r                                              |blk_mem_gen_prim_width__parameterized15    |    16|
|60    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized15  |     2|
|61    |                    \ramloop[17].ram.r                                              |blk_mem_gen_prim_width__parameterized16    |    16|
|62    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized16  |     2|
|63    |                    \ramloop[18].ram.r                                              |blk_mem_gen_prim_width__parameterized17    |    16|
|64    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized17  |     2|
|65    |                    \ramloop[19].ram.r                                              |blk_mem_gen_prim_width__parameterized18    |    16|
|66    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized18  |     2|
|67    |                    \ramloop[1].ram.r                                               |blk_mem_gen_prim_width__parameterized0     |    16|
|68    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized0   |     2|
|69    |                    \ramloop[20].ram.r                                              |blk_mem_gen_prim_width__parameterized19    |    16|
|70    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized19  |     2|
|71    |                    \ramloop[21].ram.r                                              |blk_mem_gen_prim_width__parameterized20    |    16|
|72    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized20  |     2|
|73    |                    \ramloop[22].ram.r                                              |blk_mem_gen_prim_width__parameterized21    |    16|
|74    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized21  |     2|
|75    |                    \ramloop[23].ram.r                                              |blk_mem_gen_prim_width__parameterized22    |    16|
|76    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized22  |     2|
|77    |                    \ramloop[24].ram.r                                              |blk_mem_gen_prim_width__parameterized23    |    16|
|78    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized23  |     2|
|79    |                    \ramloop[25].ram.r                                              |blk_mem_gen_prim_width__parameterized24    |    16|
|80    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized24  |     2|
|81    |                    \ramloop[26].ram.r                                              |blk_mem_gen_prim_width__parameterized25    |    16|
|82    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized25  |     2|
|83    |                    \ramloop[27].ram.r                                              |blk_mem_gen_prim_width__parameterized26    |    16|
|84    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized26  |     2|
|85    |                    \ramloop[28].ram.r                                              |blk_mem_gen_prim_width__parameterized27    |    16|
|86    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized27  |     2|
|87    |                    \ramloop[29].ram.r                                              |blk_mem_gen_prim_width__parameterized28    |    16|
|88    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized28  |     2|
|89    |                    \ramloop[2].ram.r                                               |blk_mem_gen_prim_width__parameterized1     |    16|
|90    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized1   |     2|
|91    |                    \ramloop[30].ram.r                                              |blk_mem_gen_prim_width__parameterized29    |    16|
|92    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized29  |     2|
|93    |                    \ramloop[31].ram.r                                              |blk_mem_gen_prim_width__parameterized30    |    16|
|94    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized30  |     2|
|95    |                    \ramloop[32].ram.r                                              |blk_mem_gen_prim_width__parameterized31    |    16|
|96    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized31  |     2|
|97    |                    \ramloop[33].ram.r                                              |blk_mem_gen_prim_width__parameterized32    |    16|
|98    |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized32  |     2|
|99    |                    \ramloop[34].ram.r                                              |blk_mem_gen_prim_width__parameterized33    |    16|
|100   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized33  |     2|
|101   |                    \ramloop[35].ram.r                                              |blk_mem_gen_prim_width__parameterized34    |    16|
|102   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized34  |     2|
|103   |                    \ramloop[36].ram.r                                              |blk_mem_gen_prim_width__parameterized35    |    16|
|104   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized35  |     2|
|105   |                    \ramloop[37].ram.r                                              |blk_mem_gen_prim_width__parameterized36    |    16|
|106   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized36  |     2|
|107   |                    \ramloop[38].ram.r                                              |blk_mem_gen_prim_width__parameterized37    |    16|
|108   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized37  |     2|
|109   |                    \ramloop[39].ram.r                                              |blk_mem_gen_prim_width__parameterized38    |    16|
|110   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized38  |     2|
|111   |                    \ramloop[3].ram.r                                               |blk_mem_gen_prim_width__parameterized2     |    16|
|112   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized2   |     2|
|113   |                    \ramloop[40].ram.r                                              |blk_mem_gen_prim_width__parameterized39    |    16|
|114   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized39  |     2|
|115   |                    \ramloop[41].ram.r                                              |blk_mem_gen_prim_width__parameterized40    |    16|
|116   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized40  |     2|
|117   |                    \ramloop[42].ram.r                                              |blk_mem_gen_prim_width__parameterized41    |    16|
|118   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized41  |     2|
|119   |                    \ramloop[43].ram.r                                              |blk_mem_gen_prim_width__parameterized42    |    16|
|120   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized42  |     2|
|121   |                    \ramloop[44].ram.r                                              |blk_mem_gen_prim_width__parameterized43    |    16|
|122   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized43  |     2|
|123   |                    \ramloop[45].ram.r                                              |blk_mem_gen_prim_width__parameterized44    |    16|
|124   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized44  |     2|
|125   |                    \ramloop[46].ram.r                                              |blk_mem_gen_prim_width__parameterized45    |    16|
|126   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized45  |     2|
|127   |                    \ramloop[47].ram.r                                              |blk_mem_gen_prim_width__parameterized46    |    16|
|128   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized46  |     2|
|129   |                    \ramloop[48].ram.r                                              |blk_mem_gen_prim_width__parameterized47    |    16|
|130   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized47  |     2|
|131   |                    \ramloop[49].ram.r                                              |blk_mem_gen_prim_width__parameterized48    |    16|
|132   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized48  |     2|
|133   |                    \ramloop[4].ram.r                                               |blk_mem_gen_prim_width__parameterized3     |    16|
|134   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized3   |     2|
|135   |                    \ramloop[50].ram.r                                              |blk_mem_gen_prim_width__parameterized49    |    16|
|136   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized49  |     2|
|137   |                    \ramloop[51].ram.r                                              |blk_mem_gen_prim_width__parameterized50    |    16|
|138   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized50  |     2|
|139   |                    \ramloop[52].ram.r                                              |blk_mem_gen_prim_width__parameterized51    |    16|
|140   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized51  |     2|
|141   |                    \ramloop[53].ram.r                                              |blk_mem_gen_prim_width__parameterized52    |    16|
|142   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized52  |     2|
|143   |                    \ramloop[54].ram.r                                              |blk_mem_gen_prim_width__parameterized53    |    16|
|144   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized53  |     2|
|145   |                    \ramloop[55].ram.r                                              |blk_mem_gen_prim_width__parameterized54    |    16|
|146   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized54  |     2|
|147   |                    \ramloop[56].ram.r                                              |blk_mem_gen_prim_width__parameterized55    |    16|
|148   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized55  |     2|
|149   |                    \ramloop[57].ram.r                                              |blk_mem_gen_prim_width__parameterized56    |    16|
|150   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized56  |     2|
|151   |                    \ramloop[58].ram.r                                              |blk_mem_gen_prim_width__parameterized57    |    16|
|152   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized57  |     2|
|153   |                    \ramloop[59].ram.r                                              |blk_mem_gen_prim_width__parameterized58    |    16|
|154   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized58  |     2|
|155   |                    \ramloop[5].ram.r                                               |blk_mem_gen_prim_width__parameterized4     |    16|
|156   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized4   |     2|
|157   |                    \ramloop[60].ram.r                                              |blk_mem_gen_prim_width__parameterized59    |    16|
|158   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized59  |     2|
|159   |                    \ramloop[61].ram.r                                              |blk_mem_gen_prim_width__parameterized60    |    16|
|160   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized60  |     2|
|161   |                    \ramloop[62].ram.r                                              |blk_mem_gen_prim_width__parameterized61    |    16|
|162   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized61  |     2|
|163   |                    \ramloop[63].ram.r                                              |blk_mem_gen_prim_width__parameterized62    |    16|
|164   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized62  |     2|
|165   |                    \ramloop[64].ram.r                                              |blk_mem_gen_prim_width__parameterized63    |    16|
|166   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized63  |     2|
|167   |                    \ramloop[65].ram.r                                              |blk_mem_gen_prim_width__parameterized64    |    16|
|168   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized64  |     2|
|169   |                    \ramloop[66].ram.r                                              |blk_mem_gen_prim_width__parameterized65    |    16|
|170   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized65  |     2|
|171   |                    \ramloop[67].ram.r                                              |blk_mem_gen_prim_width__parameterized66    |    16|
|172   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized66  |     2|
|173   |                    \ramloop[68].ram.r                                              |blk_mem_gen_prim_width__parameterized67    |    16|
|174   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized67  |     2|
|175   |                    \ramloop[69].ram.r                                              |blk_mem_gen_prim_width__parameterized68    |    16|
|176   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized68  |     2|
|177   |                    \ramloop[6].ram.r                                               |blk_mem_gen_prim_width__parameterized5     |    16|
|178   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized5   |     2|
|179   |                    \ramloop[70].ram.r                                              |blk_mem_gen_prim_width__parameterized69    |    16|
|180   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized69  |     2|
|181   |                    \ramloop[71].ram.r                                              |blk_mem_gen_prim_width__parameterized70    |    16|
|182   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized70  |     2|
|183   |                    \ramloop[72].ram.r                                              |blk_mem_gen_prim_width__parameterized71    |    16|
|184   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized71  |     2|
|185   |                    \ramloop[73].ram.r                                              |blk_mem_gen_prim_width__parameterized72    |    16|
|186   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized72  |     2|
|187   |                    \ramloop[74].ram.r                                              |blk_mem_gen_prim_width__parameterized73    |    16|
|188   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized73  |     2|
|189   |                    \ramloop[75].ram.r                                              |blk_mem_gen_prim_width__parameterized74    |    16|
|190   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized74  |     2|
|191   |                    \ramloop[76].ram.r                                              |blk_mem_gen_prim_width__parameterized75    |    16|
|192   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized75  |     2|
|193   |                    \ramloop[77].ram.r                                              |blk_mem_gen_prim_width__parameterized76    |    16|
|194   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized76  |     2|
|195   |                    \ramloop[78].ram.r                                              |blk_mem_gen_prim_width__parameterized77    |    16|
|196   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized77  |     2|
|197   |                    \ramloop[79].ram.r                                              |blk_mem_gen_prim_width__parameterized78    |    16|
|198   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized78  |     2|
|199   |                    \ramloop[7].ram.r                                               |blk_mem_gen_prim_width__parameterized6     |    16|
|200   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized6   |     2|
|201   |                    \ramloop[80].ram.r                                              |blk_mem_gen_prim_width__parameterized79    |    16|
|202   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized79  |     2|
|203   |                    \ramloop[81].ram.r                                              |blk_mem_gen_prim_width__parameterized80    |    16|
|204   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized80  |     2|
|205   |                    \ramloop[82].ram.r                                              |blk_mem_gen_prim_width__parameterized81    |    16|
|206   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized81  |     2|
|207   |                    \ramloop[83].ram.r                                              |blk_mem_gen_prim_width__parameterized82    |    16|
|208   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized82  |     2|
|209   |                    \ramloop[84].ram.r                                              |blk_mem_gen_prim_width__parameterized83    |    16|
|210   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized83  |     2|
|211   |                    \ramloop[85].ram.r                                              |blk_mem_gen_prim_width__parameterized84    |    16|
|212   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized84  |     2|
|213   |                    \ramloop[86].ram.r                                              |blk_mem_gen_prim_width__parameterized85    |    16|
|214   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized85  |     2|
|215   |                    \ramloop[87].ram.r                                              |blk_mem_gen_prim_width__parameterized86    |    16|
|216   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized86  |     2|
|217   |                    \ramloop[88].ram.r                                              |blk_mem_gen_prim_width__parameterized87    |    16|
|218   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized87  |     2|
|219   |                    \ramloop[89].ram.r                                              |blk_mem_gen_prim_width__parameterized88    |    16|
|220   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized88  |     2|
|221   |                    \ramloop[8].ram.r                                               |blk_mem_gen_prim_width__parameterized7     |    16|
|222   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized7   |     2|
|223   |                    \ramloop[90].ram.r                                              |blk_mem_gen_prim_width__parameterized89    |    16|
|224   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized89  |     2|
|225   |                    \ramloop[91].ram.r                                              |blk_mem_gen_prim_width__parameterized90    |    16|
|226   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized90  |     2|
|227   |                    \ramloop[92].ram.r                                              |blk_mem_gen_prim_width__parameterized91    |    16|
|228   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized91  |     2|
|229   |                    \ramloop[93].ram.r                                              |blk_mem_gen_prim_width__parameterized92    |    16|
|230   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized92  |     2|
|231   |                    \ramloop[94].ram.r                                              |blk_mem_gen_prim_width__parameterized93    |    16|
|232   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized93  |     2|
|233   |                    \ramloop[95].ram.r                                              |blk_mem_gen_prim_width__parameterized94    |    16|
|234   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized94  |     2|
|235   |                    \ramloop[96].ram.r                                              |blk_mem_gen_prim_width__parameterized95    |    16|
|236   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized95  |     2|
|237   |                    \ramloop[97].ram.r                                              |blk_mem_gen_prim_width__parameterized96    |    16|
|238   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized96  |     2|
|239   |                    \ramloop[98].ram.r                                              |blk_mem_gen_prim_width__parameterized97    |    16|
|240   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized97  |     2|
|241   |                    \ramloop[99].ram.r                                              |blk_mem_gen_prim_width__parameterized98    |    16|
|242   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized98  |     2|
|243   |                    \ramloop[9].ram.r                                               |blk_mem_gen_prim_width__parameterized8     |    16|
|244   |                      \prim_noinit.ram                                              |blk_mem_gen_prim_wrapper__parameterized8   |     2|
|245   |          rstblk                                                                    |reset_blk_ramfifo                          |    64|
|246   |            \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst           |xpm_cdc_sync_rst__2                        |     5|
|247   |            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst   |xpm_cdc_sync_rst                           |     5|
|248   |            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__2                          |     5|
|249   |            \ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single                             |     5|
+------+------------------------------------------------------------------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:06:24 . Memory (MB): peak = 1458.793 ; gain = 679.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4955 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:06:02 . Memory (MB): peak = 1458.793 ; gain = 634.676
Synthesis Optimization Complete : Time (s): cpu = 00:01:42 ; elapsed = 00:06:25 . Memory (MB): peak = 1458.793 ; gain = 679.789
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1458.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 278 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1458.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:50 ; elapsed = 00:12:39 . Memory (MB): peak = 1458.793 ; gain = 1001.047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1458.793 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.runs/fifo_fm_synth_1/fifo_fm.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP fifo_fm, cache-ID = 9d48968d6cabdda5
INFO: [Coretcl 2-1174] Renamed 248 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1458.793 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Diego/Documents/Fiuna/LME/Link test/AC701/sfp_test_1/sfp_test_1.runs/fifo_fm_synth_1/fifo_fm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_fm_utilization_synth.rpt -pb fifo_fm_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 12 19:45:09 2020...
