
---------- Begin Simulation Statistics ----------
final_tick                               1752050087000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194541                       # Simulator instruction rate (inst/s)
host_mem_usage                                4540288                       # Number of bytes of host memory used
host_op_rate                                   388753                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7710.46                       # Real time elapsed on the host
host_tick_rate                               76227215                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2997465459                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.587747                       # Number of seconds simulated
sim_ticks                                587747078500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    68                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       472650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        945176                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    217264787                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect        64183                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     27810498                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    194456275                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     54887772                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    217264787                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    162377015                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       264977001                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        28507299                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     26562186                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         561887564                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        333033125                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     27813250                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          107249826                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      34478001                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        22523                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    654380905                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1001239997                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    934882611                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.070979                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.004237                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    626334904     67.00%     67.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     82920252      8.87%     75.87% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     64418305      6.89%     82.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     61257478      6.55%     89.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     25515832      2.73%     92.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18734017      2.00%     94.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     14413476      1.54%     95.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6810346      0.73%     96.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     34478001      3.69%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    934882611                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9673634                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     11467274                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         995994036                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             163190013                       # Number of loads committed
system.switch_cpus.commit.membars                8800                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       936448      0.09%      0.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    742566471     74.16%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        19542      0.00%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        25867      0.00%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       961262      0.10%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       264674      0.03%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc      1248466      0.12%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1096035      0.11%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       132370      0.01%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    160218681     16.00%     90.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     88221854      8.81%     99.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2971332      0.30%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2576994      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1001239996                       # Class of committed instruction
system.switch_cpus.commit.refs              253988861                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1001239996                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.350988                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.350988                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     101101324                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     1900791499                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        418324914                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         472325931                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       28085253                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      13878347                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           216573560                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               4154951                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses           120174718                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                271060                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           264977001                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         163057647                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             433307483                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes      12654683                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles    107849322                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1139961167                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles     14478581                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       212352                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        56170506                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.225418                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    449782790                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     83395071                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.969772                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1033715781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.249591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.262142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        650418900     62.92%     62.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         26093242      2.52%     65.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         14658234      1.42%     66.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         23022789      2.23%     69.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         50856318      4.92%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         24416329      2.36%     76.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         30905568      2.99%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         16736105      1.62%     80.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        196608296     19.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1033715781                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          11744538                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8731982                       # number of floating regfile writes
system.switch_cpus.idleCycles               141778376                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     33615414                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        131665071                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.200220                       # Inst execution rate
system.switch_cpus.iew.exec_refs            359736424                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          120104934                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        83044638                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     261684060                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        11334                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      2741622                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    152841925                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1660437409                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     239631490                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     53521143                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1410851334                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         159494                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1032615                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       28085253                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1309270                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4712767                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     15141907                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       208136                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       150434                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        12829                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     98494045                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     62043076                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       150434                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     29648256                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3967158                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1428713518                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1360330716                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682117                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         974549587                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.157242                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1372421197                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       1892747342                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1098450615                       # number of integer regfile writes
system.switch_cpus.ipc                       0.425353                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.425353                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      8170192      0.56%      0.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1073331470     73.30%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        20430      0.00%     73.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         28268      0.00%     73.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1380134      0.09%     73.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     73.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     73.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       427855      0.03%     73.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         3799      0.00%     73.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1331782      0.09%     74.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     74.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     74.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd        41748      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1367376      0.09%     74.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       132370      0.01%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    243535658     16.63%     90.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    122148309      8.34%     99.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7605532      0.52%     99.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      4847556      0.33%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1464372479                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        17580143                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     35521940                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     14458870                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     26003226                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1438622144                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   3962212369                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1345871846                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2293778586                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1660313959                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1464372479                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       123450                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    659197387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     35273572                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       100927                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    863735574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1033715781                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.416610                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.671129                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    546057620     52.82%     52.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     60858927      5.89%     58.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     98705399      9.55%     68.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    106272586     10.28%     78.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    221821249     21.46%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1033715781                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.245751                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           163125628                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                229889                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      9730525                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     12383480                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    261684060                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    152841925                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       736514694                       # number of misc regfile reads
system.switch_cpus.numCycles               1175494157                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        86377717                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1062350926                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4464985                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        439646555                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2038543                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         97419                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4335717788                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     1822021393                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   1918615097                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         463290065                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        8146202                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       28085253                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      16314750                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        856264131                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15138938                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2546577925                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1430                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           76                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          16053147                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           76                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2554210608                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3410967640                       # The number of ROB writes
system.switch_cpus.timesIdled                13101198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        12237                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25862107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1168                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     51678689                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1179                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             333808                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       210363                       # Transaction distribution
system.membus.trans_dist::CleanEvict           262250                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               25                       # Transaction distribution
system.membus.trans_dist::ReadExReq            138730                       # Transaction distribution
system.membus.trans_dist::ReadExResp           138730                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        333808                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1417714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1417714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1417714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     43705664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     43705664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43705664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            472563                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  472563    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              472563                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1908187837                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2549444212                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1752050087000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          25122615                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1771828                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     20545155                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3826948                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              36                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             36                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           547784                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          547784                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      20545188                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4577427                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     61635495                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15375705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              77011200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   2629779648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    427947264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3057726912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          473601                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13465536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         26290158                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000511                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.022619                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               26276734     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13413      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           26290158                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        48114563127                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7687852963                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       30817823916                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     20539296                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      4658529                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25197825                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     20539296                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      4658529                       # number of overall hits
system.l2.overall_hits::total                25197825                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         5856                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       466682                       # number of demand (read+write) misses
system.l2.demand_misses::total                 472538                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         5856                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       466682                       # number of overall misses
system.l2.overall_misses::total                472538                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    504388513                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  38567223150                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39071611663                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    504388513                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  38567223150                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39071611663                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     20545152                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5125211                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25670363                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     20545152                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5125211                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25670363                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.000285                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.091056                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.018408                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.000285                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.091056                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.018408                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86131.918204                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82641.334249                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82684.591849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86131.918204                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82641.334249                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82684.591849                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           68692621                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    472563                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     145.361827                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              210363                       # number of writebacks
system.l2.writebacks::total                    210363                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         5856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       466682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            472538                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         5856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       466682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           472538                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    445828513                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  33900403150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34346231663                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    445828513                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  33900403150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34346231663                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.000285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.091056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.018408                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.000285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.091056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.018408                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76131.918204                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72641.334249                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72684.591849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76131.918204                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72641.334249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72684.591849                       # average overall mshr miss latency
system.l2.replacements                         473565                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1561465                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1561465                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1561465                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1561465                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     20533725                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         20533725                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     20533725                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     20533725                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          227                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           227                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 25                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.694444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.694444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       496500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       496500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.694444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.694444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19860                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19860                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       409054                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                409054                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       138730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              138730                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  10984972363                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10984972363                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       547784                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            547784                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.253257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.253257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79182.385663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79182.385663                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       138730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         138730                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   9597672363                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9597672363                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.253257                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.253257                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69182.385663                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69182.385663                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     20539296                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           20539296                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         5856                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5856                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    504388513                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    504388513                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     20545152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       20545152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.000285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000285                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86131.918204                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86131.918204                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         5856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    445828513                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    445828513                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.000285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76131.918204                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76131.918204                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4249475                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4249475                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       327952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          327952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  27582250787                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27582250787                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      4577427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4577427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.071645                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.071645                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84104.535990                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84104.535990                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       327952                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       327952                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  24302730787                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24302730787                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.071645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.071645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74104.535990                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74104.535990                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1911099                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    473565                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.035558                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     353.274060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       565.531245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1049.768727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   466.175910                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5757.250058                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.043124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.069035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.128146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.056906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.702789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          788                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4569                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2746                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 821737245                       # Number of tag accesses
system.l2.tags.data_accesses                821737245                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       374784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     29867648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30242432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       374784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        374784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13463232                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13463232                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         5856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       466682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              472538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       210363                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             210363                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       637662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     50817178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51454840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       637662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           637662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22906506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22906506                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22906506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       637662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     50817178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             74361346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    210363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      5856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    466502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001042718500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12250                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12250                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1300418                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             198238                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      472538                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     210363                       # Number of write requests accepted
system.mem_ctrls.readBursts                    472538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   210363                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    180                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             28982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             27568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            30123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13430                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6044627288                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2361790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14901339788                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12796.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31546.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   218415                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   77330                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                472538                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               210363                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  472358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       386953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.914674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.962793                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   100.004366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       229432     59.29%     59.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       133510     34.50%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14323      3.70%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4461      1.15%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1987      0.51%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          961      0.25%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          579      0.15%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          345      0.09%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1355      0.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       386953                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.558041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.883908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.281490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19             2      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            80      0.65%      0.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           498      4.07%      4.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1425     11.63%     16.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35          2417     19.73%     36.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39          2735     22.33%     58.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43          2257     18.42%     76.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47          1453     11.86%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51           797      6.51%     95.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55           345      2.82%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59           149      1.22%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63            57      0.47%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67            24      0.20%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             4      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             4      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12250                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.170612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.141881                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.986703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5053     41.25%     41.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               97      0.79%     42.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7057     57.61%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               43      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12250                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30230912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13461760                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30242432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13463232                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        51.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     51.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  587742459000                       # Total gap between requests
system.mem_ctrls.avgGap                     860655.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       374784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     29856128                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13461760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 637662.038161879173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 50797577.890470109880                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 22904001.555151924491                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         5856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       466682                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       210363                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    203877275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14697462513                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14016332389231                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34815.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31493.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  66629266.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1386780780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            737091465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1693893600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          548053020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46396100400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     139226423310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     108451566720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       298439909295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.769277                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 280494622954                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19626100000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 287626355546                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1376063640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            731395170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1678742520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          549921780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46396100400.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     139044651450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     108604599840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       298381474800                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.669856                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 280896528987                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19626100000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 287224449513                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1164303008500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   587747078500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1317285551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    142033032                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1459318583                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1317285551                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    142033032                       # number of overall hits
system.cpu.icache.overall_hits::total      1459318583                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     15128342                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     20545188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       35673530                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     15128342                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     20545188                       # number of overall misses
system.cpu.icache.overall_misses::total      35673530                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 293933882644                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 293933882644                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 293933882644                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 293933882644                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1332413893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    162578220                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1494992113                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1332413893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    162578220                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1494992113                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011354                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.126371                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023862                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011354                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.126371                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023862                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14306.702019                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8239.551360                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14306.702019                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8239.551360                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    544822950                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          20545188                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.518275                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     35672985                       # number of writebacks
system.cpu.icache.writebacks::total          35672985                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     20545188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     20545188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     20545188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     20545188                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 273388694644                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 273388694644                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 273388694644                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 273388694644                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.126371                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013743                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.126371                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013743                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13306.702019                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13306.702019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13306.702019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13306.702019                       # average overall mshr miss latency
system.cpu.icache.replacements               35672985                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1317285551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    142033032                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1459318583                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     15128342                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     20545188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      35673530                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 293933882644                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 293933882644                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1332413893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    162578220                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1494992113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011354                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.126371                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023862                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14306.702019                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8239.551360                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     20545188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     20545188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 273388694644                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 273388694644                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.126371                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013743                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13306.702019                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13306.702019                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.995346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1397598345                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          35673018                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.178024                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   343.965414                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   168.029932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.671807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.328183                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          205                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6015641982                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6015641982                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    415096264                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    282433355                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        697529619                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    415269094                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    282935405                       # number of overall hits
system.cpu.dcache.overall_hits::total       698204499                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6564117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5107546                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11671663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6600867                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5125247                       # number of overall misses
system.cpu.dcache.overall_misses::total      11726114                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  99937847036                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  99937847036                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  99937847036                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  99937847036                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    421660381                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    287540901                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    709201282                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    421869961                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    288060652                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    709930613                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015567                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017763                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016457                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015647                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017792                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016517                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19566.705231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8562.434251                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19499.127951                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8522.674011                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    190729450                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           5125247                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.213709                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4624377                       # number of writebacks
system.cpu.dcache.writebacks::total           4624377                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5107546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5107546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5125247                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5125247                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  94830301036                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  94830301036                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  95368699036                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  95368699036                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.017763                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007202                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.017792                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007219                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18566.705231                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18566.705231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18607.629844                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18607.629844                       # average overall mshr miss latency
system.cpu.dcache.replacements               11725566                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    263550647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    192112879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       455663526                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5360230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4559726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9919956                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  83261952000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  83261952000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    268910877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    196672605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    465583482                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019933                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.023184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021307                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18260.297220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8393.379164                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4559726                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4559726                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  78702226000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  78702226000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.023184                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17260.297220                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17260.297220                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    151545617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     90320476                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      241866093                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1203887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       547820                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1751707                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  16675895036                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16675895036                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152749504                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     90868296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    243617800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.006029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007190                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 30440.464087                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9519.796996                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       547820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       547820                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  16128075036                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16128075036                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.006029                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 29440.464087                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29440.464087                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       172830                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       502050                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        674880                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        36750                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        17701                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        54451                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       209580                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       519751                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       729331                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.175351                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.034057                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.074659                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        17701                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        17701                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    538398000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    538398000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.034057                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024270                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 30416.247670                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 30416.247670                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1752050087000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.997899                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           527521370                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11725566                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.988990                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   344.566605                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   167.431294                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.672982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.327014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2851448530                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2851448530                       # Number of data accesses

---------- End Simulation Statistics   ----------
