Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Mon May 30 10:03:36 2016
| Host         : Turtle-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clock_control_sets_placed.rpt
| Design       : clock
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    67 |
| Unused register locations in slices containing registers |   403 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              91 |           26 |
| No           | No                    | Yes                    |              49 |           31 |
| No           | Yes                   | No                     |             124 |           51 |
| Yes          | No                    | No                     |              20 |            8 |
| Yes          | No                    | Yes                    |              16 |           16 |
| Yes          | Yes                   | No                     |              17 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------+------------------------------------+------------------+----------------+
|             Clock Signal            |         Enable Signal        |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------+------------------------------------+------------------+----------------+
|  timeCounter/hr_reg[0]_LDC_i_1_n_0  |                              | timeCounter/hr_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  timeCounter/hr_reg[1]_LDC_i_1_n_0  |                              | timeCounter/hr_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  timeCounter/hr_reg[2]_LDC_i_1_n_0  |                              | timeCounter/hr_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  timeCounter/hr_reg[3]_LDC_i_1_n_0  |                              | timeCounter/hr_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  timeCounter/hr_reg[4]_LDC_i_1_n_0  |                              | timeCounter/hr_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  timeCounter/hr_reg[5]_LDC_i_1_n_0  |                              | timeCounter/hr_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  timeCounter/hr_reg[6]_LDC_i_1_n_0  |                              | timeCounter/hr_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  timeCounter/hr_reg[7]_LDC_i_1_n_0  |                              | timeCounter/hr_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  timeCounter/min_reg[0]_LDC_i_1_n_0 |                              | timeCounter/min_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  timeCounter/min_reg[1]_LDC_i_1_n_0 |                              | timeCounter/min_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  timeCounter/min_reg[2]_LDC_i_1_n_0 |                              | timeCounter/min_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  timeCounter/min_reg[3]_LDC_i_1_n_0 |                              | timeCounter/min_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  timeCounter/min_reg[4]_LDC_i_1_n_0 |                              | timeCounter/min_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  timeCounter/min_reg[5]_LDC_i_1_n_0 |                              | timeCounter/min_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  timeCounter/min_reg[6]_LDC_i_1_n_0 |                              | timeCounter/min_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  timeCounter/min_reg[7]_LDC_i_1_n_0 |                              | timeCounter/min_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/hr[7]_P_i_1_n_0  | timeCounter/hr_reg[7]_LDC_i_1_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/hr[7]_P_i_1_n_0  | timeCounter/hr_reg[0]_LDC_i_1_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/hr[7]_P_i_1_n_0  | timeCounter/hr_reg[1]_LDC_i_1_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/hr[7]_P_i_1_n_0  | timeCounter/hr_reg[2]_LDC_i_1_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/hr[7]_P_i_1_n_0  | timeCounter/hr_reg[3]_LDC_i_1_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/hr[7]_P_i_1_n_0  | timeCounter/hr_reg[4]_LDC_i_1_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/hr[7]_P_i_1_n_0  | timeCounter/hr_reg[5]_LDC_i_1_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/hr[7]_P_i_1_n_0  | timeCounter/hr_reg[6]_LDC_i_1_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/min[7]_P_i_1_n_0 | timeCounter/min_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/hr_reg[7]_LDC_i_2_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/min[7]_P_i_1_n_0 | timeCounter/min_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/min[7]_P_i_1_n_0 | timeCounter/min_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/min[7]_P_i_1_n_0 | timeCounter/min_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/min[7]_P_i_1_n_0 | timeCounter/min_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/min[7]_P_i_1_n_0 | timeCounter/min_reg[5]_LDC_i_1_n_0 |                1 |              1 |
|  digit_refclk_BUFG                  | sevenSeg/dp_i_1_n_0          |                                    |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/min[7]_P_i_1_n_0 | timeCounter/min_reg[6]_LDC_i_1_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   | timeCounter/min[7]_P_i_1_n_0 | timeCounter/min_reg[7]_LDC_i_1_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/hr_reg[0]_LDC_i_2_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/hr_reg[1]_LDC_i_2_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/hr_reg[2]_LDC_i_2_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/hr_reg[3]_LDC_i_2_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/hr_reg[4]_LDC_i_2_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/hr_reg[5]_LDC_i_2_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/hr_reg[6]_LDC_i_2_n_0  |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/min_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/min_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/min_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/min_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/min_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/min_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/min_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  seconds_clk_BUFG                   |                              | timeCounter/min_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                      | timeCounter/uhr[4]_i_2_n_0   | timeCounter/uhr0_in[4]             |                4 |              4 |
|  clk_IBUF_BUFG                      | dbbtnR/E[0]                  | timeCounter/uhr0_in[5]             |                3 |              4 |
|  clk_IBUF_BUFG                      | ledpwm/cwidth[3]_i_1_n_0     |                                    |                1 |              4 |
|  digit_refclk_BUFG                  |                              | timeCounter/JC_reg[3]_1            |                2 |              4 |
|  digit_refclk_BUFG                  |                              | timeCounter/JC_reg[4]              |                1 |              4 |
|  digit_refclk_BUFG                  | sevenSeg/anm[3]_i_2_n_0      | sevenSeg/anm[3]_i_1_n_0            |                2 |              4 |
|  clk_IBUF_BUFG                      | ledpwm/count[31]_i_1_n_0     |                                    |                1 |              4 |
|  digit_refclk_BUFG                  | sw_IBUF[1]                   |                                    |                1 |              4 |
|  clk_IBUF_BUFG                      | timeCounter/umin[5]_i_2_n_0  | timeCounter/umin0_in[5]            |                2 |              5 |
|  digit_refclk_BUFG                  | sevenSeg/segm[6]_i_1_n_0     |                                    |                4 |              7 |
|  seconds_clk_BUFG                   |                              | timeCounter/sec0                   |                3 |              8 |
|  clk_IBUF_BUFG                      |                              | ledpwm/p_0_in                      |                2 |             10 |
|  digit_refclk_BUFG                  |                              |                                    |                6 |             12 |
|  clk_IBUF_BUFG                      |                              | ledpwm/JA[7]_i_1_n_0               |               11 |             20 |
|  clk_IBUF_BUFG                      |                              | ledpwm/count[31]_i_1_n_0           |                8 |             31 |
|  clk_IBUF_BUFG                      |                              | refTimer/freq                      |                8 |             31 |
|  clk_IBUF_BUFG                      |                              | sw_IBUF[2]                         |               15 |             33 |
|  clk_IBUF_BUFG                      |                              |                                    |               20 |             79 |
+-------------------------------------+------------------------------+------------------------------------+------------------+----------------+


