 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_engine
Version: U-2022.12
Date   : Sat Jun 15 23:22:03 2024
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: mode[0] (input port clocked by clk)
  Endpoint: product[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                  196.00     196.00 f
  mode[0] (in)                                            0.00     196.00 f
  MFU1/mode[0] (mfu)                                      0.00     196.00 f
  MFU1/sign_ctrl/mode[0] (signbit_ctrl)                   0.00     196.00 f
  MFU1/sign_ctrl/U4/Z (SC7P5T_OR2X2_A_CSC20L)            18.82     214.82 f
  MFU1/sign_ctrl/U3/Z (SC7P5T_NR3X1_CSC20L)              21.68     236.50 r
  MFU1/sign_ctrl/U6/Z (SC7P5T_AN2X1_CSC20L)              58.23     294.73 r
  MFU1/sign_ctrl/ll_sy[4] (signbit_ctrl)                  0.00     294.73 r
  MFU1/bb_ll_4/sy (bitbrick_1)                            0.00     294.73 r
  MFU1/bb_ll_4/U2/Z (SC7P5T_ND2X1_MR_CSC20L)             27.46     322.20 f
  MFU1/bb_ll_4/FA_p2/b (full_adder_4)                     0.00     322.20 f
  MFU1/bb_ll_4/FA_p2/U3/Z (SC7P5T_XOR2X2_CSC20L)         41.25     363.44 r
  MFU1/bb_ll_4/FA_p2/U2/Z (SC7P5T_AO22X1_A_CSC20L)       34.65     398.09 r
  MFU1/bb_ll_4/FA_p2/co (full_adder_4)                    0.00     398.09 r
  MFU1/bb_ll_4/FA_p3b/ci (full_adder_3)                   0.00     398.09 r
  MFU1/bb_ll_4/FA_p3b/U1/Z (SC7P5T_XOR2X2_CSC20L)        24.16     422.25 r
  MFU1/bb_ll_4/FA_p3b/sum (full_adder_3)                  0.00     422.25 r
  MFU1/bb_ll_4/FA_p3a/a (full_adder_2)                    0.00     422.25 r
  MFU1/bb_ll_4/FA_p3a/U3/Z (SC7P5T_XOR2X2_CSC20L)        37.25     459.50 f
  MFU1/bb_ll_4/FA_p3a/U1/Z (SC7P5T_XOR2X2_CSC20L)        42.31     501.81 r
  MFU1/bb_ll_4/FA_p3a/sum (full_adder_2)                  0.00     501.81 r
  MFU1/bb_ll_4/p[3] (bitbrick_1)                          0.00     501.81 r
  MFU1/add_239_2/A[3] (mfu_DW01_add_8)                    0.00     501.81 r
  MFU1/add_239_2/U1_3/CO (SC7P5T_FAX1_A_CSC20L)          47.09     548.89 r
  MFU1/add_239_2/U1_4/CO (SC7P5T_FAX1_A_CSC20L)          44.75     593.64 r
  MFU1/add_239_2/U1_5/CO (SC7P5T_FAX1_A_CSC20L)          44.75     638.39 r
  MFU1/add_239_2/U1_6/CO (SC7P5T_FAX1_A_CSC20L)          39.40     677.79 r
  MFU1/add_239_2/U1_7/Z (SC7P5T_XOR3X2_CSC20L)           75.14     752.94 r
  MFU1/add_239_2/SUM[7] (mfu_DW01_add_8)                  0.00     752.94 r
  MFU1/add_1_root_add_0_root_add_275_3/A[7] (mfu_DW01_add_26)
                                                          0.00     752.94 r
  MFU1/add_1_root_add_0_root_add_275_3/U1_7/CO (SC7P5T_FAX1_A_CSC20L)
                                                         49.85     802.79 r
  MFU1/add_1_root_add_0_root_add_275_3/U1_8/CO (SC7P5T_FAX1_A_CSC20L)
                                                         44.75     847.54 r
  MFU1/add_1_root_add_0_root_add_275_3/U1_9/CO (SC7P5T_FAX1_A_CSC20L)
                                                         44.78     892.33 r
  MFU1/add_1_root_add_0_root_add_275_3/U1_10/CO (SC7P5T_FAX1_A_CSC20L)
                                                         44.75     937.08 r
  MFU1/add_1_root_add_0_root_add_275_3/U1_11/CO (SC7P5T_FAX1_A_CSC20L)
                                                         44.75     981.83 r
  MFU1/add_1_root_add_0_root_add_275_3/U1_12/CO (SC7P5T_FAX1_A_CSC20L)
                                                         44.75    1026.58 r
  MFU1/add_1_root_add_0_root_add_275_3/U1_13/CO (SC7P5T_FAX1_A_CSC20L)
                                                         44.81    1071.39 r
  MFU1/add_1_root_add_0_root_add_275_3/U1_14/S (SC7P5T_FAX1_A_CSC20L)
                                                         62.15    1133.53 f
  MFU1/add_1_root_add_0_root_add_275_3/SUM[14] (mfu_DW01_add_26)
                                                          0.00    1133.53 f
  MFU1/add_0_root_add_0_root_add_275_3/B[14] (mfu_DW01_add_25)
                                                          0.00    1133.53 f
  MFU1/add_0_root_add_0_root_add_275_3/U1_14/CO (SC7P5T_FAX1_A_CSC20L)
                                                         37.36    1170.90 f
  MFU1/add_0_root_add_0_root_add_275_3/U1_15/Z (SC7P5T_XOR3X2_CSC20L)
                                                         73.07    1243.97 r
  MFU1/add_0_root_add_0_root_add_275_3/SUM[15] (mfu_DW01_add_25)
                                                          0.00    1243.97 r
  MFU1/U80/Z (SC7P5T_AO222X1_CSC20L)                    127.16    1371.13 r
  MFU1/product[15] (mfu)                                  0.00    1371.13 r
  product[15] (out)                                       0.00    1371.13 r
  data arrival time                                               1371.13

  clock clk (rise edge)                                1960.00    1960.00
  clock network delay (ideal)                             0.00    1960.00
  clock uncertainty                                    -196.00    1764.00
  output external delay                                -392.00    1372.00
  data required time                                              1372.00
  --------------------------------------------------------------------------
  data required time                                              1372.00
  data arrival time                                              -1371.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


1
