// Seed: 1888125974
module module_0 (
    input uwire id_0
);
  assign module_1.type_51 = 0;
  wire id_2, id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input wor id_2,
    output wire id_3,
    output supply0 id_4,
    output tri0 id_5 id_38,
    input wire id_6,
    output supply0 id_7,
    output supply1 id_8,
    input supply1 id_9,
    output wire id_10,
    input tri0 id_11,
    input tri0 id_12,
    output tri0 id_13,
    output tri id_14,
    output supply0 id_15,
    output tri id_16,
    input wire id_17,
    input tri id_18,
    input tri0 id_19,
    input tri id_20,
    input wor id_21,
    input tri1 void id_22,
    input tri0 id_23,
    input tri id_24,
    output wand id_25,
    input tri id_26,
    input tri0 id_27,
    input tri id_28,
    input wor id_29,
    output wand id_30,
    output supply1 id_31,
    input supply1 id_32,
    input wire id_33,
    output wor id_34,
    output supply1 id_35,
    output wand id_36
);
  assign id_30 = id_27;
  module_0 modCall_1 (id_6);
  always_latch id_8 = id_24;
endmodule
