\hypertarget{group___s_p_i___peripheral}{}\section{S\+P\+I}
\label{group___s_p_i___peripheral}\index{S\+P\+I@{S\+P\+I}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___s_p_i___register___accessor___macros}{S\+P\+I -\/ Register accessor macros}
\item 
\hyperlink{group___s_p_i___register___masks}{S\+P\+I Register Masks}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_s_p_i___mem_map}{S\+P\+I\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___s_p_i___peripheral_ga851f64a97b5919c1f99a34db5918b3b4}{S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}~((\hyperlink{group___s_p_i___peripheral_ga7e4e9921e4d56bdbb10a04e77743ff5e}{S\+P\+I\+\_\+\+Mem\+Map\+Ptr})0x4002\+C000u)
\item 
\#define \hyperlink{group___s_p_i___peripheral_gae28fd789e0602a32076c1c13ca39f5af}{S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}~((\hyperlink{group___s_p_i___peripheral_ga7e4e9921e4d56bdbb10a04e77743ff5e}{S\+P\+I\+\_\+\+Mem\+Map\+Ptr})0x4002\+D000u)
\item 
\#define \hyperlink{group___s_p_i___peripheral_ga78714a4b750aa56fc56d1d223a560069}{S\+P\+I2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}~((\hyperlink{group___s_p_i___peripheral_ga7e4e9921e4d56bdbb10a04e77743ff5e}{S\+P\+I\+\_\+\+Mem\+Map\+Ptr})0x400\+A\+C000u)
\item 
\#define \hyperlink{group___s_p_i___peripheral_ga3a16fecfe27c2052ab60e014be3f66f6}{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}~\{ \hyperlink{group___s_p_i___peripheral_ga851f64a97b5919c1f99a34db5918b3b4}{S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}, \hyperlink{group___s_p_i___peripheral_gae28fd789e0602a32076c1c13ca39f5af}{S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}, \hyperlink{group___s_p_i___peripheral_ga78714a4b750aa56fc56d1d223a560069}{S\+P\+I2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_s_p_i___mem_map}{S\+P\+I\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___s_p_i___peripheral_ga7e4e9921e4d56bdbb10a04e77743ff5e}{S\+P\+I\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___s_p_i___peripheral_ga851f64a97b5919c1f99a34db5918b3b4}{}\index{S\+P\+I@{S\+P\+I}!S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}}
\index{S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}!S\+P\+I@{S\+P\+I}}
\subsubsection[{S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R~(({\bf S\+P\+I\+\_\+\+Mem\+Map\+Ptr})0x4002\+C000u)}\label{group___s_p_i___peripheral_ga851f64a97b5919c1f99a34db5918b3b4}
Peripheral S\+P\+I0 base pointer \hypertarget{group___s_p_i___peripheral_gae28fd789e0602a32076c1c13ca39f5af}{}\index{S\+P\+I@{S\+P\+I}!S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}}
\index{S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}!S\+P\+I@{S\+P\+I}}
\subsubsection[{S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R~(({\bf S\+P\+I\+\_\+\+Mem\+Map\+Ptr})0x4002\+D000u)}\label{group___s_p_i___peripheral_gae28fd789e0602a32076c1c13ca39f5af}
Peripheral S\+P\+I1 base pointer \hypertarget{group___s_p_i___peripheral_ga78714a4b750aa56fc56d1d223a560069}{}\index{S\+P\+I@{S\+P\+I}!S\+P\+I2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{S\+P\+I2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}}
\index{S\+P\+I2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{S\+P\+I2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}!S\+P\+I@{S\+P\+I}}
\subsubsection[{S\+P\+I2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R~(({\bf S\+P\+I\+\_\+\+Mem\+Map\+Ptr})0x400\+A\+C000u)}\label{group___s_p_i___peripheral_ga78714a4b750aa56fc56d1d223a560069}
Peripheral S\+P\+I2 base pointer \hypertarget{group___s_p_i___peripheral_ga3a16fecfe27c2052ab60e014be3f66f6}{}\index{S\+P\+I@{S\+P\+I}!S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}}
\index{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}!S\+P\+I@{S\+P\+I}}
\subsubsection[{S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S~\{ {\bf S\+P\+I0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}, {\bf S\+P\+I1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}, {\bf S\+P\+I2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}}\label{group___s_p_i___peripheral_ga3a16fecfe27c2052ab60e014be3f66f6}
Array initializer of S\+P\+I peripheral base pointers 

\subsection{Typedef Documentation}
\hypertarget{group___s_p_i___peripheral_ga7e4e9921e4d56bdbb10a04e77743ff5e}{}\index{S\+P\+I@{S\+P\+I}!S\+P\+I\+\_\+\+Mem\+Map\+Ptr@{S\+P\+I\+\_\+\+Mem\+Map\+Ptr}}
\index{S\+P\+I\+\_\+\+Mem\+Map\+Ptr@{S\+P\+I\+\_\+\+Mem\+Map\+Ptr}!S\+P\+I@{S\+P\+I}}
\subsubsection[{S\+P\+I\+\_\+\+Mem\+Map\+Ptr}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf S\+P\+I\+\_\+\+Mem\+Map}$\ast$ {\bf S\+P\+I\+\_\+\+Mem\+Map\+Ptr}}\label{group___s_p_i___peripheral_ga7e4e9921e4d56bdbb10a04e77743ff5e}
S\+P\+I -\/ Peripheral register structure 