INFO-FLOW: Workspace /home/francesco/workspace/detector_solid/solution2 opened at Mon Oct 17 15:14:09 CEST 2022
Execute     ap_set_clock -name default -period 18 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 18ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/francesco/tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 1.52 sec.
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.63 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=faultDetectorMicro 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=faultDetectorMicro
Execute     config_export -display_name=faultDetectorMicro 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/francesco/workspace/ip_repo 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/francesco/workspace/ip_repo
Execute     config_export -output=/home/francesco/workspace/ip_repo 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=20 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=20
Execute     config_export -vivado_clock=20 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_slave_interface=none 
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=none
Execute     config_interface -default_slave_interface=none 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -s_axilite_sw_reset=1 
INFO: [HLS 200-1464] Running solution command: config_interface -s_axilite_sw_reset=1
Execute     config_interface -s_axilite_sw_reset=1 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 1.65 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 18 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 18 -name default 
Execute   config_export -display_name faultDetectorMicro -format ip_catalog -output /home/francesco/workspace/ip_repo -rtl verilog -vivado_clock 20 
INFO: [HLS 200-1510] Running: config_export -display_name faultDetectorMicro -format ip_catalog -output /home/francesco/workspace/ip_repo -rtl verilog -vivado_clock 20 
Execute   config_interface -default_slave_interface none -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -s_axilite_sw_reset 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface none -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -s_axilite_sw_reset 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./detector_solid/solution2/directives.tcl 
INFO: [HLS 200-1510] Running: source ./detector_solid/solution2/directives.tcl
Execute     set_directive_top -name run run 
INFO: [HLS 200-1510] Running: set_directive_top -name run run 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.456 GB.
INFO: [HLS 200-10] Analyzing design file 'detector_solid/abs_solid_detector.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling detector_solid/abs_solid_detector.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang detector_solid/abs_solid_detector.cpp -foptimization-record-file=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.cpp.clang.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.cpp.clang.err.log 
Command       ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top run -name=run 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/clang.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/clang.err.log 
Command       ap_eval done; 2.46 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/.systemc_flag -fix-errors /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.47 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/all.directive.json -fix-errors /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.85 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 2.48 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 5.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 4.61 sec.
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 5.01 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 2.64 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:496:38)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:497:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (detector_solid/abs_solid_detector.cpp:497:40)
Execute       send_msg_by_id WARNING @200-471@%s%s 3 detector_solid/abs_solid_detector.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file detector_solid/abs_solid_detector.cpp
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.bc -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.pp.0.cpp.clang.err.log 
Command       ap_eval done; 2.95 sec.
WARNING: [HLS 207-5292] unused parameter 'outcomeInRam' (detector_solid/abs_solid_detector.cpp:502:16)
WARNING: [HLS 207-5292] unused parameter 'errorInTask' (detector_solid/abs_solid_detector.cpp:502:35)
WARNING: [HLS 207-5292] unused parameter 'failedTaskExecutionIds' (detector_solid/abs_solid_detector.cpp:502:63)
WARNING: [HLS 207-5292] unused parameter 'failedTask' (detector_solid/abs_solid_detector.cpp:502:156)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.86 seconds. CPU system time: 0.98 seconds. Elapsed time: 21.28 seconds; current allocated memory: 460.918 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc -args  "/home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.g.bc"  
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution2/.autopilot/db/abs_solid_detector.g.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.1.lower.bc -args /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.1.lower.bc > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.2.m1.bc -args /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.2.m1.bc > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.41 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.41 sec.
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.3.fpc.bc -args /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=run -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=run -reflow-float-conversion -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.3.fpc.bc > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.86 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.86 sec.
Execute       run_link_or_opt -out /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.4.m2.bc -args /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.4.m2.bc > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.5.gdce.bc -args /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=run 
Execute         ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=run -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.5.gdce.bc > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=run -mllvm -hls-db-dir -mllvm /home/francesco/workspace/detector_solid/solution2/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/francesco/workspace/detector_solid/solution2/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=false -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.5.gdce.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 1.24 sec.
INFO: [HLS 214-291] Loop 'insert_point_label5' is marked as complete unroll implied by the pipeline pragma (detector_solid/abs_solid_detector.cpp:287:25)
INFO: [HLS 214-186] Unrolling loop 'insert_point_label5' (detector_solid/abs_solid_detector.cpp:287:25) in function 'insert_point' completely with a factor of 8 (detector_solid/abs_solid_detector.cpp:236:0)
INFO: [HLS 214-178] Inlining function 'setProcessingState(char*, bool)' into 'read_data(ap_uint<8>*, ap_uint<8>*, ap_uint<8>*, ap_uint<16>*, float*, controlStr*, char*)' (detector_solid/abs_solid_detector.cpp:467:0)
INFO: [HLS 214-178] Inlining function 'std::isnan(float)' into 'is_valid(float const*)' (detector_solid/abs_solid_detector.cpp:68:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'run_test(bool*, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:450:0)
INFO: [HLS 214-178] Inlining function 'hasRegion(REGION_T const*, ap_uint<8>, float const*)' into 'run_test(bool*, REGION_T*, ap_uint<8>, float*)' (detector_solid/abs_solid_detector.cpp:450:0)
INFO: [HLS 214-178] Inlining function 'is_valid(float const*)' into 'insert_point(REGION_T*, ap_uint<8>&, float const*)' (detector_solid/abs_solid_detector.cpp:236:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL22failedTaskExecutionIds': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:599:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL9n_regions': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:598:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.center': Cyclic partitioning with factor 2 on dimension 2. (detector_solid/abs_solid_detector.cpp:597:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.max': Cyclic partitioning with factor 2 on dimension 2. (detector_solid/abs_solid_detector.cpp:597:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL7regions.min': Cyclic partitioning with factor 2 on dimension 2. (detector_solid/abs_solid_detector.cpp:597:0)
INFO: [HLS 214-248] Applying array_partition to 'AOV': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:492:9)
INFO: [HLS 214-248] Applying array_partition to 'AOV': Complete partitioning on dimension 1. (detector_solid/abs_solid_detector.cpp:509:8)
INFO: [HLS 214-241] Aggregating scalar variable 'failedTask' with compact=bit mode in 16-bits (detector_solid/abs_solid_detector.cpp:616:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/francesco/workspace/detector_solid/solution2/.autopilot/db/../../../kernel.xml -> /home/francesco/workspace/detector_solid/solution2/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.45 seconds. CPU system time: 0.38 seconds. Elapsed time: 4.82 seconds; current allocated memory: 461.754 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 461.754 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top run -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.0.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.57 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 480.578 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.1.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.34 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.2.prechk.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 502.941 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.g.1.bc to /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/francesco/workspace/detector_solid/solution2/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.o.1.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'writeOutcome' automatically.
INFO: [XFORM 203-510] Pipelining loop 'is_valid_label2' (detector_solid/abs_solid_detector.cpp:70) in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_2' (detector_solid/abs_solid_detector.cpp:55) in function 'run_test' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'read_data.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'read_data' automatically.
INFO: [XFORM 203-510] Pipelining loop 'is_valid_label2' (detector_solid/abs_solid_detector.cpp:70) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label4' (detector_solid/abs_solid_detector.cpp:242) in function 'insert_point' automatically.
INFO: [XFORM 203-510] Pipelining loop 'insert_point_label6' (detector_solid/abs_solid_detector.cpp:348) in function 'insert_point' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'runTest' (detector_solid/abs_solid_detector.cpp:486:1), detected/extracted 6 process function(s): 
	 'entry_proc17'
	 'read_data.1'
	 'runTest_Block_entry6987_proc'
	 'run_test'
	 'runTest_Block_entry6989_proc'
	 'runTest_Block_entry6990_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'runTrain' (detector_solid/abs_solid_detector.cpp:505:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'read_data'
	 'runTrain_Block_entry174_proc'.
Command         transform done; 2.03 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.o.1.tmp.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (detector_solid/abs_solid_detector.cpp:265:9) to (detector_solid/abs_solid_detector.cpp:262:22) in function 'insert_point'... converting 4 basic blocks.
Command         transform done; 0.62 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.66 seconds; current allocated memory: 550.648 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.o.2.bc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_1' (detector_solid/abs_solid_detector.cpp:49:27) in function 'run_test' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'outcome.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions' (detector_solid/abs_solid_detector.cpp:649:35)
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'dest.AOV' 
INFO: [HLS 200-472] Inferring partial write operation for 'regions_center_0' (detector_solid/abs_solid_detector.cpp:243:89)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_max_0' (detector_solid/abs_solid_detector.cpp:243:58)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min_0' (detector_solid/abs_solid_detector.cpp:243:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min_0' (detector_solid/abs_solid_detector.cpp:350:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_max_0' (detector_solid/abs_solid_detector.cpp:353:30)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_center_0' (detector_solid/abs_solid_detector.cpp:355:32)
INFO: [HLS 200-472] Inferring partial write operation for 'regions_min_0' (detector_solid/abs_solid_detector.cpp:367:20)
WARNING: [HLS 200-1450] Process read_data.1 has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process run_test has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process runTest_Block_entry6990_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1450] Process read_data has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process runTrain_Block_entry174_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 2.62 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.62 seconds; current allocated memory: 816.852 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 7.27 sec.
Command     elaborate done; 33.37 sec.
Execute     ap_eval exec zip -j /home/francesco/workspace/detector_solid/solution2/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'run' ...
Execute       ap_set_top_model run 
WARNING: [SYN 201-103] Legalizing function name 'read_data.1_Pipeline_1' to 'read_data_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'read_data.1' to 'read_data_1'.
Execute       get_model_list run -filter all-wo-channel -topdown 
Execute       preproc_iomode -model run 
Execute       preproc_iomode -model runTest 
Execute       preproc_iomode -model runTest_Block_entry6990_proc 
Execute       preproc_iomode -model writeOutcome 
Execute       preproc_iomode -model writeOutcome_Pipeline_1 
Execute       preproc_iomode -model runTest_Block_entry6989_proc 
Execute       preproc_iomode -model run_test 
Execute       preproc_iomode -model run_test_Pipeline_VITIS_LOOP_55_2 
Execute       preproc_iomode -model run_test_Pipeline_is_valid_label2 
Execute       preproc_iomode -model runTest_Block_entry6987_proc 
Execute       preproc_iomode -model read_data.1 
Execute       preproc_iomode -model read_data.1_Pipeline_1 
Execute       preproc_iomode -model entry_proc17 
Execute       preproc_iomode -model runTrain 
Execute       preproc_iomode -model runTrain_Block_entry174_proc 
Execute       preproc_iomode -model insert_point2 
Execute       preproc_iomode -model insert_point2_Pipeline_insert_point_label6 
Execute       preproc_iomode -model insert_point2_Pipeline_VITIS_LOOP_262_1 
Execute       preproc_iomode -model insert_point2_Pipeline_insert_point_label4 
Execute       preproc_iomode -model insert_point2_Pipeline_is_valid_label2 
Execute       preproc_iomode -model read_data 
Execute       preproc_iomode -model read_data_Pipeline_1 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list run -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc read_data_Pipeline_1 read_data insert_point2_Pipeline_is_valid_label2 insert_point2_Pipeline_insert_point_label4 insert_point2_Pipeline_VITIS_LOOP_262_1 insert_point2_Pipeline_insert_point_label6 insert_point2 runTrain_Block_entry174_proc runTrain entry_proc17 read_data.1_Pipeline_1 read_data.1 runTest_Block_entry6987_proc run_test_Pipeline_is_valid_label2 run_test_Pipeline_VITIS_LOOP_55_2 run_test runTest_Block_entry6989_proc writeOutcome_Pipeline_1 writeOutcome runTest_Block_entry6990_proc runTest run
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : read_data_Pipeline_1 ...
Execute       set_default_model read_data_Pipeline_1 
Execute       apply_spec_resource_limit read_data_Pipeline_1 
INFO-FLOW: Configuring Module : read_data ...
Execute       set_default_model read_data 
Execute       apply_spec_resource_limit read_data 
INFO-FLOW: Configuring Module : insert_point2_Pipeline_is_valid_label2 ...
Execute       set_default_model insert_point2_Pipeline_is_valid_label2 
Execute       apply_spec_resource_limit insert_point2_Pipeline_is_valid_label2 
INFO-FLOW: Configuring Module : insert_point2_Pipeline_insert_point_label4 ...
Execute       set_default_model insert_point2_Pipeline_insert_point_label4 
Execute       apply_spec_resource_limit insert_point2_Pipeline_insert_point_label4 
INFO-FLOW: Configuring Module : insert_point2_Pipeline_VITIS_LOOP_262_1 ...
Execute       set_default_model insert_point2_Pipeline_VITIS_LOOP_262_1 
Execute       apply_spec_resource_limit insert_point2_Pipeline_VITIS_LOOP_262_1 
INFO-FLOW: Configuring Module : insert_point2_Pipeline_insert_point_label6 ...
Execute       set_default_model insert_point2_Pipeline_insert_point_label6 
Execute       apply_spec_resource_limit insert_point2_Pipeline_insert_point_label6 
INFO-FLOW: Configuring Module : insert_point2 ...
Execute       set_default_model insert_point2 
Execute       apply_spec_resource_limit insert_point2 
INFO-FLOW: Configuring Module : runTrain_Block_entry174_proc ...
Execute       set_default_model runTrain_Block_entry174_proc 
Execute       apply_spec_resource_limit runTrain_Block_entry174_proc 
INFO-FLOW: Configuring Module : runTrain ...
Execute       set_default_model runTrain 
Execute       apply_spec_resource_limit runTrain 
INFO-FLOW: Configuring Module : entry_proc17 ...
Execute       set_default_model entry_proc17 
Execute       apply_spec_resource_limit entry_proc17 
INFO-FLOW: Configuring Module : read_data.1_Pipeline_1 ...
Execute       set_default_model read_data.1_Pipeline_1 
Execute       apply_spec_resource_limit read_data.1_Pipeline_1 
INFO-FLOW: Configuring Module : read_data.1 ...
Execute       set_default_model read_data.1 
Execute       apply_spec_resource_limit read_data.1 
INFO-FLOW: Configuring Module : runTest_Block_entry6987_proc ...
Execute       set_default_model runTest_Block_entry6987_proc 
Execute       apply_spec_resource_limit runTest_Block_entry6987_proc 
INFO-FLOW: Configuring Module : run_test_Pipeline_is_valid_label2 ...
Execute       set_default_model run_test_Pipeline_is_valid_label2 
Execute       apply_spec_resource_limit run_test_Pipeline_is_valid_label2 
INFO-FLOW: Configuring Module : run_test_Pipeline_VITIS_LOOP_55_2 ...
Execute       set_default_model run_test_Pipeline_VITIS_LOOP_55_2 
Execute       apply_spec_resource_limit run_test_Pipeline_VITIS_LOOP_55_2 
INFO-FLOW: Configuring Module : run_test ...
Execute       set_default_model run_test 
Execute       apply_spec_resource_limit run_test 
INFO-FLOW: Configuring Module : runTest_Block_entry6989_proc ...
Execute       set_default_model runTest_Block_entry6989_proc 
Execute       apply_spec_resource_limit runTest_Block_entry6989_proc 
INFO-FLOW: Configuring Module : writeOutcome_Pipeline_1 ...
Execute       set_default_model writeOutcome_Pipeline_1 
Execute       apply_spec_resource_limit writeOutcome_Pipeline_1 
INFO-FLOW: Configuring Module : writeOutcome ...
Execute       set_default_model writeOutcome 
Execute       apply_spec_resource_limit writeOutcome 
INFO-FLOW: Configuring Module : runTest_Block_entry6990_proc ...
Execute       set_default_model runTest_Block_entry6990_proc 
Execute       apply_spec_resource_limit runTest_Block_entry6990_proc 
INFO-FLOW: Configuring Module : runTest ...
Execute       set_default_model runTest 
Execute       apply_spec_resource_limit runTest 
INFO-FLOW: Configuring Module : run ...
Execute       set_default_model run 
Execute       apply_spec_resource_limit run 
INFO-FLOW: Model list for preprocess: entry_proc read_data_Pipeline_1 read_data insert_point2_Pipeline_is_valid_label2 insert_point2_Pipeline_insert_point_label4 insert_point2_Pipeline_VITIS_LOOP_262_1 insert_point2_Pipeline_insert_point_label6 insert_point2 runTrain_Block_entry174_proc runTrain entry_proc17 read_data.1_Pipeline_1 read_data.1 runTest_Block_entry6987_proc run_test_Pipeline_is_valid_label2 run_test_Pipeline_VITIS_LOOP_55_2 run_test runTest_Block_entry6989_proc writeOutcome_Pipeline_1 writeOutcome runTest_Block_entry6990_proc runTest run
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: read_data_Pipeline_1 ...
Execute       set_default_model read_data_Pipeline_1 
Execute       cdfg_preprocess -model read_data_Pipeline_1 
Execute       rtl_gen_preprocess read_data_Pipeline_1 
INFO-FLOW: Preprocessing Module: read_data ...
Execute       set_default_model read_data 
Execute       cdfg_preprocess -model read_data 
Execute       rtl_gen_preprocess read_data 
INFO-FLOW: Preprocessing Module: insert_point2_Pipeline_is_valid_label2 ...
Execute       set_default_model insert_point2_Pipeline_is_valid_label2 
Execute       cdfg_preprocess -model insert_point2_Pipeline_is_valid_label2 
Execute       rtl_gen_preprocess insert_point2_Pipeline_is_valid_label2 
INFO-FLOW: Preprocessing Module: insert_point2_Pipeline_insert_point_label4 ...
Execute       set_default_model insert_point2_Pipeline_insert_point_label4 
Execute       cdfg_preprocess -model insert_point2_Pipeline_insert_point_label4 
Execute       rtl_gen_preprocess insert_point2_Pipeline_insert_point_label4 
INFO-FLOW: Preprocessing Module: insert_point2_Pipeline_VITIS_LOOP_262_1 ...
Execute       set_default_model insert_point2_Pipeline_VITIS_LOOP_262_1 
Execute       cdfg_preprocess -model insert_point2_Pipeline_VITIS_LOOP_262_1 
Execute       rtl_gen_preprocess insert_point2_Pipeline_VITIS_LOOP_262_1 
INFO-FLOW: Preprocessing Module: insert_point2_Pipeline_insert_point_label6 ...
Execute       set_default_model insert_point2_Pipeline_insert_point_label6 
Execute       cdfg_preprocess -model insert_point2_Pipeline_insert_point_label6 
Execute       rtl_gen_preprocess insert_point2_Pipeline_insert_point_label6 
INFO-FLOW: Preprocessing Module: insert_point2 ...
Execute       set_default_model insert_point2 
Execute       cdfg_preprocess -model insert_point2 
Execute       rtl_gen_preprocess insert_point2 
INFO-FLOW: Preprocessing Module: runTrain_Block_entry174_proc ...
Execute       set_default_model runTrain_Block_entry174_proc 
Execute       cdfg_preprocess -model runTrain_Block_entry174_proc 
Execute       rtl_gen_preprocess runTrain_Block_entry174_proc 
INFO-FLOW: Preprocessing Module: runTrain ...
Execute       set_default_model runTrain 
Execute       cdfg_preprocess -model runTrain 
Execute       rtl_gen_preprocess runTrain 
INFO-FLOW: Preprocessing Module: entry_proc17 ...
Execute       set_default_model entry_proc17 
Execute       cdfg_preprocess -model entry_proc17 
Execute       rtl_gen_preprocess entry_proc17 
INFO-FLOW: Preprocessing Module: read_data.1_Pipeline_1 ...
Execute       set_default_model read_data.1_Pipeline_1 
Execute       cdfg_preprocess -model read_data.1_Pipeline_1 
Execute       rtl_gen_preprocess read_data.1_Pipeline_1 
INFO-FLOW: Preprocessing Module: read_data.1 ...
Execute       set_default_model read_data.1 
Execute       cdfg_preprocess -model read_data.1 
Execute       rtl_gen_preprocess read_data.1 
INFO-FLOW: Preprocessing Module: runTest_Block_entry6987_proc ...
Execute       set_default_model runTest_Block_entry6987_proc 
Execute       cdfg_preprocess -model runTest_Block_entry6987_proc 
Execute       rtl_gen_preprocess runTest_Block_entry6987_proc 
INFO-FLOW: Preprocessing Module: run_test_Pipeline_is_valid_label2 ...
Execute       set_default_model run_test_Pipeline_is_valid_label2 
Execute       cdfg_preprocess -model run_test_Pipeline_is_valid_label2 
Execute       rtl_gen_preprocess run_test_Pipeline_is_valid_label2 
INFO-FLOW: Preprocessing Module: run_test_Pipeline_VITIS_LOOP_55_2 ...
Execute       set_default_model run_test_Pipeline_VITIS_LOOP_55_2 
Execute       cdfg_preprocess -model run_test_Pipeline_VITIS_LOOP_55_2 
Execute       rtl_gen_preprocess run_test_Pipeline_VITIS_LOOP_55_2 
INFO-FLOW: Preprocessing Module: run_test ...
Execute       set_default_model run_test 
Execute       cdfg_preprocess -model run_test 
Execute       rtl_gen_preprocess run_test 
INFO-FLOW: Preprocessing Module: runTest_Block_entry6989_proc ...
Execute       set_default_model runTest_Block_entry6989_proc 
Execute       cdfg_preprocess -model runTest_Block_entry6989_proc 
Execute       rtl_gen_preprocess runTest_Block_entry6989_proc 
INFO-FLOW: Preprocessing Module: writeOutcome_Pipeline_1 ...
Execute       set_default_model writeOutcome_Pipeline_1 
Execute       cdfg_preprocess -model writeOutcome_Pipeline_1 
Execute       rtl_gen_preprocess writeOutcome_Pipeline_1 
INFO-FLOW: Preprocessing Module: writeOutcome ...
Execute       set_default_model writeOutcome 
Execute       cdfg_preprocess -model writeOutcome 
Execute       rtl_gen_preprocess writeOutcome 
INFO-FLOW: Preprocessing Module: runTest_Block_entry6990_proc ...
Execute       set_default_model runTest_Block_entry6990_proc 
Execute       cdfg_preprocess -model runTest_Block_entry6990_proc 
Execute       rtl_gen_preprocess runTest_Block_entry6990_proc 
INFO-FLOW: Preprocessing Module: runTest ...
Execute       set_default_model runTest 
Execute       cdfg_preprocess -model runTest 
Execute       rtl_gen_preprocess runTest 
INFO-FLOW: Preprocessing Module: run ...
Execute       set_default_model run 
Execute       cdfg_preprocess -model run 
Execute       rtl_gen_preprocess run 
INFO-FLOW: Model list for synthesis: entry_proc read_data_Pipeline_1 read_data insert_point2_Pipeline_is_valid_label2 insert_point2_Pipeline_insert_point_label4 insert_point2_Pipeline_VITIS_LOOP_262_1 insert_point2_Pipeline_insert_point_label6 insert_point2 runTrain_Block_entry174_proc runTrain entry_proc17 read_data.1_Pipeline_1 read_data.1 runTest_Block_entry6987_proc run_test_Pipeline_is_valid_label2 run_test_Pipeline_VITIS_LOOP_55_2 run_test runTest_Block_entry6989_proc writeOutcome_Pipeline_1 writeOutcome runTest_Block_entry6990_proc runTest run
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 821.105 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 821.570 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_data_Pipeline_1 
Execute       schedule -model read_data_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 822.961 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling read_data_Pipeline_1.
Execute       set_default_model read_data_Pipeline_1 
Execute       bind -model read_data_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 822.961 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding read_data_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_data 
Execute       schedule -model read_data 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 823.398 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data.sched.adb -f 
INFO-FLOW: Finish scheduling read_data.
Execute       set_default_model read_data 
Execute       bind -model read_data 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 823.398 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data.bind.adb -f 
INFO-FLOW: Finish binding read_data.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point2_Pipeline_is_valid_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point2_Pipeline_is_valid_label2 
Execute       schedule -model insert_point2_Pipeline_is_valid_label2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'is_valid_label2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln73_2', detector_solid/abs_solid_detector.cpp:73)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'is_valid_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 824.258 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_is_valid_label2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_is_valid_label2.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point2_Pipeline_is_valid_label2.
Execute       set_default_model insert_point2_Pipeline_is_valid_label2 
Execute       bind -model insert_point2_Pipeline_is_valid_label2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 824.258 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_is_valid_label2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_is_valid_label2.bind.adb -f 
INFO-FLOW: Finish binding insert_point2_Pipeline_is_valid_label2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point2_Pipeline_insert_point_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point2_Pipeline_insert_point_label4 
Execute       schedule -model insert_point2_Pipeline_insert_point_label4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'insert_point_label4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 824.770 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label4.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point2_Pipeline_insert_point_label4.
Execute       set_default_model insert_point2_Pipeline_insert_point_label4 
Execute       bind -model insert_point2_Pipeline_insert_point_label4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 824.770 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label4.bind.adb -f 
INFO-FLOW: Finish binding insert_point2_Pipeline_insert_point_label4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point2_Pipeline_VITIS_LOOP_262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point2_Pipeline_VITIS_LOOP_262_1 
Execute       schedule -model insert_point2_Pipeline_VITIS_LOOP_262_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_262_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 47, loop 'VITIS_LOOP_262_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.64 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 831.824 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_VITIS_LOOP_262_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.45 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_VITIS_LOOP_262_1.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point2_Pipeline_VITIS_LOOP_262_1.
Execute       set_default_model insert_point2_Pipeline_VITIS_LOOP_262_1 
Execute       bind -model insert_point2_Pipeline_VITIS_LOOP_262_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.25 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 831.824 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_VITIS_LOOP_262_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.78 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_VITIS_LOOP_262_1.bind.adb -f 
INFO-FLOW: Finish binding insert_point2_Pipeline_VITIS_LOOP_262_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point2_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point2_Pipeline_insert_point_label6 
Execute       schedule -model insert_point2_Pipeline_insert_point_label6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'insert_point_label6'.
WARNING: [HLS 200-885] The II Violation in module 'insert_point2_Pipeline_insert_point_label6' (loop 'insert_point_label6'): Unable to schedule 'load' operation ('regions_min_0_load_1', detector_solid/abs_solid_detector.cpp:349) on array 'regions_min_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'regions_min_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'insert_point_label6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 0.95 seconds; current allocated memory: 832.941 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label6.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point2_Pipeline_insert_point_label6.
Execute       set_default_model insert_point2_Pipeline_insert_point_label6 
Execute       bind -model insert_point2_Pipeline_insert_point_label6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 832.941 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label6.bind.adb -f 
INFO-FLOW: Finish binding insert_point2_Pipeline_insert_point_label6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_point2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model insert_point2 
Execute       schedule -model insert_point2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.31 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 836.105 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2.sched.adb -f 
INFO-FLOW: Finish scheduling insert_point2.
Execute       set_default_model insert_point2 
Execute       bind -model insert_point2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 836.105 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.55 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2.bind.adb -f 
INFO-FLOW: Finish binding insert_point2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrain_Block_entry174_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runTrain_Block_entry174_proc 
Execute       schedule -model runTrain_Block_entry174_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.74 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain_Block_entry174_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain_Block_entry174_proc.sched.adb -f 
INFO-FLOW: Finish scheduling runTrain_Block_entry174_proc.
Execute       set_default_model runTrain_Block_entry174_proc 
Execute       bind -model runTrain_Block_entry174_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.43 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain_Block_entry174_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.59 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain_Block_entry174_proc.bind.adb -f 
INFO-FLOW: Finish binding runTrain_Block_entry174_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTrain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runTrain 
Execute       schedule -model runTrain 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain.sched.adb -f 
INFO-FLOW: Finish scheduling runTrain.
Execute       set_default_model runTrain 
Execute       bind -model runTrain 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.58 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain.bind.adb -f 
INFO-FLOW: Finish binding runTrain.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc17 
Execute       schedule -model entry_proc17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc17.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc17.
Execute       set_default_model entry_proc17 
Execute       bind -model entry_proc17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc17.bind.adb -f 
INFO-FLOW: Finish binding entry_proc17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_data.1_Pipeline_1 
Execute       schedule -model read_data.1_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling read_data.1_Pipeline_1.
Execute       set_default_model read_data.1_Pipeline_1 
Execute       bind -model read_data.1_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding read_data.1_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_data.1 
Execute       schedule -model read_data.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1.sched.adb -f 
INFO-FLOW: Finish scheduling read_data.1.
Execute       set_default_model read_data.1 
Execute       bind -model read_data.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1.bind.adb -f 
INFO-FLOW: Finish binding read_data.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTest_Block_entry6987_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runTest_Block_entry6987_proc 
Execute       schedule -model runTest_Block_entry6987_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6987_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6987_proc.sched.adb -f 
INFO-FLOW: Finish scheduling runTest_Block_entry6987_proc.
Execute       set_default_model runTest_Block_entry6987_proc 
Execute       bind -model runTest_Block_entry6987_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6987_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6987_proc.bind.adb -f 
INFO-FLOW: Finish binding runTest_Block_entry6987_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test_Pipeline_is_valid_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run_test_Pipeline_is_valid_label2 
Execute       schedule -model run_test_Pipeline_is_valid_label2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'is_valid_label2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln73_1', detector_solid/abs_solid_detector.cpp:73)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'is_valid_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_is_valid_label2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_is_valid_label2.sched.adb -f 
INFO-FLOW: Finish scheduling run_test_Pipeline_is_valid_label2.
Execute       set_default_model run_test_Pipeline_is_valid_label2 
Execute       bind -model run_test_Pipeline_is_valid_label2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_is_valid_label2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_is_valid_label2.bind.adb -f 
INFO-FLOW: Finish binding run_test_Pipeline_is_valid_label2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test_Pipeline_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run_test_Pipeline_VITIS_LOOP_55_2 
Execute       schedule -model run_test_Pipeline_VITIS_LOOP_55_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln59_1', detector_solid/abs_solid_detector.cpp:59)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln59_1', detector_solid/abs_solid_detector.cpp:59)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln59_2', detector_solid/abs_solid_detector.cpp:59)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln59_2', detector_solid/abs_solid_detector.cpp:59)) in the first pipeline iteration (II = 4 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'VITIS_LOOP_55_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_55_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_55_2.sched.adb -f 
INFO-FLOW: Finish scheduling run_test_Pipeline_VITIS_LOOP_55_2.
Execute       set_default_model run_test_Pipeline_VITIS_LOOP_55_2 
Execute       bind -model run_test_Pipeline_VITIS_LOOP_55_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_55_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_55_2.bind.adb -f 
INFO-FLOW: Finish binding run_test_Pipeline_VITIS_LOOP_55_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run_test 
Execute       schedule -model run_test 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.sched.adb -f 
INFO-FLOW: Finish scheduling run_test.
Execute       set_default_model run_test 
Execute       bind -model run_test 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.bind.adb -f 
INFO-FLOW: Finish binding run_test.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTest_Block_entry6989_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runTest_Block_entry6989_proc 
Execute       schedule -model runTest_Block_entry6989_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6989_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6989_proc.sched.adb -f 
INFO-FLOW: Finish scheduling runTest_Block_entry6989_proc.
Execute       set_default_model runTest_Block_entry6989_proc 
Execute       bind -model runTest_Block_entry6989_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6989_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6989_proc.bind.adb -f 
INFO-FLOW: Finish binding runTest_Block_entry6989_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model writeOutcome_Pipeline_1 
Execute       schedule -model writeOutcome_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling writeOutcome_Pipeline_1.
Execute       set_default_model writeOutcome_Pipeline_1 
Execute       bind -model writeOutcome_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding writeOutcome_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model writeOutcome 
Execute       schedule -model writeOutcome 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.sched.adb -f 
INFO-FLOW: Finish scheduling writeOutcome.
Execute       set_default_model writeOutcome 
Execute       bind -model writeOutcome 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.bind.adb -f 
INFO-FLOW: Finish binding writeOutcome.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTest_Block_entry6990_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runTest_Block_entry6990_proc 
Execute       schedule -model runTest_Block_entry6990_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6990_proc.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6990_proc.sched.adb -f 
INFO-FLOW: Finish scheduling runTest_Block_entry6990_proc.
Execute       set_default_model runTest_Block_entry6990_proc 
Execute       bind -model runTest_Block_entry6990_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6990_proc.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6990_proc.bind.adb -f 
INFO-FLOW: Finish binding runTest_Block_entry6990_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'runTest' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model runTest 
Execute       schedule -model runTest 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO AOV_c95_channel (from read_data_1_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO AOV_1_c96_channel (from read_data_1_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO AOV_2_c97_channel (from read_data_1_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO AOV_3_c98_channel (from read_data_1_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO AOV_4_c99_channel (from read_data_1_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO AOV_5_c100_channel (from read_data_1_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO AOV_6_c101_channel (from read_data_1_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO AOV_7_c102_channel (from read_data_1_U0 to run_test_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO checkId_V_load_loc_channel (from runTest_Block_entry6987_proc_U0 to runTest_Block_entry6990_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_loc_channel (from runTest_Block_entry6989_proc_U0 to runTest_Block_entry6990_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO taskId_V_load_cast_loc_channel (from runTest_Block_entry6989_proc_U0 to runTest_Block_entry6990_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO executionId_V_load_loc_channel (from runTest_Block_entry6989_proc_U0 to runTest_Block_entry6990_proc_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO uniId_V_load_loc_channel (from runTest_Block_entry6989_proc_U0 to runTest_Block_entry6990_proc_U0) to 3 to improve performance and/or avoid deadlocks.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest.sched.adb -f 
INFO-FLOW: Finish scheduling runTest.
Execute       set_default_model runTest 
Execute       bind -model runTest 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 857.926 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest.bind.adb -f 
INFO-FLOW: Finish binding runTest.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model run 
Execute       schedule -model run 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.26 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 864.340 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.sched.adb -f 
INFO-FLOW: Finish scheduling run.
Execute       set_default_model run 
Execute       bind -model run 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.31 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 878.375 MB.
Execute       syn_report -verbosereport -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.71 sec.
Execute       db_write -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.bind.adb -f 
INFO-FLOW: Finish binding run.
Execute       get_model_list run -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess read_data_Pipeline_1 
Execute       rtl_gen_preprocess read_data 
Execute       rtl_gen_preprocess insert_point2_Pipeline_is_valid_label2 
Execute       rtl_gen_preprocess insert_point2_Pipeline_insert_point_label4 
Execute       rtl_gen_preprocess insert_point2_Pipeline_VITIS_LOOP_262_1 
Execute       rtl_gen_preprocess insert_point2_Pipeline_insert_point_label6 
Execute       rtl_gen_preprocess insert_point2 
Execute       rtl_gen_preprocess runTrain_Block_entry174_proc 
Execute       rtl_gen_preprocess runTrain 
Execute       rtl_gen_preprocess entry_proc17 
Execute       rtl_gen_preprocess read_data.1_Pipeline_1 
Execute       rtl_gen_preprocess read_data.1 
Execute       rtl_gen_preprocess runTest_Block_entry6987_proc 
Execute       rtl_gen_preprocess run_test_Pipeline_is_valid_label2 
Execute       rtl_gen_preprocess run_test_Pipeline_VITIS_LOOP_55_2 
Execute       rtl_gen_preprocess run_test 
Execute       rtl_gen_preprocess runTest_Block_entry6989_proc 
Execute       rtl_gen_preprocess writeOutcome_Pipeline_1 
Execute       rtl_gen_preprocess writeOutcome 
Execute       rtl_gen_preprocess runTest_Block_entry6990_proc 
Execute       rtl_gen_preprocess runTest 
Execute       rtl_gen_preprocess run 
INFO-FLOW: Model list for RTL generation: entry_proc read_data_Pipeline_1 read_data insert_point2_Pipeline_is_valid_label2 insert_point2_Pipeline_insert_point_label4 insert_point2_Pipeline_VITIS_LOOP_262_1 insert_point2_Pipeline_insert_point_label6 insert_point2 runTrain_Block_entry174_proc runTrain entry_proc17 read_data.1_Pipeline_1 read_data.1 runTest_Block_entry6987_proc run_test_Pipeline_is_valid_label2 run_test_Pipeline_VITIS_LOOP_55_2 run_test runTest_Block_entry6989_proc writeOutcome_Pipeline_1 writeOutcome runTest_Block_entry6990_proc runTest run
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 878.375 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/francesco/workspace/detector_solid/solution2/syn/report/entry_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc -o /home/francesco/workspace/detector_solid/solution2/syn/report/entry_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_data_Pipeline_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_data_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 878.375 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_data_Pipeline_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_read_data_Pipeline_1 
Execute       gen_rtl read_data_Pipeline_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_read_data_Pipeline_1 
Execute       syn_report -csynth -model read_data_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution2/syn/report/read_data_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_data_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution2/syn/report/read_data_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_data_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_data_Pipeline_1 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_Pipeline_1.adb 
Execute       db_write -model read_data_Pipeline_1 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_data_Pipeline_1 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_data -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 880.406 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_data -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_read_data 
Execute       gen_rtl read_data -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_read_data 
Execute       syn_report -csynth -model read_data -o /home/francesco/workspace/detector_solid/solution2/syn/report/read_data_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_data -o /home/francesco/workspace/detector_solid/solution2/syn/report/read_data_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_data -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_data -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data.adb 
Execute       db_write -model read_data -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_data -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point2_Pipeline_is_valid_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point2_Pipeline_is_valid_label2 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_is_valid_label2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point2_Pipeline_is_valid_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 882.250 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point2_Pipeline_is_valid_label2 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_insert_point2_Pipeline_is_valid_label2 
Execute       gen_rtl insert_point2_Pipeline_is_valid_label2 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_insert_point2_Pipeline_is_valid_label2 
Execute       syn_report -csynth -model insert_point2_Pipeline_is_valid_label2 -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point2_Pipeline_is_valid_label2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model insert_point2_Pipeline_is_valid_label2 -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point2_Pipeline_is_valid_label2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point2_Pipeline_is_valid_label2 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_is_valid_label2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model insert_point2_Pipeline_is_valid_label2 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_is_valid_label2.adb 
Execute       db_write -model insert_point2_Pipeline_is_valid_label2 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point2_Pipeline_is_valid_label2 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_is_valid_label2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point2_Pipeline_insert_point_label4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point2_Pipeline_insert_point_label4 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point2_Pipeline_insert_point_label4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 883.504 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point2_Pipeline_insert_point_label4 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_insert_point2_Pipeline_insert_point_label4 
Execute       gen_rtl insert_point2_Pipeline_insert_point_label4 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_insert_point2_Pipeline_insert_point_label4 
Execute       syn_report -csynth -model insert_point2_Pipeline_insert_point_label4 -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point2_Pipeline_insert_point_label4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model insert_point2_Pipeline_insert_point_label4 -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point2_Pipeline_insert_point_label4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point2_Pipeline_insert_point_label4 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model insert_point2_Pipeline_insert_point_label4 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label4.adb 
Execute       db_write -model insert_point2_Pipeline_insert_point_label4 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point2_Pipeline_insert_point_label4 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point2_Pipeline_VITIS_LOOP_262_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point2_Pipeline_VITIS_LOOP_262_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_VITIS_LOOP_262_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point2_Pipeline_VITIS_LOOP_262_1' pipeline 'VITIS_LOOP_262_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point2_Pipeline_VITIS_LOOP_262_1'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 890.172 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point2_Pipeline_VITIS_LOOP_262_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_insert_point2_Pipeline_VITIS_LOOP_262_1 
Execute       gen_rtl insert_point2_Pipeline_VITIS_LOOP_262_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_insert_point2_Pipeline_VITIS_LOOP_262_1 
Execute       syn_report -csynth -model insert_point2_Pipeline_VITIS_LOOP_262_1 -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point2_Pipeline_VITIS_LOOP_262_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.35 sec.
Execute       syn_report -rtlxml -model insert_point2_Pipeline_VITIS_LOOP_262_1 -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point2_Pipeline_VITIS_LOOP_262_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.18 sec.
Execute       syn_report -verbosereport -model insert_point2_Pipeline_VITIS_LOOP_262_1 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_VITIS_LOOP_262_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.91 sec.
Execute       db_write -model insert_point2_Pipeline_VITIS_LOOP_262_1 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_VITIS_LOOP_262_1.adb 
Command       db_write done; 0.21 sec.
Execute       db_write -model insert_point2_Pipeline_VITIS_LOOP_262_1 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.11 sec.
Execute       gen_tb_info insert_point2_Pipeline_VITIS_LOOP_262_1 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_VITIS_LOOP_262_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point2_Pipeline_insert_point_label6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point2_Pipeline_insert_point_label6 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_point2_Pipeline_insert_point_label6' pipeline 'insert_point_label6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point2_Pipeline_insert_point_label6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.93 seconds; current allocated memory: 906.047 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point2_Pipeline_insert_point_label6 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_insert_point2_Pipeline_insert_point_label6 
Execute       gen_rtl insert_point2_Pipeline_insert_point_label6 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_insert_point2_Pipeline_insert_point_label6 
Execute       syn_report -csynth -model insert_point2_Pipeline_insert_point_label6 -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point2_Pipeline_insert_point_label6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model insert_point2_Pipeline_insert_point_label6 -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point2_Pipeline_insert_point_label6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point2_Pipeline_insert_point_label6 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -model insert_point2_Pipeline_insert_point_label6 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label6.adb 
Execute       db_write -model insert_point2_Pipeline_insert_point_label6 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point2_Pipeline_insert_point_label6 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_point2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model insert_point2 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_point2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 909.680 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl insert_point2 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_insert_point2 
Execute       gen_rtl insert_point2 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_insert_point2 
Execute       syn_report -csynth -model insert_point2 -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       syn_report -rtlxml -model insert_point2 -o /home/francesco/workspace/detector_solid/solution2/syn/report/insert_point2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model insert_point2 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.62 sec.
Execute       db_write -model insert_point2 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2.adb 
Execute       db_write -model insert_point2 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info insert_point2 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrain_Block_entry174_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runTrain_Block_entry174_proc -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain_Block_entry174_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTrain_Block_entry174_proc'.
Command       create_rtl_model done; 1.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.2 seconds; current allocated memory: 934.281 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl runTrain_Block_entry174_proc -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_runTrain_Block_entry174_proc 
Execute       gen_rtl runTrain_Block_entry174_proc -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_runTrain_Block_entry174_proc 
Execute       syn_report -csynth -model runTrain_Block_entry174_proc -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTrain_Block_entry174_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runTrain_Block_entry174_proc -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTrain_Block_entry174_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runTrain_Block_entry174_proc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain_Block_entry174_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.62 sec.
Execute       db_write -model runTrain_Block_entry174_proc -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain_Block_entry174_proc.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model runTrain_Block_entry174_proc -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runTrain_Block_entry174_proc -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain_Block_entry174_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTrain' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runTrain -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTrain/m_axi_empty_28_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTrain'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 957.793 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl runTrain -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_runTrain 
Execute       gen_rtl runTrain -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_runTrain 
Execute       syn_report -csynth -model runTrain -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTrain_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runTrain -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTrain_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runTrain -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.59 sec.
Execute       db_write -model runTrain -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain.adb 
Execute       db_write -model runTrain -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runTrain -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model entry_proc17 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc17.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 963.488 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc17 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_entry_proc17 
Execute       gen_rtl entry_proc17 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_entry_proc17 
Execute       syn_report -csynth -model entry_proc17 -o /home/francesco/workspace/detector_solid/solution2/syn/report/entry_proc17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model entry_proc17 -o /home/francesco/workspace/detector_solid/solution2/syn/report/entry_proc17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model entry_proc17 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model entry_proc17 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc17.adb 
Execute       db_write -model entry_proc17 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc17 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_data.1_Pipeline_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_data_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 966.707 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_data.1_Pipeline_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_read_data_1_Pipeline_1 
Execute       gen_rtl read_data.1_Pipeline_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_read_data_1_Pipeline_1 
Execute       syn_report -csynth -model read_data.1_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution2/syn/report/read_data_1_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_data.1_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution2/syn/report/read_data_1_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_data.1_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_data.1_Pipeline_1 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1_Pipeline_1.adb 
Execute       db_write -model read_data.1_Pipeline_1 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_data.1_Pipeline_1 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_data_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_data.1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_data_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 969.590 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_data.1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_read_data_1 
Execute       gen_rtl read_data.1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_read_data_1 
Execute       syn_report -csynth -model read_data.1 -o /home/francesco/workspace/detector_solid/solution2/syn/report/read_data_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_data.1 -o /home/francesco/workspace/detector_solid/solution2/syn/report/read_data_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_data.1 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_data.1 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1.adb 
Execute       db_write -model read_data.1 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_data.1 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTest_Block_entry6987_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runTest_Block_entry6987_proc -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6987_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_648_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTest_Block_entry6987_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 972.883 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl runTest_Block_entry6987_proc -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_runTest_Block_entry6987_proc 
Execute       gen_rtl runTest_Block_entry6987_proc -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_runTest_Block_entry6987_proc 
Execute       syn_report -csynth -model runTest_Block_entry6987_proc -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTest_Block_entry6987_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runTest_Block_entry6987_proc -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTest_Block_entry6987_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runTest_Block_entry6987_proc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6987_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runTest_Block_entry6987_proc -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6987_proc.adb 
Execute       db_write -model runTest_Block_entry6987_proc -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runTest_Block_entry6987_proc -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6987_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test_Pipeline_is_valid_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run_test_Pipeline_is_valid_label2 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_is_valid_label2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test_Pipeline_is_valid_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 975.277 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run_test_Pipeline_is_valid_label2 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_run_test_Pipeline_is_valid_label2 
Execute       gen_rtl run_test_Pipeline_is_valid_label2 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_run_test_Pipeline_is_valid_label2 
Execute       syn_report -csynth -model run_test_Pipeline_is_valid_label2 -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_test_Pipeline_is_valid_label2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model run_test_Pipeline_is_valid_label2 -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_test_Pipeline_is_valid_label2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run_test_Pipeline_is_valid_label2 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_is_valid_label2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model run_test_Pipeline_is_valid_label2 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_is_valid_label2.adb 
Execute       db_write -model run_test_Pipeline_is_valid_label2 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run_test_Pipeline_is_valid_label2 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_is_valid_label2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test_Pipeline_VITIS_LOOP_55_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run_test_Pipeline_VITIS_LOOP_55_2 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_55_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'run_test_Pipeline_VITIS_LOOP_55_2' pipeline 'VITIS_LOOP_55_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_864_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test_Pipeline_VITIS_LOOP_55_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 976.879 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run_test_Pipeline_VITIS_LOOP_55_2 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_run_test_Pipeline_VITIS_LOOP_55_2 
Execute       gen_rtl run_test_Pipeline_VITIS_LOOP_55_2 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_run_test_Pipeline_VITIS_LOOP_55_2 
Execute       syn_report -csynth -model run_test_Pipeline_VITIS_LOOP_55_2 -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_test_Pipeline_VITIS_LOOP_55_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model run_test_Pipeline_VITIS_LOOP_55_2 -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_test_Pipeline_VITIS_LOOP_55_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run_test_Pipeline_VITIS_LOOP_55_2 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_55_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model run_test_Pipeline_VITIS_LOOP_55_2 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_55_2.adb 
Execute       db_write -model run_test_Pipeline_VITIS_LOOP_55_2 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run_test_Pipeline_VITIS_LOOP_55_2 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_55_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run_test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run_test -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run_test'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 978.949 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run_test -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_run_test 
Execute       gen_rtl run_test -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_run_test 
Execute       syn_report -csynth -model run_test -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_test_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model run_test -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_test_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run_test -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model run_test -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.adb 
Execute       db_write -model run_test -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run_test -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTest_Block_entry6989_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runTest_Block_entry6989_proc -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6989_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTest_Block_entry6989_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 980.660 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl runTest_Block_entry6989_proc -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_runTest_Block_entry6989_proc 
Execute       gen_rtl runTest_Block_entry6989_proc -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_runTest_Block_entry6989_proc 
Execute       syn_report -csynth -model runTest_Block_entry6989_proc -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTest_Block_entry6989_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runTest_Block_entry6989_proc -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTest_Block_entry6989_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runTest_Block_entry6989_proc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6989_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runTest_Block_entry6989_proc -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6989_proc.adb 
Execute       db_write -model runTest_Block_entry6989_proc -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runTest_Block_entry6989_proc -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6989_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model writeOutcome_Pipeline_1 -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_84_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 982.016 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl writeOutcome_Pipeline_1 -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_writeOutcome_Pipeline_1 
Execute       gen_rtl writeOutcome_Pipeline_1 -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_writeOutcome_Pipeline_1 
Execute       syn_report -csynth -model writeOutcome_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution2/syn/report/writeOutcome_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model writeOutcome_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution2/syn/report/writeOutcome_Pipeline_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model writeOutcome_Pipeline_1 -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model writeOutcome_Pipeline_1 -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome_Pipeline_1.adb 
Execute       db_write -model writeOutcome_Pipeline_1 -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info writeOutcome_Pipeline_1 -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'writeOutcome' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model writeOutcome -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'writeOutcome'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 982.719 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl writeOutcome -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_writeOutcome 
Execute       gen_rtl writeOutcome -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_writeOutcome 
Execute       syn_report -csynth -model writeOutcome -o /home/francesco/workspace/detector_solid/solution2/syn/report/writeOutcome_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model writeOutcome -o /home/francesco/workspace/detector_solid/solution2/syn/report/writeOutcome_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model writeOutcome -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model writeOutcome -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.adb 
Execute       db_write -model writeOutcome -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info writeOutcome -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTest_Block_entry6990_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runTest_Block_entry6990_proc -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6990_proc.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL22failedTaskExecutionIds_14' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTest_Block_entry6990_proc'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 984.355 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl runTest_Block_entry6990_proc -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_runTest_Block_entry6990_proc 
Execute       gen_rtl runTest_Block_entry6990_proc -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_runTest_Block_entry6990_proc 
Execute       syn_report -csynth -model runTest_Block_entry6990_proc -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTest_Block_entry6990_proc_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model runTest_Block_entry6990_proc -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTest_Block_entry6990_proc_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runTest_Block_entry6990_proc -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6990_proc.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model runTest_Block_entry6990_proc -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6990_proc.adb 
Execute       db_write -model runTest_Block_entry6990_proc -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runTest_Block_entry6990_proc -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6990_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'runTest' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model runTest -top_prefix run_ -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d3_S' is changed to 'fifo_w8_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'runTest/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'runTest'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 992.594 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl runTest -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run_runTest 
Execute       gen_rtl runTest -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run_runTest 
Execute       syn_report -csynth -model runTest -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTest_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       syn_report -rtlxml -model runTest -o /home/francesco/workspace/detector_solid/solution2/syn/report/runTest_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model runTest -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model runTest -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest.adb 
Execute       db_write -model runTest -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info runTest -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'run' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model run -top_prefix  -sub_prefix run_ -mg_file /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/accel_mode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/copying' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'copying' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/inputData' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/errorInTask' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/outcomeInRam' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegion_i' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/trainedRegion_o' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'trainedRegion_o' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/IOCheckIdx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/IORegionIdx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/n_regions_in' to 's_axilite & ap_none'.
WARNING: [RTGEN 206-101] Port 'n_regions_in' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'run/failedTask' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'run' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL9n_regions_63' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'accel_mode', 'copying', 'inputData', 'IOCheckIdx', 'errorInTask', 'trainedRegion_i', 'trainedRegion_o', 'IORegionIdx', 'n_regions_in', 'outcomeInRam' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_648_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'run'.
Command       create_rtl_model done; 0.57 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1002.992 MB.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       gen_rtl run -istop -style xilinx -f -lang vhdl -o /home/francesco/workspace/detector_solid/solution2/syn/vhdl/run 
Execute       gen_rtl run -istop -style xilinx -f -lang vlog -o /home/francesco/workspace/detector_solid/solution2/syn/verilog/run 
Execute       syn_report -csynth -model run -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model run -o /home/francesco/workspace/detector_solid/solution2/syn/report/run_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model run -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.76 sec.
Execute       db_write -model run -f -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.adb 
Execute       db_write -model run -bindview -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info run -p /home/francesco/workspace/detector_solid/solution2/.autopilot/db -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run 
Execute       export_constraint_db -f -tool general -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.constraint.tcl 
Execute       syn_report -designview -model run -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.design.xml 
Command       syn_report done; 0.93 sec.
Execute       syn_report -csynthDesign -model run -o /home/francesco/workspace/detector_solid/solution2/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model run -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model run -o /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks run 
Execute       get_config_export -vivado_clock 
Execute       send_msg_by_id INFO @200-503@%s%s 20 20 
INFO: [HLS 200-503] Applying 'config_export -vivado_clock 20', using 20 ns in generated Vivado XDC
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain run 
INFO-FLOW: Model list for RTL component generation: entry_proc read_data_Pipeline_1 read_data insert_point2_Pipeline_is_valid_label2 insert_point2_Pipeline_insert_point_label4 insert_point2_Pipeline_VITIS_LOOP_262_1 insert_point2_Pipeline_insert_point_label6 insert_point2 runTrain_Block_entry174_proc runTrain entry_proc17 read_data.1_Pipeline_1 read_data.1 runTest_Block_entry6987_proc run_test_Pipeline_is_valid_label2 run_test_Pipeline_VITIS_LOOP_55_2 run_test runTest_Block_entry6989_proc writeOutcome_Pipeline_1 writeOutcome runTest_Block_entry6990_proc runTest run
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [read_data_Pipeline_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_data] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data.compgen.tcl 
INFO-FLOW: Found component run_read_data_dest_AOV_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_read_data_dest_AOV_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [insert_point2_Pipeline_is_valid_label2] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_is_valid_label2.compgen.tcl 
INFO-FLOW: Found component run_mux_84_32_1_1.
INFO-FLOW: Append model run_mux_84_32_1_1
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [insert_point2_Pipeline_insert_point_label4] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label4.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [insert_point2_Pipeline_VITIS_LOOP_262_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_VITIS_LOOP_262_1.compgen.tcl 
INFO-FLOW: Found component run_fsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Found component run_mux_21_32_1_1.
INFO-FLOW: Append model run_mux_21_32_1_1
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [insert_point2_Pipeline_insert_point_label6] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label6.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [insert_point2] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2.compgen.tcl 
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component run_faddfsub_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component run_fmul_32ns_32ns_32_2_max_dsp_1.
INFO-FLOW: Append model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: Handling components in module [runTrain_Block_entry174_proc] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain_Block_entry174_proc.compgen.tcl 
INFO-FLOW: Handling components in module [runTrain] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain.compgen.tcl 
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S.
INFO-FLOW: Append model run_fifo_w8_d3_S
INFO-FLOW: Found component run_fifo_w6_d2_S.
INFO-FLOW: Append model run_fifo_w6_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S.
INFO-FLOW: Append model run_fifo_w32_d2_S
INFO-FLOW: Handling components in module [entry_proc17] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc17.compgen.tcl 
INFO-FLOW: Handling components in module [read_data_1_Pipeline_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_data_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1.compgen.tcl 
INFO-FLOW: Handling components in module [runTest_Block_entry6987_proc] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6987_proc.compgen.tcl 
INFO-FLOW: Found component run_mux_648_8_1_1.
INFO-FLOW: Append model run_mux_648_8_1_1
INFO-FLOW: Handling components in module [run_test_Pipeline_is_valid_label2] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_is_valid_label2.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [run_test_Pipeline_VITIS_LOOP_55_2] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_55_2.compgen.tcl 
INFO-FLOW: Found component run_mux_864_32_1_1.
INFO-FLOW: Append model run_mux_864_32_1_1
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [run_test] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.compgen.tcl 
INFO-FLOW: Handling components in module [runTest_Block_entry6989_proc] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6989_proc.compgen.tcl 
INFO-FLOW: Handling components in module [writeOutcome_Pipeline_1] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component run_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [writeOutcome] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.compgen.tcl 
INFO-FLOW: Found component run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [runTest_Block_entry6990_proc] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6990_proc.compgen.tcl 
INFO-FLOW: Found component run_regslice_forward.
INFO-FLOW: Append model run_regslice_forward
INFO-FLOW: Handling components in module [runTest] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest.compgen.tcl 
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w8_d2_S.
INFO-FLOW: Append model run_fifo_w8_d2_S
INFO-FLOW: Found component run_fifo_w8_d2_S.
INFO-FLOW: Append model run_fifo_w8_d2_S
INFO-FLOW: Found component run_fifo_w8_d2_S.
INFO-FLOW: Append model run_fifo_w8_d2_S
INFO-FLOW: Found component run_fifo_w16_d2_S.
INFO-FLOW: Append model run_fifo_w16_d2_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w32_d3_S.
INFO-FLOW: Append model run_fifo_w32_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w6_d2_S_x.
INFO-FLOW: Append model run_fifo_w6_d2_S_x
INFO-FLOW: Found component run_fifo_w8_d2_S.
INFO-FLOW: Append model run_fifo_w8_d2_S
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w32_d2_S_x.
INFO-FLOW: Append model run_fifo_w32_d2_S_x
INFO-FLOW: Found component run_fifo_w1_d2_S.
INFO-FLOW: Append model run_fifo_w1_d2_S
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w4_d3_S.
INFO-FLOW: Append model run_fifo_w4_d3_S
INFO-FLOW: Found component run_fifo_w8_d3_S_x.
INFO-FLOW: Append model run_fifo_w8_d3_S_x
INFO-FLOW: Found component run_fifo_w16_d3_S.
INFO-FLOW: Append model run_fifo_w16_d3_S
INFO-FLOW: Handling components in module [run] ... 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.compgen.tcl 
INFO-FLOW: Found component run_regions_RAM_AUTO_1R1W.
INFO-FLOW: Append model run_regions_RAM_AUTO_1R1W
INFO-FLOW: Found component run_gmem_m_axi.
INFO-FLOW: Append model run_gmem_m_axi
INFO-FLOW: Found component run_control_s_axi.
INFO-FLOW: Append model run_control_s_axi
INFO-FLOW: Found component run_regslice_forward.
INFO-FLOW: Append model run_regslice_forward
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model read_data_Pipeline_1
INFO-FLOW: Append model read_data
INFO-FLOW: Append model insert_point2_Pipeline_is_valid_label2
INFO-FLOW: Append model insert_point2_Pipeline_insert_point_label4
INFO-FLOW: Append model insert_point2_Pipeline_VITIS_LOOP_262_1
INFO-FLOW: Append model insert_point2_Pipeline_insert_point_label6
INFO-FLOW: Append model insert_point2
INFO-FLOW: Append model runTrain_Block_entry174_proc
INFO-FLOW: Append model runTrain
INFO-FLOW: Append model entry_proc17
INFO-FLOW: Append model read_data_1_Pipeline_1
INFO-FLOW: Append model read_data_1
INFO-FLOW: Append model runTest_Block_entry6987_proc
INFO-FLOW: Append model run_test_Pipeline_is_valid_label2
INFO-FLOW: Append model run_test_Pipeline_VITIS_LOOP_55_2
INFO-FLOW: Append model run_test
INFO-FLOW: Append model runTest_Block_entry6989_proc
INFO-FLOW: Append model writeOutcome_Pipeline_1
INFO-FLOW: Append model writeOutcome
INFO-FLOW: Append model runTest_Block_entry6990_proc
INFO-FLOW: Append model runTest
INFO-FLOW: Append model run
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: run_flow_control_loop_pipe_sequential_init run_read_data_dest_AOV_RAM_AUTO_1R1W run_mux_84_32_1_1 run_flow_control_loop_pipe_sequential_init run_flow_control_loop_pipe_sequential_init run_fsub_32ns_32ns_32_4_full_dsp_1 run_faddfsub_32ns_32ns_32_4_full_dsp_1 run_fadd_32ns_32ns_32_4_full_dsp_1 run_fmul_32ns_32ns_32_2_max_dsp_1 run_mux_21_32_1_1 run_flow_control_loop_pipe_sequential_init run_flow_control_loop_pipe_sequential_init run_fcmp_32ns_32ns_1_2_no_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_fcmp_32ns_32ns_1_2_no_dsp_1 run_faddfsub_32ns_32ns_32_4_full_dsp_1 run_fmul_32ns_32ns_32_2_max_dsp_1 run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w8_d3_S run_fifo_w6_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_fifo_w32_d2_S run_flow_control_loop_pipe_sequential_init run_mux_648_8_1_1 run_flow_control_loop_pipe_sequential_init run_mux_864_32_1_1 run_flow_control_loop_pipe_sequential_init run_flow_control_loop_pipe_sequential_init run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W run_regslice_forward run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d3_S_x run_fifo_w8_d2_S run_fifo_w8_d2_S run_fifo_w8_d2_S run_fifo_w16_d2_S run_fifo_w32_d3_S run_fifo_w32_d3_S run_fifo_w32_d3_S run_fifo_w32_d3_S run_fifo_w32_d3_S run_fifo_w32_d3_S run_fifo_w32_d3_S run_fifo_w32_d3_S run_fifo_w8_d3_S_x run_fifo_w6_d2_S_x run_fifo_w8_d2_S run_fifo_w32_d2_S_x run_fifo_w32_d2_S_x run_fifo_w32_d2_S_x run_fifo_w32_d2_S_x run_fifo_w32_d2_S_x run_fifo_w32_d2_S_x run_fifo_w32_d2_S_x run_fifo_w32_d2_S_x run_fifo_w1_d2_S run_fifo_w8_d3_S_x run_fifo_w4_d3_S run_fifo_w8_d3_S_x run_fifo_w16_d3_S run_regions_RAM_AUTO_1R1W run_gmem_m_axi run_control_s_axi run_regslice_forward entry_proc read_data_Pipeline_1 read_data insert_point2_Pipeline_is_valid_label2 insert_point2_Pipeline_insert_point_label4 insert_point2_Pipeline_VITIS_LOOP_262_1 insert_point2_Pipeline_insert_point_label6 insert_point2 runTrain_Block_entry174_proc runTrain entry_proc17 read_data_1_Pipeline_1 read_data_1 runTest_Block_entry6987_proc run_test_Pipeline_is_valid_label2 run_test_Pipeline_VITIS_LOOP_55_2 run_test runTest_Block_entry6989_proc writeOutcome_Pipeline_1 writeOutcome runTest_Block_entry6990_proc runTest run
INFO-FLOW: Generating /home/francesco/workspace/detector_solid/solution2/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_read_data_dest_AOV_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_mux_84_32_1_1
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_fsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model run_mux_21_32_1_1
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model run_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model run_fmul_32ns_32ns_32_2_max_dsp_1
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S
INFO-FLOW: To file: write model run_fifo_w6_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_mux_648_8_1_1
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_mux_864_32_1_1
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_regslice_forward
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w8_d2_S
INFO-FLOW: To file: write model run_fifo_w8_d2_S
INFO-FLOW: To file: write model run_fifo_w8_d2_S
INFO-FLOW: To file: write model run_fifo_w16_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w32_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w6_d2_S_x
INFO-FLOW: To file: write model run_fifo_w8_d2_S
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w32_d2_S_x
INFO-FLOW: To file: write model run_fifo_w1_d2_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w4_d3_S
INFO-FLOW: To file: write model run_fifo_w8_d3_S_x
INFO-FLOW: To file: write model run_fifo_w16_d3_S
INFO-FLOW: To file: write model run_regions_RAM_AUTO_1R1W
INFO-FLOW: To file: write model run_gmem_m_axi
INFO-FLOW: To file: write model run_control_s_axi
INFO-FLOW: To file: write model run_regslice_forward
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model read_data_Pipeline_1
INFO-FLOW: To file: write model read_data
INFO-FLOW: To file: write model insert_point2_Pipeline_is_valid_label2
INFO-FLOW: To file: write model insert_point2_Pipeline_insert_point_label4
INFO-FLOW: To file: write model insert_point2_Pipeline_VITIS_LOOP_262_1
INFO-FLOW: To file: write model insert_point2_Pipeline_insert_point_label6
INFO-FLOW: To file: write model insert_point2
INFO-FLOW: To file: write model runTrain_Block_entry174_proc
INFO-FLOW: To file: write model runTrain
INFO-FLOW: To file: write model entry_proc17
INFO-FLOW: To file: write model read_data_1_Pipeline_1
INFO-FLOW: To file: write model read_data_1
INFO-FLOW: To file: write model runTest_Block_entry6987_proc
INFO-FLOW: To file: write model run_test_Pipeline_is_valid_label2
INFO-FLOW: To file: write model run_test_Pipeline_VITIS_LOOP_55_2
INFO-FLOW: To file: write model run_test
INFO-FLOW: To file: write model runTest_Block_entry6989_proc
INFO-FLOW: To file: write model writeOutcome_Pipeline_1
INFO-FLOW: To file: write model writeOutcome
INFO-FLOW: To file: write model runTest_Block_entry6990_proc
INFO-FLOW: To file: write model runTest
INFO-FLOW: To file: write model run
INFO-FLOW: Generating /home/francesco/workspace/detector_solid/solution2/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/francesco/workspace/detector_solid/solution2/.autopilot/db/vhdl' dstVlogDir='/home/francesco/workspace/detector_solid/solution2/.autopilot/db/vlog' tclDir='/home/francesco/workspace/detector_solid/solution2/.autopilot/db' modelList='run_flow_control_loop_pipe_sequential_init
run_read_data_dest_AOV_RAM_AUTO_1R1W
run_mux_84_32_1_1
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_fsub_32ns_32ns_32_4_full_dsp_1
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_fadd_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_mux_21_32_1_1
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w6_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_flow_control_loop_pipe_sequential_init
run_mux_648_8_1_1
run_flow_control_loop_pipe_sequential_init
run_mux_864_32_1_1
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W
run_regslice_forward
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d2_S
run_fifo_w8_d2_S
run_fifo_w8_d2_S
run_fifo_w16_d2_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w8_d3_S_x
run_fifo_w6_d2_S_x
run_fifo_w8_d2_S
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w1_d2_S
run_fifo_w8_d3_S_x
run_fifo_w4_d3_S
run_fifo_w8_d3_S_x
run_fifo_w16_d3_S
run_regions_RAM_AUTO_1R1W
run_gmem_m_axi
run_control_s_axi
run_regslice_forward
entry_proc
read_data_Pipeline_1
read_data
insert_point2_Pipeline_is_valid_label2
insert_point2_Pipeline_insert_point_label4
insert_point2_Pipeline_VITIS_LOOP_262_1
insert_point2_Pipeline_insert_point_label6
insert_point2
runTrain_Block_entry174_proc
runTrain
entry_proc17
read_data_1_Pipeline_1
read_data_1
runTest_Block_entry6987_proc
run_test_Pipeline_is_valid_label2
run_test_Pipeline_VITIS_LOOP_55_2
run_test
runTest_Block_entry6989_proc
writeOutcome_Pipeline_1
writeOutcome
runTest_Block_entry6990_proc
runTest
run
' expOnly='0'
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_Pipeline_1.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'run_read_data_dest_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_is_valid_label2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label4.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_VITIS_LOOP_262_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label6.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain_Block_entry174_proc.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_0_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_1_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_10_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_11_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_12_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_13_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_14_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_15_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_16_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_17_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_18_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_19_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_2_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_20_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_21_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_22_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_23_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_24_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_25_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_26_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_27_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_28_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_29_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_3_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_30_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_31_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_32_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_33_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_34_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_35_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_36_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_37_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_38_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_39_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_4_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_40_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_41_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_42_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_43_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_44_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_45_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_46_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_47_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_48_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_49_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_5_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_50_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_51_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_52_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_53_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_54_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_55_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_56_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_57_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_58_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_59_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_6_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_60_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_61_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_62_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_63_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_7_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_8_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_9_in_c_U(run_fifo_w8_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'checkId_V_U(run_fifo_w6_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_1_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_2_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_3_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_4_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_5_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_6_U(run_fifo_w32_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_7_U(run_fifo_w32_d2_S)' using Shift Registers.
Command       ap_source done; 2.71 sec.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc17.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1_Pipeline_1.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6987_proc.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_is_valid_label2.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_55_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6989_proc.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome_Pipeline_1.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6990_proc.compgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_0_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_1_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_10_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_11_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_12_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_13_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_14_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_15_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_16_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_17_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_18_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_19_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_2_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_20_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_21_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_22_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_23_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_24_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_25_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_26_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_27_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_28_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_29_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_3_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_30_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_31_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_32_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_33_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_34_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_35_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_36_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_37_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_38_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_39_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_4_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_40_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_41_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_42_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_43_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_44_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_45_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_46_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_47_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_48_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_49_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_5_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_50_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_51_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_52_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_53_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_54_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_55_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_56_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_57_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_58_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_59_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_6_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_60_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_61_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_62_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_63_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_7_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_8_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'p_ZL9n_regions_9_c_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'checkId_V_U(run_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_U(run_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'executionId_V_U(run_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'uniId_V_U(run_fifo_w16_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_c95_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_1_c96_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_2_c97_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_3_c98_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_4_c99_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_5_c100_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_6_c101_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_7_c102_channel_U(run_fifo_w32_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'checkId_V_load_loc_channel_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'checkId_V_load_cast_loc_channel_U(run_fifo_w6_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'agg_tmp_loc_channel_U(run_fifo_w8_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_c_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_1_c_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_2_c_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_3_c_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_4_c_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_5_c_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_6_c_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'AOV_7_c_U(run_fifo_w32_d2_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'error_U(run_fifo_w1_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_loc_channel_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'taskId_V_load_cast_loc_channel_U(run_fifo_w4_d3_S)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'executionId_V_load_loc_channel_U(run_fifo_w8_d3_S_x)' using Shift Registers.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'uniId_V_load_loc_channel_U(run_fifo_w16_d3_S)' using Shift Registers.
Command       ap_source done; 4.24 sec.
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'run_regions_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9.32 seconds. CPU system time: 0.2 seconds. Elapsed time: 9.53 seconds; current allocated memory: 1019.211 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='run_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name runTrain_Block_entry174_proc
INFO-FLOW: No bind nodes found for module_name entry_proc17
INFO-FLOW: No bind nodes found for module_name runTest_Block_entry6987_proc
INFO-FLOW: No bind nodes found for module_name runTest_Block_entry6989_proc
INFO-FLOW: No bind nodes found for module_name runTest_Block_entry6990_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/francesco/workspace/detector_solid/solution2/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='run_flow_control_loop_pipe_sequential_init
run_read_data_dest_AOV_RAM_AUTO_1R1W
run_mux_84_32_1_1
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_fsub_32ns_32ns_32_4_full_dsp_1
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_fadd_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_mux_21_32_1_1
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_fcmp_32ns_32ns_1_2_no_dsp_1
run_faddfsub_32ns_32ns_32_4_full_dsp_1
run_fmul_32ns_32ns_32_2_max_dsp_1
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w8_d3_S
run_fifo_w6_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_fifo_w32_d2_S
run_flow_control_loop_pipe_sequential_init
run_mux_648_8_1_1
run_flow_control_loop_pipe_sequential_init
run_mux_864_32_1_1
run_flow_control_loop_pipe_sequential_init
run_flow_control_loop_pipe_sequential_init
run_writeOutcome_outcome_AOV_RAM_AUTO_1R1W
run_regslice_forward
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d3_S_x
run_fifo_w8_d2_S
run_fifo_w8_d2_S
run_fifo_w8_d2_S
run_fifo_w16_d2_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w32_d3_S
run_fifo_w8_d3_S_x
run_fifo_w6_d2_S_x
run_fifo_w8_d2_S
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w32_d2_S_x
run_fifo_w1_d2_S
run_fifo_w8_d3_S_x
run_fifo_w4_d3_S
run_fifo_w8_d3_S_x
run_fifo_w16_d3_S
run_regions_RAM_AUTO_1R1W
run_gmem_m_axi
run_control_s_axi
run_regslice_forward
entry_proc
read_data_Pipeline_1
read_data
insert_point2_Pipeline_is_valid_label2
insert_point2_Pipeline_insert_point_label4
insert_point2_Pipeline_VITIS_LOOP_262_1
insert_point2_Pipeline_insert_point_label6
insert_point2
runTrain_Block_entry174_proc
runTrain
entry_proc17
read_data_1_Pipeline_1
read_data_1
runTest_Block_entry6987_proc
run_test_Pipeline_is_valid_label2
run_test_Pipeline_VITIS_LOOP_55_2
run_test
runTest_Block_entry6989_proc
writeOutcome_Pipeline_1
writeOutcome
runTest_Block_entry6990_proc
runTest
run
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/top-io-be.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.compgen.dataonly.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.rtl_wrap.cfg.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_Pipeline_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_is_valid_label2.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label4.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_VITIS_LOOP_262_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2_Pipeline_insert_point_label6.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/insert_point2.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain_Block_entry174_proc.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTrain.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/entry_proc17.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1_Pipeline_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/read_data_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6987_proc.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_is_valid_label2.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test_Pipeline_VITIS_LOOP_55_2.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run_test.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6989_proc.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome_Pipeline_1.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/writeOutcome.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest_Block_entry6990_proc.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/runTest.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.tbgen.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/run.constraint.tcl 
Execute       sc_get_clocks run 
Execute       source /home/francesco/workspace/detector_solid/solution2/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source /home/francesco/workspace/detector_solid/solution2/impl/misc/run_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/impl/misc/run_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/impl/misc/run_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/impl/misc/run_fmul_32ns_32ns_32_2_max_dsp_1_ip.tcl 
Execute       source /home/francesco/workspace/detector_solid/solution2/impl/misc/run_fsub_32ns_32ns_32_4_full_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE run LOOP {} BUNDLEDNAME control DSP 0 BRAM 16 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE run LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST run MODULE2INSTS {run run runTrain grp_runTrain_fu_1634 entry_proc entry_proc_U0 read_data read_data_U0 read_data_Pipeline_1 grp_read_data_Pipeline_1_fu_231 runTrain_Block_entry174_proc runTrain_Block_entry174_proc_U0 insert_point2 grp_insert_point2_fu_9900 insert_point2_Pipeline_is_valid_label2 grp_insert_point2_Pipeline_is_valid_label2_fu_804 insert_point2_Pipeline_insert_point_label4 grp_insert_point2_Pipeline_insert_point_label4_fu_824 insert_point2_Pipeline_VITIS_LOOP_262_1 grp_insert_point2_Pipeline_VITIS_LOOP_262_1_fu_855 insert_point2_Pipeline_insert_point_label6 grp_insert_point2_Pipeline_insert_point_label6_fu_879 runTest grp_runTest_fu_1847 entry_proc17 entry_proc17_U0 read_data_1 read_data_1_U0 read_data_1_Pipeline_1 grp_read_data_1_Pipeline_1_fu_245 runTest_Block_entry6987_proc runTest_Block_entry6987_proc_U0 run_test run_test_U0 run_test_Pipeline_is_valid_label2 grp_run_test_Pipeline_is_valid_label2_fu_249 run_test_Pipeline_VITIS_LOOP_55_2 grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269 runTest_Block_entry6989_proc runTest_Block_entry6989_proc_U0 runTest_Block_entry6990_proc runTest_Block_entry6990_proc_U0 writeOutcome grp_writeOutcome_fu_226 writeOutcome_Pipeline_1 grp_writeOutcome_Pipeline_1_fu_315} INST2MODULE {run run grp_runTrain_fu_1634 runTrain entry_proc_U0 entry_proc read_data_U0 read_data grp_read_data_Pipeline_1_fu_231 read_data_Pipeline_1 runTrain_Block_entry174_proc_U0 runTrain_Block_entry174_proc grp_insert_point2_fu_9900 insert_point2 grp_insert_point2_Pipeline_is_valid_label2_fu_804 insert_point2_Pipeline_is_valid_label2 grp_insert_point2_Pipeline_insert_point_label4_fu_824 insert_point2_Pipeline_insert_point_label4 grp_insert_point2_Pipeline_VITIS_LOOP_262_1_fu_855 insert_point2_Pipeline_VITIS_LOOP_262_1 grp_insert_point2_Pipeline_insert_point_label6_fu_879 insert_point2_Pipeline_insert_point_label6 grp_runTest_fu_1847 runTest entry_proc17_U0 entry_proc17 read_data_1_U0 read_data_1 grp_read_data_1_Pipeline_1_fu_245 read_data_1_Pipeline_1 runTest_Block_entry6987_proc_U0 runTest_Block_entry6987_proc run_test_U0 run_test grp_run_test_Pipeline_is_valid_label2_fu_249 run_test_Pipeline_is_valid_label2 grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269 run_test_Pipeline_VITIS_LOOP_55_2 runTest_Block_entry6989_proc_U0 runTest_Block_entry6989_proc runTest_Block_entry6990_proc_U0 runTest_Block_entry6990_proc grp_writeOutcome_fu_226 writeOutcome grp_writeOutcome_Pipeline_1_fu_315 writeOutcome_Pipeline_1} INSTDATA {run {DEPTH 1 CHILDREN {grp_runTrain_fu_1634 grp_runTest_fu_1847}} grp_runTrain_fu_1634 {DEPTH 2 CHILDREN {entry_proc_U0 read_data_U0 runTrain_Block_entry174_proc_U0}} entry_proc_U0 {DEPTH 3 CHILDREN {}} read_data_U0 {DEPTH 3 CHILDREN grp_read_data_Pipeline_1_fu_231} grp_read_data_Pipeline_1_fu_231 {DEPTH 4 CHILDREN {}} runTrain_Block_entry174_proc_U0 {DEPTH 3 CHILDREN grp_insert_point2_fu_9900} grp_insert_point2_fu_9900 {DEPTH 4 CHILDREN {grp_insert_point2_Pipeline_is_valid_label2_fu_804 grp_insert_point2_Pipeline_insert_point_label4_fu_824 grp_insert_point2_Pipeline_VITIS_LOOP_262_1_fu_855 grp_insert_point2_Pipeline_insert_point_label6_fu_879}} grp_insert_point2_Pipeline_is_valid_label2_fu_804 {DEPTH 5 CHILDREN {}} grp_insert_point2_Pipeline_insert_point_label4_fu_824 {DEPTH 5 CHILDREN {}} grp_insert_point2_Pipeline_VITIS_LOOP_262_1_fu_855 {DEPTH 5 CHILDREN {}} grp_insert_point2_Pipeline_insert_point_label6_fu_879 {DEPTH 5 CHILDREN {}} grp_runTest_fu_1847 {DEPTH 2 CHILDREN {entry_proc17_U0 read_data_1_U0 runTest_Block_entry6987_proc_U0 run_test_U0 runTest_Block_entry6989_proc_U0 runTest_Block_entry6990_proc_U0}} entry_proc17_U0 {DEPTH 3 CHILDREN {}} read_data_1_U0 {DEPTH 3 CHILDREN grp_read_data_1_Pipeline_1_fu_245} grp_read_data_1_Pipeline_1_fu_245 {DEPTH 4 CHILDREN {}} runTest_Block_entry6987_proc_U0 {DEPTH 3 CHILDREN {}} run_test_U0 {DEPTH 3 CHILDREN {grp_run_test_Pipeline_is_valid_label2_fu_249 grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269}} grp_run_test_Pipeline_is_valid_label2_fu_249 {DEPTH 4 CHILDREN {}} grp_run_test_Pipeline_VITIS_LOOP_55_2_fu_269 {DEPTH 4 CHILDREN {}} runTest_Block_entry6989_proc_U0 {DEPTH 3 CHILDREN {}} runTest_Block_entry6990_proc_U0 {DEPTH 3 CHILDREN grp_writeOutcome_fu_226} grp_writeOutcome_fu_226 {DEPTH 4 CHILDREN grp_writeOutcome_Pipeline_1_fu_315} grp_writeOutcome_Pipeline_1_fu_315 {DEPTH 5 CHILDREN {}}} MODULEDATA {read_data_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_175_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_data {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dest_AOV_U SOURCE detector_solid/abs_solid_detector.cpp:468 VARIABLE dest_AOV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 0 URAM 0}} insert_point2_Pipeline_is_valid_label2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_161_p2 SOURCE detector_solid/abs_solid_detector.cpp:70 VARIABLE add_ln70 LOOP is_valid_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} insert_point2_Pipeline_insert_point_label4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_262_p2 SOURCE detector_solid/abs_solid_detector.cpp:242 VARIABLE add_ln242 LOOP insert_point_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_fu_272_p2 SOURCE detector_solid/abs_solid_detector.cpp:243 VARIABLE add_ln243 LOOP insert_point_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_1_fu_283_p2 SOURCE detector_solid/abs_solid_detector.cpp:243 VARIABLE add_ln243_1 LOOP insert_point_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_2_fu_294_p2 SOURCE detector_solid/abs_solid_detector.cpp:243 VARIABLE add_ln243_2 LOOP insert_point_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_3_fu_305_p2 SOURCE detector_solid/abs_solid_detector.cpp:243 VARIABLE add_ln243_3 LOOP insert_point_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_4_fu_316_p2 SOURCE detector_solid/abs_solid_detector.cpp:243 VARIABLE add_ln243_4 LOOP insert_point_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_5_fu_327_p2 SOURCE detector_solid/abs_solid_detector.cpp:243 VARIABLE add_ln243_5 LOOP insert_point_label4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} insert_point2_Pipeline_VITIS_LOOP_262_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_fu_1408_p2 SOURCE detector_solid/abs_solid_detector.cpp:295 VARIABLE add_ln295 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_1_fu_1426_p2 SOURCE detector_solid/abs_solid_detector.cpp:295 VARIABLE add_ln295_1 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_2_fu_1444_p2 SOURCE detector_solid/abs_solid_detector.cpp:295 VARIABLE add_ln295_2 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln295_3_fu_1462_p2 SOURCE detector_solid/abs_solid_detector.cpp:295 VARIABLE add_ln295_3 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_fu_1480_p2 SOURCE detector_solid/abs_solid_detector.cpp:290 VARIABLE add_ln290 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_1_fu_1498_p2 SOURCE detector_solid/abs_solid_detector.cpp:290 VARIABLE add_ln290_1 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_fu_1526_p2 SOURCE detector_solid/abs_solid_detector.cpp:296 VARIABLE add_ln296 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_1_fu_1544_p2 SOURCE detector_solid/abs_solid_detector.cpp:296 VARIABLE add_ln296_1 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_2_fu_1562_p2 SOURCE detector_solid/abs_solid_detector.cpp:296 VARIABLE add_ln296_2 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln296_3_fu_1580_p2 SOURCE detector_solid/abs_solid_detector.cpp:296 VARIABLE add_ln296_3 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_2_fu_1598_p2 SOURCE detector_solid/abs_solid_detector.cpp:290 VARIABLE add_ln290_2 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln290_3_fu_1616_p2 SOURCE detector_solid/abs_solid_detector.cpp:290 VARIABLE add_ln290_3 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U178 SOURCE detector_solid/abs_solid_detector.cpp:295 VARIABLE d1 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U179 SOURCE detector_solid/abs_solid_detector.cpp:296 VARIABLE d2 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U180 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE sub LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U181 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub2 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U182 SOURCE detector_solid/abs_solid_detector.cpp:291 VARIABLE distance_1 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U178 SOURCE detector_solid/abs_solid_detector.cpp:295 VARIABLE d1_1 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U179 SOURCE detector_solid/abs_solid_detector.cpp:296 VARIABLE d2_1 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U180 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE sub79_1 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U181 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub91_1 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U182 SOURCE detector_solid/abs_solid_detector.cpp:291 VARIABLE distance_2 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U178 SOURCE detector_solid/abs_solid_detector.cpp:295 VARIABLE d1_2 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U179 SOURCE detector_solid/abs_solid_detector.cpp:296 VARIABLE d2_2 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U180 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE sub79_2 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U178 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE ov_8 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U181 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub91_2 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U178 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE ov_9 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U186 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE overlap_2 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U183 SOURCE detector_solid/abs_solid_detector.cpp:291 VARIABLE distance_3 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U178 SOURCE detector_solid/abs_solid_detector.cpp:295 VARIABLE d1_3 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U179 SOURCE detector_solid/abs_solid_detector.cpp:296 VARIABLE d2_3 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U180 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE sub79_3 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U181 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub91_3 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U186 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE overlap_3 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U178 SOURCE detector_solid/abs_solid_detector.cpp:290 VARIABLE d_4 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U183 SOURCE detector_solid/abs_solid_detector.cpp:291 VARIABLE distance_4 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U179 SOURCE detector_solid/abs_solid_detector.cpp:295 VARIABLE d1_4 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U180 SOURCE detector_solid/abs_solid_detector.cpp:296 VARIABLE d2_4 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U181 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE sub79_4 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U182 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE ov_16 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U182 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub91_4 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U182 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE ov_17 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U186 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE overlap_4 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U178 SOURCE detector_solid/abs_solid_detector.cpp:290 VARIABLE d_5 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U184 SOURCE detector_solid/abs_solid_detector.cpp:291 VARIABLE distance_5 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U179 SOURCE detector_solid/abs_solid_detector.cpp:295 VARIABLE d1_5 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U180 SOURCE detector_solid/abs_solid_detector.cpp:296 VARIABLE d2_5 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U181 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE sub79_5 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U182 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE ov_20 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U182 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub91_5 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U182 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE ov_21 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U186 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE overlap_5 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U178 SOURCE detector_solid/abs_solid_detector.cpp:290 VARIABLE d_6 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U186 SOURCE detector_solid/abs_solid_detector.cpp:291 VARIABLE mul_6 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U183 SOURCE detector_solid/abs_solid_detector.cpp:291 VARIABLE distance_6 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U179 SOURCE detector_solid/abs_solid_detector.cpp:295 VARIABLE d1_6 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U180 SOURCE detector_solid/abs_solid_detector.cpp:296 VARIABLE d2_6 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U181 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE sub79_6 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U182 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE ov_24 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U179 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub91_6 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U182 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE ov_25 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U186 SOURCE detector_solid/abs_solid_detector.cpp:303 VARIABLE overlap_6 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U183 SOURCE detector_solid/abs_solid_detector.cpp:290 VARIABLE d_7 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 1 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_2_max_dsp_1_U186 SOURCE detector_solid/abs_solid_detector.cpp:291 VARIABLE mul_7 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U183 SOURCE detector_solid/abs_solid_detector.cpp:291 VARIABLE distance_7 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U180 SOURCE detector_solid/abs_solid_detector.cpp:295 VARIABLE d1_7 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_4_full_dsp_1_U181 SOURCE detector_solid/abs_solid_detector.cpp:296 VARIABLE d2_7 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U182 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE sub79_7 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U183 SOURCE detector_solid/abs_solid_detector.cpp:299 VARIABLE ov_28 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U183 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE sub91_7 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U183 SOURCE detector_solid/abs_solid_detector.cpp:301 VARIABLE ov_29 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fsub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_real_4_fu_3013_p2 SOURCE detector_solid/abs_solid_detector.cpp:325 VARIABLE i_real_4 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_real_fu_1640_p2 SOURCE detector_solid/abs_solid_detector.cpp:326 VARIABLE k_real LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_real_2_fu_1646_p2 SOURCE detector_solid/abs_solid_detector.cpp:342 VARIABLE k_real_2 LOOP VITIS_LOOP_262_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 17 BRAM 0 URAM 0}} insert_point2_Pipeline_insert_point_label6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln348_fu_331_p2 SOURCE detector_solid/abs_solid_detector.cpp:348 VARIABLE add_ln348 LOOP insert_point_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln349_fu_341_p2 SOURCE detector_solid/abs_solid_detector.cpp:349 VARIABLE add_ln349 LOOP insert_point_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln349_1_fu_352_p2 SOURCE detector_solid/abs_solid_detector.cpp:349 VARIABLE add_ln349_1 LOOP insert_point_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln349_2_fu_363_p2 SOURCE detector_solid/abs_solid_detector.cpp:349 VARIABLE add_ln349_2 LOOP insert_point_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln349_3_fu_374_p2 SOURCE detector_solid/abs_solid_detector.cpp:349 VARIABLE add_ln349_3 LOOP insert_point_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_fu_385_p2 SOURCE detector_solid/abs_solid_detector.cpp:352 VARIABLE add_ln352 LOOP insert_point_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_1_fu_396_p2 SOURCE detector_solid/abs_solid_detector.cpp:352 VARIABLE add_ln352_1 LOOP insert_point_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_2_fu_407_p2 SOURCE detector_solid/abs_solid_detector.cpp:352 VARIABLE add_ln352_2 LOOP insert_point_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_3_fu_418_p2 SOURCE detector_solid/abs_solid_detector.cpp:352 VARIABLE add_ln352_3 LOOP insert_point_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln355_fu_636_p2 SOURCE detector_solid/abs_solid_detector.cpp:355 VARIABLE add_ln355 LOOP insert_point_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln355_1_fu_645_p2 SOURCE detector_solid/abs_solid_detector.cpp:355 VARIABLE add_ln355_1 LOOP insert_point_label6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} insert_point2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U240 SOURCE detector_solid/abs_solid_detector.cpp:243 VARIABLE add_ln243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_6_fu_1312_p2 SOURCE detector_solid/abs_solid_detector.cpp:243 VARIABLE add_ln243_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_7_fu_1331_p2 SOURCE detector_solid/abs_solid_detector.cpp:243 VARIABLE add_ln243_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_8_fu_1350_p2 SOURCE detector_solid/abs_solid_detector.cpp:243 VARIABLE add_ln243_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_9_fu_1369_p2 SOURCE detector_solid/abs_solid_detector.cpp:243 VARIABLE add_ln243_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_4_full_dsp_1_U243 SOURCE detector_solid/abs_solid_detector.cpp:243 VARIABLE add_ln243_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_1408_p2 SOURCE /home/francesco/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln349_fu_1445_p2 SOURCE detector_solid/abs_solid_detector.cpp:349 VARIABLE add_ln349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln349_1_fu_1459_p2 SOURCE detector_solid/abs_solid_detector.cpp:349 VARIABLE add_ln349_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_fu_1473_p2 SOURCE detector_solid/abs_solid_detector.cpp:352 VARIABLE add_ln352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_1_fu_1487_p2 SOURCE detector_solid/abs_solid_detector.cpp:352 VARIABLE add_ln352_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln367_fu_1501_p2 SOURCE detector_solid/abs_solid_detector.cpp:367 VARIABLE add_ln367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln367_1_fu_1506_p2 SOURCE detector_solid/abs_solid_detector.cpp:367 VARIABLE add_ln367_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln349_2_fu_1521_p2 SOURCE detector_solid/abs_solid_detector.cpp:349 VARIABLE add_ln349_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln349_3_fu_1535_p2 SOURCE detector_solid/abs_solid_detector.cpp:349 VARIABLE add_ln349_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_2_fu_1549_p2 SOURCE detector_solid/abs_solid_detector.cpp:352 VARIABLE add_ln352_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_3_fu_1563_p2 SOURCE detector_solid/abs_solid_detector.cpp:352 VARIABLE add_ln352_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln355_fu_1577_p2 SOURCE detector_solid/abs_solid_detector.cpp:355 VARIABLE add_ln355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln355_1_fu_1591_p2 SOURCE detector_solid/abs_solid_detector.cpp:355 VARIABLE add_ln355_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 22 BRAM 0 URAM 0}} runTrain {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_9_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_9_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_8_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_8_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_7_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_7_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_63_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_63_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_62_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_62_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_61_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_61_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_60_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_60_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_6_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_6_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_59_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_59_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_58_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_58_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_57_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_57_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_56_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_56_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_55_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_55_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_54_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_54_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_53_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_53_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_52_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_52_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_51_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_51_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_50_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_50_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_5_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_5_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_49_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_49_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_48_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_48_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_47_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_47_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_46_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_46_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_45_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_45_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_44_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_44_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_43_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_43_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_42_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_42_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_41_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_41_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_40_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_40_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_4_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_4_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_39_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_39_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_38_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_38_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_37_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_37_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_36_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_36_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_35_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_35_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_34_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_34_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_33_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_33_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_32_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_32_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_31_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_31_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_30_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_30_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_3_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_3_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_29_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_29_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_28_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_28_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_27_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_27_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_26_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_26_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_25_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_25_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_24_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_24_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_23_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_23_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_22_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_22_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_21_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_21_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_20_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_20_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_2_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_2_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_19_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_19_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_18_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_18_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_17_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_17_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_16_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_16_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_15_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_15_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_14_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_14_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_13_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_13_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_12_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_12_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_11_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_11_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_10_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_10_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_1_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_1_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_0_in_c_U SOURCE {} VARIABLE p_ZL9n_regions_0_in_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME checkId_V_U SOURCE detector_solid/abs_solid_detector.cpp:512 VARIABLE checkId_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_U SOURCE detector_solid/abs_solid_detector.cpp:512 VARIABLE AOV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_1_U SOURCE detector_solid/abs_solid_detector.cpp:512 VARIABLE AOV_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_2_U SOURCE detector_solid/abs_solid_detector.cpp:512 VARIABLE AOV_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_3_U SOURCE detector_solid/abs_solid_detector.cpp:512 VARIABLE AOV_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_4_U SOURCE detector_solid/abs_solid_detector.cpp:512 VARIABLE AOV_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_5_U SOURCE detector_solid/abs_solid_detector.cpp:512 VARIABLE AOV_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_6_U SOURCE detector_solid/abs_solid_detector.cpp:512 VARIABLE AOV_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_7_U SOURCE detector_solid/abs_solid_detector.cpp:512 VARIABLE AOV_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 22 BRAM 0 URAM 0}} read_data_1_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_175_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} read_data_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME dest_AOV_U SOURCE detector_solid/abs_solid_detector.cpp:468 VARIABLE dest_AOV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 0 URAM 0}} run_test_Pipeline_is_valid_label2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_161_p2 SOURCE detector_solid/abs_solid_detector.cpp:70 VARIABLE add_ln70 LOOP is_valid_label2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} run_test_Pipeline_VITIS_LOOP_55_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_225_p2 SOURCE detector_solid/abs_solid_detector.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_343_p2 SOURCE detector_solid/abs_solid_detector.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} run_test {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U863 SOURCE {} VARIABLE p_read_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_318_p2 SOURCE detector_solid/abs_solid_detector.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_343_p2 SOURCE detector_solid/abs_solid_detector.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_49_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} writeOutcome_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_123_p2 SOURCE {} VARIABLE empty LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} writeOutcome {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME outcome_AOV_U SOURCE detector_solid/abs_solid_detector.cpp:428 VARIABLE outcome_AOV LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 0 URAM 0}} runTest {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_7_c_U SOURCE {} VARIABLE AOV_7_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_6_c_U SOURCE {} VARIABLE AOV_6_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_5_c_U SOURCE {} VARIABLE AOV_5_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_4_c_U SOURCE {} VARIABLE AOV_4_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_3_c_U SOURCE {} VARIABLE AOV_3_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_2_c_U SOURCE {} VARIABLE AOV_2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_1_c_U SOURCE {} VARIABLE AOV_1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_c_U SOURCE {} VARIABLE AOV_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_9_c_U SOURCE {} VARIABLE p_ZL9n_regions_9_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_8_c_U SOURCE {} VARIABLE p_ZL9n_regions_8_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_7_c_U SOURCE {} VARIABLE p_ZL9n_regions_7_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_63_c_U SOURCE {} VARIABLE p_ZL9n_regions_63_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_62_c_U SOURCE {} VARIABLE p_ZL9n_regions_62_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_61_c_U SOURCE {} VARIABLE p_ZL9n_regions_61_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_60_c_U SOURCE {} VARIABLE p_ZL9n_regions_60_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_6_c_U SOURCE {} VARIABLE p_ZL9n_regions_6_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_59_c_U SOURCE {} VARIABLE p_ZL9n_regions_59_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_58_c_U SOURCE {} VARIABLE p_ZL9n_regions_58_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_57_c_U SOURCE {} VARIABLE p_ZL9n_regions_57_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_56_c_U SOURCE {} VARIABLE p_ZL9n_regions_56_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_55_c_U SOURCE {} VARIABLE p_ZL9n_regions_55_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_54_c_U SOURCE {} VARIABLE p_ZL9n_regions_54_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_53_c_U SOURCE {} VARIABLE p_ZL9n_regions_53_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_52_c_U SOURCE {} VARIABLE p_ZL9n_regions_52_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_51_c_U SOURCE {} VARIABLE p_ZL9n_regions_51_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_50_c_U SOURCE {} VARIABLE p_ZL9n_regions_50_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_5_c_U SOURCE {} VARIABLE p_ZL9n_regions_5_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_49_c_U SOURCE {} VARIABLE p_ZL9n_regions_49_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_48_c_U SOURCE {} VARIABLE p_ZL9n_regions_48_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_47_c_U SOURCE {} VARIABLE p_ZL9n_regions_47_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_46_c_U SOURCE {} VARIABLE p_ZL9n_regions_46_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_45_c_U SOURCE {} VARIABLE p_ZL9n_regions_45_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_44_c_U SOURCE {} VARIABLE p_ZL9n_regions_44_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_43_c_U SOURCE {} VARIABLE p_ZL9n_regions_43_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_42_c_U SOURCE {} VARIABLE p_ZL9n_regions_42_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_41_c_U SOURCE {} VARIABLE p_ZL9n_regions_41_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_40_c_U SOURCE {} VARIABLE p_ZL9n_regions_40_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_4_c_U SOURCE {} VARIABLE p_ZL9n_regions_4_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_39_c_U SOURCE {} VARIABLE p_ZL9n_regions_39_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_38_c_U SOURCE {} VARIABLE p_ZL9n_regions_38_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_37_c_U SOURCE {} VARIABLE p_ZL9n_regions_37_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_36_c_U SOURCE {} VARIABLE p_ZL9n_regions_36_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_35_c_U SOURCE {} VARIABLE p_ZL9n_regions_35_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_34_c_U SOURCE {} VARIABLE p_ZL9n_regions_34_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_33_c_U SOURCE {} VARIABLE p_ZL9n_regions_33_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_32_c_U SOURCE {} VARIABLE p_ZL9n_regions_32_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_31_c_U SOURCE {} VARIABLE p_ZL9n_regions_31_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_30_c_U SOURCE {} VARIABLE p_ZL9n_regions_30_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_3_c_U SOURCE {} VARIABLE p_ZL9n_regions_3_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_29_c_U SOURCE {} VARIABLE p_ZL9n_regions_29_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_28_c_U SOURCE {} VARIABLE p_ZL9n_regions_28_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_27_c_U SOURCE {} VARIABLE p_ZL9n_regions_27_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_26_c_U SOURCE {} VARIABLE p_ZL9n_regions_26_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_25_c_U SOURCE {} VARIABLE p_ZL9n_regions_25_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_24_c_U SOURCE {} VARIABLE p_ZL9n_regions_24_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_23_c_U SOURCE {} VARIABLE p_ZL9n_regions_23_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_22_c_U SOURCE {} VARIABLE p_ZL9n_regions_22_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_21_c_U SOURCE {} VARIABLE p_ZL9n_regions_21_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_20_c_U SOURCE {} VARIABLE p_ZL9n_regions_20_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_2_c_U SOURCE {} VARIABLE p_ZL9n_regions_2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_19_c_U SOURCE {} VARIABLE p_ZL9n_regions_19_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_18_c_U SOURCE {} VARIABLE p_ZL9n_regions_18_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_17_c_U SOURCE {} VARIABLE p_ZL9n_regions_17_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_16_c_U SOURCE {} VARIABLE p_ZL9n_regions_16_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_15_c_U SOURCE {} VARIABLE p_ZL9n_regions_15_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_14_c_U SOURCE {} VARIABLE p_ZL9n_regions_14_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_13_c_U SOURCE {} VARIABLE p_ZL9n_regions_13_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_12_c_U SOURCE {} VARIABLE p_ZL9n_regions_12_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_11_c_U SOURCE {} VARIABLE p_ZL9n_regions_11_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_10_c_U SOURCE {} VARIABLE p_ZL9n_regions_10_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_1_c_U SOURCE {} VARIABLE p_ZL9n_regions_1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_ZL9n_regions_0_c_U SOURCE {} VARIABLE p_ZL9n_regions_0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME checkId_V_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE checkId_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME taskId_V_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE taskId_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME executionId_V_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE executionId_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME uniId_V_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE uniId_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_c95_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE AOV_c95_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_1_c96_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE AOV_1_c96_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_2_c97_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE AOV_2_c97_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_3_c98_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE AOV_3_c98_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_4_c99_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE AOV_4_c99_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_5_c100_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE AOV_5_c100_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_6_c101_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE AOV_6_c101_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME AOV_7_c102_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE AOV_7_c102_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME checkId_V_load_loc_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE checkId_V_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME checkId_V_load_cast_loc_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE checkId_V_load_cast_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME agg_tmp_loc_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE agg_tmp_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME error_U SOURCE detector_solid/abs_solid_detector.cpp:496 VARIABLE error LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME taskId_V_load_loc_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE taskId_V_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME taskId_V_load_cast_loc_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE taskId_V_load_cast_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME executionId_V_load_loc_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE executionId_V_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME uniId_V_load_loc_channel_U SOURCE detector_solid/abs_solid_detector.cpp:495 VARIABLE uniId_V_load_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 0 BRAM 0 URAM 0}} run {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln652_fu_2114_p2 SOURCE detector_solid/abs_solid_detector.cpp:652 VARIABLE add_ln652 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln649_fu_2569_p2 SOURCE detector_solid/abs_solid_detector.cpp:649 VARIABLE add_ln649 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_U SOURCE {} VARIABLE regions LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_3_U SOURCE {} VARIABLE regions_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_5_U SOURCE {} VARIABLE regions_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_2_U SOURCE {} VARIABLE regions_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_4_U SOURCE {} VARIABLE regions_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME regions_6_U SOURCE {} VARIABLE regions_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 22 BRAM 64 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} runTrain_Block_entry174_proc {AREA {DSP 22 BRAM 0 URAM 0}} entry_proc17 {AREA {DSP 0 BRAM 0 URAM 0}} runTest_Block_entry6987_proc {AREA {DSP 0 BRAM 0 URAM 0}} runTest_Block_entry6989_proc {AREA {DSP 0 BRAM 0 URAM 0}} runTest_Block_entry6990_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.33 seconds; current allocated memory: 1.014 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for run.
INFO: [VLOG 209-307] Generating Verilog RTL for run.
Execute       syn_report -model run -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 73.03 MHz
Command     autosyn done; 33.98 sec.
Command   csynth_design done; 67.4 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 65.92 seconds. CPU system time: 2.01 seconds. Elapsed time: 67.4 seconds; current allocated memory: -450.137 MB.
Command ap_source done; 69.2 sec.
Execute cleanup_all 
Command cleanup_all done; 0.13 sec.
