EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# AS4C1M16S-6TCN-Memory_RAM
#
DEF AS4C1M16S-6TCN-Memory_RAM U 0 40 Y Y 1 F N
F0 "U" 0 0 50 H V C CNN
F1 "AS4C1M16S-6TCN-Memory_RAM" 0 0 50 H V C CNN
F2 "" 0 0 50 H I C CNN
F3 "" 0 0 50 H I C CNN
DRAW
S 300 -100 -300 -2600 0 1 0 N
X VDD 1 -400 -150 100 R 50 50 1 1 I
X VSSQ 10 -400 -1050 100 R 50 50 1 1 I
X DQ6 11 -400 -1150 100 R 50 50 1 1 B
X DQ7 12 -400 -1250 100 R 50 50 1 1 B
X VDDQ 13 -400 -1350 100 R 50 50 1 1 I
X LDQM 14 -400 -1450 100 R 50 50 1 1 I
X WE# 15 -400 -1550 100 R 50 50 1 1 I
X CAS# 16 -400 -1650 100 R 50 50 1 1 I
X RAS# 17 -400 -1750 100 R 50 50 1 1 I
X CS# 18 -400 -1850 100 R 50 50 1 1 I
X A11 19 -400 -1950 100 R 50 50 1 1 I
X DQ0 2 -400 -250 100 R 50 50 1 1 B
X A10/AP 20 -400 -2050 100 R 50 50 1 1 I
X A0 21 -400 -2150 100 R 50 50 1 1 I
X A1 22 -400 -2250 100 R 50 50 1 1 I
X A2 23 -400 -2350 100 R 50 50 1 1 I
X A3 24 -400 -2450 100 R 50 50 1 1 I
X VDD 25 -400 -2550 100 R 50 50 1 1 I
X VSS 26 400 -2550 100 L 50 50 1 1 I
X A4 27 400 -2450 100 L 50 50 1 1 I
X A5 28 400 -2350 100 L 50 50 1 1 I
X A6 29 400 -2250 100 L 50 50 1 1 I
X DQ1 3 -400 -350 100 R 50 50 1 1 B
X A7 30 400 -2150 100 L 50 50 1 1 I
X A8 31 400 -2050 100 L 50 50 1 1 I
X A9 32 400 -1950 100 L 50 50 1 1 I
X NC 33 400 -1850 100 L 50 50 1 1 N
X CKE 34 400 -1750 100 L 50 50 1 1 I
X CLK 35 400 -1650 100 L 50 50 1 1 I
X UDQM 36 400 -1550 100 L 50 50 1 1 I
X NC 37 400 -1450 100 L 50 50 1 1 N
X VDDQ 38 400 -1350 100 L 50 50 1 1 I
X DQ8 39 400 -1250 100 L 50 50 1 1 B
X VSSQ 4 -400 -450 100 R 50 50 1 1 I
X DQ9 40 400 -1150 100 L 50 50 1 1 B
X VSSQ 41 400 -1050 100 L 50 50 1 1 I
X DQ10 42 400 -950 100 L 50 50 1 1 B
X DQ11 43 400 -850 100 L 50 50 1 1 B
X VDDQ 44 400 -750 100 L 50 50 1 1 I
X DQ12 45 400 -650 100 L 50 50 1 1 B
X DQ13 46 400 -550 100 L 50 50 1 1 B
X VSSQ 47 400 -450 100 L 50 50 1 1 I
X DQ14 48 400 -350 100 L 50 50 1 1 B
X DQ15 49 400 -250 100 L 50 50 1 1 B
X DQ2 5 -400 -550 100 R 50 50 1 1 B
X VSS 50 400 -150 100 L 50 50 1 1 I
X DQ3 6 -400 -650 100 R 50 50 1 1 B
X VDDQ 7 -400 -750 100 R 50 50 1 1 I
X DQ4 8 -400 -850 100 R 50 50 1 1 B
X DQ5 9 -400 -950 100 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
# AT25SF128A-SHB-T-AT25SF128A-SHB-T
#
DEF AT25SF128A-SHB-T-AT25SF128A-SHB-T U 0 40 Y Y 1 L N
F0 "U" -500 550 50 H V L BNN
F1 "AT25SF128A-SHB-T-AT25SF128A-SHB-T" -500 -600 50 H V L BNN
F2 "SOIC127P790X216-8N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "Dialog Semicondutor" 0 0 50 H I L BNN "MANUFACTURER"
F5 "IPC 7351B" 0 0 50 H I L BNN "STANDARD"
F6 "F" 0 0 50 H I L BNN "PARTREV"
F7 "2.16mm" 0 0 50 H I L BNN "MAXIMUM_PACKAGE_HEIGHT"
DRAW
S -500 -500 500 500 0 0 10 f
X ~CS 1 -700 0 200 R 40 40 0 0 I
X SO(I/O1) 2 -700 -300 200 R 40 40 0 0 B
X ~WP~(I/O2) 3 -700 300 200 R 40 40 0 0 B
X GND 4 700 -400 200 L 40 40 0 0 W
X SI(I/O0) 5 -700 -200 200 R 40 40 0 0 B
X SCK 6 -700 -100 200 R 40 40 0 0 I C
X ~HOLD~/~RESET~(I/O3) 7 -700 200 200 R 40 40 0 0 B
X VCC 8 700 400 200 L 40 40 0 0 W
ENDDRAW
ENDDEF
#
# MEM2051-00-195-00-A_REVC-MEM2051-00-195-00-A_REVC
#
DEF MEM2051-00-195-00-A_REVC-MEM2051-00-195-00-A_REVC J 0 40 Y Y 1 L N
F0 "J" 0 601 50 H V L BNN
F1 "MEM2051-00-195-00-A_REVC-MEM2051-00-195-00-A_REVC" 0 -700 50 H V L BNN
F2 "GCT_MEM2051-00-195-00-A_REVC" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "GCT" 0 0 50 H I L BNN "MANUFACTURER"
DRAW
P 2 0 0 10 0 -600 0 600 N
P 2 0 0 10 0 600 600 600 N
P 2 0 0 10 600 -600 0 -600 N
P 2 0 0 10 600 600 600 -600 N
X DAT2 1 -200 200 200 R 40 40 0 0 B
X SHIELD 10 -200 -500 200 R 40 40 0 0 P
X SHIELD 11 -200 -500 200 R 40 40 0 0 P
X SHIELD 12 -200 -500 200 R 40 40 0 0 P
X SHIELD 13 -200 -500 200 R 40 40 0 0 P
X CD/DAT3 2 -200 100 200 R 40 40 0 0 B
X CMD 3 -200 0 200 R 40 40 0 0 B
X VDD 4 -200 500 200 R 40 40 0 0 W
X CLK 5 -200 -100 200 R 40 40 0 0 B C
X VSS 6 -200 -200 200 R 40 40 0 0 W
X DAT0 7 -200 400 200 R 40 40 0 0 B
X DAT1 8 -200 300 200 R 40 40 0 0 B
X CD 9 -200 -400 200 R 40 40 0 0 P
ENDDRAW
ENDDEF
#
# STM32F767ZIT6-STM32F767ZIT6
#
DEF STM32F767ZIT6-STM32F767ZIT6 U 0 40 Y Y 9 L N
F0 "U" -601 801 50 H V L BNN
F1 "STM32F767ZIT6-STM32F767ZIT6" -600 -800 50 H V L BNN
F2 "QFP50P2200X2200X160-144N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "6" 0 0 50 H I L BNN "PARTREV"
F5 "STMicroelectronics" 0 0 50 H I L BNN "MF"
F6 "LQFP-144 STMicroelectronics" 0 0 50 H I L BNN "PACKAGE"
F7 "IPC-7351B" 0 0 50 H I L BNN "STANDARD"
F8 "IC MCU 32BIT 2MB FLASH 144LQFP" 0 0 50 H I L BNN "DESCRIPTION"
F9 "STM32F767ZIT6" 0 0 50 H I L BNN "MP"
F10 "14.84 USD" 0 0 50 H I L BNN "PRICE"
F11 "Good" 0 0 50 H I L BNN "AVAILABILITY"
DRAW
S -600 -600 600 700 1 0 16 f
S -3000 -900 3000 800 2 0 16 f
S -3600 -900 3600 800 3 0 16 f
S -3200 -900 3200 800 4 0 16 f
S -2700 -900 2700 800 5 0 16 f
S -2200 -900 2200 800 6 0 16 f
S -1800 -900 1800 800 7 0 16 f
S -2700 -900 2700 800 8 0 16 f
S -500 -400 600 400 9 0 16 f
X VCAP_2 106 800 300 200 L 40 40 1 0 W
X VSS 107 800 -400 200 L 40 40 1 0 W
X VDD 108 800 200 200 L 40 40 1 0 W
X VSS 120 800 -400 200 L 40 40 1 0 W
X VDDSDMMC 121 800 0 200 L 40 40 1 0 W
X VSS 130 800 -400 200 L 40 40 1 0 W
X VDD 131 800 200 200 L 40 40 1 0 W
X BOOT0(VPP) 138 -800 500 200 R 40 40 1 0 I
X PDR_ON 143 800 600 200 L 40 40 1 0 W
X VDD 144 800 200 200 L 40 40 1 0 W
X VSS 16 800 -400 200 L 40 40 1 0 W
X VDD 17 800 200 200 L 40 40 1 0 W
X NRST 25 -800 100 200 R 40 40 1 0 B
X VDD 30 800 200 200 L 40 40 1 0 W
X VSSA 31 800 -500 200 L 40 40 1 0 W
X VREFP 32 800 -200 200 L 40 40 1 0 W
X VDDA 33 800 100 200 L 40 40 1 0 W
X VSS 38 800 -400 200 L 40 40 1 0 W
X VDD 39 800 200 200 L 40 40 1 0 W
X VSS 51 800 -400 200 L 40 40 1 0 W
X VDD 52 800 200 200 L 40 40 1 0 W
X VBAT 6 800 500 200 L 40 40 1 0 W
X VSS 61 800 -400 200 L 40 40 1 0 W
X VDD 62 800 200 200 L 40 40 1 0 W
X VCAP_1 71 800 400 200 L 40 40 1 0 W
X VDD 72 800 200 200 L 40 40 1 0 W
X VSS 83 800 -400 200 L 40 40 1 0 W
X VDD 84 800 200 200 L 40 40 1 0 W
X VSS 94 800 -400 200 L 40 40 1 0 W
X VDDUSB 95 800 -100 200 L 40 40 1 0 W
X PA8(MCO1,TIM1_CH1,TIM8_BKIN2,I2C3_SCL,USART1_CK,OTG_FS_SOF,CAN3_RX,UART7_RX,LCD_B3,LCD_R6) 100 -3200 -100 200 R 40 40 2 0 B
X PA9(TIM1_CH2,I2C3_SMBA,SPI2_SCK/I2S2_CK,USART1_TX,DCMI_D0,LCD_R5) 101 -3200 -200 200 R 40 40 2 0 B
X PA10(TIM1_CH3,USART1_RX,LCD_B4,OTG_FS_ID,MDIOS_MDIO,DCMI_D1,LCD_B1) 102 -3200 -300 200 R 40 40 2 0 B
X PA11(TIM1_CH4,SPI2_NSS/I2S2_WS,UART4_RX,USART1_CTS,CAN1_RX,OTG_FS_DM,LCD_R4) 103 -3200 -400 200 R 40 40 2 0 B
X PA12(TIM1_ETR,SPI2_SCK/I2S2_CK,UART4_TX,USART1_RTS,CAN1_TX,OTG_FS_DP,LCD_R5) 104 -3200 -500 200 R 40 40 2 0 B
X PA13(JTMS-SWDIO) 105 -3200 -600 200 R 40 40 2 0 B
X PA14(JTCK-SWCLK) 109 -3200 -700 200 R 40 40 2 0 B C
X PA15(JTDI,TIM2_CH1/TIM2_ETR,HDMI_CEC,SPI_NSS/I2S1_WS,SPI3_NSS/I2S3_WS,SPI6_NSS,UART4_RTS,CAN3_TX,UART7_TX) 110 -3200 -800 200 R 40 40 2 0 B
X PA0-WKUP(TIM2_CH1/TIM2_ETR,TIM5_CH1,TIM8_ETR,USART2_CTS,UART4_TX,SAI2_SD_B,ETH_MII_CRS,ADC1_IN0,ADC2_IN0,ADC3_IN0,WKUP1) 34 -3200 700 200 R 40 40 2 0 B
X PA1(TIM2_CH2,TIM5_CH2,USART2_RTS,UART4_RX,QUADSPI_BK1_IO3,SAI2_MCLK_B,ETH_MII_RX_CLK/ETH_RMII_REF_CLK,LCD_R2) 35 -3200 600 200 R 40 40 2 0 B C
X PA2(TIM2_CH3,TIM5_CH3,TIM9_CH1,USART2_TX,SAI2_SCK_B,ETH_MDIO,MDIOS_MDIO,LCD_R1,ADC1_IN2,ADC2_IN2,ADC3_IN2,WKUP2) 36 -3200 500 200 R 40 40 2 0 B
X PA3(TIM2_CH4,TIM5_CH4,TIM9_CH2,USART2_RX,LCD_B2,OTG_HS_ULPI_D0,ETH_MII_COL,LCD_B5,ADC1_IN3,ADC2_IN3,ADC3_IN3) 37 -3200 400 200 R 40 40 2 0 B
X PA4(SPI1_NSS/I2S1_WS,SPI3_NSS/I2S3_WS,USART2_CK,SPI6_NSS,OTG_HS_SOF,DCMI_HSYNC,LCD_VSYNC,ADC1_IN4,ADC2_IN4,DAC_OUT1) 40 -3200 300 200 R 40 40 2 0 B
X PA5(TIM2_CH1/TIM2_ETR,TIM8_CH1N,SPI1_SCK/I2S1_CK,SPI6_SCK,OTG_HS_ULPI_CK,LCD_R4,ADC1_IN5,ADC2_IN5,DAC_OUT2) 41 -3200 200 200 R 40 40 2 0 B
X PA6(TIM1_BKIN,TIM3_CH1,TIM6_BKIN,SPI1_MISO,SPI6_MISO,TIM13_CH1,MDIOS_MDC,DCMI_PIXCLK,LCD_G2,ADC1_IN6,ADC2_IN6) 42 -3200 100 200 R 40 40 2 0 B C
X PA7(TIM1_CH1N,TIM3_CH2,TIM8_CH1N,SPI1_MOSI/I2S1_SD,SPI6_MOSI,TIM14_CH1,ETH_MII_RX_DV/ETH_RMII_CRS_DV,FMC_SDNWE) 43 -3200 0 200 R 40 40 2 0 B
X PB3(JTDO/TRACESWO,TIM2_CH2,SPI1_SCK/I2S1_CK,SPI3_SCK/I2S3_CK,SPI6_SCK,SDMMC2_D2,CAN3_RX,UART7_RX) 133 -3800 400 200 R 40 40 3 0 B
X PB4(NJTRST,TIM3_CH1,SPI1_MISO,SPI3_MISO,SPI2_NSS/I2S2_WS,SPI6_MISO,SDMMC2_D3,CAN3_TX,UART7_TX) 134 -3800 300 200 R 40 40 3 0 B
X PB5(UART5_RX,TIM3_CH2,I2C1_SMBA,SPI1_MOSI/I2S1_SD,SPI3_MOSI/I2S3_SD,SPI6_MOSI,CAN2_RX,OTG_HS_ULPI_D7,ETH_PPS_OUT,FMC_SDCKE1,DCMI_D10,LCD_G7) 135 -3800 200 200 R 40 40 3 0 B
X PB6(UART5_TX,TIM4_CH1,HDMI_CEC,I2C1_SCL,DFSDM1_DATIN5,USART1_TX,CAN2_TX,QUADSPI_BK1_NCS,I2C4_SCL,FMC_SDNE1,DCMI_D5) 136 -3800 100 200 R 40 40 3 0 B
X PB7(TIM4_CH2,I2C1_SDA,DFSDM1_CKIN5,USART1_RX,I2C4_SDA,FMC_NL,DCMI_VSYNC) 137 -3800 0 200 R 40 40 3 0 B
X PB8(I2C4_SCL,TIM4_CH3,TIM10_CH1,I2C1_SCL,DFSDM1_CKIN7,UART5_RX,CAN1_RX,SDMMC2_D4,ETH_MII_TXD3,SDMMC1_D4,DCMI_D6,LCD_B6) 139 -3800 -100 200 R 40 40 3 0 B
X PB9(I2C4_SDA,TIM4_CH4,TIM11_CH1,I2C1_SDA,SPI2_NSS/I2S2_WS,DFSDM1_DATIN7,UART5_TX,CAN1_TX,SDMMC2_D5,I2C4_SMBA,SDMMC1_D5,DCMI_D7,LCD_B7) 140 -3800 -200 200 R 40 40 3 0 B
X PB0(TIM1_CH2N,TIM3_CH3,TIM8_CH2N,DFSDM1_CKOUT,UART4_CTS,LCD_R3,OTG_HS_ULPI_D1,ETH_MII_RXD2,LCD_G1,ADC1_IN8,ADC2_IN8) 46 -3800 700 200 R 40 40 3 0 B
X PB1(TIM1_CH3N,TIM3_CH4,TIM8_CH3N,DFSDM1_DATIN1,LCD_R6,OTG_HS_ULPI_D2,ETH_MII_RXD3,LCD_G0,ADC1_IN9,ADC2_IN9) 47 -3800 600 200 R 40 40 3 0 B
X PB2(SAI1_SD_A,SPI3_MOSI/I2S3_SD,QUADSPI_CLK,DFSDM1_CKIN1) 48 -3800 500 200 R 40 40 3 0 B C
X PB10(TIM2_CH3,I2C2_SCL,SPI_SCK/I2S2_CK,DFSDM1_DATIN7,USART3_TX,QUADSPI_BK1_NCS,OTG_HS_ULPI_D3,ETH_MII_RX_ER,LCD_G4) 69 -3800 -300 200 R 40 40 3 0 B
X PB11(TIM2_CH4,I2C2_SDA,DFSDM1_CKIN7,USART3_RX,OTG_HS_ULPI_D4,ETH_MII_TX_EN/ETH_RMII_TX,DSI_TE,LCD_G5) 70 -3800 -400 200 R 40 40 3 0 B
X PB12(TIM1_BKIN,I2C2_SMBA,SPI2_NSS/I2S2_WS,DFSDM1_DATIN1,USART3_CK,UART5_RX,CAN2_RX,OTG_HS_ULPI_D5,ETH_MII_TXD0/ETH_RMII_TXD0,OTG_HS_ID) 73 -3800 -500 200 R 40 40 3 0 B
X PB13(TIM1_CH1N,SPI2_SCK/I2S2_CK,DFSDM1_CKIN1,USART3_CTS,UART5_TX,CAN2_TX,OTG_HS_ULPI_D6,ETH_MII_TXD1/ETH_RMII_TXD1) 74 -3800 -600 200 R 40 40 3 0 B
X PB14(TIM1_CH2N,TIM8_CH2N,USART1_TX,SPI2_MISO,DFSDM1_DATIN2,USART3_RTS,UART4_RTS,TIM12_CH1,SDMMC2_D0,OTG_HS_DM) 75 -3800 -700 200 R 40 40 3 0 B
X PB15(RTC_REFIN,TIM1_CH3N,TIM8_CH3N,USART1_RX,SPI2_MOSI/I2S2_SD,DFSDM1_CKIN2,UART4_CTS,TIM12_CH2,SDMMC2_D1,OTG_HS_DP) 76 -3800 -800 200 R 40 40 3 0 B
X PC10(DFSDM1_CKIN5,SPI3_SCK/I2S3_CK,USART3_TX,UART4_TX,QUADSPI_BK1_IO1,SDMMC1_D2,DCMI_D8,LCD_R2) 111 -3400 -300 200 R 40 40 4 0 B
X PC11(DFSDM1_DATIN5,SPI3_MISO,USART3_RX,UART4_RX,QUADSPI_BK2_NCS,SDMMC1_D3,DCMI_D4) 112 -3400 -400 200 R 40 40 4 0 B
X PC12(TRACED3,SPI3_MOSI/I2S3_SD,USART3_CK,UART5_TX,SDMMC1_CK,DCMI_D9) 113 -3400 -500 200 R 40 40 4 0 B
X PC0(DFSDM1_CKIN0,DFSDM1_DATIN4,SAI2_FS_B,OTG_HS_ULPI_STP,FMC_SDNWE,LCD_R5,ADC1_IN10,ADC2_IN10,ADC3_IN10) 26 -3400 700 200 R 40 40 4 0 B
X PC1(TRACED0,DFSDM1_DATIN0,SAI2_MOSI/I2S2_SD,SAI1_SD_A,DFSDM1_CKIN4,ETH_MDC,MDIOS_MDC,ADC1_IN11,ADC2_IN11,ADC3_IN11,RTC_TAMP3) 27 -3400 600 200 R 40 40 4 0 B
X PC2(DFSDM1_CKIN1,SPI2_MISO,DFSDM1_CKOUT,OTG_HS_ULPI_DIR,ETH_MII_TXD2,FMC_SDNE0,ADC1_IN12,ADC2_IN12,ADC3_IN13) 28 -3400 500 200 R 40 40 4 0 B
X PC3(DFSDM1_DATIN1,SPI2_MOSI/I2S2_SD,OTG_HS_ULPI_NXT,ETH_MII_TX_CLK,FMC_SDCKE0,ADC1_IN13,ADC2_IN13,ADC3_IN13) 29 -3400 400 200 R 40 40 4 0 B C
X PC4(DFSDM1_CKIN2,I2S1_MCK,SPDIF_RX2,ETH_MII_RXD0/ETH_RMII_RXD0,FMC_SDNE0,ADC1_IN14,ADC2_IN14) 44 -3400 300 200 R 40 40 4 0 B
X PC5(DFSDM1_DATIN2,SPDIF_RX3,ETH_MII_RXD1/ETH_RMII_RXD1,FMC_SDCKE0,ADC1_IN15,ADC2_IN15) 45 -3400 200 200 R 40 40 4 0 B
X PC13(RTC_TAMP2/RTS_TS/WKUP5) 7 -3400 -600 200 R 40 40 4 0 B
X PC14-OSC32_IN 8 -3400 -700 200 R 40 40 4 0 B
X PC15-OSC32_OUT 9 -3400 -800 200 R 40 40 4 0 B
X PC6(TIM3_CH1,TIM8_CH1,I2S2_MCK,DFSDM1_CKIN3,USART6_TX,TMC_NWAIT,SDMMC2_D6,SDMMC1_D6,DCMI_D0,LCD_HSYNC) 96 -3400 100 200 R 40 40 4 0 B
X PC7(TIM3_CH2,TIM8_CH2,I2S3_MCK,DFSDM1_DATIN3,USART6_RX,FMC_NE1,SDMMC2_D7,SDMMC1_D7,DCMI_D1,LCD_G6) 97 -3400 0 200 R 40 40 4 0 B
X PC8(TRACED1,TIM3_CH3,TIM8_CH3,UART5_RTS,USART6_CK,FMC_NE2/FMC_NCE,SDMMC1_D0,DCMI_D2) 98 -3400 -100 200 R 40 40 4 0 B
X PC9(MCO2,TIM3_CH4,TIM8_CH4,I2S3_SDA,I2S_CKIN,UART5_CTS,QUADSPI_BK1_IO0,LCD_G3,SDMMC12_D1,DCMI_D3,LCD_B2) 99 -3400 -200 200 R 40 40 4 0 B
X PD0(DFSDN1_CKIN6,DFSDM1_DATIN7,UART4_RX,CAN1_RX,FMC_D2) 114 -2900 700 200 R 40 40 5 0 B
X PD1(DFSDN1_DATIN6,DFSDM1_CKIN7,UART4_TX,CAN1_TX,FMC_D3) 115 -2900 600 200 R 40 40 5 0 B
X PD2(TRACED2,TIM3_ETR,UART5_RX,SDMMC1_CMD,DCMI_D11) 116 -2900 500 200 R 40 40 5 0 B
X PD3(DFSDM1_CKOUT,SPI2_SCK/I2S2_CK,DFSDM1_DATIN0,USART2_CTS,FMC_CLK,DCMI_D5,LCD_G7) 117 -2900 400 200 R 40 40 5 0 B C
X PD4(DFSDM1_CKIN0,USART2_RTS,FMC_NOE) 118 -2900 300 200 R 40 40 5 0 B
X PD5(USART2_TX,FMC_NWE) 119 -2900 200 200 R 40 40 5 0 B
X PD6(DFSDM1_CKIN4,SPI4_MOSI/I2S3_SD,SAI1_SD_A,USART2_RX,DFSDM1_DATIN1,SDMMC2_CK,FMC_NWAIT,DCMI_D10,LCD_B2) 122 -2900 100 200 R 40 40 5 0 B
X PD7(DFSDM1_DATIN4,SPI4_MOSI/I2S1_SD,DFSDM1_CKIN1,USART2_CK,SPDIF_RX0,SDMMC2_CMD,FMC_NE1) 123 -2900 0 200 R 40 40 5 0 B
X PD8(DFSDM1_CKIN3,USART3_TX,SPDIF_RX1,FMC_D13) 77 -2900 -100 200 R 40 40 5 0 B
X PD9(DFSDM1_DATIN3,USART3_RX,FMC_D14) 78 -2900 -200 200 R 40 40 5 0 B
X PD10(DFSDM1_CKOUT,USART3_CK,FMC_D15,LCD_B3) 79 -2900 -300 200 R 40 40 5 0 B
X PD11(I2C4_SMBA,USART3_CTS,QUADSPI_BK1_IO0,SAI2_SD_A,FMC_A16/FMC_CLE) 80 -2900 -400 200 R 40 40 5 0 B
X PD12(TIM4_CH1,LPTIM1_IN1,I2C4_SCL,USART3_RTS,QUADSPI_BK1_IO1,SAI2_FS_A,FMC_A17/FMC_ALE) 81 -2900 -500 200 R 40 40 5 0 B
X PD13(TIM4_CH2,LPTIM1_OUT,I2C4_SDA,QUADSPI_BK_IO3,SAI2_SCK_A,FMC_A18) 82 -2900 -600 200 R 40 40 5 0 B
X PD14(TIM4_CH3,UART8_CTS,FMC_D0) 85 -2900 -700 200 R 40 40 5 0 B
X PD15(TIM4_CH4,UART8_RTS,FMC_D1) 86 -2900 -800 200 R 40 40 5 0 B
X PE2(TRACECLK,SP14_SCK,SAI1_MCLK_A,QUADSPI_BK1_IO2,ETH_MII_TXD3,FMC_A23) 1 -2400 500 200 R 40 40 6 0 B C
X PE0(TIM4_ETR,LPTIM1_ETR,UART8_RX,SAI2_MCLK_A,FMC_NBL0,DCMI_D2) 141 -2400 700 200 R 40 40 6 0 B C
X PE1(LPTIM1_IN2,UART8_TX,FMC_NBL1,DCMI_D3) 142 -2400 600 200 R 40 40 6 0 B
X PE3(TRACED0,SAI1_SD_B,FMC_A19) 2 -2400 400 200 R 40 40 6 0 B
X PE4(TRACED1,SPI4_NSS,SAI1_FS_A,DFSDM1_DATIN3,FMC_A20,DCMI_D4,LCD_B0) 3 -2400 300 200 R 40 40 6 0 B
X PE5(TRACED2,TIM9_CH1,SPI4_MISO,SAI1_SCK_A,DFSDM1_CKIN3,FMC_A21,DCMI_D6,LCD_G0) 4 -2400 200 200 R 40 40 6 0 B
X PE6(TRACED3,TIM1_BKIN2,TIM9_CH2,SPI4_MOSI,SAI1_SD_A,SAI2_MCLK_B,FMC_A22,DCMI_D7,LCD_G1) 5 -2400 100 200 R 40 40 6 0 B C
X PE7(TIM1_ETR,DFSDM1_DATIN2,UART7_RX,QUADSPI_BK2_IO0,FMC_D4) 58 -2400 0 200 R 40 40 6 0 B
X PE8(TIM1_CH1N,DFSDM1_CKIN2,UART7_TX,QUADSPI_BK2_IO1,FMC_D5) 59 -2400 -100 200 R 40 40 6 0 B
X PE9(TIM1_CH1,DFSDM1_CKOUT,UART7_RTS,QUADSPI_BK2_IO2,FMC_D6) 60 -2400 -200 200 R 40 40 6 0 B
X PE10(TIM1_CH2N,DFSDM1_DATIN4,UART7_CTS,QUADSPI_BK2_IO3,FMC_D7) 63 -2400 -300 200 R 40 40 6 0 B
X PE11(TIM1_CH2,SPI4_NSS,DFSDM1_CKIN4,SAI2_SD_B,FMC_D8,LCD_G3) 64 -2400 -400 200 R 40 40 6 0 B
X PE12(TIM1_CH3N,SPI4_SCK,DFSDM1_DATIN5,SAI2_SCK_B,FMC_D9,LCD_B4) 65 -2400 -500 200 R 40 40 6 0 B
X PE13(TIM1_CH3,SPI4_MISO,DFSDM1_CKIN5,SAI2_FS_B,FMC_D10,LCD_DE) 66 -2400 -600 200 R 40 40 6 0 B
X PE14(TIM1_CH4,SPI4_MOSI,SAI2_MCLK_B,FMC_D11,LCD_CLK) 67 -2400 -700 200 R 40 40 6 0 B C
X PE15(TIM1_BKIN,FMC_D12,LCD_R7) 68 -2400 -800 200 R 40 40 6 0 B
X PF0(I2C2_SDA,FMC_A0) 10 -2000 700 200 R 40 40 7 0 B
X PF1(I2C2_SCL,FMC_A1) 11 -2000 600 200 R 40 40 7 0 B
X PF2(I2C2_SMBA,FCM_A2) 12 -2000 500 200 R 40 40 7 0 B
X PF3(FMC_A3,ADC3_IN9) 13 -2000 400 200 R 40 40 7 0 B
X PF4(FMC_A4,ADC3_IN14) 14 -2000 300 200 R 40 40 7 0 B
X PF5(FMC_A5,ADC3_IN15) 15 -2000 200 200 R 40 40 7 0 B
X PF6(TIM10_CH1,SPI5_NSS,SAI1_SD_B,UART7_RX,QUADSPI_BK1_IO3,ADC3_IN4) 18 -2000 100 200 R 40 40 7 0 B
X PF7(TIM11_CH1,SPI5_SCK,SAI1_MCK_B,UART7_TX,QUADSPI_BK1_IO2,ADC3_IN5) 19 -2000 0 200 R 40 40 7 0 B
X PF8(SPI5_MISO,SAI1_SCK_B,UART7_RTS,TIM13_CH1,QUADSPI_BK1_IO0,ADC3_IN6) 20 -2000 -100 200 R 40 40 7 0 B
X PF9(SPI5_MOSI,SAI1_FS_B,UART7_CTS,TIM14_CH1,QUADSPI_BK1_IO1,ADC3_IN7) 21 -2000 -200 200 R 40 40 7 0 B
X PF10(QUADSPI_CLK,DCMI_D11,LCD_DE,ADC3_IN8) 22 -2000 -300 200 R 40 40 7 0 B C
X PF11(SPI5_MOSI,SAI2_SD_B,FMC_SDNRAS,DCMI_D12) 49 -2000 -400 200 R 40 40 7 0 B
X PF12(FMC_A6) 50 -2000 -500 200 R 40 40 7 0 B
X PF13(I2C4_SMBA,DFSDM1_DATIN6,FMC_A7) 53 -2000 -600 200 R 40 40 7 0 B
X PF14(I2C4_SCL,DFSDM1_CKIN6,FMC_A8) 54 -2000 -700 200 R 40 40 7 0 B
X PF15(I2C4_SDA,FMC_A9) 55 -2000 -800 200 R 40 40 7 0 B
X PG9(SPI1_MISO,SPDIF_RX3,USART6_RX,QUADSPI_BK2_IO2,SAI2_FS_B,SDMMC2_D0,FMC_NE2/FMC_NCE,DCMI_VSYNC) 124 -2900 -200 200 R 40 40 8 0 B
X PG10(SPI1_NSS/I2S1_WS,LCD_G3,SAI2_SD_B,SDMMC2_D1,FMC_NE3,DCMI_D2,LCD_B2) 125 -2900 -300 200 R 40 40 8 0 B
X PG11(SPI1_SCK/I2S1_CK,SPDIF_RX0,SDMMC2_D2,ETH_MII_TX_EN/ETH_RMII_TX_EN,DCMI_D3,LCD_B3) 126 -2900 -400 200 R 40 40 8 0 B
X PG12(LPTIM1_IN1,SPI6_MISO,SPDIF_RX1,USART6_RTS,LCD_B4,SDMMC2_D3,FMC_NE4,LCD_B1) 127 -2900 -500 200 R 40 40 8 0 B
X PG13(TRACED0,LPTIM1_OUT,SPI6_SCK,USART6_CTS,ETH_MII_TXD0/ETH_RMII_TXD0,FMC_A24,LCD_R0) 128 -2900 -600 200 R 40 40 8 0 B
X PG14(TRACED1,LPTIM1_ETR,SPI6_MOSI,USART6_TX,QUADSPI_BK2_IO3,ETH_MII_TXD1/ETH_RMII_TXD1,FMC_A25,LCD_B0) 129 -2900 -700 200 R 40 40 8 0 B
X PG15(USART6_CTS,FMC_SDNCAS,DCMI_D13) 132 -2900 -800 200 R 40 40 8 0 B
X PG0(FMC_A10) 56 -2900 700 200 R 40 40 8 0 B
X PG1(FMC_A11) 57 -2900 600 200 R 40 40 8 0 B
X PG2(FMC_A12) 87 -2900 500 200 R 40 40 8 0 B
X PG3(FMC_A13) 88 -2900 400 200 R 40 40 8 0 B
X PG4(FMC_A14/FMC_BA0) 89 -2900 300 200 R 40 40 8 0 B
X PG5(FMC_A15/FMC_BA1) 90 -2900 200 200 R 40 40 8 0 B
X PG6(FMC_NE3,DCMI_D12,LCD_R7)) 91 -2900 100 200 R 40 40 8 0 B
X PG7(SAI1_MCLK_A,USART6_CK,FMC_INT,DCMII_D13,LCD_CLK) 92 -2900 0 200 R 40 40 8 0 B C
X PG8(SPI6_NSS,SPDIF_RX2,USART6_RTS,ETH_PPS_OUT,FMC_SDCLK,LCD_G7) 93 -2900 -100 200 R 40 40 8 0 B C
X PH0-OSC_IN 23 -700 100 200 R 40 40 9 0 B
X PH1-OSC_OUT 24 -700 -100 200 R 40 40 9 0 B
ENDDRAW
ENDDEF
#
#End Library
