# Generated by gen_defines.py
# 
# DTS input file:
#   stm32f3_disco.dts.pre.tmp
# 
# Directories with bindings:
#   $ZEPHYR_BASE/dts/bindings
# 
# Nodes in dependency order (ordinal and path):
#   0   /
#   1   /aliases
#   2   /chosen
#   3   /cpus
#   4   /cpus/cpu@0
#   5   /gpio_keys
#   6   /soc
#   7   /soc/pin-controller@48000000
#   8   /soc/rcc@40021000
#   9   /soc/pin-controller@48000000/gpio@48000000
#   10  /gpio_keys/button
#   11  /leds
#   12  /soc/pin-controller@48000000/gpio@48001000
#   13  /leds/led_10
#   14  /leds/led_3
#   15  /leds/led_4
#   16  /leds/led_5
#   17  /leds/led_6
#   18  /leds/led_7
#   19  /leds/led_8
#   20  /leds/led_9
#   21  /memory@10000000
#   22  /memory@20000000
#   23  /soc/interrupt-controller@e000e100
#   24  /soc/adc@50000000
#   25  /soc/dma@40020000
#   26  /soc/dma@40020400
#   27  /soc/flash-controller@40022000
#   28  /soc/flash-controller@40022000/flash@8000000
#   29  /soc/flash-controller@40022000/flash@8000000/partitions
#   30  /soc/flash-controller@40022000/flash@8000000/partitions/partition@3e800
#   31  /soc/i2c@40005400
#   32  /soc/i2c@40005400/lsm303dlhc-accel@19
#   33  /soc/i2c@40005400/lsm303dlhc-magn@1e
#   34  /soc/i2c@40005800
#   35  /soc/pin-controller@48000000/gpio@48000400
#   36  /soc/pin-controller@48000000/gpio@48000800
#   37  /soc/pin-controller@48000000/gpio@48000c00
#   38  /soc/pin-controller@48000000/gpio@48001400
#   39  /soc/rtc@40002800
#   40  /soc/serial@40004400
#   41  /soc/serial@40004800
#   42  /soc/serial@40013800
#   43  /soc/spi@40003800
#   44  /soc/spi@40013000
#   45  /soc/timer@e000e010
#   46  /soc/timers@40000000
#   47  /soc/timers@40000000/pwm
#   48  /soc/timers@40000400
#   49  /soc/timers@40000400/pwm
#   50  /soc/timers@40000800
#   51  /soc/timers@40000800/pwm
#   52  /soc/timers@40001000
#   53  /soc/timers@40001000/pwm
#   54  /soc/timers@40001400
#   55  /soc/timers@40001400/pwm
#   56  /soc/timers@40012c00
#   57  /soc/timers@40012c00/pwm
#   58  /soc/timers@40013400
#   59  /soc/timers@40013400/pwm
#   60  /soc/timers@40014000
#   61  /soc/timers@40014000/pwm
#   62  /soc/timers@40014400
#   63  /soc/timers@40014400/pwm
#   64  /soc/timers@40014800
#   65  /soc/timers@40014800/pwm
#   66  /soc/timers@40015000
#   67  /soc/timers@40015000/pwm
#   68  /usbphy
#   69  /soc/usb@40005c00
#   70  /soc/watchdog@40002c00
#   71  /soc/watchdog@40003000

# Devicetree node:
#   /soc/interrupt-controller@e000e100
# 
# Binding (compatible = arm,v7m-nvic):
#   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
# 
# Dependency Ordinal: 23
# 
# Requires:
#   6   /soc
# 
# Supports:
#   24  /soc/adc@50000000
#   25  /soc/dma@40020000
#   26  /soc/dma@40020400
#   27  /soc/flash-controller@40022000
#   31  /soc/i2c@40005400
#   34  /soc/i2c@40005800
#   39  /soc/rtc@40002800
#   40  /soc/serial@40004400
#   41  /soc/serial@40004800
#   42  /soc/serial@40013800
#   43  /soc/spi@40003800
#   44  /soc/spi@40013000
#   69  /soc/usb@40005c00
#   70  /soc/watchdog@40002c00
# 
# Description:
#   This binding describes the ARMv7-M Nested Vectored Interrupt Controller.
DT_ARM_V7M_NVIC_E000E100_BASE_ADDRESS=0xe000e100
DT_INST_0_ARM_V7M_NVIC_BASE_ADDRESS=0xe000e100
DT_ARM_V7M_NVIC_E000E100_SIZE=3072
DT_INST_0_ARM_V7M_NVIC_SIZE=3072
# number of bits of IRQ priorities
DT_ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS=4
DT_INST_0_ARM_V7M_NVIC_ARM_NUM_IRQ_PRIORITY_BITS=4
DT_INST_0_ARM_V7M_NVIC=1

# Devicetree node:
#   /soc/flash-controller@40022000
# 
# Binding (compatible = st,stm32f3-flash-controller):
#   $ZEPHYR_BASE/dts/bindings/flash_controller/st,stm32f3-flash-controller.yaml
# 
# Dependency Ordinal: 27
# 
# Requires:
#   6   /soc
#   23  /soc/interrupt-controller@e000e100
# 
# Supports:
#   28  /soc/flash-controller@40022000/flash@8000000
# 
# Description:
#   This binding gives a base representation of the STM32 F3 Flash Controller
DT_ST_STM32F3_FLASH_CONTROLLER_40022000_BASE_ADDRESS=0x40022000
DT_INST_0_ST_STM32F3_FLASH_CONTROLLER_BASE_ADDRESS=0x40022000
DT_ST_STM32F3_FLASH_CONTROLLER_40022000_SIZE=1024
DT_INST_0_ST_STM32F3_FLASH_CONTROLLER_SIZE=1024
DT_ST_STM32F3_FLASH_CONTROLLER_40022000_IRQ_0=4
DT_INST_0_ST_STM32F3_FLASH_CONTROLLER_IRQ_0=4
DT_ST_STM32F3_FLASH_CONTROLLER_40022000_IRQ_0_PRIORITY=0
DT_INST_0_ST_STM32F3_FLASH_CONTROLLER_IRQ_0_PRIORITY=0
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32F3_FLASH_CONTROLLER_40022000_LABEL="FLASH_CTRL"
DT_INST_0_ST_STM32F3_FLASH_CONTROLLER_LABEL="FLASH_CTRL"
DT_INST_0_ST_STM32F3_FLASH_CONTROLLER=1

# Devicetree node:
#   /soc/flash-controller@40022000/flash@8000000
# 
# Binding (compatible = soc-nv-flash):
#   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
# 
# Dependency Ordinal: 28
# 
# Requires:
#   27  /soc/flash-controller@40022000
# 
# Supports:
#   29  /soc/flash-controller@40022000/flash@8000000/partitions
# 
# Description:
#   This binding gives a base FLASH description
DT_SOC_NV_FLASH_8000000_BASE_ADDRESS=0x8000000
DT_INST_0_SOC_NV_FLASH_BASE_ADDRESS=0x8000000
DT_SOC_NV_FLASH_8000000_SIZE=262144
DT_INST_0_SOC_NV_FLASH_SIZE=262144
# Human readable string describing the device (used by Zephyr for API name)
DT_SOC_NV_FLASH_8000000_LABEL="FLASH_STM32"
DT_INST_0_SOC_NV_FLASH_LABEL="FLASH_STM32"
# address alignment required by flash erase operations
DT_SOC_NV_FLASH_8000000_ERASE_BLOCK_SIZE=2048
DT_INST_0_SOC_NV_FLASH_ERASE_BLOCK_SIZE=2048
# address alignment required by flash write operations
DT_SOC_NV_FLASH_8000000_WRITE_BLOCK_SIZE=2
DT_INST_0_SOC_NV_FLASH_WRITE_BLOCK_SIZE=2
DT_INST_0_SOC_NV_FLASH=1

# Devicetree node:
#   /soc/rcc@40021000
# 
# Binding (compatible = st,stm32-rcc):
#   $ZEPHYR_BASE/dts/bindings/clock/st,stm32-rcc.yaml
# 
# Dependency Ordinal: 8
# 
# Requires:
#   6   /soc
# 
# Supports:
#   24  /soc/adc@50000000
#   25  /soc/dma@40020000
#   26  /soc/dma@40020400
#   31  /soc/i2c@40005400
#   34  /soc/i2c@40005800
#   9   /soc/pin-controller@48000000/gpio@48000000
#   35  /soc/pin-controller@48000000/gpio@48000400
#   36  /soc/pin-controller@48000000/gpio@48000800
#   37  /soc/pin-controller@48000000/gpio@48000c00
#   12  /soc/pin-controller@48000000/gpio@48001000
#   38  /soc/pin-controller@48000000/gpio@48001400
#   39  /soc/rtc@40002800
#   40  /soc/serial@40004400
#   41  /soc/serial@40004800
#   42  /soc/serial@40013800
#   43  /soc/spi@40003800
#   44  /soc/spi@40013000
#   46  /soc/timers@40000000
#   48  /soc/timers@40000400
#   50  /soc/timers@40000800
#   52  /soc/timers@40001000
#   54  /soc/timers@40001400
#   56  /soc/timers@40012c00
#   58  /soc/timers@40013400
#   60  /soc/timers@40014000
#   62  /soc/timers@40014400
#   64  /soc/timers@40014800
#   66  /soc/timers@40015000
#   69  /soc/usb@40005c00
#   70  /soc/watchdog@40002c00
# 
# Description:
#   This binding gives a base representation of the STM32 Clock control
DT_ST_STM32_RCC_40021000_BASE_ADDRESS=0x40021000
DT_INST_0_ST_STM32_RCC_BASE_ADDRESS=0x40021000
DT_ST_STM32_RCC_40021000_SIZE=1024
DT_INST_0_ST_STM32_RCC_SIZE=1024
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_RCC_40021000_LABEL="STM32_CLK_RCC"
DT_INST_0_ST_STM32_RCC_LABEL="STM32_CLK_RCC"
DT_INST_0_ST_STM32_RCC=1

# Devicetree node:
#   /soc/pin-controller@48000000
# 
# Binding (compatible = st,stm32-pinmux):
#   $ZEPHYR_BASE/dts/bindings/pinctrl/st,stm32-pinmux.yaml
# 
# Dependency Ordinal: 7
# 
# Requires:
#   6   /soc
# 
# Supports:
#   9   /soc/pin-controller@48000000/gpio@48000000
#   35  /soc/pin-controller@48000000/gpio@48000400
#   36  /soc/pin-controller@48000000/gpio@48000800
#   37  /soc/pin-controller@48000000/gpio@48000c00
#   12  /soc/pin-controller@48000000/gpio@48001000
#   38  /soc/pin-controller@48000000/gpio@48001400
# 
# Description:
#   This binding gives a base representation of the STM32 PINMUX
DT_ST_STM32_PINMUX_48000000_BASE_ADDRESS=0x48000000
DT_INST_0_ST_STM32_PINMUX_BASE_ADDRESS=0x48000000
DT_ST_STM32_PINMUX_48000000_SIZE=6144
DT_INST_0_ST_STM32_PINMUX_SIZE=6144
DT_INST_0_ST_STM32_PINMUX=1

# Devicetree node:
#   /soc/pin-controller@48000000/gpio@48000000
# 
# Binding (compatible = st,stm32-gpio):
#   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
# 
# Dependency Ordinal: 9
# 
# Requires:
#   7   /soc/pin-controller@48000000
#   8   /soc/rcc@40021000
# 
# Supports:
#   10  /gpio_keys/button
# 
# Description:
#   This is a representation of the STM32 GPIO nodes
DT_ST_STM32_GPIO_48000000_BASE_ADDRESS=0x48000000
DT_INST_0_ST_STM32_GPIO_BASE_ADDRESS=0x48000000
DT_ST_STM32_GPIO_48000000_SIZE=1024
DT_INST_0_ST_STM32_GPIO_SIZE=1024
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_GPIO_48000000_LABEL="GPIOA"
DT_INST_0_ST_STM32_GPIO_LABEL="GPIOA"
DT_ST_STM32_GPIO_48000000_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_0_ST_STM32_GPIO_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_ST_STM32_GPIO_48000000_CLOCK_BUS_0=0
DT_INST_0_ST_STM32_GPIO_CLOCK_BUS_0=0
DT_ST_STM32_GPIO_48000000_CLOCK_BUS=0
DT_INST_0_ST_STM32_GPIO_CLOCK_BUS=0
DT_ST_STM32_GPIO_48000000_CLOCK_BITS_0=131072
DT_INST_0_ST_STM32_GPIO_CLOCK_BITS_0=131072
DT_ST_STM32_GPIO_48000000_CLOCK_BITS=131072
DT_INST_0_ST_STM32_GPIO_CLOCK_BITS=131072
DT_INST_0_ST_STM32_GPIO=1

# Devicetree node:
#   /soc/pin-controller@48000000/gpio@48000400
# 
# Binding (compatible = st,stm32-gpio):
#   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
# 
# Dependency Ordinal: 35
# 
# Requires:
#   7   /soc/pin-controller@48000000
#   8   /soc/rcc@40021000
# 
# Description:
#   This is a representation of the STM32 GPIO nodes
DT_ST_STM32_GPIO_48000400_BASE_ADDRESS=0x48000400
DT_INST_1_ST_STM32_GPIO_BASE_ADDRESS=0x48000400
DT_ST_STM32_GPIO_48000400_SIZE=1024
DT_INST_1_ST_STM32_GPIO_SIZE=1024
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_GPIO_48000400_LABEL="GPIOB"
DT_INST_1_ST_STM32_GPIO_LABEL="GPIOB"
DT_ST_STM32_GPIO_48000400_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_1_ST_STM32_GPIO_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_ST_STM32_GPIO_48000400_CLOCK_BUS_0=0
DT_INST_1_ST_STM32_GPIO_CLOCK_BUS_0=0
DT_ST_STM32_GPIO_48000400_CLOCK_BUS=0
DT_INST_1_ST_STM32_GPIO_CLOCK_BUS=0
DT_ST_STM32_GPIO_48000400_CLOCK_BITS_0=262144
DT_INST_1_ST_STM32_GPIO_CLOCK_BITS_0=262144
DT_ST_STM32_GPIO_48000400_CLOCK_BITS=262144
DT_INST_1_ST_STM32_GPIO_CLOCK_BITS=262144
DT_INST_1_ST_STM32_GPIO=1

# Devicetree node:
#   /soc/pin-controller@48000000/gpio@48000800
# 
# Binding (compatible = st,stm32-gpio):
#   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
# 
# Dependency Ordinal: 36
# 
# Requires:
#   7   /soc/pin-controller@48000000
#   8   /soc/rcc@40021000
# 
# Description:
#   This is a representation of the STM32 GPIO nodes
DT_ST_STM32_GPIO_48000800_BASE_ADDRESS=0x48000800
DT_INST_2_ST_STM32_GPIO_BASE_ADDRESS=0x48000800
DT_ST_STM32_GPIO_48000800_SIZE=1024
DT_INST_2_ST_STM32_GPIO_SIZE=1024
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_GPIO_48000800_LABEL="GPIOC"
DT_INST_2_ST_STM32_GPIO_LABEL="GPIOC"
DT_ST_STM32_GPIO_48000800_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_2_ST_STM32_GPIO_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_ST_STM32_GPIO_48000800_CLOCK_BUS_0=0
DT_INST_2_ST_STM32_GPIO_CLOCK_BUS_0=0
DT_ST_STM32_GPIO_48000800_CLOCK_BUS=0
DT_INST_2_ST_STM32_GPIO_CLOCK_BUS=0
DT_ST_STM32_GPIO_48000800_CLOCK_BITS_0=524288
DT_INST_2_ST_STM32_GPIO_CLOCK_BITS_0=524288
DT_ST_STM32_GPIO_48000800_CLOCK_BITS=524288
DT_INST_2_ST_STM32_GPIO_CLOCK_BITS=524288
DT_INST_2_ST_STM32_GPIO=1

# Devicetree node:
#   /soc/pin-controller@48000000/gpio@48000c00
# 
# Binding (compatible = st,stm32-gpio):
#   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
# 
# Dependency Ordinal: 37
# 
# Requires:
#   7   /soc/pin-controller@48000000
#   8   /soc/rcc@40021000
# 
# Description:
#   This is a representation of the STM32 GPIO nodes
DT_ST_STM32_GPIO_48000C00_BASE_ADDRESS=0x48000c00
DT_INST_3_ST_STM32_GPIO_BASE_ADDRESS=0x48000c00
DT_ST_STM32_GPIO_48000C00_SIZE=1024
DT_INST_3_ST_STM32_GPIO_SIZE=1024
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_GPIO_48000C00_LABEL="GPIOD"
DT_INST_3_ST_STM32_GPIO_LABEL="GPIOD"
DT_ST_STM32_GPIO_48000C00_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_3_ST_STM32_GPIO_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_ST_STM32_GPIO_48000C00_CLOCK_BUS_0=0
DT_INST_3_ST_STM32_GPIO_CLOCK_BUS_0=0
DT_ST_STM32_GPIO_48000C00_CLOCK_BUS=0
DT_INST_3_ST_STM32_GPIO_CLOCK_BUS=0
DT_ST_STM32_GPIO_48000C00_CLOCK_BITS_0=1048576
DT_INST_3_ST_STM32_GPIO_CLOCK_BITS_0=1048576
DT_ST_STM32_GPIO_48000C00_CLOCK_BITS=1048576
DT_INST_3_ST_STM32_GPIO_CLOCK_BITS=1048576
DT_INST_3_ST_STM32_GPIO=1

# Devicetree node:
#   /soc/pin-controller@48000000/gpio@48001400
# 
# Binding (compatible = st,stm32-gpio):
#   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
# 
# Dependency Ordinal: 38
# 
# Requires:
#   7   /soc/pin-controller@48000000
#   8   /soc/rcc@40021000
# 
# Description:
#   This is a representation of the STM32 GPIO nodes
DT_ST_STM32_GPIO_48001400_BASE_ADDRESS=0x48001400
DT_INST_4_ST_STM32_GPIO_BASE_ADDRESS=0x48001400
DT_ST_STM32_GPIO_48001400_SIZE=1024
DT_INST_4_ST_STM32_GPIO_SIZE=1024
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_GPIO_48001400_LABEL="GPIOF"
DT_INST_4_ST_STM32_GPIO_LABEL="GPIOF"
DT_ST_STM32_GPIO_48001400_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_4_ST_STM32_GPIO_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_ST_STM32_GPIO_48001400_CLOCK_BUS_0=0
DT_INST_4_ST_STM32_GPIO_CLOCK_BUS_0=0
DT_ST_STM32_GPIO_48001400_CLOCK_BUS=0
DT_INST_4_ST_STM32_GPIO_CLOCK_BUS=0
DT_ST_STM32_GPIO_48001400_CLOCK_BITS_0=4194304
DT_INST_4_ST_STM32_GPIO_CLOCK_BITS_0=4194304
DT_ST_STM32_GPIO_48001400_CLOCK_BITS=4194304
DT_INST_4_ST_STM32_GPIO_CLOCK_BITS=4194304
DT_INST_4_ST_STM32_GPIO=1

# Devicetree node:
#   /soc/pin-controller@48000000/gpio@48001000
# 
# Binding (compatible = st,stm32-gpio):
#   $ZEPHYR_BASE/dts/bindings/gpio/st,stm32-gpio.yaml
# 
# Dependency Ordinal: 12
# 
# Requires:
#   7   /soc/pin-controller@48000000
#   8   /soc/rcc@40021000
# 
# Supports:
#   13  /leds/led_10
#   14  /leds/led_3
#   15  /leds/led_4
#   16  /leds/led_5
#   17  /leds/led_6
#   18  /leds/led_7
#   19  /leds/led_8
#   20  /leds/led_9
#   32  /soc/i2c@40005400/lsm303dlhc-accel@19
# 
# Description:
#   This is a representation of the STM32 GPIO nodes
DT_ST_STM32_GPIO_48001000_BASE_ADDRESS=0x48001000
DT_INST_5_ST_STM32_GPIO_BASE_ADDRESS=0x48001000
DT_ST_STM32_GPIO_48001000_SIZE=1024
DT_INST_5_ST_STM32_GPIO_SIZE=1024
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_GPIO_48001000_LABEL="GPIOE"
DT_INST_5_ST_STM32_GPIO_LABEL="GPIOE"
DT_ST_STM32_GPIO_48001000_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_5_ST_STM32_GPIO_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_ST_STM32_GPIO_48001000_CLOCK_BUS_0=0
DT_INST_5_ST_STM32_GPIO_CLOCK_BUS_0=0
DT_ST_STM32_GPIO_48001000_CLOCK_BUS=0
DT_INST_5_ST_STM32_GPIO_CLOCK_BUS=0
DT_ST_STM32_GPIO_48001000_CLOCK_BITS_0=2097152
DT_INST_5_ST_STM32_GPIO_CLOCK_BITS_0=2097152
DT_ST_STM32_GPIO_48001000_CLOCK_BITS=2097152
DT_INST_5_ST_STM32_GPIO_CLOCK_BITS=2097152
DT_INST_5_ST_STM32_GPIO=1

# Devicetree node:
#   /soc/serial@40013800
# 
# Binding (compatible = st,stm32-usart):
#   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
# 
# Dependency Ordinal: 42
# 
# Requires:
#   6   /soc
#   23  /soc/interrupt-controller@e000e100
#   8   /soc/rcc@40021000
# 
# Description:
#   This binding gives a base representation of the STM32 USART
DT_ST_STM32_USART_40013800_BASE_ADDRESS=0x40013800
DT_INST_0_ST_STM32_USART_BASE_ADDRESS=0x40013800
DT_INST_0_ST_STM32_UART_BASE_ADDRESS=0x40013800
DT_ST_STM32_USART_40013800_SIZE=1024
DT_INST_0_ST_STM32_USART_SIZE=1024
DT_INST_0_ST_STM32_UART_SIZE=1024
DT_ST_STM32_USART_40013800_IRQ_0=37
DT_INST_0_ST_STM32_USART_IRQ_0=37
DT_INST_0_ST_STM32_UART_IRQ_0=37
DT_ST_STM32_USART_40013800_IRQ_0_PRIORITY=0
DT_INST_0_ST_STM32_USART_IRQ_0_PRIORITY=0
DT_INST_0_ST_STM32_UART_IRQ_0_PRIORITY=0
# Initial baud rate setting for UART
DT_ST_STM32_USART_40013800_CURRENT_SPEED=115200
DT_INST_0_ST_STM32_USART_CURRENT_SPEED=115200
DT_INST_0_ST_STM32_UART_CURRENT_SPEED=115200
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_USART_40013800_LABEL="UART_1"
DT_INST_0_ST_STM32_USART_LABEL="UART_1"
DT_INST_0_ST_STM32_UART_LABEL="UART_1"
# Set to enable RTS/CTS flow control at boot time
DT_ST_STM32_USART_40013800_HW_FLOW_CONTROL=0
DT_INST_0_ST_STM32_USART_HW_FLOW_CONTROL=0
DT_INST_0_ST_STM32_UART_HW_FLOW_CONTROL=0
DT_ST_STM32_USART_40013800_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_0_ST_STM32_USART_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_0_ST_STM32_UART_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_ST_STM32_USART_40013800_CLOCK_BUS_0=3
DT_INST_0_ST_STM32_USART_CLOCK_BUS_0=3
DT_INST_0_ST_STM32_UART_CLOCK_BUS_0=3
DT_ST_STM32_USART_40013800_CLOCK_BUS=3
DT_INST_0_ST_STM32_USART_CLOCK_BUS=3
DT_INST_0_ST_STM32_UART_CLOCK_BUS=3
DT_ST_STM32_USART_40013800_CLOCK_BITS_0=16384
DT_INST_0_ST_STM32_USART_CLOCK_BITS_0=16384
DT_INST_0_ST_STM32_UART_CLOCK_BITS_0=16384
DT_ST_STM32_USART_40013800_CLOCK_BITS=16384
DT_INST_0_ST_STM32_USART_CLOCK_BITS=16384
DT_INST_0_ST_STM32_UART_CLOCK_BITS=16384
DT_INST_0_ST_STM32_USART=1
DT_INST_0_ST_STM32_UART=1

# Devicetree node:
#   /soc/serial@40004400
# 
# Binding (compatible = st,stm32-usart):
#   $ZEPHYR_BASE/dts/bindings/serial/st,stm32-usart.yaml
# 
# Dependency Ordinal: 40
# 
# Requires:
#   6   /soc
#   23  /soc/interrupt-controller@e000e100
#   8   /soc/rcc@40021000
# 
# Description:
#   This binding gives a base representation of the STM32 USART
DT_ST_STM32_USART_40004400_BASE_ADDRESS=0x40004400
DT_INST_1_ST_STM32_USART_BASE_ADDRESS=0x40004400
DT_INST_1_ST_STM32_UART_BASE_ADDRESS=0x40004400
DT_ST_STM32_USART_40004400_SIZE=1024
DT_INST_1_ST_STM32_USART_SIZE=1024
DT_INST_1_ST_STM32_UART_SIZE=1024
DT_ST_STM32_USART_40004400_IRQ_0=38
DT_INST_1_ST_STM32_USART_IRQ_0=38
DT_INST_1_ST_STM32_UART_IRQ_0=38
DT_ST_STM32_USART_40004400_IRQ_0_PRIORITY=0
DT_INST_1_ST_STM32_USART_IRQ_0_PRIORITY=0
DT_INST_1_ST_STM32_UART_IRQ_0_PRIORITY=0
# Initial baud rate setting for UART
DT_ST_STM32_USART_40004400_CURRENT_SPEED=4800
DT_INST_1_ST_STM32_USART_CURRENT_SPEED=4800
DT_INST_1_ST_STM32_UART_CURRENT_SPEED=4800
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_USART_40004400_LABEL="UART_2"
DT_INST_1_ST_STM32_USART_LABEL="UART_2"
DT_INST_1_ST_STM32_UART_LABEL="UART_2"
# Set to enable RTS/CTS flow control at boot time
DT_ST_STM32_USART_40004400_HW_FLOW_CONTROL=0
DT_INST_1_ST_STM32_USART_HW_FLOW_CONTROL=0
DT_INST_1_ST_STM32_UART_HW_FLOW_CONTROL=0
DT_ST_STM32_USART_40004400_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_1_ST_STM32_USART_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_1_ST_STM32_UART_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_ST_STM32_USART_40004400_CLOCK_BUS_0=2
DT_INST_1_ST_STM32_USART_CLOCK_BUS_0=2
DT_INST_1_ST_STM32_UART_CLOCK_BUS_0=2
DT_ST_STM32_USART_40004400_CLOCK_BUS=2
DT_INST_1_ST_STM32_USART_CLOCK_BUS=2
DT_INST_1_ST_STM32_UART_CLOCK_BUS=2
DT_ST_STM32_USART_40004400_CLOCK_BITS_0=131072
DT_INST_1_ST_STM32_USART_CLOCK_BITS_0=131072
DT_INST_1_ST_STM32_UART_CLOCK_BITS_0=131072
DT_ST_STM32_USART_40004400_CLOCK_BITS=131072
DT_INST_1_ST_STM32_USART_CLOCK_BITS=131072
DT_INST_1_ST_STM32_UART_CLOCK_BITS=131072
DT_INST_1_ST_STM32_USART=1
DT_INST_1_ST_STM32_UART=1

# Devicetree node:
#   /soc/i2c@40005400
# 
# Binding (compatible = st,stm32-i2c-v2):
#   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v2.yaml
# 
# Dependency Ordinal: 31
# 
# Requires:
#   6   /soc
#   23  /soc/interrupt-controller@e000e100
#   8   /soc/rcc@40021000
# 
# Supports:
#   32  /soc/i2c@40005400/lsm303dlhc-accel@19
#   33  /soc/i2c@40005400/lsm303dlhc-magn@1e
# 
# Description:
#   This binding gives a base representation of the STM32 I2C V2 controller
DT_ST_STM32_I2C_V2_40005400_BASE_ADDRESS=0x40005400
DT_INST_0_ST_STM32_I2C_V2_BASE_ADDRESS=0x40005400
DT_ST_STM32_I2C_V2_40005400_SIZE=1024
DT_INST_0_ST_STM32_I2C_V2_SIZE=1024
DT_ST_STM32_I2C_V2_40005400_IRQ_0=31
DT_INST_0_ST_STM32_I2C_V2_IRQ_0=31
DT_ST_STM32_I2C_V2_40005400_IRQ_EVENT=31
DT_INST_0_ST_STM32_I2C_V2_IRQ_EVENT=31
DT_ST_STM32_I2C_V2_40005400_IRQ_0_PRIORITY=0
DT_INST_0_ST_STM32_I2C_V2_IRQ_0_PRIORITY=0
DT_ST_STM32_I2C_V2_40005400_IRQ_EVENT_PRIORITY=0
DT_INST_0_ST_STM32_I2C_V2_IRQ_EVENT_PRIORITY=0
DT_ST_STM32_I2C_V2_40005400_IRQ_1=32
DT_INST_0_ST_STM32_I2C_V2_IRQ_1=32
DT_ST_STM32_I2C_V2_40005400_IRQ_ERROR=32
DT_INST_0_ST_STM32_I2C_V2_IRQ_ERROR=32
DT_ST_STM32_I2C_V2_40005400_IRQ_1_PRIORITY=0
DT_INST_0_ST_STM32_I2C_V2_IRQ_1_PRIORITY=0
DT_ST_STM32_I2C_V2_40005400_IRQ_ERROR_PRIORITY=0
DT_INST_0_ST_STM32_I2C_V2_IRQ_ERROR_PRIORITY=0
# Initial clock frequency in Hz
DT_ST_STM32_I2C_V2_40005400_CLOCK_FREQUENCY=400000
DT_INST_0_ST_STM32_I2C_V2_CLOCK_FREQUENCY=400000
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_I2C_V2_40005400_LABEL="I2C_1"
DT_INST_0_ST_STM32_I2C_V2_LABEL="I2C_1"
# name of each interrupt
DT_ST_STM32_I2C_V2_40005400_INTERRUPT_NAMES_0="event"
DT_INST_0_ST_STM32_I2C_V2_INTERRUPT_NAMES_0="event"
DT_ST_STM32_I2C_V2_40005400_INTERRUPT_NAMES_1="error"
DT_INST_0_ST_STM32_I2C_V2_INTERRUPT_NAMES_1="error"
DT_ST_STM32_I2C_V2_40005400_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_0_ST_STM32_I2C_V2_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_ST_STM32_I2C_V2_40005400_CLOCK_BUS_0=2
DT_INST_0_ST_STM32_I2C_V2_CLOCK_BUS_0=2
DT_ST_STM32_I2C_V2_40005400_CLOCK_BUS=2
DT_INST_0_ST_STM32_I2C_V2_CLOCK_BUS=2
DT_ST_STM32_I2C_V2_40005400_CLOCK_BITS_0=2097152
DT_INST_0_ST_STM32_I2C_V2_CLOCK_BITS_0=2097152
DT_ST_STM32_I2C_V2_40005400_CLOCK_BITS=2097152
DT_INST_0_ST_STM32_I2C_V2_CLOCK_BITS=2097152
DT_INST_0_ST_STM32_I2C_V2=1

# Devicetree node:
#   /soc/i2c@40005400/lsm303dlhc-magn@1e
# 
# Binding (compatible = st,lsm303dlhc-magn):
#   $ZEPHYR_BASE/dts/bindings/sensor/st,lsm303dlhc-magn.yaml
# 
# Dependency Ordinal: 33
# 
# Requires:
#   31  /soc/i2c@40005400
# 
# Description:
#   This binding gives a base representation of LSM303DLHC magnetometer sensor
DT_ST_STM32_I2C_V2_40005400_ST_LSM303DLHC_MAGN_1E_BASE_ADDRESS=0x1e
DT_INST_0_ST_LSM303DLHC_MAGN_BASE_ADDRESS=0x1e
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_I2C_V2_40005400_ST_LSM303DLHC_MAGN_1E_LABEL="LSM303DLHC-MAGN"
DT_INST_0_ST_LSM303DLHC_MAGN_LABEL="LSM303DLHC-MAGN"
DT_ST_STM32_I2C_V2_40005400_ST_LSM303DLHC_MAGN_1E_BUS_NAME="I2C_1"
DT_INST_0_ST_LSM303DLHC_MAGN_BUS_NAME="I2C_1"
DT_ST_LSM303DLHC_MAGN_BUS_I2C=1
DT_INST_0_ST_LSM303DLHC_MAGN=1

# Devicetree node:
#   /soc/i2c@40005400/lsm303dlhc-accel@19
# 
# Binding (compatible = st,lis2dh):
#   $ZEPHYR_BASE/dts/bindings/sensor/st,lis2dh-i2c.yaml
# 
# Dependency Ordinal: 32
# 
# Requires:
#   31  /soc/i2c@40005400
#   12  /soc/pin-controller@48000000/gpio@48001000
# 
# Description:
#   This binding gives a base representation of LIS2DH 3-axis accelerometer
#   accessed through I2C bus
DT_ST_STM32_I2C_V2_40005400_ST_LIS2DH_19_BASE_ADDRESS=0x19
DT_INST_0_ST_LIS2DH_BASE_ADDRESS=0x19
DT_INST_0_ST_LSM303DLHC_ACCEL_BASE_ADDRESS=0x19
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_I2C_V2_40005400_ST_LIS2DH_19_LABEL="LSM303DLHC-ACCEL"
DT_INST_0_ST_LIS2DH_LABEL="LSM303DLHC-ACCEL"
DT_INST_0_ST_LSM303DLHC_ACCEL_LABEL="LSM303DLHC-ACCEL"
DT_ST_STM32_I2C_V2_40005400_ST_LIS2DH_19_IRQ_GPIOS_CONTROLLER_0="GPIOE"
DT_INST_0_ST_LIS2DH_IRQ_GPIOS_CONTROLLER_0="GPIOE"
DT_INST_0_ST_LSM303DLHC_ACCEL_IRQ_GPIOS_CONTROLLER_0="GPIOE"
DT_ST_STM32_I2C_V2_40005400_ST_LIS2DH_19_IRQ_GPIOS_PIN_0=4
DT_INST_0_ST_LIS2DH_IRQ_GPIOS_PIN_0=4
DT_INST_0_ST_LSM303DLHC_ACCEL_IRQ_GPIOS_PIN_0=4
DT_ST_STM32_I2C_V2_40005400_ST_LIS2DH_19_IRQ_GPIOS_FLAGS_0=0
DT_INST_0_ST_LIS2DH_IRQ_GPIOS_FLAGS_0=0
DT_INST_0_ST_LSM303DLHC_ACCEL_IRQ_GPIOS_FLAGS_0=0
DT_ST_STM32_I2C_V2_40005400_ST_LIS2DH_19_IRQ_GPIOS_CONTROLLER_1="GPIOE"
DT_INST_0_ST_LIS2DH_IRQ_GPIOS_CONTROLLER_1="GPIOE"
DT_INST_0_ST_LSM303DLHC_ACCEL_IRQ_GPIOS_CONTROLLER_1="GPIOE"
DT_ST_STM32_I2C_V2_40005400_ST_LIS2DH_19_IRQ_GPIOS_PIN_1=5
DT_INST_0_ST_LIS2DH_IRQ_GPIOS_PIN_1=5
DT_INST_0_ST_LSM303DLHC_ACCEL_IRQ_GPIOS_PIN_1=5
DT_ST_STM32_I2C_V2_40005400_ST_LIS2DH_19_IRQ_GPIOS_FLAGS_1=0
DT_INST_0_ST_LIS2DH_IRQ_GPIOS_FLAGS_1=0
DT_INST_0_ST_LSM303DLHC_ACCEL_IRQ_GPIOS_FLAGS_1=0
DT_ST_STM32_I2C_V2_40005400_ST_LIS2DH_19_IRQ_GPIOS_COUNT=2
DT_INST_0_ST_LIS2DH_IRQ_GPIOS_COUNT=2
DT_INST_0_ST_LSM303DLHC_ACCEL_IRQ_GPIOS_COUNT=2
# Indicates the device driver should disconnect SDO/SA0 pull-up during device initialization (e.g. to save current leakage). Note that only subset of devices supported by this binding have SDO/SA0 pull-up (e.g. LIS2DH12, LIS3DH).
DT_ST_STM32_I2C_V2_40005400_ST_LIS2DH_19_DISCONNECT_SDO_SA0_PULL_UP=0
DT_INST_0_ST_LIS2DH_DISCONNECT_SDO_SA0_PULL_UP=0
DT_INST_0_ST_LSM303DLHC_ACCEL_DISCONNECT_SDO_SA0_PULL_UP=0
DT_ST_STM32_I2C_V2_40005400_ST_LIS2DH_19_BUS_NAME="I2C_1"
DT_INST_0_ST_LIS2DH_BUS_NAME="I2C_1"
DT_INST_0_ST_LSM303DLHC_ACCEL_BUS_NAME="I2C_1"
DT_ST_LIS2DH_BUS_I2C=1
DT_ST_LSM303DLHC_ACCEL_BUS_I2C=1
DT_INST_0_ST_LIS2DH=1
DT_INST_0_ST_LSM303DLHC_ACCEL=1

# Devicetree node:
#   /soc/spi@40013000
# 
# Binding (compatible = st,stm32-spi-fifo):
#   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi-fifo.yaml
# 
# Dependency Ordinal: 44
# 
# Requires:
#   6   /soc
#   23  /soc/interrupt-controller@e000e100
#   8   /soc/rcc@40021000
# 
# Description:
#   This binding gives a base representation of the STM32 SPI controller with
#   embedded Rx and Tx FIFOs
DT_ST_STM32_SPI_FIFO_40013000_BASE_ADDRESS=0x40013000
DT_INST_0_ST_STM32_SPI_FIFO_BASE_ADDRESS=0x40013000
DT_ST_STM32_SPI_FIFO_40013000_SIZE=1024
DT_INST_0_ST_STM32_SPI_FIFO_SIZE=1024
DT_ST_STM32_SPI_FIFO_40013000_IRQ_0=35
DT_INST_0_ST_STM32_SPI_FIFO_IRQ_0=35
DT_ST_STM32_SPI_FIFO_40013000_IRQ_0_PRIORITY=5
DT_INST_0_ST_STM32_SPI_FIFO_IRQ_0_PRIORITY=5
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_SPI_FIFO_40013000_LABEL="SPI_1"
DT_INST_0_ST_STM32_SPI_FIFO_LABEL="SPI_1"
DT_ST_STM32_SPI_FIFO_40013000_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_0_ST_STM32_SPI_FIFO_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_ST_STM32_SPI_FIFO_40013000_CLOCK_BUS_0=3
DT_INST_0_ST_STM32_SPI_FIFO_CLOCK_BUS_0=3
DT_ST_STM32_SPI_FIFO_40013000_CLOCK_BUS=3
DT_INST_0_ST_STM32_SPI_FIFO_CLOCK_BUS=3
DT_ST_STM32_SPI_FIFO_40013000_CLOCK_BITS_0=4096
DT_INST_0_ST_STM32_SPI_FIFO_CLOCK_BITS_0=4096
DT_ST_STM32_SPI_FIFO_40013000_CLOCK_BITS=4096
DT_INST_0_ST_STM32_SPI_FIFO_CLOCK_BITS=4096
DT_INST_0_ST_STM32_SPI_FIFO=1

# Devicetree node:
#   /soc/usb@40005c00
# 
# Binding (compatible = st,stm32-usb):
#   $ZEPHYR_BASE/dts/bindings/usb/st,stm32-usb.yaml
# 
# Dependency Ordinal: 69
# 
# Requires:
#   6   /soc
#   23  /soc/interrupt-controller@e000e100
#   8   /soc/rcc@40021000
#   68  /usbphy
# 
# Description:
#   This binding gives a base representation of the STM32 USB controller
DT_ST_STM32_USB_40005C00_BASE_ADDRESS=0x40005c00
DT_INST_0_ST_STM32_USB_BASE_ADDRESS=0x40005c00
DT_ST_STM32_USB_40005C00_SIZE=1024
DT_INST_0_ST_STM32_USB_SIZE=1024
DT_ST_STM32_USB_40005C00_IRQ_0=20
DT_INST_0_ST_STM32_USB_IRQ_0=20
DT_ST_STM32_USB_40005C00_IRQ_USB=20
DT_INST_0_ST_STM32_USB_IRQ_USB=20
DT_ST_STM32_USB_40005C00_IRQ_0_PRIORITY=0
DT_INST_0_ST_STM32_USB_IRQ_0_PRIORITY=0
DT_ST_STM32_USB_40005C00_IRQ_USB_PRIORITY=0
DT_INST_0_ST_STM32_USB_IRQ_USB_PRIORITY=0
# Size of USB dedicated RAM. STM32 SOC's reference manual defines USB packet SRAM size.
DT_ST_STM32_USB_40005C00_RAM_SIZE=512
DT_INST_0_ST_STM32_USB_RAM_SIZE=512
# For STM32F0 series SoCs on QFN28 and TSSOP20 packages enable PIN pair PA11/12 mapped instead of PA9/10 (e.g. stm32f070x6)
DT_ST_STM32_USB_40005C00_ENABLE_PIN_REMAP=0
DT_INST_0_ST_STM32_USB_ENABLE_PIN_REMAP=0
# Number of bi-directional endpoints supported by hardware (including EP0)
DT_ST_STM32_USB_40005C00_NUM_BIDIR_ENDPOINTS=8
DT_INST_0_ST_STM32_USB_NUM_BIDIR_ENDPOINTS=8
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_USB_40005C00_LABEL="USB"
DT_INST_0_ST_STM32_USB_LABEL="USB"
# name of each interrupt
DT_ST_STM32_USB_40005C00_INTERRUPT_NAMES_0="usb"
DT_INST_0_ST_STM32_USB_INTERRUPT_NAMES_0="usb"
DT_ST_STM32_USB_40005C00_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_0_ST_STM32_USB_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_ST_STM32_USB_40005C00_CLOCK_BUS_0=2
DT_INST_0_ST_STM32_USB_CLOCK_BUS_0=2
DT_ST_STM32_USB_40005C00_CLOCK_BUS=2
DT_INST_0_ST_STM32_USB_CLOCK_BUS=2
DT_ST_STM32_USB_40005C00_CLOCK_BITS_0=8388608
DT_INST_0_ST_STM32_USB_CLOCK_BITS_0=8388608
DT_ST_STM32_USB_40005C00_CLOCK_BITS=8388608
DT_INST_0_ST_STM32_USB_CLOCK_BITS=8388608
DT_INST_0_ST_STM32_USB=1

# Devicetree node:
#   /soc/rtc@40002800
# 
# Binding (compatible = st,stm32-rtc):
#   $ZEPHYR_BASE/dts/bindings/rtc/st,stm32-rtc.yaml
# 
# Dependency Ordinal: 39
# 
# Requires:
#   6   /soc
#   23  /soc/interrupt-controller@e000e100
#   8   /soc/rcc@40021000
# 
# Description:
#   This binding gives a base representation of the STM32 RTC
DT_ST_STM32_RTC_40002800_BASE_ADDRESS=0x40002800
DT_INST_0_ST_STM32_RTC_BASE_ADDRESS=0x40002800
DT_ST_STM32_RTC_40002800_SIZE=1024
DT_INST_0_ST_STM32_RTC_SIZE=1024
DT_ST_STM32_RTC_40002800_IRQ_0=41
DT_INST_0_ST_STM32_RTC_IRQ_0=41
DT_ST_STM32_RTC_40002800_IRQ_0_PRIORITY=0
DT_INST_0_ST_STM32_RTC_IRQ_0_PRIORITY=0
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_RTC_40002800_LABEL="RTC_0"
DT_INST_0_ST_STM32_RTC_LABEL="RTC_0"
# RTC frequency equals clock-frequency divided by the prescaler value
DT_ST_STM32_RTC_40002800_PRESCALER=32768
DT_INST_0_ST_STM32_RTC_PRESCALER=32768
DT_ST_STM32_RTC_40002800_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_0_ST_STM32_RTC_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_ST_STM32_RTC_40002800_CLOCK_BUS_0=2
DT_INST_0_ST_STM32_RTC_CLOCK_BUS_0=2
DT_ST_STM32_RTC_40002800_CLOCK_BUS=2
DT_INST_0_ST_STM32_RTC_CLOCK_BUS=2
DT_ST_STM32_RTC_40002800_CLOCK_BITS_0=268435456
DT_INST_0_ST_STM32_RTC_CLOCK_BITS_0=268435456
DT_ST_STM32_RTC_40002800_CLOCK_BITS=268435456
DT_INST_0_ST_STM32_RTC_CLOCK_BITS=268435456
DT_INST_0_ST_STM32_RTC=1

# Devicetree node:
#   /soc/i2c@40005800
# 
# Binding (compatible = st,stm32-i2c-v2):
#   $ZEPHYR_BASE/dts/bindings/i2c/st,stm32-i2c-v2.yaml
# 
# Dependency Ordinal: 34
# 
# Requires:
#   6   /soc
#   23  /soc/interrupt-controller@e000e100
#   8   /soc/rcc@40021000
# 
# Description:
#   This binding gives a base representation of the STM32 I2C V2 controller
DT_ST_STM32_I2C_V2_40005800_BASE_ADDRESS=0x40005800
DT_INST_1_ST_STM32_I2C_V2_BASE_ADDRESS=0x40005800
DT_ST_STM32_I2C_V2_40005800_SIZE=1024
DT_INST_1_ST_STM32_I2C_V2_SIZE=1024
DT_ST_STM32_I2C_V2_40005800_IRQ_0=33
DT_INST_1_ST_STM32_I2C_V2_IRQ_0=33
DT_ST_STM32_I2C_V2_40005800_IRQ_EVENT=33
DT_INST_1_ST_STM32_I2C_V2_IRQ_EVENT=33
DT_ST_STM32_I2C_V2_40005800_IRQ_0_PRIORITY=0
DT_INST_1_ST_STM32_I2C_V2_IRQ_0_PRIORITY=0
DT_ST_STM32_I2C_V2_40005800_IRQ_EVENT_PRIORITY=0
DT_INST_1_ST_STM32_I2C_V2_IRQ_EVENT_PRIORITY=0
DT_ST_STM32_I2C_V2_40005800_IRQ_1=34
DT_INST_1_ST_STM32_I2C_V2_IRQ_1=34
DT_ST_STM32_I2C_V2_40005800_IRQ_ERROR=34
DT_INST_1_ST_STM32_I2C_V2_IRQ_ERROR=34
DT_ST_STM32_I2C_V2_40005800_IRQ_1_PRIORITY=0
DT_INST_1_ST_STM32_I2C_V2_IRQ_1_PRIORITY=0
DT_ST_STM32_I2C_V2_40005800_IRQ_ERROR_PRIORITY=0
DT_INST_1_ST_STM32_I2C_V2_IRQ_ERROR_PRIORITY=0
# Initial clock frequency in Hz
DT_ST_STM32_I2C_V2_40005800_CLOCK_FREQUENCY=400000
DT_INST_1_ST_STM32_I2C_V2_CLOCK_FREQUENCY=400000
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_I2C_V2_40005800_LABEL="I2C_2"
DT_INST_1_ST_STM32_I2C_V2_LABEL="I2C_2"
# name of each interrupt
DT_ST_STM32_I2C_V2_40005800_INTERRUPT_NAMES_0="event"
DT_INST_1_ST_STM32_I2C_V2_INTERRUPT_NAMES_0="event"
DT_ST_STM32_I2C_V2_40005800_INTERRUPT_NAMES_1="error"
DT_INST_1_ST_STM32_I2C_V2_INTERRUPT_NAMES_1="error"
DT_ST_STM32_I2C_V2_40005800_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_1_ST_STM32_I2C_V2_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_ST_STM32_I2C_V2_40005800_CLOCK_BUS_0=2
DT_INST_1_ST_STM32_I2C_V2_CLOCK_BUS_0=2
DT_ST_STM32_I2C_V2_40005800_CLOCK_BUS=2
DT_INST_1_ST_STM32_I2C_V2_CLOCK_BUS=2
DT_ST_STM32_I2C_V2_40005800_CLOCK_BITS_0=4194304
DT_INST_1_ST_STM32_I2C_V2_CLOCK_BITS_0=4194304
DT_ST_STM32_I2C_V2_40005800_CLOCK_BITS=4194304
DT_INST_1_ST_STM32_I2C_V2_CLOCK_BITS=4194304
DT_INST_1_ST_STM32_I2C_V2=1

# Devicetree node:
#   /soc/spi@40003800
# 
# Binding (compatible = st,stm32-spi-fifo):
#   $ZEPHYR_BASE/dts/bindings/spi/st,stm32-spi-fifo.yaml
# 
# Dependency Ordinal: 43
# 
# Requires:
#   6   /soc
#   23  /soc/interrupt-controller@e000e100
#   8   /soc/rcc@40021000
# 
# Description:
#   This binding gives a base representation of the STM32 SPI controller with
#   embedded Rx and Tx FIFOs
DT_ST_STM32_SPI_FIFO_40003800_BASE_ADDRESS=0x40003800
DT_INST_1_ST_STM32_SPI_FIFO_BASE_ADDRESS=0x40003800
DT_ST_STM32_SPI_FIFO_40003800_SIZE=1024
DT_INST_1_ST_STM32_SPI_FIFO_SIZE=1024
DT_ST_STM32_SPI_FIFO_40003800_IRQ_0=36
DT_INST_1_ST_STM32_SPI_FIFO_IRQ_0=36
DT_ST_STM32_SPI_FIFO_40003800_IRQ_0_PRIORITY=5
DT_INST_1_ST_STM32_SPI_FIFO_IRQ_0_PRIORITY=5
# Human readable string describing the device (used by Zephyr for API name)
DT_ST_STM32_SPI_FIFO_40003800_LABEL="SPI_2"
DT_INST_1_ST_STM32_SPI_FIFO_LABEL="SPI_2"
DT_ST_STM32_SPI_FIFO_40003800_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_INST_1_ST_STM32_SPI_FIFO_CLOCK_CONTROLLER="STM32_CLK_RCC"
DT_ST_STM32_SPI_FIFO_40003800_CLOCK_BUS_0=2
DT_INST_1_ST_STM32_SPI_FIFO_CLOCK_BUS_0=2
DT_ST_STM32_SPI_FIFO_40003800_CLOCK_BUS=2
DT_INST_1_ST_STM32_SPI_FIFO_CLOCK_BUS=2
DT_ST_STM32_SPI_FIFO_40003800_CLOCK_BITS_0=16384
DT_INST_1_ST_STM32_SPI_FIFO_CLOCK_BITS_0=16384
DT_ST_STM32_SPI_FIFO_40003800_CLOCK_BITS=16384
DT_INST_1_ST_STM32_SPI_FIFO_CLOCK_BITS=16384
DT_INST_1_ST_STM32_SPI_FIFO=1

# Devicetree node:
#   /cpus/cpu@0
# 
# Binding (compatible = arm,cortex-m4f):
#   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m4f.yaml
# 
# Dependency Ordinal: 4
# 
# Requires:
#   3   /cpus
# 
# Description:
#   This binding gives a base representation for ARM Cortex-M4F CPU.
DT_ARM_CORTEX_M4F_0_BASE_ADDRESS=0x0
DT_INST_0_ARM_CORTEX_M4F_BASE_ADDRESS=0x0
DT_INST_0_ARM_CORTEX_M4F=1

# Devicetree node:
#   /memory@20000000
# 
# Binding (compatible = mmio-sram):
#   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
# 
# Dependency Ordinal: 22
# 
# Requires:
#   0   /
# 
# Description:
#   This binding gives a generic on-chip SRAM description
DT_MMIO_SRAM_20000000_BASE_ADDRESS=0x20000000
DT_INST_0_MMIO_SRAM_BASE_ADDRESS=0x20000000
DT_MMIO_SRAM_20000000_SIZE=40960
DT_INST_0_MMIO_SRAM_SIZE=40960
DT_INST_0_MMIO_SRAM=1

# Devicetree node:
#   /usbphy
# 
# Binding (compatible = usb-nop-xceiv):
#   $ZEPHYR_BASE/dts/bindings/phy/usb-nop-xceiv.yaml
# 
# Dependency Ordinal: 68
# 
# Requires:
#   0   /
# 
# Supports:
#   69  /soc/usb@40005c00
# 
# Description:
#   This binding is to be used by all the usb transceivers which are built-in
#   with USB IP
# Human readable string describing the device (used by Zephyr for API name)
DT_USB_NOP_XCEIV_USBPHY_LABEL="USB_FS_PHY"
DT_INST_0_USB_NOP_XCEIV_LABEL="USB_FS_PHY"
DT_INST_0_USB_NOP_XCEIV=1

# Devicetree node:
#   /memory@10000000
# 
# Binding (compatible = st,stm32-ccm):
#   $ZEPHYR_BASE/dts/bindings/arm/st,stm32-ccm.yaml
# 
# Dependency Ordinal: 21
# 
# Requires:
#   0   /
# 
# Description:
#   This binding gives a base representation of the STM32 CCM (Core Coupled Memory)
DT_ST_STM32_CCM_10000000_BASE_ADDRESS=0x10000000
DT_INST_0_ST_STM32_CCM_BASE_ADDRESS=0x10000000
DT_ST_STM32_CCM_10000000_SIZE=8192
DT_INST_0_ST_STM32_CCM_SIZE=8192
DT_INST_0_ST_STM32_CCM=1

# Devicetree node:
#   /leds
# 
# Binding (compatible = gpio-leds):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
# 
# Dependency Ordinal: 11
# 
# Requires:
#   0   /
# 
# Supports:
#   13  /leds/led_10
#   14  /leds/led_3
#   15  /leds/led_4
#   16  /leds/led_5
#   17  /leds/led_6
#   18  /leds/led_7
#   19  /leds/led_8
#   20  /leds/led_9
# 
# Description:
#   GPIO LEDs parent node
DT_INST_0_GPIO_LEDS=1

# Devicetree node:
#   /leds/led_3
# 
# Binding (compatible = gpio-leds):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
# 
# Dependency Ordinal: 14
# 
# Requires:
#   11  /leds
#   12  /soc/pin-controller@48000000/gpio@48001000
# 
# Description:
#   GPIO LED child node
DT_GPIO_LEDS_LED_3_GPIOS_CONTROLLER="GPIOE"
DT_GPIO_LEDS_LED_3_GPIOS_PIN=9
DT_GPIO_LEDS_LED_3_GPIOS_FLAGS=4
# Human readable string describing the device (used by Zephyr for API name)
DT_GPIO_LEDS_LED_3_LABEL="User LD3"

# Devicetree node:
#   /leds/led_4
# 
# Binding (compatible = gpio-leds):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
# 
# Dependency Ordinal: 15
# 
# Requires:
#   11  /leds
#   12  /soc/pin-controller@48000000/gpio@48001000
# 
# Description:
#   GPIO LED child node
DT_GPIO_LEDS_LED_4_GPIOS_CONTROLLER="GPIOE"
DT_GPIO_LEDS_LED_4_GPIOS_PIN=8
DT_GPIO_LEDS_LED_4_GPIOS_FLAGS=4
# Human readable string describing the device (used by Zephyr for API name)
DT_GPIO_LEDS_LED_4_LABEL="User LD4"

# Devicetree node:
#   /leds/led_5
# 
# Binding (compatible = gpio-leds):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
# 
# Dependency Ordinal: 16
# 
# Requires:
#   11  /leds
#   12  /soc/pin-controller@48000000/gpio@48001000
# 
# Description:
#   GPIO LED child node
DT_GPIO_LEDS_LED_5_GPIOS_CONTROLLER="GPIOE"
DT_GPIO_LEDS_LED_5_GPIOS_PIN=10
DT_GPIO_LEDS_LED_5_GPIOS_FLAGS=4
# Human readable string describing the device (used by Zephyr for API name)
DT_GPIO_LEDS_LED_5_LABEL="User LD5"

# Devicetree node:
#   /leds/led_6
# 
# Binding (compatible = gpio-leds):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
# 
# Dependency Ordinal: 17
# 
# Requires:
#   11  /leds
#   12  /soc/pin-controller@48000000/gpio@48001000
# 
# Description:
#   GPIO LED child node
DT_GPIO_LEDS_LED_6_GPIOS_CONTROLLER="GPIOE"
DT_ALIAS_LED0_GPIOS_CONTROLLER="GPIOE"
DT_GPIO_LEDS_LED0_GPIOS_CONTROLLER="GPIOE"
DT_GPIO_LEDS_LED_6_GPIOS_PIN=15
DT_ALIAS_LED0_GPIOS_PIN=15
DT_GPIO_LEDS_LED0_GPIOS_PIN=15
DT_GPIO_LEDS_LED_6_GPIOS_FLAGS=4
DT_ALIAS_LED0_GPIOS_FLAGS=4
DT_GPIO_LEDS_LED0_GPIOS_FLAGS=4
# Human readable string describing the device (used by Zephyr for API name)
DT_GPIO_LEDS_LED_6_LABEL="User LD6"
DT_ALIAS_LED0_LABEL="User LD6"
DT_GPIO_LEDS_LED0_LABEL="User LD6"

# Devicetree node:
#   /leds/led_7
# 
# Binding (compatible = gpio-leds):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
# 
# Dependency Ordinal: 18
# 
# Requires:
#   11  /leds
#   12  /soc/pin-controller@48000000/gpio@48001000
# 
# Description:
#   GPIO LED child node
DT_GPIO_LEDS_LED_7_GPIOS_CONTROLLER="GPIOE"
DT_ALIAS_LED1_GPIOS_CONTROLLER="GPIOE"
DT_GPIO_LEDS_LED1_GPIOS_CONTROLLER="GPIOE"
DT_GPIO_LEDS_LED_7_GPIOS_PIN=11
DT_ALIAS_LED1_GPIOS_PIN=11
DT_GPIO_LEDS_LED1_GPIOS_PIN=11
DT_GPIO_LEDS_LED_7_GPIOS_FLAGS=4
DT_ALIAS_LED1_GPIOS_FLAGS=4
DT_GPIO_LEDS_LED1_GPIOS_FLAGS=4
# Human readable string describing the device (used by Zephyr for API name)
DT_GPIO_LEDS_LED_7_LABEL="User LD7"
DT_ALIAS_LED1_LABEL="User LD7"
DT_GPIO_LEDS_LED1_LABEL="User LD7"

# Devicetree node:
#   /leds/led_8
# 
# Binding (compatible = gpio-leds):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
# 
# Dependency Ordinal: 19
# 
# Requires:
#   11  /leds
#   12  /soc/pin-controller@48000000/gpio@48001000
# 
# Description:
#   GPIO LED child node
DT_GPIO_LEDS_LED_8_GPIOS_CONTROLLER="GPIOE"
DT_GPIO_LEDS_LED_8_GPIOS_PIN=14
DT_GPIO_LEDS_LED_8_GPIOS_FLAGS=4
# Human readable string describing the device (used by Zephyr for API name)
DT_GPIO_LEDS_LED_8_LABEL="User LD8"

# Devicetree node:
#   /leds/led_9
# 
# Binding (compatible = gpio-leds):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
# 
# Dependency Ordinal: 20
# 
# Requires:
#   11  /leds
#   12  /soc/pin-controller@48000000/gpio@48001000
# 
# Description:
#   GPIO LED child node
DT_GPIO_LEDS_LED_9_GPIOS_CONTROLLER="GPIOE"
DT_GPIO_LEDS_LED_9_GPIOS_PIN=12
DT_GPIO_LEDS_LED_9_GPIOS_FLAGS=4
# Human readable string describing the device (used by Zephyr for API name)
DT_GPIO_LEDS_LED_9_LABEL="User LD9"

# Devicetree node:
#   /leds/led_10
# 
# Binding (compatible = gpio-leds):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-leds.yaml
# 
# Dependency Ordinal: 13
# 
# Requires:
#   11  /leds
#   12  /soc/pin-controller@48000000/gpio@48001000
# 
# Description:
#   GPIO LED child node
DT_GPIO_LEDS_LED_10_GPIOS_CONTROLLER="GPIOE"
DT_GPIO_LEDS_LED_10_GPIOS_PIN=13
DT_GPIO_LEDS_LED_10_GPIOS_FLAGS=4
# Human readable string describing the device (used by Zephyr for API name)
DT_GPIO_LEDS_LED_10_LABEL="User LD10"

# Devicetree node:
#   /gpio_keys
# 
# Binding (compatible = gpio-keys):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
# 
# Dependency Ordinal: 5
# 
# Requires:
#   0   /
# 
# Supports:
#   10  /gpio_keys/button
# 
# Description:
#   GPIO KEYS parent node
DT_INST_0_GPIO_KEYS=1

# Devicetree node:
#   /gpio_keys/button
# 
# Binding (compatible = gpio-keys):
#   $ZEPHYR_BASE/dts/bindings/gpio/gpio-keys.yaml
# 
# Dependency Ordinal: 10
# 
# Requires:
#   5   /gpio_keys
#   9   /soc/pin-controller@48000000/gpio@48000000
# 
# Description:
#   GPIO KEYS child node
DT_GPIO_KEYS_BUTTON_GPIOS_CONTROLLER="GPIOA"
DT_ALIAS_SW0_GPIOS_CONTROLLER="GPIOA"
DT_GPIO_KEYS_SW0_GPIOS_CONTROLLER="GPIOA"
DT_GPIO_KEYS_BUTTON_GPIOS_PIN=0
DT_ALIAS_SW0_GPIOS_PIN=0
DT_GPIO_KEYS_SW0_GPIOS_PIN=0
DT_GPIO_KEYS_BUTTON_GPIOS_FLAGS=0
DT_ALIAS_SW0_GPIOS_FLAGS=0
DT_GPIO_KEYS_SW0_GPIOS_FLAGS=0
# Human readable string describing the device (used by Zephyr for API name)
DT_GPIO_KEYS_BUTTON_LABEL="User"
DT_ALIAS_SW0_LABEL="User"
DT_GPIO_KEYS_SW0_LABEL="User"

# Active compatibles (mentioned in DTS + binding found)
DT_COMPAT_ARM_CORTEX_M4F=1
DT_COMPAT_ARM_V7M_NVIC=1
DT_COMPAT_GPIO_KEYS=1
DT_COMPAT_GPIO_LEDS=1
DT_COMPAT_MMIO_SRAM=1
DT_COMPAT_SOC_NV_FLASH=1
DT_COMPAT_ST_LIS2DH=1
DT_COMPAT_ST_LSM303DLHC_ACCEL=1
DT_COMPAT_ST_LSM303DLHC_MAGN=1
DT_COMPAT_ST_STM32_CCM=1
DT_COMPAT_ST_STM32_GPIO=1
DT_COMPAT_ST_STM32_I2C_V2=1
DT_COMPAT_ST_STM32_PINMUX=1
DT_COMPAT_ST_STM32_RCC=1
DT_COMPAT_ST_STM32_RTC=1
DT_COMPAT_ST_STM32_SPI_FIFO=1
DT_COMPAT_ST_STM32_UART=1
DT_COMPAT_ST_STM32_USART=1
DT_COMPAT_ST_STM32_USB=1
DT_COMPAT_ST_STM32F3_FLASH_CONTROLLER=1
DT_COMPAT_USB_NOP_XCEIV=1

# /chosen/zephyr,sram (/memory@20000000)
DT_SRAM_BASE_ADDRESS=0x20000000
DT_SRAM_SIZE=40

# /chosen/zephyr,flash (/soc/flash-controller@40022000/flash@8000000)
DT_FLASH_BASE_ADDRESS=0x8000000
DT_FLASH_SIZE=256
DT_FLASH_ERASE_BLOCK_SIZE=2048
DT_FLASH_WRITE_BLOCK_SIZE=2

# /chosen/zephyr,code-partition (missing)
DT_CODE_PARTITION_OFFSET=0
DT_CODE_PARTITION_SIZE=0

# Flash partition at /soc/flash-controller@40022000/flash@8000000/partitions/partition@3e800
DT_FLASH_AREA_STORAGE_ID=0
DT_FLASH_AREA_STORAGE_READ_ONLY=0
DT_FLASH_AREA_STORAGE_OFFSET_0=256000
DT_FLASH_AREA_STORAGE_OFFSET=256000
DT_FLASH_AREA_STORAGE_SIZE_0=6144
DT_FLASH_AREA_STORAGE_SIZE=6144
DT_FLASH_AREA_STORAGE_DEV="FLASH_CTRL"
DT_FLASH_AREA_0_ID=0
DT_FLASH_AREA_0_READ_ONLY=0
DT_FLASH_AREA_0_OFFSET_0=256000
DT_FLASH_AREA_0_OFFSET=256000
DT_FLASH_AREA_0_SIZE_0=6144
DT_FLASH_AREA_0_SIZE=6144
DT_FLASH_AREA_0_DEV="FLASH_CTRL"

# Number of flash partitions
DT_FLASH_AREA_NUM=1
