{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 10 16:45:39 2021 " "Info: Processing started: Sun Oct 10 16:45:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Labwork_2 -c Labwork_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Labwork_2 -c Labwork_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Labwork_2 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Labwork_2" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S30F484C3 " "Info: Device EP2S30F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3 " "Info: Device EP2S60F484C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2S60F484C3ES " "Info: Device EP2S60F484C3ES is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "Warning: No exact pin location assignment(s) for 37 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a " "Info: Pin a not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { a } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 152 376 392 328 "a" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { a } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b " "Info: Pin b not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { b } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 152 576 592 328 "b" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[15\] " "Info: Pin DCa\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[15] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[14\] " "Info: Pin DCa\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[14] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[13\] " "Info: Pin DCa\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[13] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[12\] " "Info: Pin DCa\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[12] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[11\] " "Info: Pin DCa\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[11] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[10\] " "Info: Pin DCa\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[10] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[9\] " "Info: Pin DCa\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[9] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[8\] " "Info: Pin DCa\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[8] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[7\] " "Info: Pin DCa\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[7] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[6\] " "Info: Pin DCa\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[6] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[5\] " "Info: Pin DCa\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[5] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[4\] " "Info: Pin DCa\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[4] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[3\] " "Info: Pin DCa\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[3] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[2\] " "Info: Pin DCa\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[2] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[1\] " "Info: Pin DCa\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[1] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCa\[0\] " "Info: Pin DCa\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { DCa[0] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 832 1008 80 "DCa\[15..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode\[0\] " "Info: Pin mode\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { mode[0] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 160 600 616 330 "mode\[1..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mode\[1\] " "Info: Pin mode\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { mode[1] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 160 600 616 330 "mode\[1..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[5\] " "Info: Pin m\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { m[5] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 -8 160 80 "m\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[3\] " "Info: Pin m\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { m[3] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 -8 160 80 "m\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[2\] " "Info: Pin m\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { m[2] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 -8 160 80 "m\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[1\] " "Info: Pin m\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { m[1] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 -8 160 80 "m\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[4\] " "Info: Pin m\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { m[4] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 -8 160 80 "m\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[0\] " "Info: Pin m\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { m[0] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 -8 160 80 "m\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[7\] " "Info: Pin m\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { m[7] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 -8 160 80 "m\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "m\[6\] " "Info: Pin m\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { m[6] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 64 -8 160 80 "m\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { m[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input " "Info: Pin input not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { input } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 80 -8 160 96 "input" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { input } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[5\] " "Info: Pin n\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { n[5] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 96 -8 160 112 "n\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[3\] " "Info: Pin n\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { n[3] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 96 -8 160 112 "n\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[2\] " "Info: Pin n\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { n[2] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 96 -8 160 112 "n\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[1\] " "Info: Pin n\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { n[1] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 96 -8 160 112 "n\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[4\] " "Info: Pin n\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { n[4] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 96 -8 160 112 "n\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[0\] " "Info: Pin n\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { n[0] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 96 -8 160 112 "n\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[7\] " "Info: Pin n\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { n[7] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 96 -8 160 112 "n\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "n\[6\] " "Info: Pin n\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { n[6] } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 96 -8 160 112 "n\[7..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { n[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "input (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node input (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[7\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { input } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 80 -8 160 96 "input" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BlockA:inst\|lpm_compare_8_bits:inst4\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\]  " "Info: Automatically promoted node BlockA:inst\|lpm_compare_8_bits:inst4\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockB:inst2\|lpm_counter_4_bits:inst\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node BlockB:inst2\|lpm_counter_4_bits:inst\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_04i.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_04i.tdf" 83 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockB:inst2\|lpm_counter_4_bits:inst\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node BlockB:inst2\|lpm_counter_4_bits:inst\|lpm_counter:lpm_counter_component\|cntr_04i:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_04i.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_04i.tdf" 83 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockB:inst2|lpm_counter_4_bits:inst|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[7\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[6\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[5\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 84 19 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cmpr_fig.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cmpr_fig.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BlockB:inst2\|lpm_compare_4_bits_le_3:inst12\|lpm_compare:lpm_compare_component\|cmpr_ubj:auto_generated\|aleb  " "Info: Automatically promoted node BlockB:inst2\|lpm_compare_4_bits_le_3:inst12\|lpm_compare:lpm_compare_component\|cmpr_ubj:auto_generated\|aleb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockC:inst1\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode101w\[1\]~0 " "Info: Destination node BlockC:inst1\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode101w\[1\]~0" {  } { { "db/decode_ltf.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/decode_ltf.tdf" 33 13 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode101w[1]~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BlockC:inst1\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode3w\[1\]~1 " "Info: Destination node BlockC:inst1\|lpm_decode0:inst1\|lpm_decode:lpm_decode_component\|decode_ltf:auto_generated\|w_anode3w\[1\]~1" {  } { { "db/decode_ltf.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/decode_ltf.tdf" 45 11 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockC:inst1|lpm_decode0:inst1|lpm_decode:lpm_decode_component|decode_ltf:auto_generated|w_anode3w[1]~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b " "Info: Destination node b" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { b } } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 152 576 592 328 "b" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "db/cmpr_ubj.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cmpr_ubj.tdf" 42 2 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockB:inst2|lpm_compare_4_bits_le_3:inst12|lpm_compare:lpm_compare_component|cmpr_ubj:auto_generated|aleb } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BlockA:inst\|lpm_compare_8_bits:inst5\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\]~5  " "Info: Automatically promoted node BlockA:inst\|lpm_compare_8_bits:inst5\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cmpr_fig.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cmpr_fig.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_compare_8_bits:inst5|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BlockB:inst2\|lpm_compare1:inst1\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|result_wire\[0\]  " "Info: Automatically promoted node BlockB:inst2\|lpm_compare1:inst1\|lpm_compare:lpm_compare_component\|cmpr_i8j:auto_generated\|result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cmpr_i8j.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cmpr_i8j.tdf" 31 13 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockB:inst2|lpm_compare1:inst1|lpm_compare:lpm_compare_component|cmpr_i8j:auto_generated|result_wire[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 18 18 0 " "Info: Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 18 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[6\] register BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[5\] 95.545 ns " "Info: Slack time is 95.545 ns between source register \"BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[6\]\" and destination register \"BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[5\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "97.792 ns + Largest register register " "Info: + Largest register to register requirement is 97.792 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input destination 2.443 ns   Shortest register " "Info:   Shortest clock path from clock \"input\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns input 1 CLK Unassigned 9 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 9; CLK Node = 'input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { input } "NODE_NAME" } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 80 -8 160 96 "input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns input~clkctrl 2 COMB Unassigned 8 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'input~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { input input~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 80 -8 160 96 "input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[5\] 3 REG Unassigned 3 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { input~clkctrl BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 80 -8 160 96 "input" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input destination 2.443 ns   Longest register " "Info:   Longest clock path from clock \"input\" to destination register is 2.443 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns input 1 CLK Unassigned 9 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 9; CLK Node = 'input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { input } "NODE_NAME" } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 80 -8 160 96 "input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.000 ns) 1.128 ns input~clkctrl 2 COMB Unassigned 8 " "Info: 2: + IC(0.341 ns) + CELL(0.000 ns) = 1.128 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'input~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.341 ns" { input input~clkctrl } "NODE_NAME" } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 80 -8 160 96 "input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 2.443 ns BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[5\] 3 REG Unassigned 3 " "Info: 3: + IC(0.697 ns) + CELL(0.618 ns) = 2.443 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { input~clkctrl BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 57.51 % ) " "Info: Total cell delay = 1.405 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.038 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.038 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 80 -8 160 96 "input" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input source 4.467 ns   Shortest register " "Info:   Shortest clock path from clock \"input\" to source register is 4.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns input 1 CLK Unassigned 9 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 9; CLK Node = 'input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { input } "NODE_NAME" } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 80 -8 160 96 "input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.062 ns) + CELL(0.618 ns) 4.467 ns BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[6\] 2 REG Unassigned 3 " "Info: 2: + IC(3.062 ns) + CELL(0.618 ns) = 4.467 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.680 ns" { input BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 31.45 % ) " "Info: Total cell delay = 1.405 ns ( 31.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.062 ns ( 68.55 % ) " "Info: Total interconnect delay = 3.062 ns ( 68.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 80 -8 160 96 "input" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "input source 4.467 ns   Longest register " "Info:   Longest clock path from clock \"input\" to source register is 4.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.787 ns) 0.787 ns input 1 CLK Unassigned 9 " "Info: 1: + IC(0.000 ns) + CELL(0.787 ns) = 0.787 ns; Loc. = Unassigned; Fanout = 9; CLK Node = 'input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { input } "NODE_NAME" } } { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 80 -8 160 96 "input" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.062 ns) + CELL(0.618 ns) 4.467 ns BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[6\] 2 REG Unassigned 3 " "Info: 2: + IC(3.062 ns) + CELL(0.618 ns) = 4.467 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.680 ns" { input BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 31.45 % ) " "Info: Total cell delay = 1.405 ns ( 31.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.062 ns ( 68.55 % ) " "Info: Total interconnect delay = 3.062 ns ( 68.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Main.bdf" "" { Schematic "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Main.bdf" { { 80 -8 160 96 "input" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns   " "Info:   Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns   " "Info:   Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.247 ns - Longest register register " "Info: - Longest register to register delay is 2.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[6\] 1 REG Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.272 ns) 0.498 ns BlockA:inst\|lpm_compare_8_bits:inst4\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\]~3 2 COMB Unassigned 1 " "Info: 2: + IC(0.226 ns) + CELL(0.272 ns) = 0.498 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'BlockA:inst\|lpm_compare_8_bits:inst4\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6] BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_fig.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cmpr_fig.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 0.899 ns BlockA:inst\|lpm_compare_8_bits:inst4\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\]~4 3 COMB Unassigned 1 " "Info: 3: + IC(0.129 ns) + CELL(0.272 ns) = 0.899 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'BlockA:inst\|lpm_compare_8_bits:inst4\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~3 BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_fig.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cmpr_fig.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 1.300 ns BlockA:inst\|lpm_compare_8_bits:inst4\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\] 4 COMB Unassigned 20 " "Info: 4: + IC(0.129 ns) + CELL(0.272 ns) = 1.300 ns; Loc. = Unassigned; Fanout = 20; COMB Node = 'BlockA:inst\|lpm_compare_8_bits:inst4\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~4 BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0] } "NODE_NAME" } } { "db/cmpr_fig.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cmpr_fig.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.746 ns) 2.247 ns BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[5\] 5 REG Unassigned 3 " "Info: 5: + IC(0.201 ns) + CELL(0.746 ns) = 2.247 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0] BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.562 ns ( 69.51 % ) " "Info: Total cell delay = 1.562 ns ( 69.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.685 ns ( 30.49 % ) " "Info: Total interconnect delay = 0.685 ns ( 30.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.247 ns" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6] BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~3 BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~4 BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0] BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[5] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.247 ns" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6] BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~3 BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~4 BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0] BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[5] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.247 ns register register " "Info: Estimated most critical path is register to register delay of 2.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[6\] 1 REG LAB_X26_Y19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y19; Fanout = 3; REG Node = 'BlockA:inst\|lpm_counter_8_bits:inst2\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6] } "NODE_NAME" } } { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.272 ns) 0.498 ns BlockA:inst\|lpm_compare_8_bits:inst4\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\]~3 2 COMB LAB_X25_Y19 1 " "Info: 2: + IC(0.226 ns) + CELL(0.272 ns) = 0.498 ns; Loc. = LAB_X25_Y19; Fanout = 1; COMB Node = 'BlockA:inst\|lpm_compare_8_bits:inst4\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6] BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~3 } "NODE_NAME" } } { "db/cmpr_fig.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cmpr_fig.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 0.899 ns BlockA:inst\|lpm_compare_8_bits:inst4\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\]~4 3 COMB LAB_X25_Y19 1 " "Info: 3: + IC(0.129 ns) + CELL(0.272 ns) = 0.899 ns; Loc. = LAB_X25_Y19; Fanout = 1; COMB Node = 'BlockA:inst\|lpm_compare_8_bits:inst4\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\]~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~3 BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~4 } "NODE_NAME" } } { "db/cmpr_fig.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cmpr_fig.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 1.300 ns BlockA:inst\|lpm_compare_8_bits:inst4\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\] 4 COMB LAB_X25_Y19 20 " "Info: 4: + IC(0.129 ns) + CELL(0.272 ns) = 1.300 ns; Loc. = LAB_X25_Y19; Fanout = 20; COMB Node = 'BlockA:inst\|lpm_compare_8_bits:inst4\|lpm_compare:lpm_compare_component\|cmpr_fig:auto_generated\|result_wire\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~4 BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0] } "NODE_NAME" } } { "db/cmpr_fig.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cmpr_fig.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.746 ns) 2.247 ns BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[5\] 5 REG LAB_X25_Y19 3 " "Info: 5: + IC(0.201 ns) + CELL(0.746 ns) = 2.247 ns; Loc. = LAB_X25_Y19; Fanout = 3; REG Node = 'BlockA:inst\|lpm_counter_8_bits:inst3\|lpm_counter:lpm_counter_component\|cntr_coi:auto_generated\|safe_q\[5\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0] BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[5] } "NODE_NAME" } } { "db/cntr_coi.tdf" "" { Text "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/db/cntr_coi.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.562 ns ( 69.51 % ) " "Info: Total cell delay = 1.562 ns ( 69.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.685 ns ( 30.49 % ) " "Info: Total interconnect delay = 0.685 ns ( 30.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.247 ns" { BlockA:inst|lpm_counter_8_bits:inst2|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[6] BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~3 BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0]~4 BlockA:inst|lpm_compare_8_bits:inst4|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|result_wire[0] BlockA:inst|lpm_counter_8_bits:inst3|lpm_counter:lpm_counter_component|cntr_coi:auto_generated|safe_q[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y14 X12_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y14 to location X12_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Warning: Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "a 0 " "Info: Pin \"a\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b 0 " "Info: Pin \"b\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[15\] 0 " "Info: Pin \"DCa\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[14\] 0 " "Info: Pin \"DCa\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[13\] 0 " "Info: Pin \"DCa\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[12\] 0 " "Info: Pin \"DCa\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[11\] 0 " "Info: Pin \"DCa\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[10\] 0 " "Info: Pin \"DCa\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[9\] 0 " "Info: Pin \"DCa\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[8\] 0 " "Info: Pin \"DCa\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[7\] 0 " "Info: Pin \"DCa\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[6\] 0 " "Info: Pin \"DCa\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[5\] 0 " "Info: Pin \"DCa\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[4\] 0 " "Info: Pin \"DCa\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[3\] 0 " "Info: Pin \"DCa\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[2\] 0 " "Info: Pin \"DCa\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[1\] 0 " "Info: Pin \"DCa\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCa\[0\] 0 " "Info: Pin \"DCa\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Labwork_2.fit.smsg " "Info: Generated suppressed messages file Y:/Library/Mobile Documents/com~apple~CloudDocs/BSUIR/CË‘Œ›¬Ã/labWorks/labWork2/Labwork_2.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 10 16:45:45 2021 " "Info: Processing ended: Sun Oct 10 16:45:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
