// Seed: 2988530840
module module_0 #(
    parameter id_8 = 32'd24,
    parameter id_9 = 32'd22
) (
    input  uwire id_0,
    input  wand  id_1,
    output wor   id_2,
    input  tri0  id_3
);
  logic [7:0] id_5;
  wire id_6;
  supply1 id_7;
  assign id_7 = id_3;
  defparam id_8.id_9 = 1;
  wire id_10;
  always @(negedge 1) id_5[1] = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1
);
  wire id_3;
  assign id_0 = 1 + 1;
  supply0 id_4;
  module_0(
      id_1, id_1, id_0, id_1
  );
  assign {id_4, id_4} = 1;
endmodule
