#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7feead4047e0 .scope module, "tb" "tb" 2 13;
 .timescale -9 -9;
v0x7feead422740_0 .var "D", 0 0;
v0x7feead4227d0_0 .net "Q", 0 0, L_0x7feead423090;  1 drivers
v0x7feead422860_0 .net "Qn", 0 0, L_0x7feead423180;  1 drivers
v0x7feead422930_0 .var "clk", 0 0;
v0x7feead4229e0_0 .var "clrN", 0 0;
v0x7feead422ab0_0 .var/i "idx", 31 0;
v0x7feead422b40_0 .var/i "seed", 31 0;
S_0x7feead409bb0 .scope module, "DUT" "dFF_struct" 2 23, 2 81 0, S_0x7feead4047e0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "outQ";
    .port_info 1 /OUTPUT 1 "outQn";
    .port_info 2 /INPUT 1 "inD";
    .port_info 3 /INPUT 1 "clearN";
    .port_info 4 /INPUT 1 "clock";
L_0x7feead422bd0 .functor NOT 1, v0x7feead422740_0, C4<0>, C4<0>, C4<0>;
L_0x7feead422c80 .functor AND 1, L_0x7feead422bd0, v0x7feead422930_0, C4<1>, C4<1>;
L_0x7feead422d90 .functor AND 1, v0x7feead422740_0, v0x7feead422930_0, C4<1>, C4<1>;
L_0x7feead422e20 .functor NOR 1, L_0x7feead422c80, L_0x7feead422f10, C4<0>, C4<0>;
L_0x7feead422f10 .functor NOR 1, L_0x7feead422d90, L_0x7feead422e20, C4<0>, C4<0>;
L_0x7feead423090 .functor AND 1, L_0x7feead422e20, v0x7feead4229e0_0, C4<1>, C4<1>;
L_0x7feead423180 .functor NOT 1, L_0x7feead423090, C4<0>, C4<0>, C4<0>;
v0x7feead40a740_0 .net "clearN", 0 0, v0x7feead4229e0_0;  1 drivers
v0x7feead422090_0 .net "clock", 0 0, v0x7feead422930_0;  1 drivers
v0x7feead422130_0 .net "inD", 0 0, v0x7feead422740_0;  1 drivers
v0x7feead4221c0_0 .net "outQ", 0 0, L_0x7feead423090;  alias, 1 drivers
v0x7feead422260_0 .net "outQn", 0 0, L_0x7feead423180;  alias, 1 drivers
v0x7feead422340_0 .net "w_and1", 0 0, L_0x7feead422c80;  1 drivers
v0x7feead4223e0_0 .net "w_and2", 0 0, L_0x7feead422d90;  1 drivers
v0x7feead422480_0 .net "w_nor1", 0 0, L_0x7feead422e20;  1 drivers
v0x7feead422520_0 .net "w_nor2", 0 0, L_0x7feead422f10;  1 drivers
v0x7feead422630_0 .net "w_not", 0 0, L_0x7feead422bd0;  1 drivers
    .scope S_0x7feead4047e0;
T_0 ;
    %delay 5, 0;
    %load/vec4 v0x7feead422930_0;
    %inv;
    %store/vec4 v0x7feead422930_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7feead4047e0;
T_1 ;
    %vpi_call 2 37 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7feead4047e0 {0 0 0};
    %vpi_call 2 39 "$write", "\012test the structural Dff\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7feead4229e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feead422930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feead422740_0, 0, 1;
    %pushi/vec4 888, 0, 32;
    %store/vec4 v0x7feead422b40_0, 0, 32;
    %vpi_call 2 44 "$write", " clrN  D  |  Q  Qn\012" {0 0 0};
    %vpi_call 2 45 "$write", " ------------------\012\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feead422ab0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x7feead422ab0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_func 2 48 "$random" 32, v0x7feead422b40_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x7feead422740_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 50 "$write", "  %1b    %1b  |  %1b   %1b     %3t ns  before edge\012", v0x7feead4229e0_0, v0x7feead422740_0, v0x7feead4227d0_0, v0x7feead422860_0, $time {0 0 0};
    %delay 2, 0;
    %vpi_call 2 53 "$write", "  %1b    %1b  |  %1b   %1b     %3t ns  after edge\012\012", v0x7feead4229e0_0, v0x7feead422740_0, v0x7feead4227d0_0, v0x7feead422860_0, $time {0 0 0};
    %delay 4, 0;
    %load/vec4 v0x7feead422ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feead422ab0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7feead4229e0_0, 0, 1;
    %vpi_call 2 59 "$write", " ------------------\012\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7feead422ab0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7feead422ab0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %vpi_func 2 61 "$random" 32, v0x7feead422b40_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x7feead422740_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 63 "$write", "  %1b    %1b  |  %1b   %1b     %3t ns  before edge\012", v0x7feead4229e0_0, v0x7feead422740_0, v0x7feead4227d0_0, v0x7feead422860_0, $time {0 0 0};
    %delay 2, 0;
    %vpi_call 2 66 "$write", "  %1b    %1b  |  %1b   %1b     %3t ns  after edge\012\012", v0x7feead4229e0_0, v0x7feead422740_0, v0x7feead4227d0_0, v0x7feead422860_0, $time {0 0 0};
    %delay 4, 0;
    %load/vec4 v0x7feead422ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7feead422ab0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call 2 72 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "d_ff_struct.v";
