Timing Analyzer report for Sequencer
Thu Jul 31 18:42:16 2008
Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Settings
  3. Timing Analyzer Summary
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Minimum tco
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+----------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                               ;
+-----------------------------------------------------------------------------------------
; Option                                                ; Setting            ; From ; To ;
+-------------------------------------------------------+--------------------+------+----+
; Device name                                           ; EP1C3T100C6        ;      ;    ;
; Report IO Paths Separately                            ; Off                ;      ;    ;
; Ignore user-defined clock settings                    ; Off                ;      ;    ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;
; Cut off clear and preset signal paths                 ; On                 ;      ;    ;
; Cut off read during write signal paths                ; On                 ;      ;    ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;
; Run Minimum Analysis                                  ; On                 ;      ;    ;
; Use Minimum Timing Models                             ; Off                ;      ;    ;
; Number of paths to report                             ; 200                ;      ;    ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;
+-------------------------------------------------------+--------------------+------+----+


+--------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------
; Type                   ; Slack ; Required Time ; Actual Time                                    ; From          ; To           ;
+------------------------+-------+---------------+------------------------------------------------+---------------+--------------+
; Worst-case tsu         ; N/A   ; None          ; 4.490 ns                                       ; IR_Data[2]    ; state~28     ;
; Worst-case tco         ; N/A   ; None          ; 5.488 ns                                       ; DATA_MUX~reg0 ; DATA_MUX     ;
; Worst-case th          ; N/A   ; None          ; -0.560 ns                                      ; reset         ; R1~reg0      ;
; Worst-case minimum tco ; N/A   ; None          ; 4.988 ns                                       ; ROM~reg0      ; ROM          ;
; Clock Setup: 'clk'     ; N/A   ; None          ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~27      ; ADD_SUB~reg0 ;
+------------------------+-------+---------------+------------------------------------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+
; clk             ;                    ; User Pin ; NONE             ; NONE     ; N/A                   ; N/A                 ; N/A    ;
+-----------------+--------------------+----------+------------------+----------+-----------------------+---------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Slack ; Actual fmax (period)                           ; From         ; To            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~27     ; ADD_SUB~reg0  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~21     ; ADD_SUB~reg0  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~21     ; IR_D2[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~21     ; IR_D2[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~21     ; IR_D2[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~20     ; ADD_SUB~reg0  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~23     ; state~20      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~23     ; R0~reg0       ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~22     ; ADD_SUB~reg0  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~26     ; state~20      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~26     ; R0~reg0       ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~21     ; state~28      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~25     ; state~20      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~25     ; R0~reg0       ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~20     ; PC~reg0       ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~24     ; ADD_SUB~reg0  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~21     ; state~22      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~28     ; PC~reg0       ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~22     ; PC~reg0       ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~22     ; ROM~reg0      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~24     ; state~20      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~21     ; state~25      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~21     ; state~24      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~21     ; state~26      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~28     ; state~28      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; ADD_SUB~reg0 ; ADD_SUB~reg0  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~27     ; DATA_OUT~reg0 ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~20     ; ROM~reg0      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~21     ; PC~reg0       ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~22     ; state~22      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~21     ; state~27      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~28     ; ADD_SUB~reg0  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~25     ; ADD_SUB~reg0  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~20     ; state~21      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~24     ; R1~reg0       ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~26     ; DATA_MUX~reg0 ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~27     ; state~20      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~22     ; ADDR_MUX~reg0 ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~21     ; IR_EN~reg0    ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~22     ; state~23      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~21     ; state~21      ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~23     ; ADD_SUB~reg0  ; clk        ; clk      ; None                        ; None                      ; None                    ;
; N/A   ; Restricted to 405.19 MHz ( period = 2.468 ns ) ; state~25     ; DATA_MUX~reg0 ; clk        ; clk      ; None                        ; None                      ; None                    ;
+-------+------------------------------------------------+--------------+---------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+----------------------------------------------------------------------------
; Slack ; Required tsu ; Actual tsu ; From       ; To            ; To Clock ;
+-------+--------------+------------+------------+---------------+----------+
; N/A   ; None         ; 4.490 ns   ; IR_Data[2] ; state~28      ; clk      ;
; N/A   ; None         ; 4.295 ns   ; IR_Data[2] ; state~22      ; clk      ;
; N/A   ; None         ; 3.827 ns   ; IR_Data[2] ; state~25      ; clk      ;
; N/A   ; None         ; 3.824 ns   ; IR_Data[2] ; state~21      ; clk      ;
; N/A   ; None         ; 3.823 ns   ; IR_Data[2] ; state~24      ; clk      ;
; N/A   ; None         ; 3.821 ns   ; IR_Data[2] ; state~26      ; clk      ;
; N/A   ; None         ; 3.711 ns   ; IR_Data[1] ; state~25      ; clk      ;
; N/A   ; None         ; 3.710 ns   ; IR_Data[1] ; state~24      ; clk      ;
; N/A   ; None         ; 3.708 ns   ; IR_Data[1] ; state~26      ; clk      ;
; N/A   ; None         ; 3.660 ns   ; IR_Data[1] ; state~22      ; clk      ;
; N/A   ; None         ; 3.642 ns   ; IR_Data[1] ; state~28      ; clk      ;
; N/A   ; None         ; 3.632 ns   ; IR_Data[1] ; state~27      ; clk      ;
; N/A   ; None         ; 3.497 ns   ; IR_Data[2] ; state~27      ; clk      ;
; N/A   ; None         ; 3.497 ns   ; IR_Data[3] ; state~22      ; clk      ;
; N/A   ; None         ; 3.495 ns   ; IR_Data[3] ; state~27      ; clk      ;
; N/A   ; None         ; 3.494 ns   ; IR_Data[2] ; IR_D2[1]~reg0 ; clk      ;
; N/A   ; None         ; 3.374 ns   ; IR_Data[3] ; state~28      ; clk      ;
; N/A   ; None         ; 3.352 ns   ; IR_Data[1] ; IR_D2[0]~reg0 ; clk      ;
; N/A   ; None         ; 3.306 ns   ; IR_Data[3] ; state~21      ; clk      ;
; N/A   ; None         ; 3.156 ns   ; IR_Data[3] ; state~25      ; clk      ;
; N/A   ; None         ; 3.154 ns   ; IR_Data[3] ; state~24      ; clk      ;
; N/A   ; None         ; 3.151 ns   ; IR_Data[3] ; state~26      ; clk      ;
; N/A   ; None         ; 3.026 ns   ; IR_Data[3] ; IR_D2[2]~reg0 ; clk      ;
; N/A   ; None         ; 1.393 ns   ; reset      ; IR_D2[2]~reg0 ; clk      ;
; N/A   ; None         ; 1.393 ns   ; reset      ; IR_D2[1]~reg0 ; clk      ;
; N/A   ; None         ; 1.393 ns   ; reset      ; IR_D2[0]~reg0 ; clk      ;
; N/A   ; None         ; 0.606 ns   ; reset      ; DATA_MUX~reg0 ; clk      ;
; N/A   ; None         ; 0.606 ns   ; reset      ; R0~reg0       ; clk      ;
; N/A   ; None         ; 0.606 ns   ; reset      ; ADD_SUB~reg0  ; clk      ;
; N/A   ; None         ; 0.604 ns   ; reset      ; PC~reg0       ; clk      ;
; N/A   ; None         ; 0.604 ns   ; reset      ; IR_EN~reg0    ; clk      ;
; N/A   ; None         ; 0.604 ns   ; reset      ; ADDR_MUX~reg0 ; clk      ;
; N/A   ; None         ; 0.604 ns   ; reset      ; ROM~reg0      ; clk      ;
; N/A   ; None         ; 0.601 ns   ; reset      ; DATA_OUT~reg0 ; clk      ;
; N/A   ; None         ; 0.601 ns   ; reset      ; R1~reg0       ; clk      ;
+-------+--------------+------------+------------+---------------+----------+


+---------------------------------------------------------------------------+
; tco                                                                       ;
+----------------------------------------------------------------------------
; Slack ; Required tco ; Actual tco ; From          ; To       ; From Clock ;
+-------+--------------+------------+---------------+----------+------------+
; N/A   ; None         ; 5.488 ns   ; DATA_MUX~reg0 ; DATA_MUX ; clk        ;
; N/A   ; None         ; 5.334 ns   ; IR_D2[0]~reg0 ; IR_D2[0] ; clk        ;
; N/A   ; None         ; 5.333 ns   ; IR_D2[1]~reg0 ; IR_D2[1] ; clk        ;
; N/A   ; None         ; 5.303 ns   ; IR_D2[2]~reg0 ; IR_D2[2] ; clk        ;
; N/A   ; None         ; 5.240 ns   ; R1~reg0       ; R1       ; clk        ;
; N/A   ; None         ; 5.239 ns   ; DATA_OUT~reg0 ; DATA_OUT ; clk        ;
; N/A   ; None         ; 5.235 ns   ; R0~reg0       ; R0       ; clk        ;
; N/A   ; None         ; 5.233 ns   ; ADD_SUB~reg0  ; ADD_SUB  ; clk        ;
; N/A   ; None         ; 5.147 ns   ; IR_EN~reg0    ; IR_EN    ; clk        ;
; N/A   ; None         ; 5.102 ns   ; PC~reg0       ; PC       ; clk        ;
; N/A   ; None         ; 4.991 ns   ; ADDR_MUX~reg0 ; ADDR_MUX ; clk        ;
; N/A   ; None         ; 4.988 ns   ; ROM~reg0      ; ROM      ; clk        ;
+-------+--------------+------------+---------------+----------+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+----------------------------------------------------------------------------------
; Minimum Slack ; Required th ; Actual th ; From       ; To            ; To Clock ;
+---------------+-------------+-----------+------------+---------------+----------+
; N/A           ; None        ; -0.560 ns ; reset      ; DATA_OUT~reg0 ; clk      ;
; N/A           ; None        ; -0.560 ns ; reset      ; R1~reg0       ; clk      ;
; N/A           ; None        ; -0.563 ns ; reset      ; PC~reg0       ; clk      ;
; N/A           ; None        ; -0.563 ns ; reset      ; IR_EN~reg0    ; clk      ;
; N/A           ; None        ; -0.563 ns ; reset      ; ADDR_MUX~reg0 ; clk      ;
; N/A           ; None        ; -0.563 ns ; reset      ; ROM~reg0      ; clk      ;
; N/A           ; None        ; -0.565 ns ; reset      ; DATA_MUX~reg0 ; clk      ;
; N/A           ; None        ; -0.565 ns ; reset      ; R0~reg0       ; clk      ;
; N/A           ; None        ; -0.565 ns ; reset      ; ADD_SUB~reg0  ; clk      ;
; N/A           ; None        ; -1.352 ns ; reset      ; IR_D2[2]~reg0 ; clk      ;
; N/A           ; None        ; -1.352 ns ; reset      ; IR_D2[1]~reg0 ; clk      ;
; N/A           ; None        ; -1.352 ns ; reset      ; IR_D2[0]~reg0 ; clk      ;
; N/A           ; None        ; -2.985 ns ; IR_Data[3] ; IR_D2[2]~reg0 ; clk      ;
; N/A           ; None        ; -3.110 ns ; IR_Data[3] ; state~26      ; clk      ;
; N/A           ; None        ; -3.113 ns ; IR_Data[3] ; state~24      ; clk      ;
; N/A           ; None        ; -3.115 ns ; IR_Data[3] ; state~25      ; clk      ;
; N/A           ; None        ; -3.265 ns ; IR_Data[3] ; state~21      ; clk      ;
; N/A           ; None        ; -3.311 ns ; IR_Data[1] ; IR_D2[0]~reg0 ; clk      ;
; N/A           ; None        ; -3.333 ns ; IR_Data[3] ; state~28      ; clk      ;
; N/A           ; None        ; -3.453 ns ; IR_Data[2] ; IR_D2[1]~reg0 ; clk      ;
; N/A           ; None        ; -3.454 ns ; IR_Data[3] ; state~27      ; clk      ;
; N/A           ; None        ; -3.456 ns ; IR_Data[2] ; state~27      ; clk      ;
; N/A           ; None        ; -3.456 ns ; IR_Data[3] ; state~22      ; clk      ;
; N/A           ; None        ; -3.591 ns ; IR_Data[1] ; state~27      ; clk      ;
; N/A           ; None        ; -3.601 ns ; IR_Data[1] ; state~28      ; clk      ;
; N/A           ; None        ; -3.619 ns ; IR_Data[1] ; state~22      ; clk      ;
; N/A           ; None        ; -3.667 ns ; IR_Data[1] ; state~26      ; clk      ;
; N/A           ; None        ; -3.669 ns ; IR_Data[1] ; state~24      ; clk      ;
; N/A           ; None        ; -3.670 ns ; IR_Data[1] ; state~25      ; clk      ;
; N/A           ; None        ; -3.780 ns ; IR_Data[2] ; state~26      ; clk      ;
; N/A           ; None        ; -3.782 ns ; IR_Data[2] ; state~24      ; clk      ;
; N/A           ; None        ; -3.783 ns ; IR_Data[2] ; state~21      ; clk      ;
; N/A           ; None        ; -3.786 ns ; IR_Data[2] ; state~25      ; clk      ;
; N/A           ; None        ; -4.254 ns ; IR_Data[2] ; state~22      ; clk      ;
; N/A           ; None        ; -4.449 ns ; IR_Data[2] ; state~28      ; clk      ;
+---------------+-------------+-----------+------------+---------------+----------+


+-------------------------------------------------------------------------------------------+
; Minimum tco                                                                               ;
+--------------------------------------------------------------------------------------------
; Minimum Slack ; Required Min tco ; Actual Min tco ; From          ; To       ; From Clock ;
+---------------+------------------+----------------+---------------+----------+------------+
; N/A           ; None             ; 4.988 ns       ; ROM~reg0      ; ROM      ; clk        ;
; N/A           ; None             ; 4.991 ns       ; ADDR_MUX~reg0 ; ADDR_MUX ; clk        ;
; N/A           ; None             ; 5.102 ns       ; PC~reg0       ; PC       ; clk        ;
; N/A           ; None             ; 5.147 ns       ; IR_EN~reg0    ; IR_EN    ; clk        ;
; N/A           ; None             ; 5.233 ns       ; ADD_SUB~reg0  ; ADD_SUB  ; clk        ;
; N/A           ; None             ; 5.235 ns       ; R0~reg0       ; R0       ; clk        ;
; N/A           ; None             ; 5.239 ns       ; DATA_OUT~reg0 ; DATA_OUT ; clk        ;
; N/A           ; None             ; 5.240 ns       ; R1~reg0       ; R1       ; clk        ;
; N/A           ; None             ; 5.303 ns       ; IR_D2[2]~reg0 ; IR_D2[2] ; clk        ;
; N/A           ; None             ; 5.333 ns       ; IR_D2[1]~reg0 ; IR_D2[1] ; clk        ;
; N/A           ; None             ; 5.334 ns       ; IR_D2[0]~reg0 ; IR_D2[0] ; clk        ;
; N/A           ; None             ; 5.488 ns       ; DATA_MUX~reg0 ; DATA_MUX ; clk        ;
+---------------+------------------+----------------+---------------+----------+------------+


+---------------------------+
; Timing Analyzer Messages  ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jul 31 18:42:16 2008
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off Sequencer -c Sequencer --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node clk is an undefined clock
Info: Clock clk Internal fmax is restricted to 405.19 MHz between source register state~27 and destination register ADD_SUB~reg0
    Info: fmax restricted to Clock High delay (1.234 ns) plus Clock Low delay (1.234 ns) : restricted to 2.468 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.776 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y11_N7; Fanout = 3; REG Node = 'state~27'
            Info: 2: + IC(0.412 ns) + CELL(0.454 ns) = 0.866 ns; Loc. = LC_X25_Y11_N2; Fanout = 1; COMB Node = 'i~243'
            Info: 3: + IC(0.542 ns) + CELL(0.368 ns) = 1.776 ns; Loc. = LC_X24_Y11_N9; Fanout = 2; REG Node = 'ADD_SUB~reg0'
            Info: Total cell delay = 0.822 ns ( 46.28 % )
            Info: Total interconnect delay = 0.954 ns ( 53.72 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock clk to destination register is 2.122 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'
                Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X24_Y11_N9; Fanout = 2; REG Node = 'ADD_SUB~reg0'
                Info: Total cell delay = 1.677 ns ( 79.03 % )
                Info: Total interconnect delay = 0.445 ns ( 20.97 % )
            Info: - Longest clock path from clock clk to source register is 2.122 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'
                Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X25_Y11_N7; Fanout = 3; REG Node = 'state~27'
                Info: Total cell delay = 1.677 ns ( 79.03 % )
                Info: Total interconnect delay = 0.445 ns ( 20.97 % )
        Info: + Micro clock to output delay of source is 0.173 ns
        Info: + Micro setup delay of destination is 0.029 ns
Info: tsu for register state~28 (data pin = IR_Data[2], clock pin = clk) is 4.490 ns
    Info: + Longest pin to register delay is 6.583 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_72; Fanout = 7; PIN Node = 'IR_Data[2]'
        Info: 2: + IC(4.231 ns) + CELL(0.454 ns) = 5.815 ns; Loc. = LC_X25_Y11_N6; Fanout = 2; COMB Node = 'i~259'
        Info: 3: + IC(0.530 ns) + CELL(0.238 ns) = 6.583 ns; Loc. = LC_X24_Y11_N6; Fanout = 3; REG Node = 'state~28'
        Info: Total cell delay = 1.822 ns ( 27.68 % )
        Info: Total interconnect delay = 4.761 ns ( 72.32 % )
    Info: + Micro setup delay of destination is 0.029 ns
    Info: - Shortest clock path from clock clk to destination register is 2.122 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'
        Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X24_Y11_N6; Fanout = 3; REG Node = 'state~28'
        Info: Total cell delay = 1.677 ns ( 79.03 % )
        Info: Total interconnect delay = 0.445 ns ( 20.97 % )
Info: tco from clock clk to destination pin DATA_MUX through register DATA_MUX~reg0 is 5.488 ns
    Info: + Longest clock path from clock clk to source register is 2.122 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'
        Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X24_Y11_N1; Fanout = 1; REG Node = 'DATA_MUX~reg0'
        Info: Total cell delay = 1.677 ns ( 79.03 % )
        Info: Total interconnect delay = 0.445 ns ( 20.97 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Longest register to pin delay is 3.193 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y11_N1; Fanout = 1; REG Node = 'DATA_MUX~reg0'
        Info: 2: + IC(1.571 ns) + CELL(1.622 ns) = 3.193 ns; Loc. = Pin_86; Fanout = 0; PIN Node = 'DATA_MUX'
        Info: Total cell delay = 1.622 ns ( 50.80 % )
        Info: Total interconnect delay = 1.571 ns ( 49.20 % )
Info: th for register DATA_OUT~reg0 (data pin = reset, clock pin = clk) is -0.560 ns
    Info: + Longest clock path from clock clk to destination register is 2.122 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'
        Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X23_Y11_N2; Fanout = 1; REG Node = 'DATA_OUT~reg0'
        Info: Total cell delay = 1.677 ns ( 79.03 % )
        Info: Total interconnect delay = 0.445 ns ( 20.97 % )
    Info: + Micro hold delay of destination is 0.012 ns
    Info: - Shortest pin to register delay is 2.694 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_66; Fanout = 10; PIN Node = 'reset'
        Info: 2: + IC(0.897 ns) + CELL(0.667 ns) = 2.694 ns; Loc. = LC_X23_Y11_N2; Fanout = 1; REG Node = 'DATA_OUT~reg0'
        Info: Total cell delay = 1.797 ns ( 66.70 % )
        Info: Total interconnect delay = 0.897 ns ( 33.30 % )
Info: Minimum tco from clock clk to destination pin ROM through register ROM~reg0 is 4.988 ns
    Info: + Shortest clock path from clock clk to source register is 2.122 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'
        Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X26_Y11_N6; Fanout = 1; REG Node = 'ROM~reg0'
        Info: Total cell delay = 1.677 ns ( 79.03 % )
        Info: Total interconnect delay = 0.445 ns ( 20.97 % )
    Info: + Micro clock to output delay of source is 0.173 ns
    Info: + Shortest register to pin delay is 2.693 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y11_N6; Fanout = 1; REG Node = 'ROM~reg0'
        Info: 2: + IC(1.071 ns) + CELL(1.622 ns) = 2.693 ns; Loc. = Pin_76; Fanout = 0; PIN Node = 'ROM'
        Info: Total cell delay = 1.622 ns ( 60.23 % )
        Info: Total interconnect delay = 1.071 ns ( 39.77 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Thu Jul 31 18:42:16 2008
    Info: Elapsed time: 00:00:00


