
*** Running vivado
    with args -log exdes_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source exdes_wrapper.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source exdes_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/tools/xilinx/Vivado/2022.2/data/ip'.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1183.961 ; gain = 168.426
Command: link_design -top exdes_wrapper -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_0_1/exdes_system_ila_0_1.dcp' for cell 'exdes_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_tx_video_axis_reg_slice_0/exdes_tx_video_axis_reg_slice_0.dcp' for cell 'exdes_i/tx_video_axis_reg_slice'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/exdes_v_hdmi_tx_ss_0.dcp' for cell 'exdes_i/v_hdmi_tx_ss'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0.dcp' for cell 'exdes_i/vid_phy_controller'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/exdes_video_frame_crc_0.dcp' for cell 'exdes_i/video_frame_crc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_aud_pat_gen_0/exdes_aud_pat_gen_0.dcp' for cell 'exdes_i/audio_ss_0/aud_pat_gen'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0.dcp' for cell 'exdes_i/audio_ss_0/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_hdmi_acr_ctrl_0/exdes_hdmi_acr_ctrl_0.dcp' for cell 'exdes_i/audio_ss_0/hdmi_acr_ctrl'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_xbar_0/exdes_xbar_0.dcp' for cell 'exdes_i/audio_ss_0/axi_interconnect/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_0/exdes_auto_pc_0.dcp' for cell 'exdes_i/audio_ss_0/axi_interconnect/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_gpio_0/exdes_axi_gpio_0.dcp' for cell 'exdes_i/v_tpg_ss_0/axi_gpio'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/exdes_v_tpg_0.dcp' for cell 'exdes_i/v_tpg_ss_0/v_tpg'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.dcp' for cell 'exdes_i/video_gen/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axis_gen_0_0/exdes_axis_gen_0_0.dcp' for cell 'exdes_i/video_gen/axis_gen'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/exdes_ddr4_0_0.dcp' for cell 'exdes_i/video_gen/ddr4_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_proc_sys_reset_0_0/exdes_proc_sys_reset_0_0.dcp' for cell 'exdes_i/video_gen/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_smartconnect_0_0/exdes_smartconnect_0_0.dcp' for cell 'exdes_i/video_gen/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_fmch_axi_iic_0/exdes_fmch_axi_iic_0.dcp' for cell 'exdes_i/zynq_us_ss_0/fmch_axi_iic'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_100M_0/exdes_rst_processor_1_100M_0.dcp' for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_300M_0/exdes_rst_processor_1_300M_0.dcp' for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_300M'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_zynq_us_0/exdes_zynq_us_0.dcp' for cell 'exdes_i/zynq_us_ss_0/zynq_us'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_xbar_1/exdes_xbar_1.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_1/exdes_auto_pc_1.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_2/exdes_auto_pc_2.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_3/exdes_auto_pc_3.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m03_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_4/exdes_auto_pc_4.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_cc_0/exdes_auto_cc_0.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_5/exdes_auto_pc_5.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_cc_1/exdes_auto_cc_1.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_6/exdes_auto_pc_6.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_pc_7/exdes_auto_pc_7.dcp' for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m09_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_4/bd_3ea7_axi_crossbar_0.dcp' for cell 'exdes_i/v_hdmi_tx_ss/inst/axi_crossbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_3/bd_3ea7_util_vector_logic_0_0.dcp' for cell 'exdes_i/v_hdmi_tx_ss/inst/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_2/bd_3ea7_v_axi4s_vid_out_0.dcp' for cell 'exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_0/bd_3ea7_v_hdmi_tx_0.dcp' for cell 'exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx'
INFO: [Project 1-454] Reading design checkpoint 'e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0.dcp' for cell 'exdes_i/v_hdmi_tx_ss/inst/v_tc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2685.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3185 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: exdes_i/system_ila_0/inst/ila_lib UUID: 5984f80b-ea4a-5e43-9f3b-5d347d721a0c 
INFO: [Chipscope 16-324] Core: exdes_i/video_gen/ddr4_0 UUID: 9d8b31c1-14f5-58eb-8896-89e781b621a8 
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper.xdc] for cell 'exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/ip_0/synth/exdes_vid_phy_controller_0_gtwrapper.xdc] for cell 'exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/vid_phy_controller_xdc.xdc] for cell 'exdes_i/vid_phy_controller/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/vid_phy_controller_xdc.xdc] for cell 'exdes_i/vid_phy_controller/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_gpio_0/exdes_axi_gpio_0_board.xdc] for cell 'exdes_i/v_tpg_ss_0/axi_gpio/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_gpio_0/exdes_axi_gpio_0_board.xdc] for cell 'exdes_i/v_tpg_ss_0/axi_gpio/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_gpio_0/exdes_axi_gpio_0.xdc] for cell 'exdes_i/v_tpg_ss_0/axi_gpio/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_gpio_0/exdes_axi_gpio_0.xdc] for cell 'exdes_i/v_tpg_ss_0/axi_gpio/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0_board.xdc] for cell 'exdes_i/audio_ss_0/clk_wiz/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0_board.xdc] for cell 'exdes_i/audio_ss_0/clk_wiz/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0.xdc] for cell 'exdes_i/audio_ss_0/clk_wiz/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0.xdc] for cell 'exdes_i/audio_ss_0/clk_wiz/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_aud_pat_gen_0/exdes/rtl/aud_pat_gen/AudioGen.xdc] for cell 'exdes_i/audio_ss_0/aud_pat_gen/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_aud_pat_gen_0/exdes/rtl/aud_pat_gen/AudioGen.xdc] for cell 'exdes_i/audio_ss_0/aud_pat_gen/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_hdmi_acr_ctrl_0/exdes/rtl/hdmi_acr_ctrl/hdmi_acr_ctrl.xdc] for cell 'exdes_i/audio_ss_0/hdmi_acr_ctrl/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_hdmi_acr_ctrl_0/exdes/rtl/hdmi_acr_ctrl/hdmi_acr_ctrl.xdc] for cell 'exdes_i/audio_ss_0/hdmi_acr_ctrl/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_zynq_us_0/exdes_zynq_us_0.xdc] for cell 'exdes_i/zynq_us_ss_0/zynq_us/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_zynq_us_0/exdes_zynq_us_0.xdc] for cell 'exdes_i/zynq_us_ss_0/zynq_us/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_fmch_axi_iic_0/exdes_fmch_axi_iic_0_board.xdc] for cell 'exdes_i/zynq_us_ss_0/fmch_axi_iic/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_fmch_axi_iic_0/exdes_fmch_axi_iic_0_board.xdc] for cell 'exdes_i/zynq_us_ss_0/fmch_axi_iic/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_100M_0/exdes_rst_processor_1_100M_0_board.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_100M_0/exdes_rst_processor_1_100M_0_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_100M_0/exdes_rst_processor_1_100M_0_board.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_100M_0/exdes_rst_processor_1_100M_0.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_100M_0/exdes_rst_processor_1_100M_0.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_300M_0/exdes_rst_processor_1_300M_0_board.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_300M_0/exdes_rst_processor_1_300M_0_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_300M_0/exdes_rst_processor_1_300M_0_board.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_300M_0/exdes_rst_processor_1_300M_0.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_rst_processor_1_300M_0/exdes_rst_processor_1_300M_0.xdc] for cell 'exdes_i/zynq_us_ss_0/rst_processor_1_300M/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'exdes_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'exdes_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'exdes_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'exdes_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_smartconnect_0_0/bd_0/ip/ip_1/bd_cc6e_psr_aclk_0_board.xdc] for cell 'exdes_i/video_gen/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_smartconnect_0_0/bd_0/ip/ip_1/bd_cc6e_psr_aclk_0_board.xdc] for cell 'exdes_i/video_gen/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_smartconnect_0_0/bd_0/ip/ip_1/bd_cc6e_psr_aclk_0.xdc] for cell 'exdes_i/video_gen/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_smartconnect_0_0/bd_0/ip/ip_1/bd_cc6e_psr_aclk_0.xdc] for cell 'exdes_i/video_gen/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc] for cell 'exdes_i/video_gen/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:69]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:77]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:81]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:89]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:93]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:101]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:105]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:109]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:201]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc:209]
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0.xdc] for cell 'exdes_i/video_gen/axi_vdma_0/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_proc_sys_reset_0_0/exdes_proc_sys_reset_0_0_board.xdc] for cell 'exdes_i/video_gen/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_proc_sys_reset_0_0/exdes_proc_sys_reset_0_0_board.xdc] for cell 'exdes_i/video_gen/proc_sys_reset_0/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_proc_sys_reset_0_0/exdes_proc_sys_reset_0_0.xdc] for cell 'exdes_i/video_gen/proc_sys_reset_0/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_proc_sys_reset_0_0/exdes_proc_sys_reset_0_0.xdc] for cell 'exdes_i/video_gen/proc_sys_reset_0/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/bd_0/ip/ip_0/bd_83e7_microblaze_I_0.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/bd_0/ip/ip_0/bd_83e7_microblaze_I_0.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/bd_0/ip/ip_1/bd_83e7_rst_0_0_board.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/bd_0/ip/ip_1/bd_83e7_rst_0_0_board.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/bd_0/ip/ip_1/bd_83e7_rst_0_0.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/bd_0/ip/ip_1/bd_83e7_rst_0_0.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/bd_0/ip/ip_2/bd_83e7_ilmb_0.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/bd_0/ip/ip_2/bd_83e7_ilmb_0.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/bd_0/ip/ip_3/bd_83e7_dlmb_0.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/bd_0/ip/ip_3/bd_83e7_dlmb_0.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/bd_0/ip/ip_10/bd_83e7_iomodule_0_0_board.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/bd_0/ip/ip_10/bd_83e7_iomodule_0_0_board.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/ip_0/exdes_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/ip_0/exdes_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/par/exdes_ddr4_0_0.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/par/exdes_ddr4_0_0.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst'
Parsing XDC File [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/imports/hdmi_example_zcu104.xdc]
Finished Parsing XDC File [E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/imports/hdmi_example_zcu104.xdc]
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0_clocks.xdc] for cell 'exdes_i/vid_phy_controller/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0_clocks.xdc] for cell 'exdes_i/vid_phy_controller/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_tx_video_axis_reg_slice_0/exdes_tx_video_axis_reg_slice_0_clocks.xdc] for cell 'exdes_i/tx_video_axis_reg_slice/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_tx_video_axis_reg_slice_0/exdes_tx_video_axis_reg_slice_0_clocks.xdc] for cell 'exdes_i/tx_video_axis_reg_slice/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_0/bd_3ea7_v_hdmi_tx_0_core.xdc] for cell 'exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_0/bd_3ea7_v_hdmi_tx_0_core.xdc] for cell 'exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0_clocks.xdc] for cell 'exdes_i/v_hdmi_tx_ss/inst/v_tc/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'exdes_i/vid_phy_controller/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL0REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-277] The instance 'exdes_i/vid_phy_controller/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL1REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0_clocks.xdc:2]
WARNING: [Timing 38-252] The BUFG_GT instance 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1. [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 4029.578 ; gain = 517.367
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_1/bd_3ea7_v_tc_0_clocks.xdc] for cell 'exdes_i/v_hdmi_tx_ss/inst/v_tc/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_2/bd_3ea7_v_axi4s_vid_out_0_clocks.xdc] for cell 'exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_2/bd_3ea7_v_axi4s_vid_out_0_clocks.xdc] for cell 'exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/video_frame_crc_xdc.xdc] for cell 'exdes_i/video_frame_crc/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/video_frame_crc_xdc.xdc] for cell 'exdes_i/video_frame_crc/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/exdes_video_frame_crc_0_clocks.xdc] for cell 'exdes_i/video_frame_crc/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_video_frame_crc_0/exdes_video_frame_crc_0_clocks.xdc] for cell 'exdes_i/video_frame_crc/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/exdes_v_tpg_0.xdc] for cell 'exdes_i/v_tpg_ss_0/v_tpg/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_v_tpg_0/exdes_v_tpg_0.xdc] for cell 'exdes_i/v_tpg_ss_0/v_tpg/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0_late.xdc] for cell 'exdes_i/audio_ss_0/clk_wiz/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0_late.xdc] for cell 'exdes_i/audio_ss_0/clk_wiz/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_cc_0/exdes_auto_cc_0_clocks.xdc] for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_cc_0/exdes_auto_cc_0_clocks.xdc] for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_cc_1/exdes_auto_cc_1_clocks.xdc] for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_auto_cc_1/exdes_auto_cc_1_clocks.xdc] for cell 'exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0_clocks.xdc] for cell 'exdes_i/video_gen/axi_vdma_0/U0'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_axi_vdma_0_0/exdes_axi_vdma_0_0_clocks.xdc] for cell 'exdes_i/video_gen/axi_vdma_0/U0'
Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/exdes_ddr4_0_0_board.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst'
Finished Parsing XDC File [e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/exdes_ddr4_0_0_board.xdc] for cell 'exdes_i/video_gen/ddr4_0/inst'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/PULSE_SYNC_INST/REQ_SYNC_INST/gen_single.genblk1[0].XPM_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/aud_pat_gen_v1_0_0_dport_inst/AUD_CONFIG_UPDATE_SYNC_INST/REQ_SYNC_INST/gen_single.genblk1[0].XPM_INST 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2022.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Project 1-1714] 376 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'exdes_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 4043.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1422 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 716 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 4 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  OBUFTDS => OBUFTDS: 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 222 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 282 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 69 instances

52 Infos, 20 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:02 . Memory (MB): peak = 4043.711 ; gain = 2859.750
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4043.711 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-277] The instance 'exdes_i/vid_phy_controller/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL0REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'exdes_i/vid_phy_controller/inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL1REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
Ending Cache Timing Information Task | Checksum: 12d03c22e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 4044.812 ; gain = 1.102

Starting Logic Optimization Task

Phase 1 Generate And Synthesize MIG Cores
INFO: [Mig 66-454] Using cached IP synthesis design for IP xilinx.com:ip:ddr4_phy:2.2, cache-ID = b7df8f6ee437f7ab.
get_clocks: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4457.516 ; gain = 0.000
read_xdc: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 4457.836 ; gain = 0.320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 4516.609 ; gain = 0.000
Phase 1 Generate And Synthesize MIG Cores | Checksum: 14a589260

Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 4516.609 ; gain = 99.871

Phase 2 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 53c0d3236c0b5138.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 4547.848 ; gain = 0.000
Phase 2 Generate And Synthesize Debug Cores | Checksum: 24a4593c2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 4547.848 ; gain = 131.109

Phase 3 Retarget
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[0]_i_1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[11]_i_2__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[4]_i_1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[15]_i_5__0, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[5]_i_1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[15]_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[6]_i_1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[6]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[7]_i_1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH0_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[12]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[5]_i_1__1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[15]_i_3__1, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[7]_i_1__1 into driver instance exdes_i/v_hdmi_tx_ss/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CH2_INST/SCRM_INST/SSCP_EDGE_INST/clk_lfsr_reg[12]_i_2__1, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1 into driver instance exdes_i/v_hdmi_tx_ss/inst/util_vector_logic_0/Res[0]_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357/flow_control_loop_pipe_sequential_init_U/empty_reg_3666[0]_i_1 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357/flow_control_loop_pipe_sequential_init_U/icmp_ln1428_1_reg_3691[0]_i_3, which resulted in an inversion of 37 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357/rSerie_V[27]_i_1 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357/rSerie_V[27]_i_3, which resulted in an inversion of 49 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357/tpgCheckerBoardArray_U/q1[7]_i_1__0 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357/tpgCheckerBoardArray_U/q1[7]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357/tpgTartanBarArray_U/q0[7]_i_2__0 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357/tpgTartanBarArray_U/q0[7]_i_5, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/q0[1]_i_1 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357/tpgTartanBarArray_U/q0[5]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/q0[6]_i_1 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357/tpgTartanBarArray_U/q0[6]_i_2, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/q1[1]_i_1 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357/tpgCheckerBoardArray_U/q1[5]_i_2, which resulted in an inversion of 13 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/q1[6]_i_1 into driver instance exdes_i/v_tpg_ss_0/v_tpg/inst/grp_v_tpgHlsDataFlow_fu_287/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_357/tpgCheckerBoardArray_U/q1[6]_i_2, which resulted in an inversion of 12 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/vid_phy_controller/inst/clock_detector_inst/RX_TMR_END_EDGE_INST/clk_a_del_i_1__0 into driver instance exdes_i/vid_phy_controller/inst/clock_detector_inst/RX_TMR_END_EDGE_INST/clk_rx_tmr[31]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/vid_phy_controller/inst/clock_detector_inst/TX_TMR_END_EDGE_INST/clk_a_del_i_1 into driver instance exdes_i/vid_phy_controller/inst/clock_detector_inst/TX_TMR_END_EDGE_INST/clk_tx_tmr[31]_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_ctr[0]_i_1 into driver instance exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_rx_cdr_to_sat_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_ctr[9]_i_1 into driver instance exdes_i/vid_phy_controller/inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/sm_reset_tx_pll_timer_sat_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[15]_i_2, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_byte_cntr[6]_i_2 into driver instance exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INFERRED_GEN.cnt_i[4]_i_4, which resulted in an inversion of 52 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/axis_gen/inst/m_axis_tdata[7]_i_1 into driver instance exdes_i/video_gen/axis_gen/inst/m_axis_tdata[23]_i_4, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_PCMP_instr.count_leading_zeros_I_i_2 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_7, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Use_PCMP_instr.count_leading_zeros_I_i_4 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Gen_Bit[31].MUXF7_I1/Use_PCMP_instr.count_leading_zeros_I_i_10, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/trp_cntr[3]_i_1 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/trp_cntr[3]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/trp_cntr[2]_i_1__1 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/trp_cntr[2]_i_2__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/trp_cntr[4]_i_1__2 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/trp_cntr[4]_i_2__2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/prevSlot2_i_1 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/mc_ADR7[13]_i_2, which resulted in an inversion of 59 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPort[2]_i_1 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPort[2]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPort[3]_i_2 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/winPort[3]_i_3__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winPort[0]_i_1 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winPort[0]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winRead_i_1 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/winRead_i_2, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[0]_INST_0 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_addr_cal[0]_INST_0_i_1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/riu_nibble_8[0]_INST_0 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[0]_INST_0_i_1, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/riu_nibble_8[1]_INST_0 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/riu_nibble_8[3]_INST_0 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[3]_INST_0_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/riu_nibble_8[4]_INST_0 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[4]_INST_0_i_1, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/r_rlast_i_1 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr_axi/axi_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/memory_reg[7][0]_srl8_i_1 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr_axi/axi_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axready_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_1__0 into driver instance exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[0]_i_2__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[0]_i_1 into driver instance exdes_i/zynq_us_ss_0/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_offset_r[0]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance exdes_i/zynq_us_ss_0/axi_interconnect_0/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst_i_1 into driver instance exdes_i/zynq_us_ss_0/axi_interconnect_0/m08_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1, which resulted in an inversion of 1 pins
INFO: [Opt 31-138] Pushed 129 inverter(s) to 9246 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 12cfc1cd9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:57 . Memory (MB): peak = 4547.848 ; gain = 131.109
INFO: [Opt 31-389] Phase Retarget created 634 cells and removed 1303 cells
INFO: [Opt 31-1021] In phase Retarget, 654 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: 19957e46e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:58 . Memory (MB): peak = 4547.848 ; gain = 131.109
INFO: [Opt 31-389] Phase Constant propagation created 182 cells and removed 2002 cells
INFO: [Opt 31-1021] In phase Constant propagation, 564 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 153fe043f

Time (s): cpu = 00:00:17 ; elapsed = 00:01:02 . Memory (MB): peak = 4547.848 ; gain = 131.109
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 8191 cells
INFO: [Opt 31-1021] In phase Sweep, 5235 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 6 BUFG optimization | Checksum: 19b1b162b

Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 4547.848 ; gain = 131.109
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 3 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 19b1b162b

Time (s): cpu = 00:00:17 ; elapsed = 00:01:04 . Memory (MB): peak = 4547.848 ; gain = 131.109
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_1 into driver instance exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_load_instr_Inst/MEM_Sel_MEM_Res_I_i_2, which resulted in an inversion of 1 pins
Phase 8 Post Processing Netlist | Checksum: 18a5f09a0

Time (s): cpu = 00:00:17 ; elapsed = 00:01:04 . Memory (MB): peak = 4547.848 ; gain = 131.109
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 287 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             634  |            1303  |                                            654  |
|  Constant propagation         |             182  |            2002  |                                            564  |
|  Sweep                        |               1  |            8191  |                                           5235  |
|  BUFG optimization            |               1  |               3  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            287  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 4547.848 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 22f2f02cd

Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 4547.848 ; gain = 131.109

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for xiphy_riu_or
INFO: [Power 33-23] Power model is not available for genVref.u_hpio_vref
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[0]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[1]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[2]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[0]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[10]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[11]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[12]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[13]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[14]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[15]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[16]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[17]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[1]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[2]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[3]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[4]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[5]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[6]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[7]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[8]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[9]' has constant clock net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/gtwiz_userclk_rx_active_meta_reg' has constant clock net exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/<const0>
WARNING: [Pwropt 34-71] Flop 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/gtwiz_userclk_rx_active_sync_reg' has constant clock net exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/<const0>
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 36 BRAM(s) out of a total of 67 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 37 newly gated: 4 Total Ports: 134
Ending PowerOpt Patch Enables Task | Checksum: 18faf5cf1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.501 . Memory (MB): peak = 6440.520 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18faf5cf1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 6440.520 ; gain = 1892.672

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18faf5cf1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 6440.520 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 6440.520 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1acc4570d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
140 Infos, 156 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:52 . Memory (MB): peak = 6440.520 ; gain = 2396.809
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file exdes_wrapper_drc_opted.rpt -pb exdes_wrapper_drc_opted.pb -rpx exdes_wrapper_drc_opted.rpx
Command: report_drc -file exdes_wrapper_drc_opted.rpt -pb exdes_wrapper_drc_opted.pb -rpx exdes_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12158b6bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 6440.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'exdes_i/vid_phy_controller/inst/i_0' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST/syncstages_ff_reg[2] {FDRE}
	exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST/syncstages_ff_reg[1] {FDRE}
	exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[0] {FDPE}
	exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[1] {FDPE}
	exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[2] {FDPE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bf07d75f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: fb5ac97f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: fb5ac97f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: fb5ac97f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 15b562625

Time (s): cpu = 00:00:18 ; elapsed = 00:00:44 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: d06e443b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:46 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: d06e443b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: a2162c93

Time (s): cpu = 00:00:19 ; elapsed = 00:00:49 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: a2162c93

Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: a2162c93

Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: a2162c93

Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: a2162c93

Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 12df67867

Time (s): cpu = 00:00:19 ; elapsed = 00:00:50 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: df18ba69

Time (s): cpu = 00:00:44 ; elapsed = 00:01:27 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2576 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1130 nets or LUTs. Breaked 0 LUT, combined 1130 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 34 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 21 nets.  Re-placed 84 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 21 nets or cells. Created 0 new cell, deleted 1 existing cell and moved 84 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.497 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net exdes_i/v_hdmi_tx_ss/inst/v_tc/U0/U_VIDEO_CTRL/resetn_out. Replicated 8 times.
INFO: [Physopt 32-81] Processed net exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 15 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 15 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 6440.520 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1130  |                  1130  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              1  |                    21  |           1  |           1  |  00:00:02  |
|  Very High Fanout                                 |           15  |              0  |                     2  |           1  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           15  |           1131  |                  1153  |           2  |           5  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 14144ec7b

Time (s): cpu = 00:00:48 ; elapsed = 00:01:35 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 95537c92

Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 2 Global Placement | Checksum: 95537c92

Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cd8e7477

Time (s): cpu = 00:00:54 ; elapsed = 00:01:45 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bffa8fa5

Time (s): cpu = 00:00:57 ; elapsed = 00:01:50 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 17b5222e9

Time (s): cpu = 00:00:59 ; elapsed = 00:01:53 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1ba99ac0c

Time (s): cpu = 00:00:59 ; elapsed = 00:01:53 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 20655bd24

Time (s): cpu = 00:01:00 ; elapsed = 00:01:59 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 3.3.3 Slice Area Swap | Checksum: 20655bd24

Time (s): cpu = 00:01:00 ; elapsed = 00:01:59 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: f0aae730

Time (s): cpu = 00:01:05 ; elapsed = 00:02:07 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 164a397b1

Time (s): cpu = 00:01:07 ; elapsed = 00:02:10 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 174dc43d2

Time (s): cpu = 00:01:07 ; elapsed = 00:02:11 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 174dc43d2

Time (s): cpu = 00:01:07 ; elapsed = 00:02:11 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c8f4f8f4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.354 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20a478449

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Place 46-35] Processed net exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/peripheral_aresetn[0], inserted BUFG to drive 2010 loads.
INFO: [Place 46-45] Replicated bufg driver exdes_i/zynq_us_ss_0/rst_processor_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-35] Processed net exdes_i/audio_ss_0/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, inserted BUFG to drive 1087 loads.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1adb8c9ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: fc3be22a

Time (s): cpu = 00:01:15 ; elapsed = 00:02:35 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.502. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 176c32eba

Time (s): cpu = 00:01:15 ; elapsed = 00:02:38 . Memory (MB): peak = 6440.520 ; gain = 0.000

Time (s): cpu = 00:01:15 ; elapsed = 00:02:38 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 176c32eba

Time (s): cpu = 00:01:16 ; elapsed = 00:02:38 . Memory (MB): peak = 6440.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25749a8a1

Time (s): cpu = 00:01:16 ; elapsed = 00:02:43 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                2x2|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|      South|                2x2|                4x4|                4x4|
|___________|___________________|___________________|___________________|
|       East|                4x4|                1x1|              16x16|
|___________|___________________|___________________|___________________|
|       West|                4x4|                1x1|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 25749a8a1

Time (s): cpu = 00:01:16 ; elapsed = 00:02:43 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 25749a8a1

Time (s): cpu = 00:01:16 ; elapsed = 00:02:44 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 6440.520 ; gain = 0.000

Time (s): cpu = 00:01:16 ; elapsed = 00:02:44 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26f680f45

Time (s): cpu = 00:01:16 ; elapsed = 00:02:44 . Memory (MB): peak = 6440.520 ; gain = 0.000
Ending Placer Task | Checksum: 1b28339a0

Time (s): cpu = 00:01:17 ; elapsed = 00:02:44 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
185 Infos, 159 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:02:48 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6440.520 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file exdes_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file exdes_wrapper_utilization_placed.rpt -pb exdes_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file exdes_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.287 . Memory (MB): peak = 6440.520 ; gain = 0.000
Command: phys_opt_design -directive AggressiveFanoutOpt
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveFanoutOpt

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
195 Infos, 159 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 6440.520 ; gain = 0.000
source E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/imports/phys_opt_design.tcl
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.33s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 6440.520 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.506 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a7d8f465

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.506 | TNS=0.000 | WHS=-0.550 | THS=-136.108 |
INFO: [Physopt 32-45] Identified 29 candidate nets for hold slack optimization.
INFO: [Physopt 32-234] Optimized 29 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 29 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.506 | TNS=0.000 | WHS=-0.242 | THS=-121.665 |
Phase 2 Hold Fix Optimization | Checksum: 1a7d8f465

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 6440.520 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.506 | TNS=0.000 | WHS=-0.242 | THS=-121.665 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Single Cell Placement   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Total                   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Summary of Hold Fix Optimizations
=================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization               |  WHS Gain (ns)  |  THS Gain (ns)  |  Added LUTs  |  Added FFs  |  Optimized Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT1 and ZHOLD Insertion   |          0.308  |         14.444  |          29  |          0  |              29  |           0  |           1  |  00:00:02  |
|  Total                      |          0.308  |         14.444  |          29  |          0  |              29  |           0  |           1  |  00:00:02  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 6440.520 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1ab528658

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
207 Infos, 159 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 6440.520 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 44d217c3 ConstDB: 0 ShapeSum: 42db87e4 RouteDB: e08679e7
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.860 . Memory (MB): peak = 6440.520 ; gain = 0.000
Post Restoration Checksum: NetGraph: cb8578fb NumContArr: 724a0667 Constraints: 8e5d3929 Timing: 0
Phase 1 Build RT Design | Checksum: 1cc2cb88b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1cc2cb88b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1cc2cb88b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 21d343c7c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f635ca0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.556  | TNS=0.000  | WHS=-0.173 | THS=-70.081|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 208ae790e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:55 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.556  | TNS=0.000  | WHS=N/A    | THS=N/A    |

WARNING: [Route 35-462] Failed to populate 2 paths in bus skew group (internal name : grp_61). These paths are:
	exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
	exdes_i/audio_ss_0/aud_pat_gen/inst/aud_pat_gen_v1_0_0_top_inst/AUD_OFFSET_ADDR_CNTR_RATE_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D

Phase 2.5 Update Timing for Bus Skew | Checksum: 1702fb5c2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:56 . Memory (MB): peak = 6440.520 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00129827 %
  Global Horizontal Routing Utilization  = 0.000934582 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 107900
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 95555
  Number of Partially Routed Nets     = 12345
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ff0640bf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:57 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ff0640bf

Time (s): cpu = 00:00:13 ; elapsed = 00:00:57 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 17ba00fe6

Time (s): cpu = 00:00:16 ; elapsed = 00:01:07 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 19319
 Number of Nodes with overlaps = 1683
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.233  | TNS=0.000  | WHS=-0.058 | THS=-0.226 |

Phase 4.1 Global Iteration 0 | Checksum: 2ca3b8652

Time (s): cpu = 00:00:29 ; elapsed = 00:02:09 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.233  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 259426cad

Time (s): cpu = 00:00:29 ; elapsed = 00:02:16 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 259426cad

Time (s): cpu = 00:00:29 ; elapsed = 00:02:16 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 220fd9b8b

Time (s): cpu = 00:00:30 ; elapsed = 00:02:25 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.233  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 2397f1400

Time (s): cpu = 00:00:32 ; elapsed = 00:02:32 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.233  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 287390b9c

Time (s): cpu = 00:00:32 ; elapsed = 00:02:32 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 287390b9c

Time (s): cpu = 00:00:32 ; elapsed = 00:02:32 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 287390b9c

Time (s): cpu = 00:00:32 ; elapsed = 00:02:32 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2346441b3

Time (s): cpu = 00:00:33 ; elapsed = 00:02:39 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.233  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2b48b1da0

Time (s): cpu = 00:00:33 ; elapsed = 00:02:39 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2b48b1da0

Time (s): cpu = 00:00:33 ; elapsed = 00:02:39 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.05739 %
  Global Horizontal Routing Utilization  = 6.58613 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 284dd76dc

Time (s): cpu = 00:00:34 ; elapsed = 00:02:40 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 284dd76dc

Time (s): cpu = 00:00:34 ; elapsed = 00:02:40 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 284dd76dc

Time (s): cpu = 00:00:35 ; elapsed = 00:02:46 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 20be6cd1a

Time (s): cpu = 00:00:35 ; elapsed = 00:02:46 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 11 Route finalize
Phase 11 Route finalize | Checksum: 20be6cd1a

Time (s): cpu = 00:00:35 ; elapsed = 00:02:46 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.232  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 201716bd5

Time (s): cpu = 00:00:41 ; elapsed = 00:03:08 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:41 ; elapsed = 00:03:08 . Memory (MB): peak = 6440.520 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
229 Infos, 160 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:03:14 . Memory (MB): peak = 6440.520 ; gain = 0.000
source E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/imports/route_design.tcl
Command: route_design -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8976f145 ConstDB: 0 ShapeSum: 42db87e4 RouteDB: b83143b6
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.907 . Memory (MB): peak = 6440.520 ; gain = 0.000
Post Restoration Checksum: NetGraph: 9d502340 NumContArr: ac4d54b3 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1499d77f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1499d77f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1499d77f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 6440.520 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 1499d77f3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Route 35-558] -tns_cleanup is called on fully routed design. This will optimize the tns and all other options are ignored.

Phase 3 TNS Cleanup

Phase 3.1 Timing Verification

Phase 3.1.1 Update Timing
Phase 3.1.1 Update Timing | Checksum: 16816df0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.233  | TNS=0.000  | WHS=-0.059 | THS=-0.302 |

Phase 3.1 Timing Verification | Checksum: 16816df0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Route 35-552] Design met the setup timing requirement.
Phase 3 TNS Cleanup | Checksum: 16816df0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 4 Resolve XTalk
Phase 4 Resolve XTalk | Checksum: 16816df0a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 6440.520 ; gain = 0.000

Phase 5 Post Router Timing

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 165773b27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.233  | TNS=0.000  | WHS=-0.059 | THS=-0.302 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 5 Post Router Timing | Checksum: 165773b27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 6440.520 ; gain = 0.000
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 2.32448e-10 .
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:01:01 . Memory (MB): peak = 6440.520 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
243 Infos, 161 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:01:06 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file exdes_wrapper_drc_routed.rpt -pb exdes_wrapper_drc_routed.pb -rpx exdes_wrapper_drc_routed.rpx
Command: report_drc -file exdes_wrapper_drc_routed.rpt -pb exdes_wrapper_drc_routed.pb -rpx exdes_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file exdes_wrapper_methodology_drc_routed.rpt -pb exdes_wrapper_methodology_drc_routed.pb -rpx exdes_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file exdes_wrapper_methodology_drc_routed.rpt -pb exdes_wrapper_methodology_drc_routed.pb -rpx exdes_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file exdes_wrapper_power_routed.rpt -pb exdes_wrapper_power_summary_routed.pb -rpx exdes_wrapper_power_routed.rpx
Command: report_power -file exdes_wrapper_power_routed.rpt -pb exdes_wrapper_power_summary_routed.pb -rpx exdes_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-252] The BUFG_GT instance 'exdes_i/vid_phy_controller/inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
255 Infos, 164 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file exdes_wrapper_route_status.rpt -pb exdes_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file exdes_wrapper_timing_summary_routed.rpt -pb exdes_wrapper_timing_summary_routed.pb -rpx exdes_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_incremental_reuse -file exdes_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file exdes_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file exdes_wrapper_bus_skew_routed.rpt -pb exdes_wrapper_bus_skew_routed.pb -rpx exdes_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 6440.520 ; gain = 0.000
source E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/imports/postroute_phys_opt_design.tcl
Command: phys_opt_design -critical_cell_opt
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6440.520 ; gain = 0.000
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 6559.324 ; gain = 118.805
INFO: [Common 17-1381] The checkpoint 'E:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.runs/impl_1/exdes_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 6559.324 ; gain = 118.805
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file exdes_wrapper_timing_summary_postroute_physopted.rpt -pb exdes_wrapper_timing_summary_postroute_physopted.pb -rpx exdes_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 6559.324 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file exdes_wrapper_bus_skew_postroute_physopted.rpt -pb exdes_wrapper_bus_skew_postroute_physopted.pb -rpx exdes_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Memdata 28-362] Design is having concatenated BRAM controllers(heterogenous memory), this configuration is not supported by Updatemem for current device part. Only the first BRAM controller will be added to .MMI and used by Updatemem to update the bitstream with new data.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <exdes_i/video_gen/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/generate_remap_module.REMAP_420_INST/FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <exdes_i/v_hdmi_tx_ss/inst/v_axi4s_vid_out>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force exdes_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A5))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A2)+(A4*(~A2)*(~A5))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net exdes_i/vid_phy_controller/inst/b0_clkdet_dru_refclk is a gated clock net sourced by a combinational pin exdes_i/vid_phy_controller/inst/i_0/O, cell exdes_i/vid_phy_controller/inst/i_0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT exdes_i/vid_phy_controller/inst/i_0 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[0], exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[1], exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RST_INST/arststages_ff_reg[2], exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST/syncstages_ff_reg[0], exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST/syncstages_ff_reg[1], exdes_i/vid_phy_controller/inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST/syncstages_ff_reg[2], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[0], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[10], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[11], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[12], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[13], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[14], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[15], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[16], exdes_i/vid_phy_controller/inst/clock_detector_inst/druclk_freq_cnt_reg[17]... and (the first 15 of 24 listed)
WARNING: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (exdes_i/video_gen/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
WARNING: [DRC RTSTAT-10] No routable loads: 220 net(s) have no routable loads. The problem bus(es) and/or net(s) are exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_CE_riu, exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/LMB_UE_riu, exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[12], exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[13], exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[14], exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/Q[15], exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[0].sync_reg[1], exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[0].sync_reg[1], exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[0].sync_reg[1], exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[0].sync_reg[1], exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_low/SYNC[1].sync_reg[1], exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_fixdly_rdy_upp/SYNC[1].sync_reg[1], exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_low/SYNC[1].sync_reg[1], exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[1].sync_reg[1], exdes_i/video_gen/ddr4_0/inst/u_ddr4_mem_intfc/u_phy2clb_phy_rdy_upp/SYNC[2].sync_reg[1]... and (the first 15 of 178 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'exdes_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: e:/xilinx_axi/v_dma_txss/v_hdmi_tx_ss_ex/v_hdmi_tx_ss_ex.gen/sources_1/bd/exdes/ip/exdes_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./exdes_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:47 . Memory (MB): peak = 6904.242 ; gain = 344.918
INFO: [Common 17-206] Exiting Vivado at Tue Apr  9 10:50:22 2024...
