============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 16 2025  12:48:42 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-28 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[29]/CK->D
          Group: clk
     Startpoint: (R) data_serial_i[29]
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_SF_0_s_reg[29]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     500          100     
                                              
             Setup:-      18                  
       Uncertainty:-      50                  
     Required Time:=     432                  
      Launch Clock:-     100                  
       Input Delay:-     300                  
         Data Path:-      60                  
             Slack:=     -28                  

Exceptions/Constraints:
  input_delay             300             BubbleSort.sdc_line_30_3_1 

#---------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  data_serial_i[29]          -       -     R     (arrival)      1  6.0   264     0     400    (-,-) 
  fopt4760/Y                 -       A->Y  F     CLKINVX6       1  3.8    42    35     435    (-,-) 
  g4440__2398/Y              -       A1->Y R     OAI21X2        1  3.3    34    26     460    (-,-) 
  DATA_PATH_SF_0_s_reg[29]/D <<<     -     R     DFFRHQX1       1    -     -     0     460    (-,-) 
#---------------------------------------------------------------------------------------------------

