#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000022134a9adb0 .scope module, "Test_Banch" "Test_Banch" 2 5;
 .timescale -9 -12;
v0000022134ab99e0_0 .var "clk", 0 0;
S_0000022134afbd00 .scope module, "uut" "Processor" 2 22, 3 15 0, S_0000022134a9adb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
v0000022134ab4550_0 .net "RD", 31 0, v0000022134a900c0_0;  1 drivers
v0000022134ab45f0_0 .net "RD1", 31 0, L_0000022134a89ae0;  1 drivers
v0000022134ab4050_0 .net "RD2", 31 0, L_0000022134a891b0;  1 drivers
v0000022134ab4b90_0 .net "WD3", 31 0, v0000022134a90020_0;  1 drivers
v0000022134ab3b50_0 .net *"_ivl_1", 0 0, L_0000022134ab8860;  1 drivers
v0000022134ab4d70_0 .net *"_ivl_2", 11 0, L_0000022134ab9760;  1 drivers
v0000022134ab3bf0_0 .net *"_ivl_5", 19 0, L_0000022134ab8ae0;  1 drivers
v0000022134ab3e70_0 .net "aop", 3 0, v0000022134a8f8a0_0;  1 drivers
v0000022134ab3fb0_0 .net "b", 0 0, v0000022134a8f6c0_0;  1 drivers
v0000022134ab4eb0_0 .net "clk", 0 0, v0000022134ab99e0_0;  1 drivers
v0000022134ab4cd0_0 .net "comp", 0 0, L_0000022134b9d990;  1 drivers
v0000022134ab4690_0 .net "enpc", 0 0, v0000022134a90840_0;  1 drivers
v0000022134ab40f0_0 .net "imem_out", 31 0, L_0000022134a89060;  1 drivers
v0000022134ab4730_0 .net "imm_b", 31 0, L_0000022134ab8cc0;  1 drivers
v0000022134ab47d0_0 .net "imm_i", 31 0, L_0000022134ab8040;  1 drivers
v0000022134ab4870_0 .net "imm_j", 31 0, L_0000022134ab9440;  1 drivers
v0000022134ab4910_0 .net "imm_s", 31 0, L_0000022134b9ca90;  1 drivers
v0000022134ab49b0_0 .net "in2_mux5", 31 0, L_0000022134ab80e0;  1 drivers
v0000022134ab4e10_0 .net "jal", 0 0, v0000022134a90b60_0;  1 drivers
v0000022134ab8540_0 .net "jalr", 0 0, v0000022134a90c00_0;  1 drivers
v0000022134ab9bc0_0 .net "memi", 2 0, v0000022134a8fda0_0;  1 drivers
v0000022134ab91c0_0 .net "mewe", 0 0, v0000022134a90a20_0;  1 drivers
v0000022134ab8180_0 .net "mux3_alu", 31 0, v0000022134a90f20_0;  1 drivers
v0000022134ab9260_0 .net "mux5_alu", 31 0, v0000022134b43460_0;  1 drivers
v0000022134ab9a80_0 .net "pc_imem", 31 0, v0000022134b42d80_0;  1 drivers
v0000022134ab8f40_0 .net "res_alu", 31 0, v0000022134a90160_0;  1 drivers
v0000022134ab8680_0 .net "rfwe", 0 0, v0000022134a8fc60_0;  1 drivers
v0000022134ab9b20_0 .net "scrA", 1 0, v0000022134a90ca0_0;  1 drivers
v0000022134ab8220_0 .net "scrB", 2 0, v0000022134a90980_0;  1 drivers
v0000022134ab87c0_0 .net "ws", 0 0, v0000022134a8fa80_0;  1 drivers
L_0000022134ab8860 .part L_0000022134a89060, 31, 1;
LS_0000022134ab9760_0_0 .concat [ 1 1 1 1], L_0000022134ab8860, L_0000022134ab8860, L_0000022134ab8860, L_0000022134ab8860;
LS_0000022134ab9760_0_4 .concat [ 1 1 1 1], L_0000022134ab8860, L_0000022134ab8860, L_0000022134ab8860, L_0000022134ab8860;
LS_0000022134ab9760_0_8 .concat [ 1 1 1 1], L_0000022134ab8860, L_0000022134ab8860, L_0000022134ab8860, L_0000022134ab8860;
L_0000022134ab9760 .concat [ 4 4 4 0], LS_0000022134ab9760_0_0, LS_0000022134ab9760_0_4, LS_0000022134ab9760_0_8;
L_0000022134ab8ae0 .part L_0000022134a89060, 12, 20;
L_0000022134ab80e0 .concat [ 20 12 0 0], L_0000022134ab8ae0, L_0000022134ab9760;
L_0000022134ab8900 .part L_0000022134a89060, 0, 7;
L_0000022134ab9300 .part L_0000022134a89060, 12, 3;
L_0000022134ab96c0 .part L_0000022134a89060, 25, 7;
L_0000022134ab9d00 .part L_0000022134a89060, 15, 5;
L_0000022134ab8360 .part L_0000022134a89060, 20, 5;
L_0000022134ab89a0 .part L_0000022134a89060, 7, 5;
L_0000022134ab85e0 .part L_0000022134a89060, 7, 1;
L_0000022134ab8e00 .part L_0000022134a89060, 31, 1;
L_0000022134ab8400 .part L_0000022134a89060, 8, 4;
L_0000022134ab9ee0 .part L_0000022134a89060, 25, 6;
L_0000022134ab8fe0 .part L_0000022134a89060, 20, 12;
L_0000022134ab94e0 .part L_0000022134a89060, 20, 1;
L_0000022134ab9580 .part L_0000022134a89060, 1, 10;
L_0000022134ab9620 .part L_0000022134a89060, 11, 1;
L_0000022134ab9940 .part L_0000022134a89060, 12, 8;
L_0000022134b9d030 .part L_0000022134a89060, 5, 7;
L_0000022134b9c770 .part L_0000022134a89060, 0, 5;
S_0000022134a96660 .scope module, "alu_inst" "ALU" 3 141, 4 1 0, S_0000022134afbd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "control";
    .port_info 3 /OUTPUT 32 "res";
    .port_info 4 /OUTPUT 1 "zero";
L_0000022134b44220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022134a90660_0 .net/2u *"_ivl_0", 31 0, L_0000022134b44220;  1 drivers
v0000022134a8f940_0 .net "a", 31 0, v0000022134a90f20_0;  alias, 1 drivers
v0000022134a8fbc0_0 .net "b", 31 0, v0000022134b43460_0;  alias, 1 drivers
v0000022134a8f620_0 .net "control", 3 0, v0000022134a8f8a0_0;  alias, 1 drivers
v0000022134a90160_0 .var "res", 31 0;
v0000022134a905c0_0 .net "zero", 0 0, L_0000022134b9d990;  alias, 1 drivers
E_0000022134a859e0 .event anyedge, v0000022134a8f620_0, v0000022134a8f940_0, v0000022134a8fbc0_0;
L_0000022134b9d990 .cmp/eq 32, v0000022134a90160_0, L_0000022134b44220;
S_0000022134a95100 .scope module, "data_mem_inst" "Data_Memory" 3 152, 5 1 0, S_0000022134afbd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 3 "I";
    .port_info 3 /INPUT 32 "A";
    .port_info 4 /INPUT 32 "WD";
    .port_info 5 /OUTPUT 32 "RD";
P_0000022134a85b20 .param/l "MEM_SIZE" 0 5 1, +C4<00000000000000000000000000000011>;
v0000022134a907a0_0 .net "A", 31 0, v0000022134a90160_0;  alias, 1 drivers
v0000022134a8fb20_0 .net "I", 2 0, v0000022134a8fda0_0;  alias, 1 drivers
v0000022134a900c0_0 .var "RD", 31 0;
v0000022134a90200_0 .net "WD", 31 0, L_0000022134a891b0;  alias, 1 drivers
v0000022134a90340_0 .net "WE", 0 0, v0000022134a90a20_0;  alias, 1 drivers
v0000022134a8f120_0 .net "clk", 0 0, v0000022134ab99e0_0;  alias, 1 drivers
v0000022134a8f300 .array "memory", 2 0, 31 0;
E_0000022134a86260 .event posedge, v0000022134a8f120_0;
S_0000022134a95870 .scope module, "decoder_inst" "Main_Decoder" 3 33, 6 2 0, S_0000022134afbd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 7 "func7";
    .port_info 3 /OUTPUT 1 "ws";
    .port_info 4 /OUTPUT 3 "memi";
    .port_info 5 /OUTPUT 1 "mewe";
    .port_info 6 /OUTPUT 4 "aop";
    .port_info 7 /OUTPUT 3 "scrB";
    .port_info 8 /OUTPUT 2 "scrA";
    .port_info 9 /OUTPUT 1 "jalr";
    .port_info 10 /OUTPUT 1 "enpc";
    .port_info 11 /OUTPUT 1 "jal";
    .port_info 12 /OUTPUT 1 "b";
    .port_info 13 /OUTPUT 1 "rfwe";
v0000022134a8fe40_0 .net "Opcode", 6 0, L_0000022134ab8900;  1 drivers
v0000022134a8f8a0_0 .var "aop", 3 0;
v0000022134a8f6c0_0 .var "b", 0 0;
v0000022134a90840_0 .var "enpc", 0 0;
v0000022134a90700_0 .net "func3", 2 0, L_0000022134ab9300;  1 drivers
v0000022134a908e0_0 .net "func7", 6 0, L_0000022134ab96c0;  1 drivers
v0000022134a90b60_0 .var "jal", 0 0;
v0000022134a90c00_0 .var "jalr", 0 0;
v0000022134a8fda0_0 .var "memi", 2 0;
v0000022134a90a20_0 .var "mewe", 0 0;
v0000022134a8fc60_0 .var "rfwe", 0 0;
v0000022134a90ca0_0 .var "scrA", 1 0;
v0000022134a90980_0 .var "scrB", 2 0;
v0000022134a8fa80_0 .var "ws", 0 0;
E_0000022134a84ea0 .event anyedge, v0000022134a8fe40_0, v0000022134a90700_0, v0000022134a908e0_0;
S_0000022134a95a00 .scope module, "imem" "Instruction_Memory" 3 65, 7 1 0, S_0000022134afbd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "data_out";
P_0000022134a85e60 .param/l "MEM_SIZE" 0 7 1, +C4<00000000000000000000000000011110>;
L_0000022134a89060 .functor BUFZ 32, L_0000022134ab9800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022134a8fd00_0 .net *"_ivl_0", 31 0, L_0000022134ab9800;  1 drivers
v0000022134a90d40_0 .net *"_ivl_3", 29 0, L_0000022134ab8c20;  1 drivers
v0000022134a903e0_0 .net "addr", 31 0, v0000022134b42d80_0;  alias, 1 drivers
v0000022134a902a0_0 .net "data_out", 31 0, L_0000022134a89060;  alias, 1 drivers
v0000022134a8fee0 .array "memory", 29 0, 31 0;
L_0000022134ab9800 .array/port v0000022134a8fee0, L_0000022134ab8c20;
L_0000022134ab8c20 .part v0000022134b42d80_0, 2, 30;
S_0000022134a5e430 .scope module, "mux2_inst" "Mux2" 3 164, 8 1 0, S_0000022134afbd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000022134a862e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v0000022134a8ff80_0 .net "in0", 31 0, v0000022134a90160_0;  alias, 1 drivers
v0000022134a8f3a0_0 .net "in1", 31 0, v0000022134a900c0_0;  alias, 1 drivers
v0000022134a90020_0 .var "out", 31 0;
v0000022134a90de0_0 .net "sel", 0 0, v0000022134a8fa80_0;  alias, 1 drivers
E_0000022134a860e0 .event anyedge, v0000022134a8fa80_0, v0000022134a90160_0, v0000022134a900c0_0;
S_0000022134a5e5c0 .scope module, "mux3_inst" "Mux3" 3 132, 9 1 0, S_0000022134afbd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 2 "scrA";
    .port_info 4 /OUTPUT 32 "out";
P_0000022134a85ea0 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v0000022134a90480_0 .net "in0", 31 0, L_0000022134a89ae0;  alias, 1 drivers
v0000022134a90fc0_0 .net "in1", 31 0, v0000022134b42d80_0;  alias, 1 drivers
L_0000022134b441d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022134a90e80_0 .net "in2", 31 0, L_0000022134b441d8;  1 drivers
v0000022134a90f20_0 .var "out", 31 0;
v0000022134a90520_0 .net "scrA", 1 0, v0000022134a90ca0_0;  alias, 1 drivers
E_0000022134a86ae0 .event anyedge, v0000022134a90ca0_0, v0000022134a90480_0, v0000022134a903e0_0, v0000022134a90e80_0;
S_0000022134a3dbc0 .scope module, "mux5_inst" "Mux5" 3 120, 10 1 0, S_0000022134afbd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 32 "in4";
    .port_info 5 /INPUT 3 "scrB";
    .port_info 6 /OUTPUT 32 "out";
P_0000022134a86a20 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
v0000022134a7bc80_0 .net "in0", 31 0, L_0000022134a891b0;  alias, 1 drivers
v0000022134b43d20_0 .net "in1", 31 0, L_0000022134ab8040;  alias, 1 drivers
v0000022134b42ba0_0 .net "in2", 31 0, L_0000022134ab80e0;  alias, 1 drivers
v0000022134b426a0_0 .net "in3", 31 0, L_0000022134b9ca90;  alias, 1 drivers
L_0000022134b44190 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000022134b424c0_0 .net "in4", 31 0, L_0000022134b44190;  1 drivers
v0000022134b43460_0 .var "out", 31 0;
v0000022134b43280_0 .net "scrB", 2 0, v0000022134a90980_0;  alias, 1 drivers
E_0000022134a86a60/0 .event anyedge, v0000022134a90980_0, v0000022134a90200_0, v0000022134b43d20_0, v0000022134b42ba0_0;
E_0000022134a86a60/1 .event anyedge, v0000022134b426a0_0, v0000022134b424c0_0;
E_0000022134a86a60 .event/or E_0000022134a86a60/0, E_0000022134a86a60/1;
S_0000022134a3dd50 .scope module, "pc" "PC" 3 51, 11 1 0, S_0000022134afbd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "jalr";
    .port_info 1 /INPUT 1 "enpc";
    .port_info 2 /INPUT 1 "jal";
    .port_info 3 /INPUT 1 "comp";
    .port_info 4 /INPUT 1 "b";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 32 "RD1";
    .port_info 7 /INPUT 32 "imm_j";
    .port_info 8 /INPUT 32 "imm_b";
    .port_info 9 /OUTPUT 32 "pc";
L_0000022134a89a00 .functor AND 1, L_0000022134b9d990, v0000022134a8f6c0_0, C4<1>, C4<1>;
L_0000022134a89610 .functor OR 1, v0000022134a90b60_0, L_0000022134a89a00, C4<0>, C4<0>;
v0000022134b43c80_0 .net "RD1", 31 0, L_0000022134a89ae0;  alias, 1 drivers
v0000022134b42a60_0 .net *"_ivl_2", 0 0, L_0000022134a89a00;  1 drivers
v0000022134b43320_0 .net "addr_control_mux2", 31 0, L_0000022134ab82c0;  1 drivers
v0000022134b42b00_0 .net "adrr_input", 31 0, v0000022134b43aa0_0;  1 drivers
v0000022134b42920_0 .net "b", 0 0, v0000022134a8f6c0_0;  alias, 1 drivers
v0000022134b42560_0 .net "c", 0 0, L_0000022134a89610;  1 drivers
v0000022134b42c40_0 .net "clk", 0 0, v0000022134ab99e0_0;  alias, 1 drivers
v0000022134b43780_0 .net "comp", 0 0, L_0000022134b9d990;  alias, 1 drivers
L_0000022134b44028 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000022134b431e0_0 .net "const_4", 31 0, L_0000022134b44028;  1 drivers
v0000022134b433c0_0 .net "enpc", 0 0, v0000022134a90840_0;  alias, 1 drivers
v0000022134b43820_0 .net "imm_b", 31 0, L_0000022134ab8cc0;  alias, 1 drivers
v0000022134b42ce0_0 .net "imm_j", 31 0, L_0000022134ab9440;  alias, 1 drivers
v0000022134b42060_0 .net "jal", 0 0, v0000022134a90b60_0;  alias, 1 drivers
v0000022134b42380_0 .net "jalr", 0 0, v0000022134a90c00_0;  alias, 1 drivers
v0000022134b42100_0 .net "mux2_imm_j_imm_b", 31 0, v0000022134b43be0_0;  1 drivers
v0000022134b43b40_0 .net "mux2_pc", 31 0, v0000022134b43640_0;  1 drivers
v0000022134b42d80_0 .var "pc", 31 0;
S_0000022134a37c60 .scope module, "addr" "Adder_control" 11 25, 12 1 0, S_0000022134a3dd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "c";
v0000022134b43500_0 .net "a", 31 0, v0000022134b43aa0_0;  alias, 1 drivers
v0000022134b43f00_0 .net "b", 31 0, v0000022134b42d80_0;  alias, 1 drivers
v0000022134b43000_0 .net "c", 31 0, L_0000022134ab82c0;  alias, 1 drivers
L_0000022134ab82c0 .arith/sum 32, v0000022134b43aa0_0, v0000022134b42d80_0;
S_0000022134a37df0 .scope module, "mux2_mux_4_imm_j_imm_b" "Mux2" 11 19, 8 1 0, S_0000022134a3dd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000022134a863e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v0000022134b43a00_0 .net "in0", 31 0, L_0000022134ab9440;  alias, 1 drivers
v0000022134b436e0_0 .net "in1", 31 0, L_0000022134ab8cc0;  alias, 1 drivers
v0000022134b43be0_0 .var "out", 31 0;
v0000022134b43140_0 .net "sel", 0 0, v0000022134a8f6c0_0;  alias, 1 drivers
E_0000022134a86760 .event anyedge, v0000022134a8f6c0_0, v0000022134b43a00_0, v0000022134b436e0_0;
S_0000022134a3b670 .scope module, "mux_4_mux2" "Mux2" 11 13, 8 1 0, S_0000022134a3dd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000022134a86b60 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v0000022134b438c0_0 .net "in0", 31 0, L_0000022134b44028;  alias, 1 drivers
v0000022134b422e0_0 .net "in1", 31 0, v0000022134b43be0_0;  alias, 1 drivers
v0000022134b43aa0_0 .var "out", 31 0;
v0000022134b42880_0 .net "sel", 0 0, L_0000022134a89610;  alias, 1 drivers
E_0000022134a86aa0 .event anyedge, v0000022134b42880_0, v0000022134b438c0_0, v0000022134b43be0_0;
S_0000022134a3b800 .scope module, "mux_RD1_addr" "Mux2" 11 30, 8 1 0, S_0000022134a3dd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000022134a86c20 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
v0000022134b43dc0_0 .net "in0", 31 0, L_0000022134ab82c0;  alias, 1 drivers
v0000022134b421a0_0 .net "in1", 31 0, L_0000022134a89ae0;  alias, 1 drivers
v0000022134b43640_0 .var "out", 31 0;
v0000022134b43e60_0 .net "sel", 0 0, v0000022134a90c00_0;  alias, 1 drivers
E_0000022134a867a0 .event anyedge, v0000022134a90c00_0, v0000022134b43000_0, v0000022134a90480_0;
S_0000022134a2ab10 .scope module, "reg_file" "Register_File" 3 71, 13 1 0, S_0000022134afbd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WE3";
    .port_info 2 /INPUT 5 "A1";
    .port_info 3 /INPUT 5 "A2";
    .port_info 4 /INPUT 5 "A3";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /OUTPUT 32 "RD1";
    .port_info 7 /OUTPUT 32 "RD2";
P_0000022134a86020 .param/l "OUT_WIDTH" 0 13 1, +C4<00000000000000000000000000100000>;
L_0000022134a89ae0 .functor BUFZ 32, L_0000022134ab84a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022134a891b0 .functor BUFZ 32, L_0000022134ab9c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022134b429c0_0 .net "A1", 4 0, L_0000022134ab9d00;  1 drivers
v0000022134b42e20_0 .net "A2", 4 0, L_0000022134ab8360;  1 drivers
v0000022134b43960_0 .net "A3", 4 0, L_0000022134ab89a0;  1 drivers
v0000022134b42240_0 .net "RD1", 31 0, L_0000022134a89ae0;  alias, 1 drivers
v0000022134b42600_0 .net "RD2", 31 0, L_0000022134a891b0;  alias, 1 drivers
v0000022134b42740_0 .net "WD3", 31 0, v0000022134a90020_0;  alias, 1 drivers
v0000022134b42420_0 .net "WE3", 0 0, v0000022134a8fc60_0;  alias, 1 drivers
v0000022134b42ec0_0 .net *"_ivl_0", 31 0, L_0000022134ab84a0;  1 drivers
v0000022134b42f60_0 .net *"_ivl_10", 6 0, L_0000022134ab8d60;  1 drivers
L_0000022134b440b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022134b430a0_0 .net *"_ivl_13", 1 0, L_0000022134b440b8;  1 drivers
v0000022134b427e0_0 .net *"_ivl_2", 6 0, L_0000022134ab8b80;  1 drivers
L_0000022134b44070 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022134b435a0_0 .net *"_ivl_5", 1 0, L_0000022134b44070;  1 drivers
v0000022134ab4190_0 .net *"_ivl_8", 31 0, L_0000022134ab9c60;  1 drivers
v0000022134ab3a10_0 .net "clk", 0 0, v0000022134ab99e0_0;  alias, 1 drivers
v0000022134ab4a50 .array "registers", 0 31, 31 0;
L_0000022134ab84a0 .array/port v0000022134ab4a50, L_0000022134ab8b80;
L_0000022134ab8b80 .concat [ 5 2 0 0], L_0000022134ab9d00, L_0000022134b44070;
L_0000022134ab9c60 .array/port v0000022134ab4a50, L_0000022134ab8d60;
L_0000022134ab8d60 .concat [ 5 2 0 0], L_0000022134ab8360, L_0000022134b440b8;
S_0000022134ab51b0 .scope module, "se_b_inst" "SE_B" 3 83, 14 1 0, S_0000022134afbd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "imm_11";
    .port_info 1 /INPUT 1 "imm_12";
    .port_info 2 /INPUT 4 "imm_4_1";
    .port_info 3 /INPUT 6 "imm_10_5";
    .port_info 4 /OUTPUT 32 "imm_b";
P_0000022134a86220 .param/l "OUT_WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
L_0000022134b44100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022134ab3ab0_0 .net/2u *"_ivl_0", 0 0, L_0000022134b44100;  1 drivers
v0000022134ab3470_0 .net *"_ivl_5", 0 0, L_0000022134ab8a40;  1 drivers
v0000022134ab3330_0 .net *"_ivl_6", 18 0, L_0000022134ab9e40;  1 drivers
v0000022134ab3510_0 .net "full_imm", 12 0, L_0000022134ab9da0;  1 drivers
v0000022134ab35b0_0 .net "imm_10_5", 5 0, L_0000022134ab9ee0;  1 drivers
v0000022134ab3650_0 .net "imm_11", 0 0, L_0000022134ab85e0;  1 drivers
v0000022134ab36f0_0 .net "imm_12", 0 0, L_0000022134ab8e00;  1 drivers
v0000022134ab3790_0 .net "imm_4_1", 3 0, L_0000022134ab8400;  1 drivers
v0000022134ab33d0_0 .net "imm_b", 31 0, L_0000022134ab8cc0;  alias, 1 drivers
LS_0000022134ab9da0_0_0 .concat [ 1 4 6 1], L_0000022134b44100, L_0000022134ab8400, L_0000022134ab9ee0, L_0000022134ab85e0;
LS_0000022134ab9da0_0_4 .concat [ 1 0 0 0], L_0000022134ab8e00;
L_0000022134ab9da0 .concat [ 12 1 0 0], LS_0000022134ab9da0_0_0, LS_0000022134ab9da0_0_4;
L_0000022134ab8a40 .part L_0000022134ab9da0, 12, 1;
LS_0000022134ab9e40_0_0 .concat [ 1 1 1 1], L_0000022134ab8a40, L_0000022134ab8a40, L_0000022134ab8a40, L_0000022134ab8a40;
LS_0000022134ab9e40_0_4 .concat [ 1 1 1 1], L_0000022134ab8a40, L_0000022134ab8a40, L_0000022134ab8a40, L_0000022134ab8a40;
LS_0000022134ab9e40_0_8 .concat [ 1 1 1 1], L_0000022134ab8a40, L_0000022134ab8a40, L_0000022134ab8a40, L_0000022134ab8a40;
LS_0000022134ab9e40_0_12 .concat [ 1 1 1 1], L_0000022134ab8a40, L_0000022134ab8a40, L_0000022134ab8a40, L_0000022134ab8a40;
LS_0000022134ab9e40_0_16 .concat [ 1 1 1 0], L_0000022134ab8a40, L_0000022134ab8a40, L_0000022134ab8a40;
LS_0000022134ab9e40_1_0 .concat [ 4 4 4 4], LS_0000022134ab9e40_0_0, LS_0000022134ab9e40_0_4, LS_0000022134ab9e40_0_8, LS_0000022134ab9e40_0_12;
LS_0000022134ab9e40_1_4 .concat [ 3 0 0 0], LS_0000022134ab9e40_0_16;
L_0000022134ab9e40 .concat [ 16 3 0 0], LS_0000022134ab9e40_1_0, LS_0000022134ab9e40_1_4;
L_0000022134ab8cc0 .concat [ 13 19 0 0], L_0000022134ab9da0, L_0000022134ab9e40;
S_0000022134ab5b10 .scope module, "se_i_inst" "SE_I" 3 94, 15 1 0, S_0000022134afbd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "in";
    .port_info 1 /OUTPUT 32 "Imm_I";
P_0000022134af8ae0 .param/l "IN_WIDTH" 0 15 1, +C4<00000000000000000000000000001100>;
P_0000022134af8b18 .param/l "OUT_WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0000022134ab3dd0_0 .net "Imm_I", 31 0, L_0000022134ab8040;  alias, 1 drivers
v0000022134ab3150_0 .net *"_ivl_1", 0 0, L_0000022134ab8720;  1 drivers
v0000022134ab3d30_0 .net *"_ivl_2", 19 0, L_0000022134ab8ea0;  1 drivers
v0000022134ab3c90_0 .net "in", 11 0, L_0000022134ab8fe0;  1 drivers
L_0000022134ab8720 .part L_0000022134ab8fe0, 11, 1;
LS_0000022134ab8ea0_0_0 .concat [ 1 1 1 1], L_0000022134ab8720, L_0000022134ab8720, L_0000022134ab8720, L_0000022134ab8720;
LS_0000022134ab8ea0_0_4 .concat [ 1 1 1 1], L_0000022134ab8720, L_0000022134ab8720, L_0000022134ab8720, L_0000022134ab8720;
LS_0000022134ab8ea0_0_8 .concat [ 1 1 1 1], L_0000022134ab8720, L_0000022134ab8720, L_0000022134ab8720, L_0000022134ab8720;
LS_0000022134ab8ea0_0_12 .concat [ 1 1 1 1], L_0000022134ab8720, L_0000022134ab8720, L_0000022134ab8720, L_0000022134ab8720;
LS_0000022134ab8ea0_0_16 .concat [ 1 1 1 1], L_0000022134ab8720, L_0000022134ab8720, L_0000022134ab8720, L_0000022134ab8720;
LS_0000022134ab8ea0_1_0 .concat [ 4 4 4 4], LS_0000022134ab8ea0_0_0, LS_0000022134ab8ea0_0_4, LS_0000022134ab8ea0_0_8, LS_0000022134ab8ea0_0_12;
LS_0000022134ab8ea0_1_4 .concat [ 4 0 0 0], LS_0000022134ab8ea0_0_16;
L_0000022134ab8ea0 .concat [ 16 4 0 0], LS_0000022134ab8ea0_1_0, LS_0000022134ab8ea0_1_4;
L_0000022134ab8040 .concat [ 12 20 0 0], L_0000022134ab8fe0, L_0000022134ab8ea0;
S_0000022134ab57f0 .scope module, "se_j_inst" "SE_J" 3 101, 16 1 0, S_0000022134afbd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "imm_20";
    .port_info 1 /INPUT 10 "imm_10_1";
    .port_info 2 /INPUT 1 "imm_11";
    .port_info 3 /INPUT 8 "imm_19_12";
    .port_info 4 /OUTPUT 32 "imm_j";
P_0000022134a864e0 .param/l "OUT_WIDTH" 0 16 1, +C4<00000000000000000000000000100000>;
L_0000022134b44148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000022134ab3010_0 .net/2u *"_ivl_0", 0 0, L_0000022134b44148;  1 drivers
v0000022134ab4370_0 .net *"_ivl_5", 0 0, L_0000022134ab9120;  1 drivers
v0000022134ab30b0_0 .net *"_ivl_6", 10 0, L_0000022134ab93a0;  1 drivers
v0000022134ab3f10_0 .net "full_imm", 20 0, L_0000022134ab9080;  1 drivers
v0000022134ab4410_0 .net "imm_10_1", 9 0, L_0000022134ab9580;  1 drivers
v0000022134ab4c30_0 .net "imm_11", 0 0, L_0000022134ab9620;  1 drivers
v0000022134ab31f0_0 .net "imm_19_12", 7 0, L_0000022134ab9940;  1 drivers
v0000022134ab4af0_0 .net "imm_20", 0 0, L_0000022134ab94e0;  1 drivers
v0000022134ab4230_0 .net "imm_j", 31 0, L_0000022134ab9440;  alias, 1 drivers
LS_0000022134ab9080_0_0 .concat [ 1 10 1 8], L_0000022134b44148, L_0000022134ab9580, L_0000022134ab9620, L_0000022134ab9940;
LS_0000022134ab9080_0_4 .concat [ 1 0 0 0], L_0000022134ab94e0;
L_0000022134ab9080 .concat [ 20 1 0 0], LS_0000022134ab9080_0_0, LS_0000022134ab9080_0_4;
L_0000022134ab9120 .part L_0000022134ab9080, 20, 1;
LS_0000022134ab93a0_0_0 .concat [ 1 1 1 1], L_0000022134ab9120, L_0000022134ab9120, L_0000022134ab9120, L_0000022134ab9120;
LS_0000022134ab93a0_0_4 .concat [ 1 1 1 1], L_0000022134ab9120, L_0000022134ab9120, L_0000022134ab9120, L_0000022134ab9120;
LS_0000022134ab93a0_0_8 .concat [ 1 1 1 0], L_0000022134ab9120, L_0000022134ab9120, L_0000022134ab9120;
L_0000022134ab93a0 .concat [ 4 4 3 0], LS_0000022134ab93a0_0_0, LS_0000022134ab93a0_0_4, LS_0000022134ab93a0_0_8;
L_0000022134ab9440 .concat [ 21 11 0 0], L_0000022134ab9080, L_0000022134ab93a0;
S_0000022134ab5ca0 .scope module, "se_s_inst" "SE_S" 3 111, 17 1 0, S_0000022134afbd00;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "imm_11_5";
    .port_info 1 /INPUT 5 "imm_4_0";
    .port_info 2 /OUTPUT 32 "imm_s";
P_0000022134a86320 .param/l "OUT_WIDTH" 0 17 1, +C4<00000000000000000000000000100000>;
v0000022134ab3830_0 .net *"_ivl_3", 0 0, L_0000022134b9c590;  1 drivers
v0000022134ab38d0_0 .net *"_ivl_4", 19 0, L_0000022134b9df30;  1 drivers
v0000022134ab3970_0 .net "full_imm", 11 0, L_0000022134b9d490;  1 drivers
v0000022134ab3290_0 .net "imm_11_5", 6 0, L_0000022134b9d030;  1 drivers
v0000022134ab42d0_0 .net "imm_4_0", 4 0, L_0000022134b9c770;  1 drivers
v0000022134ab44b0_0 .net "imm_s", 31 0, L_0000022134b9ca90;  alias, 1 drivers
L_0000022134b9d490 .concat [ 5 7 0 0], L_0000022134b9c770, L_0000022134b9d030;
L_0000022134b9c590 .part L_0000022134b9d490, 11, 1;
LS_0000022134b9df30_0_0 .concat [ 1 1 1 1], L_0000022134b9c590, L_0000022134b9c590, L_0000022134b9c590, L_0000022134b9c590;
LS_0000022134b9df30_0_4 .concat [ 1 1 1 1], L_0000022134b9c590, L_0000022134b9c590, L_0000022134b9c590, L_0000022134b9c590;
LS_0000022134b9df30_0_8 .concat [ 1 1 1 1], L_0000022134b9c590, L_0000022134b9c590, L_0000022134b9c590, L_0000022134b9c590;
LS_0000022134b9df30_0_12 .concat [ 1 1 1 1], L_0000022134b9c590, L_0000022134b9c590, L_0000022134b9c590, L_0000022134b9c590;
LS_0000022134b9df30_0_16 .concat [ 1 1 1 1], L_0000022134b9c590, L_0000022134b9c590, L_0000022134b9c590, L_0000022134b9c590;
LS_0000022134b9df30_1_0 .concat [ 4 4 4 4], LS_0000022134b9df30_0_0, LS_0000022134b9df30_0_4, LS_0000022134b9df30_0_8, LS_0000022134b9df30_0_12;
LS_0000022134b9df30_1_4 .concat [ 4 0 0 0], LS_0000022134b9df30_0_16;
L_0000022134b9df30 .concat [ 16 4 0 0], LS_0000022134b9df30_1_0, LS_0000022134b9df30_1_4;
L_0000022134b9ca90 .concat [ 12 20 0 0], L_0000022134b9d490, L_0000022134b9df30;
    .scope S_0000022134a95870;
T_0 ;
    %wait E_0000022134a84ea0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022134a8fa80_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022134a8fda0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022134a90a20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022134a90980_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022134a90ca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022134a90c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022134a90840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022134a90b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022134a8f6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022134a8fc60_0, 0, 1;
    %load/vec4 v0000022134a8fe40_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a8fc60_0, 0, 1;
    %load/vec4 v0000022134a90700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.19;
T_0.10 ;
    %load/vec4 v0000022134a908e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.22;
T_0.21 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.19;
T_0.11 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.19;
T_0.12 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.19;
T_0.13 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.19;
T_0.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.19;
T_0.15 ;
    %load/vec4 v0000022134a908e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %jmp T_0.25;
T_0.23 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.25;
T_0.24 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.25;
T_0.25 ;
    %pop/vec4 1;
    %jmp T_0.19;
T_0.16 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.19;
T_0.17 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a8fc60_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022134a90980_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022134a90a20_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022134a90ca0_0, 0, 2;
    %load/vec4 v0000022134a90700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.35;
T_0.26 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.35;
T_0.27 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.35;
T_0.28 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.35;
T_0.29 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.35;
T_0.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.35;
T_0.31 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.35;
T_0.32 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.35;
T_0.33 ;
    %load/vec4 v0000022134a908e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %jmp T_0.38;
T_0.36 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.38;
T_0.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.38;
T_0.38 ;
    %pop/vec4 1;
    %jmp T_0.35;
T_0.35 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022134a90980_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022134a90ca0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a8fa80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a8fc60_0, 0, 1;
    %load/vec4 v0000022134a90700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.45;
T_0.39 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022134a8fda0_0, 0, 3;
    %jmp T_0.45;
T_0.40 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022134a8fda0_0, 0, 3;
    %jmp T_0.45;
T_0.41 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000022134a8fda0_0, 0, 3;
    %jmp T_0.45;
T_0.42 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000022134a8fda0_0, 0, 3;
    %jmp T_0.45;
T_0.43 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000022134a8fda0_0, 0, 3;
    %jmp T_0.45;
T_0.45 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022134a90ca0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000022134a90980_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022134a8fc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a90a20_0, 0, 1;
    %load/vec4 v0000022134a90700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.47, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.48, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.50;
T_0.46 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022134a8fda0_0, 0, 3;
    %jmp T_0.50;
T_0.47 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022134a8fda0_0, 0, 3;
    %jmp T_0.50;
T_0.48 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000022134a8fda0_0, 0, 3;
    %jmp T_0.50;
T_0.50 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000022134a90ca0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022134a90980_0, 0, 3;
    %load/vec4 v0000022134a90700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.53, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.54, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.55, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.56, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.58;
T_0.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a8f6c0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.58;
T_0.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a8f6c0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.58;
T_0.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a8f6c0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.58;
T_0.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a8f6c0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.58;
T_0.55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a8f6c0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.58;
T_0.56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a8f6c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %jmp T_0.58;
T_0.58 ;
    %pop/vec4 1;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a8fc60_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000022134a90980_0, 0, 3;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a8fc60_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000022134a90980_0, 0, 3;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a90b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a8fc60_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a90840_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a90c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a8fc60_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000022134a8f8a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022134a90840_0, 0, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000022134a3b670;
T_1 ;
    %wait E_0000022134a86aa0;
    %load/vec4 v0000022134b42880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0000022134b438c0_0;
    %store/vec4 v0000022134b43aa0_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0000022134b422e0_0;
    %store/vec4 v0000022134b43aa0_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000022134a37df0;
T_2 ;
    %wait E_0000022134a86760;
    %load/vec4 v0000022134b43140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0000022134b43a00_0;
    %store/vec4 v0000022134b43be0_0, 0, 32;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0000022134b436e0_0;
    %store/vec4 v0000022134b43be0_0, 0, 32;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000022134a3b800;
T_3 ;
    %wait E_0000022134a867a0;
    %load/vec4 v0000022134b43e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000022134b43dc0_0;
    %store/vec4 v0000022134b43640_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000022134b421a0_0;
    %store/vec4 v0000022134b43640_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022134a3dd50;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022134b42d80_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0000022134a3dd50;
T_5 ;
    %wait E_0000022134a86260;
    %load/vec4 v0000022134b433c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000022134b43b40_0;
    %assign/vec4 v0000022134b42d80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000022134b42d80_0;
    %load/vec4 v0000022134b431e0_0;
    %add;
    %assign/vec4 v0000022134b42d80_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000022134a95a00;
T_6 ;
    %vpi_call 7 10 "$readmemh", "../test/instruction/instruction.hex", v0000022134a8fee0 {0 0 0};
    %vpi_call 7 11 "$display", "Memory initialized from instruction.hex." {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000022134a2ab10;
T_7 ;
    %wait E_0000022134a86260;
    %load/vec4 v0000022134b42420_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0000022134b43960_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000022134b42740_0;
    %load/vec4 v0000022134b43960_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022134ab4a50, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022134a2ab10;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022134ab4a50, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022134ab4a50, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022134ab4a50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022134ab4a50, 4, 0;
    %end;
    .thread T_8;
    .scope S_0000022134a3dbc0;
T_9 ;
    %wait E_0000022134a86a60;
    %load/vec4 v0000022134b43280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022134b43460_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0000022134a7bc80_0;
    %store/vec4 v0000022134b43460_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0000022134b43d20_0;
    %store/vec4 v0000022134b43460_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0000022134b42ba0_0;
    %store/vec4 v0000022134b43460_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0000022134b426a0_0;
    %store/vec4 v0000022134b43460_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0000022134b424c0_0;
    %store/vec4 v0000022134b43460_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000022134a5e5c0;
T_10 ;
    %wait E_0000022134a86ae0;
    %load/vec4 v0000022134a90520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022134a90f20_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0000022134a90480_0;
    %store/vec4 v0000022134a90f20_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0000022134a90fc0_0;
    %store/vec4 v0000022134a90f20_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000022134a90e80_0;
    %store/vec4 v0000022134a90f20_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000022134a96660;
T_11 ;
    %wait E_0000022134a859e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022134a90160_0, 0, 32;
    %load/vec4 v0000022134a8f620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022134a90160_0, 0, 32;
    %jmp T_11.13;
T_11.0 ;
    %load/vec4 v0000022134a8f940_0;
    %load/vec4 v0000022134a8fbc0_0;
    %and;
    %store/vec4 v0000022134a90160_0, 0, 32;
    %jmp T_11.13;
T_11.1 ;
    %load/vec4 v0000022134a8f940_0;
    %load/vec4 v0000022134a8fbc0_0;
    %or;
    %store/vec4 v0000022134a90160_0, 0, 32;
    %jmp T_11.13;
T_11.2 ;
    %load/vec4 v0000022134a8f940_0;
    %load/vec4 v0000022134a8fbc0_0;
    %add;
    %store/vec4 v0000022134a90160_0, 0, 32;
    %jmp T_11.13;
T_11.3 ;
    %load/vec4 v0000022134a8f940_0;
    %load/vec4 v0000022134a8fbc0_0;
    %xor;
    %store/vec4 v0000022134a90160_0, 0, 32;
    %jmp T_11.13;
T_11.4 ;
    %load/vec4 v0000022134a8f940_0;
    %load/vec4 v0000022134a8fbc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000022134a90160_0, 0, 32;
    %jmp T_11.13;
T_11.5 ;
    %load/vec4 v0000022134a8f940_0;
    %load/vec4 v0000022134a8fbc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000022134a90160_0, 0, 32;
    %jmp T_11.13;
T_11.6 ;
    %load/vec4 v0000022134a8f940_0;
    %load/vec4 v0000022134a8fbc0_0;
    %sub;
    %store/vec4 v0000022134a90160_0, 0, 32;
    %jmp T_11.13;
T_11.7 ;
    %load/vec4 v0000022134a8f940_0;
    %load/vec4 v0000022134a8fbc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v0000022134a90160_0, 0, 32;
    %jmp T_11.13;
T_11.8 ;
    %load/vec4 v0000022134a8f940_0;
    %load/vec4 v0000022134a8fbc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000022134a90160_0, 0, 32;
    %jmp T_11.13;
T_11.9 ;
    %load/vec4 v0000022134a8f940_0;
    %load/vec4 v0000022134a8fbc0_0;
    %or;
    %inv;
    %store/vec4 v0000022134a90160_0, 0, 32;
    %jmp T_11.13;
T_11.10 ;
    %load/vec4 v0000022134a8f940_0;
    %load/vec4 v0000022134a8fbc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v0000022134a90160_0, 0, 32;
    %jmp T_11.13;
T_11.11 ;
    %load/vec4 v0000022134a8f940_0;
    %load/vec4 v0000022134a8fbc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %store/vec4 v0000022134a90160_0, 0, 32;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000022134a95100;
T_12 ;
    %wait E_0000022134a86260;
    %load/vec4 v0000022134a90340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000022134a8fb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %jmp T_12.7;
T_12.2 ;
    %load/vec4 v0000022134a90200_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000022134a907a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022134a8f300, 0, 4;
    %jmp T_12.7;
T_12.3 ;
    %load/vec4 v0000022134a90200_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0000022134a907a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022134a8f300, 0, 4;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0000022134a90200_0;
    %ix/getv 3, v0000022134a907a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022134a8f300, 0, 4;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0000022134a90200_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000022134a907a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022134a8f300, 0, 4;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0000022134a90200_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0000022134a907a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022134a8f300, 0, 4;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
T_12.0 ;
    %load/vec4 v0000022134a8fb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022134a900c0_0, 0;
    %jmp T_12.14;
T_12.8 ;
    %ix/getv 4, v0000022134a907a0_0;
    %load/vec4a v0000022134a8f300, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v0000022134a907a0_0;
    %load/vec4a v0000022134a8f300, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022134a900c0_0, 0;
    %jmp T_12.14;
T_12.9 ;
    %ix/getv 4, v0000022134a907a0_0;
    %load/vec4a v0000022134a8f300, 4;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/getv 4, v0000022134a907a0_0;
    %load/vec4a v0000022134a8f300, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022134a900c0_0, 0;
    %jmp T_12.14;
T_12.10 ;
    %ix/getv 4, v0000022134a907a0_0;
    %load/vec4a v0000022134a8f300, 4;
    %assign/vec4 v0000022134a900c0_0, 0;
    %jmp T_12.14;
T_12.11 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0000022134a907a0_0;
    %load/vec4a v0000022134a8f300, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022134a900c0_0, 0;
    %jmp T_12.14;
T_12.12 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0000022134a907a0_0;
    %load/vec4a v0000022134a8f300, 4;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000022134a900c0_0, 0;
    %jmp T_12.14;
T_12.14 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022134a5e430;
T_13 ;
    %wait E_0000022134a860e0;
    %load/vec4 v0000022134a90de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0000022134a8ff80_0;
    %store/vec4 v0000022134a90020_0, 0, 32;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0000022134a8f3a0_0;
    %store/vec4 v0000022134a90020_0, 0, 32;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000022134a9adb0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022134ab99e0_0, 0, 1;
T_14.0 ;
    %delay 5000, 0;
    %load/vec4 v0000022134ab99e0_0;
    %inv;
    %store/vec4 v0000022134ab99e0_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0000022134a9adb0;
T_15 ;
    %vpi_call 2 36 "$display", "Starting simple test..." {0 0 0};
    %vpi_call 2 37 "$dumpfile", "wavefrom.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000022134a9adb0 {0 0 0};
    %vpi_call 2 41 "$readmemh", "instruction/instruction.hex", v0000022134a8fee0 {0 0 0};
    %delay 0, 0;
    %vpi_call 2 47 "$monitor", "Time = %0t | PC = %b | ALU inputs: a = %b, b = %b, control = %b, result = %b", $time, v0000022134ab9a80_0, v0000022134ab8180_0, v0000022134ab9260_0, v0000022134ab3e70_0, v0000022134ab8f40_0 {0 0 0};
    %load/vec4 v0000022134ab9a80_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %vpi_call 2 53 "$display", "Processor is running correctly, PC = %b", v0000022134ab9a80_0 {0 0 0};
    %jmp T_15.1;
T_15.0 ;
    %vpi_call 2 55 "$display", "Processor is not running correctly." {0 0 0};
T_15.1 ;
    %delay 50000, 0;
    %vpi_call 2 60 "$display", "State after 1st instruction:" {0 0 0};
    %vpi_call 2 61 "$display", "PC = %b, ALU Result = %h", v0000022134ab9a80_0, v0000022134ab8f40_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 64 "$display", "State after 2nd instruction:" {0 0 0};
    %vpi_call 2 65 "$display", "PC = %b, ALU Result = %h", v0000022134ab9a80_0, v0000022134ab8f40_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 68 "$display", "State after 3rd instruction:" {0 0 0};
    %vpi_call 2 69 "$display", "PC = %b, ALU Result = %h", v0000022134ab9a80_0, v0000022134ab8f40_0 {0 0 0};
    %vpi_call 2 72 "$stop" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0000022134a9adb0;
T_16 ;
    %delay 1000000, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "Test_Banch.v";
    "./../src/Processor.v";
    "C:/Users/Kui/Desktop/riscv_sig/moduls/src/ALU.v";
    "C:/Users/Kui/Desktop/riscv_sig/moduls/src/Data_Memory.v";
    "C:/Users/Kui/Desktop/riscv_sig/moduls/src/Main_Decoder.v";
    "C:/Users/Kui/Desktop/riscv_sig/moduls/src/Instruction_Memory.v";
    "C:/Users/Kui/Desktop/riscv_sig/moduls/src/Mux2.v";
    "C:/Users/Kui/Desktop/riscv_sig/moduls/src/Mux3.v";
    "C:/Users/Kui/Desktop/riscv_sig/moduls/src/Mux5.v";
    "C:/Users/Kui/Desktop/riscv_sig/moduls/src/PC.v";
    "C:/Users/Kui/Desktop/riscv_sig/moduls/src/Adder_Control.v";
    "C:/Users/Kui/Desktop/riscv_sig/moduls/src/Register_File.v";
    "C:/Users/Kui/Desktop/riscv_sig/moduls/src/SE_B.v";
    "C:/Users/Kui/Desktop/riscv_sig/moduls/src/SE_I.v";
    "C:/Users/Kui/Desktop/riscv_sig/moduls/src/SE_J.v";
    "C:/Users/Kui/Desktop/riscv_sig/moduls/src/SE_S.v";
