

================================================================
== Vivado HLS Report for 'my_filter_buffer'
================================================================
* Date:           Wed Mar 10 21:28:06 2021

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        sliding_window_2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   44|   44|   45|   45|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|     2|    yes   |
        |- Loop 2  |    4|    4|         2|          1|          1|     4|    yes   |
        |- Loop 3  |    4|    4|         1|          1|          1|     4|    yes   |
        |- Loop 4  |   26|   26|        12|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 22
* Pipeline: 4
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
  Pipeline-1: II = 1, D = 2, States = { 5 6 }
  Pipeline-2: II = 1, D = 1, States = { 8 }
  Pipeline-3: II = 1, D = 12, States = { 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	7  / (exitcond4)
	6  / (!exitcond4)
6 --> 
	5  / true
7 --> 
	8  / true
8 --> 
	9  / (exitcond_flatten)
	8  / (!exitcond_flatten)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	22  / (exitcond_flatten8)
	12  / (!exitcond_flatten8)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	10  / true
22 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: StgValue_23 (34)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %bias_8), !map !62

ST_1: StgValue_24 (35)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %bias_7), !map !68

ST_1: StgValue_25 (36)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %bias_6), !map !74

ST_1: StgValue_26 (37)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %bias_5), !map !80

ST_1: StgValue_27 (38)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %bias_4), !map !86

ST_1: StgValue_28 (39)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %bias_3), !map !92

ST_1: StgValue_29 (40)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %bias_2), !map !98

ST_1: StgValue_30 (41)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8* %bias_1), !map !104

ST_1: StgValue_31 (42)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %bias_0), !map !110

ST_1: StgValue_32 (43)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_8), !map !116

ST_1: StgValue_33 (44)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_7), !map !120

ST_1: StgValue_34 (45)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_6), !map !124

ST_1: StgValue_35 (46)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_5), !map !128

ST_1: StgValue_36 (47)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_4), !map !132

ST_1: StgValue_37 (48)  [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_3), !map !136

ST_1: StgValue_38 (49)  [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_2), !map !140

ST_1: StgValue_39 (50)  [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_1), !map !144

ST_1: StgValue_40 (51)  [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i8* %kernel_0), !map !148

ST_1: StgValue_41 (52)  [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V_data_V), !map !152

ST_1: StgValue_42 (53)  [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_keep_V), !map !156

ST_1: StgValue_43 (54)  [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_strb_V), !map !160

ST_1: StgValue_44 (55)  [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecBitsMap(i2* %in_stream_V_user_V), !map !164

ST_1: StgValue_45 (56)  [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !168

ST_1: StgValue_46 (57)  [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_V_id_V), !map !172

ST_1: StgValue_47 (58)  [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecBitsMap(i6* %in_stream_V_dest_V), !map !176

ST_1: StgValue_48 (59)  [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_V_data_V), !map !180

ST_1: StgValue_49 (60)  [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_V_keep_V), !map !184

ST_1: StgValue_50 (61)  [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecBitsMap(i4* %out_stream_V_strb_V), !map !188

ST_1: StgValue_51 (62)  [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecBitsMap(i2* %out_stream_V_user_V), !map !192

ST_1: StgValue_52 (63)  [1/1] 0.00ns
:29  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !196

ST_1: StgValue_53 (64)  [1/1] 0.00ns
:30  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_V_id_V), !map !200

ST_1: StgValue_54 (65)  [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_stream_V_dest_V), !map !204

ST_1: StgValue_55 (66)  [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecBitsMap(i8 %ctrl), !map !208

ST_1: StgValue_56 (67)  [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @my_filter_buffer_str) nounwind

ST_1: ctrl_read (68)  [1/1] 1.00ns
:34  %ctrl_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %ctrl)

ST_1: StgValue_58 (69)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:69
:35  call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i2* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_59 (70)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:70
:36  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_60 (71)  [1/1] 0.00ns
:37  call void (...)* @_ssdm_op_SpecInterface(i8* %kernel_0, i8* %kernel_1, i8* %kernel_2, i8* %kernel_3, i8* %kernel_4, i8* %kernel_5, i8* %kernel_6, i8* %kernel_7, i8* %kernel_8, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_61 (72)  [1/1] 0.00ns
:38  call void (...)* @_ssdm_op_SpecInterface(i8* %bias_0, i8* %bias_1, i8* %bias_2, i8* %bias_3, i8* %bias_4, i8* %bias_5, i8* %bias_6, i8* %bias_7, i8* %bias_8, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_62 (73)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:73
:39  call void (...)* @_ssdm_op_SpecInterface(i8 %ctrl, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_63 (74)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:74
:40  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str5, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_1: StgValue_64 (75)  [1/1] 1.57ns  loc: sliding_window_2/sliding_window.cpp:91
:41  br label %1


 <State 2>: 2.99ns
ST_2: line_buf_0_3 (77)  [1/1] 0.00ns
:0  %line_buf_0_3 = phi i32 [ undef, %0 ], [ %line_buf_0_3_1, %_ifconv ]

ST_2: line_buf_0_2 (78)  [1/1] 0.00ns
:1  %line_buf_0_2 = phi i32 [ undef, %0 ], [ %line_buf_0_3_4, %_ifconv ]

ST_2: x (79)  [1/1] 0.00ns
:2  %x = phi i3 [ 2, %0 ], [ %x_1, %_ifconv ]

ST_2: exitcond1 (80)  [1/1] 1.62ns  loc: sliding_window_2/sliding_window.cpp:91
:3  %exitcond1 = icmp eq i3 %x, -4

ST_2: StgValue_69 (81)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:91
:4  br i1 %exitcond1, label %.preheader83.0.preheader, label %_ifconv

ST_2: empty_5 (86)  [2/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:94
_ifconv:3  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

ST_2: tmp_2 (88)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:91
_ifconv:5  %tmp_2 = trunc i3 %x to i2

ST_2: cond (89)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:95
_ifconv:6  %cond = icmp eq i2 %tmp_2, -2

ST_2: x_1 (93)  [1/1] 0.80ns  loc: sliding_window_2/sliding_window.cpp:91
_ifconv:10  %x_1 = add i3 1, %x


 <State 3>: 1.37ns
ST_3: empty (83)  [1/1] 0.00ns
_ifconv:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

ST_3: tmp (84)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:92
_ifconv:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_3: StgValue_76 (85)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:93
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_3: empty_5 (86)  [1/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:94
_ifconv:3  %empty_5 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

ST_3: tmp_data_V_2 (87)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:94
_ifconv:4  %tmp_data_V_2 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_5, 0

ST_3: line_buf_0_3_1 (90)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:95
_ifconv:7  %line_buf_0_3_1 = select i1 %cond, i32 %line_buf_0_3, i32 %tmp_data_V_2

ST_3: line_buf_0_3_4 (91)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:95
_ifconv:8  %line_buf_0_3_4 = select i1 %cond, i32 %tmp_data_V_2, i32 %line_buf_0_2

ST_3: empty_6 (92)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:96
_ifconv:9  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)

ST_3: StgValue_82 (94)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:91
_ifconv:11  br label %1


 <State 4>: 1.57ns
ST_4: StgValue_83 (96)  [1/1] 1.57ns  loc: sliding_window_2/sliding_window.cpp:100
.preheader83.0.preheader:0  br label %.preheader83.0


 <State 5>: 2.99ns
ST_5: line_buf_1_3 (98)  [1/1] 0.00ns
.preheader83.0:0  %line_buf_1_3 = phi i32 [ %line_buf_1_3_2, %_ifconv4 ], [ undef, %.preheader83.0.preheader ]

ST_5: line_buf_1_2 (99)  [1/1] 0.00ns
.preheader83.0:1  %line_buf_1_2 = phi i32 [ %line_buf_1_3_4, %_ifconv4 ], [ undef, %.preheader83.0.preheader ]

ST_5: line_buf_1_3_5 (100)  [1/1] 0.00ns
.preheader83.0:2  %line_buf_1_3_5 = phi i32 [ %line_buf_1_3_7, %_ifconv4 ], [ undef, %.preheader83.0.preheader ]

ST_5: line_buf_1_3_8 (101)  [1/1] 0.00ns
.preheader83.0:3  %line_buf_1_3_8 = phi i32 [ %line_buf_1_3_9, %_ifconv4 ], [ undef, %.preheader83.0.preheader ]

ST_5: x1 (102)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:100
.preheader83.0:4  %x1 = phi i3 [ %x_2, %_ifconv4 ], [ 0, %.preheader83.0.preheader ]

ST_5: exitcond4 (103)  [1/1] 1.62ns  loc: sliding_window_2/sliding_window.cpp:100
.preheader83.0:5  %exitcond4 = icmp eq i3 %x1, -4

ST_5: x_2 (104)  [1/1] 0.80ns  loc: sliding_window_2/sliding_window.cpp:100
.preheader83.0:6  %x_2 = add i3 %x1, 1

ST_5: StgValue_91 (105)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:100
.preheader83.0:7  br i1 %exitcond4, label %.preheader81.preheader, label %_ifconv4

ST_5: empty_8 (110)  [2/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:103
_ifconv4:3  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

ST_5: tmp_5 (112)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:100
_ifconv4:5  %tmp_5 = trunc i3 %x1 to i2


 <State 6>: 4.10ns
ST_6: empty_7 (107)  [1/1] 0.00ns
_ifconv4:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_6: tmp_1 (108)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:101
_ifconv4:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)

ST_6: StgValue_96 (109)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:102
_ifconv4:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_6: empty_8 (110)  [1/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:103
_ifconv4:3  %empty_8 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

ST_6: tmp_data_V_3 (111)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:103
_ifconv4:4  %tmp_data_V_3 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_8, 0

ST_6: sel_tmp (113)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:100
_ifconv4:6  %sel_tmp = icmp eq i2 %tmp_5, -2

ST_6: sel_tmp6 (114)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:100
_ifconv4:7  %sel_tmp6 = icmp eq i2 %tmp_5, 1

ST_6: sel_tmp8 (115)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:100
_ifconv4:8  %sel_tmp8 = icmp eq i2 %tmp_5, 0

ST_6: or_cond (116)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:100
_ifconv4:9  %or_cond = or i1 %sel_tmp8, %sel_tmp6

ST_6: newSel (117)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:100 (grouped into LUT with out node line_buf_1_3_2)
_ifconv4:10  %newSel = select i1 %sel_tmp, i32 %line_buf_1_3, i32 %tmp_data_V_3

ST_6: line_buf_1_3_2 (118)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:100 (out node of the LUT)
_ifconv4:11  %line_buf_1_3_2 = select i1 %or_cond, i32 %line_buf_1_3, i32 %newSel

ST_6: newSel2 (119)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:100 (grouped into LUT with out node line_buf_1_3_4)
_ifconv4:12  %newSel2 = select i1 %sel_tmp, i32 %tmp_data_V_3, i32 %line_buf_1_2

ST_6: line_buf_1_3_4 (120)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:100 (out node of the LUT)
_ifconv4:13  %line_buf_1_3_4 = select i1 %or_cond, i32 %line_buf_1_2, i32 %newSel2

ST_6: line_buf_1_3_6 (121)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:100 (grouped into LUT with out node line_buf_1_3_7)
_ifconv4:14  %line_buf_1_3_6 = select i1 %sel_tmp6, i32 %tmp_data_V_3, i32 %line_buf_1_3_5

ST_6: line_buf_1_3_7 (122)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:100 (out node of the LUT)
_ifconv4:15  %line_buf_1_3_7 = select i1 %sel_tmp8, i32 %line_buf_1_3_5, i32 %line_buf_1_3_6

ST_6: line_buf_1_3_9 (123)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:100
_ifconv4:16  %line_buf_1_3_9 = select i1 %sel_tmp8, i32 %tmp_data_V_3, i32 %line_buf_1_3_8

ST_6: empty_9 (124)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:105
_ifconv4:17  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_1)

ST_6: StgValue_111 (125)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:100
_ifconv4:18  br label %.preheader83.0


 <State 7>: 1.57ns
ST_7: StgValue_112 (127)  [1/1] 1.57ns
.preheader81.preheader:0  br label %.preheader81


 <State 8>: 8.20ns
ST_8: indvar_flatten (129)  [1/1] 0.00ns
.preheader81:0  %indvar_flatten = phi i3 [ %indvar_flatten_next, %.preheader82 ], [ 0, %.preheader81.preheader ]

ST_8: y2 (130)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:116
.preheader81:1  %y2 = phi i2 [ %tmp_2_mid2_v, %.preheader82 ], [ 1, %.preheader81.preheader ]

ST_8: window_2_2_1 (131)  [1/1] 0.00ns
.preheader81:2  %window_2_2_1 = phi i32 [ %window_2_2_5, %.preheader82 ], [ undef, %.preheader81.preheader ]

ST_8: window_2_1_1 (132)  [1/1] 0.00ns
.preheader81:3  %window_2_1_1 = phi i32 [ %window_2_2_6, %.preheader82 ], [ undef, %.preheader81.preheader ]

ST_8: window_1_2_1 (133)  [1/1] 0.00ns
.preheader81:4  %window_1_2_1 = phi i32 [ %window_2_2_7, %.preheader82 ], [ undef, %.preheader81.preheader ]

ST_8: window_1_1_1 (134)  [1/1] 0.00ns
.preheader81:5  %window_1_1_1 = phi i32 [ %window_2_2_8, %.preheader82 ], [ undef, %.preheader81.preheader ]

ST_8: x3 (135)  [1/1] 0.00ns
.preheader81:6  %x3 = phi i2 [ %x_3, %.preheader82 ], [ 1, %.preheader81.preheader ]

ST_8: exitcond_flatten (136)  [1/1] 1.62ns
.preheader81:7  %exitcond_flatten = icmp eq i3 %indvar_flatten, -4

ST_8: indvar_flatten_next (137)  [1/1] 0.80ns
.preheader81:8  %indvar_flatten_next = add i3 %indvar_flatten, 1

ST_8: StgValue_122 (138)  [1/1] 0.00ns
.preheader81:9  br i1 %exitcond_flatten, label %.preheader80.preheader, label %.preheader82

ST_8: empty_10 (140)  [1/1] 0.00ns
.preheader82:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_8: exitcond (141)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:113
.preheader82:1  %exitcond = icmp eq i2 %x3, -1

ST_8: x3_mid2 (142)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:113
.preheader82:2  %x3_mid2 = select i1 %exitcond, i2 1, i2 %x3

ST_8: y9 (143)  [1/1] 0.80ns  loc: sliding_window_2/sliding_window.cpp:111
.preheader82:3  %y9 = add i2 1, %y2

ST_8: tmp_2_mid2_v (144)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:116
.preheader82:4  %tmp_2_mid2_v = select i1 %exitcond, i2 %y9, i2 %y2

ST_8: tmp_7 (145)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:116 (grouped into LUT with out node window_1_1_2)
.preheader82:5  %tmp_7 = trunc i2 %tmp_2_mid2_v to i1

ST_8: cond3_mid1 (146)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:116
.preheader82:6  %cond3_mid1 = icmp eq i2 %y2, 0

ST_8: cond2 (147)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:116
.preheader82:7  %cond2 = icmp eq i2 %y2, 1

ST_8: cond3_mid2 (148)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:116
.preheader82:8  %cond3_mid2 = select i1 %exitcond, i1 %cond3_mid1, i1 %cond2

ST_8: tmp_4 (149)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:114
.preheader82:9  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

ST_8: StgValue_133 (150)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:115
.preheader82:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_8: x_3 (151)  [1/1] 0.80ns  loc: sliding_window_2/sliding_window.cpp:116
.preheader82:11  %x_3 = add i2 1, %x3_mid2

ST_8: cond1 (152)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:116
.preheader82:12  %cond1 = icmp eq i2 %x3_mid2, 1

ST_8: line_buf_load13_phi (153)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:116 (grouped into LUT with out node window_1_1_2)
.preheader82:13  %line_buf_load13_phi = select i1 %cond1, i32 %line_buf_0_2, i32 %line_buf_0_3

ST_8: line_buf_load14_phi (154)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:116 (out node of the LUT)
.preheader82:14  %line_buf_load14_phi = select i1 %cond1, i32 %line_buf_1_2, i32 %line_buf_1_3

ST_8: window_1_1_2 (155)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:116 (out node of the LUT)
.preheader82:15  %window_1_1_2 = select i1 %tmp_7, i32 %line_buf_load13_phi, i32 %line_buf_load14_phi

ST_8: window_2_2 (156)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:116 (grouped into LUT with out node window_2_2_7)
.preheader82:16  %window_2_2 = select i1 %cond1, i32 %window_1_2_1, i32 %window_1_1_2

ST_8: window_2_2_1_11 (157)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:116 (grouped into LUT with out node window_2_2_8)
.preheader82:17  %window_2_2_1_11 = select i1 %cond1, i32 %window_1_1_2, i32 %window_1_1_1

ST_8: window_2_2_3 (158)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:116 (grouped into LUT with out node window_2_2_5)
.preheader82:18  %window_2_2_3 = select i1 %cond1, i32 %window_2_2_1, i32 %window_1_1_2

ST_8: window_2_2_4 (159)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:116 (grouped into LUT with out node window_2_2_6)
.preheader82:19  %window_2_2_4 = select i1 %cond1, i32 %window_1_1_2, i32 %window_2_1_1

ST_8: window_2_2_5 (160)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:116 (out node of the LUT)
.preheader82:20  %window_2_2_5 = select i1 %cond3_mid2, i32 %window_2_2_1, i32 %window_2_2_3

ST_8: window_2_2_6 (161)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:116 (out node of the LUT)
.preheader82:21  %window_2_2_6 = select i1 %cond3_mid2, i32 %window_2_1_1, i32 %window_2_2_4

ST_8: window_2_2_7 (162)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:116 (out node of the LUT)
.preheader82:22  %window_2_2_7 = select i1 %cond3_mid2, i32 %window_2_2, i32 %window_1_2_1

ST_8: window_2_2_8 (163)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:116 (out node of the LUT)
.preheader82:23  %window_2_2_8 = select i1 %cond3_mid2, i32 %window_2_2_1_11, i32 %window_1_1_1

ST_8: empty_12 (164)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:117
.preheader82:24  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_4)

ST_8: StgValue_148 (165)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:113
.preheader82:25  br label %.preheader81


 <State 9>: 1.57ns
ST_9: window_0_0_read_as (167)  [1/1] 0.00ns
.preheader80.preheader:0  %window_0_0_read_as = alloca i32

ST_9: window_0_0 (168)  [1/1] 0.00ns
.preheader80.preheader:1  %window_0_0 = alloca i32

ST_9: window_0_1 (169)  [1/1] 0.00ns
.preheader80.preheader:2  %window_0_1 = alloca i32

ST_9: window_1_0_read_as (170)  [1/1] 0.00ns
.preheader80.preheader:3  %window_1_0_read_as = alloca i32

ST_9: window_2_0_read_as (171)  [1/1] 0.00ns
.preheader80.preheader:4  %window_2_0_read_as = alloca i32

ST_9: line_buf_0_3_5 (172)  [1/1] 0.00ns
.preheader80.preheader:5  %line_buf_0_3_5 = alloca i32

ST_9: line_buf_0_3_8 (173)  [1/1] 0.00ns
.preheader80.preheader:6  %line_buf_0_3_8 = alloca i32

ST_9: read_count_1 (174)  [1/1] 0.00ns
.preheader80.preheader:7  %read_count_1 = alloca i32

ST_9: tmp_6 (175)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:29->sliding_window_2/sliding_window.cpp:128
.preheader80.preheader:8  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %ctrl_read, i32 2)

ST_9: StgValue_158 (176)  [1/1] 1.57ns
.preheader80.preheader:9  store i32 6, i32* %read_count_1

ST_9: StgValue_159 (177)  [1/1] 1.57ns  loc: sliding_window_2/sliding_window.cpp:121
.preheader80.preheader:10  br label %.preheader79


 <State 10>: 8.72ns
ST_10: indvar_flatten6 (179)  [1/1] 0.00ns
.preheader79:0  %indvar_flatten6 = phi i5 [ 0, %.preheader80.preheader ], [ %indvar_flatten_next7, %._crit_edge85_ifconv ]

ST_10: y_assign (180)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:123
.preheader79:1  %y_assign = phi i3 [ 0, %.preheader80.preheader ], [ %y_assign_mid2, %._crit_edge85_ifconv ]

ST_10: x_assign (191)  [1/1] 0.00ns
.preheader79:12  %x_assign = phi i3 [ 0, %.preheader80.preheader ], [ %x_4, %._crit_edge85_ifconv ]

ST_10: tmp_3_i (197)  [1/1] 1.62ns  loc: sliding_window_2/sliding_window.cpp:29->sliding_window_2/sliding_window.cpp:128
.preheader79:18  %tmp_3_i = icmp eq i3 %y_assign, 0

ST_10: tmp_5_i (198)  [1/1] 1.62ns  loc: sliding_window_2/sliding_window.cpp:29->sliding_window_2/sliding_window.cpp:128
.preheader79:19  %tmp_5_i = icmp ugt i3 %y_assign, 2

ST_10: tmp_i_i (199)  [1/1] 1.62ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.preheader79:20  %tmp_i_i = icmp ne i3 %y_assign, 0

ST_10: y (200)  [1/1] 0.80ns  loc: sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.preheader79:21  %y = add i3 %y_assign, 1

ST_10: tmp_9 (201)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.preheader79:22  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %y, i32 2)

ST_10: exitcond_flatten8 (202)  [1/1] 1.91ns
.preheader79:23  %exitcond_flatten8 = icmp eq i5 %indvar_flatten6, -16

ST_10: indvar_flatten_next7 (203)  [1/1] 1.72ns
.preheader79:24  %indvar_flatten_next7 = add i5 %indvar_flatten6, 1

ST_10: exitcond2 (211)  [1/1] 1.62ns  loc: sliding_window_2/sliding_window.cpp:123
.preheader80:1  %exitcond2 = icmp eq i3 %x_assign, -4

ST_10: x_assign_mid2 (212)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:123
.preheader80:2  %x_assign_mid2 = select i1 %exitcond2, i3 0, i3 %x_assign

ST_10: tmp_3_i_mid1 (213)  [1/1] 1.62ns  loc: sliding_window_2/sliding_window.cpp:29->sliding_window_2/sliding_window.cpp:128
.preheader80:3  %tmp_3_i_mid1 = icmp eq i3 %y, 0

ST_10: tmp_3_i_mid2 (214)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:29->sliding_window_2/sliding_window.cpp:128
.preheader80:4  %tmp_3_i_mid2 = select i1 %exitcond2, i1 %tmp_3_i_mid1, i1 %tmp_3_i

ST_10: tmp_5_i_mid1 (215)  [1/1] 1.62ns  loc: sliding_window_2/sliding_window.cpp:29->sliding_window_2/sliding_window.cpp:128
.preheader80:5  %tmp_5_i_mid1 = icmp ugt i3 %y, 2

ST_10: tmp_5_i_mid2 (216)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:29->sliding_window_2/sliding_window.cpp:128
.preheader80:6  %tmp_5_i_mid2 = select i1 %exitcond2, i1 %tmp_5_i_mid1, i1 %tmp_5_i

ST_10: tmp_i_i_mid1 (217)  [1/1] 1.62ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.preheader80:7  %tmp_i_i_mid1 = icmp ne i3 %y, 0

ST_10: tmp_i_i_mid2 (218)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.preheader80:8  %tmp_i_i_mid2 = select i1 %exitcond2, i1 %tmp_i_i_mid1, i1 %tmp_i_i

ST_10: y_assign_1_mid1 (219)  [1/1] 0.80ns  loc: sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.preheader80:9  %y_assign_1_mid1 = add i3 %y_assign, 2

ST_10: y_assign_1_mid2 (220)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.preheader80:10  %y_assign_1_mid2 = select i1 %exitcond2, i3 %y_assign_1_mid1, i3 %y

ST_10: tmp_10 (221)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.preheader80:11  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %y_assign_1_mid1, i32 2)

ST_10: tmp_i2_i_mid2_v (222)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.preheader80:12  %tmp_i2_i_mid2_v = select i1 %exitcond2, i1 %tmp_10, i1 %tmp_9

ST_10: y_assign_mid2 (224)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:123
.preheader80:14  %y_assign_mid2 = select i1 %exitcond2, i3 %y, i3 %y_assign

ST_10: StgValue_183 (227)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:29->sliding_window_2/sliding_window.cpp:128
.preheader80:17  br i1 %tmp_6, label %.critedge, label %pad_skip.exit

ST_10: tmp_2_i (229)  [1/1] 1.62ns  loc: sliding_window_2/sliding_window.cpp:29->sliding_window_2/sliding_window.cpp:128
pad_skip.exit:0  %tmp_2_i = icmp eq i3 %x_assign_mid2, 0

ST_10: tmp_4_i (230)  [1/1] 1.62ns  loc: sliding_window_2/sliding_window.cpp:29->sliding_window_2/sliding_window.cpp:128
pad_skip.exit:1  %tmp_4_i = icmp ugt i3 %x_assign_mid2, 2

ST_10: tmp1 (231)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:29->sliding_window_2/sliding_window.cpp:128 (grouped into LUT with out node p_i)
pad_skip.exit:2  %tmp1 = or i1 %tmp_2_i, %tmp_3_i_mid2

ST_10: tmp2 (232)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:29->sliding_window_2/sliding_window.cpp:128 (grouped into LUT with out node p_i)
pad_skip.exit:3  %tmp2 = or i1 %tmp_4_i, %tmp_5_i_mid2

ST_10: p_i (233)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:29->sliding_window_2/sliding_window.cpp:128 (out node of the LUT)
pad_skip.exit:4  %p_i = or i1 %tmp2, %tmp1

ST_10: StgValue_189 (234)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:128
pad_skip.exit:5  br i1 %p_i, label %._crit_edge_ifconv, label %.critedge

ST_10: tmp_9_i_i (255)  [1/1] 1.62ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.critedge:19  %tmp_9_i_i = icmp ne i3 %x_assign_mid2, 0

ST_10: read_count_1_load (323)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:148
._crit_edge_ifconv:2  %read_count_1_load = load i32* %read_count_1

ST_10: tmp_15 (338)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:148
._crit_edge_ifconv:17  %tmp_15 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %read_count_1_load, i32 4, i32 31)

ST_10: icmp (339)  [1/1] 2.46ns  loc: sliding_window_2/sliding_window.cpp:148
._crit_edge_ifconv:18  %icmp = icmp slt i28 %tmp_15, 1

ST_10: StgValue_194 (343)  [1/1] 1.57ns  loc: sliding_window_2/sliding_window.cpp:148
._crit_edge_ifconv:22  br i1 %icmp, label %2, label %._crit_edge85_ifconv

ST_10: empty_15 (345)  [2/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:150
:0  %empty_15 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

ST_10: read_count (347)  [1/1] 2.44ns  loc: sliding_window_2/sliding_window.cpp:151
:2  %read_count = add nsw i32 %read_count_1_load, 1

ST_10: StgValue_197 (348)  [1/1] 1.57ns  loc: sliding_window_2/sliding_window.cpp:151
:3  store i32 %read_count, i32* %read_count_1

ST_10: x_4 (360)  [1/1] 0.80ns  loc: sliding_window_2/sliding_window.cpp:123
._crit_edge85_ifconv:9  %x_4 = add i3 %x_assign_mid2, 1


 <State 11>: 7.08ns
ST_11: line_buf_1_3_3 (181)  [1/1] 0.00ns
.preheader79:2  %line_buf_1_3_3 = phi i32 [ %line_buf_1_3, %.preheader80.preheader ], [ %line_buf_1_3_11, %._crit_edge85_ifconv ]

ST_11: line_buf_1_2_3 (182)  [1/1] 0.00ns
.preheader79:3  %line_buf_1_2_3 = phi i32 [ %line_buf_1_2, %.preheader80.preheader ], [ %line_buf_1_3_12, %._crit_edge85_ifconv ]

ST_11: line_buf_1_3_13 (183)  [1/1] 0.00ns
.preheader79:4  %line_buf_1_3_13 = phi i32 [ %line_buf_1_3_5, %.preheader80.preheader ], [ %line_buf_1_3_15, %._crit_edge85_ifconv ]

ST_11: line_buf_1_3_1 (184)  [1/1] 0.00ns
.preheader79:5  %line_buf_1_3_1 = phi i32 [ %line_buf_1_3_8, %.preheader80.preheader ], [ %line_buf_1_3_16, %._crit_edge85_ifconv ]

ST_11: line_buf_0_3_3 (185)  [1/1] 0.00ns
.preheader79:6  %line_buf_0_3_3 = phi i32 [ %line_buf_0_3, %.preheader80.preheader ], [ %line_buf_0_3_6, %._crit_edge85_ifconv ]

ST_11: line_buf_0_2_3 (186)  [1/1] 0.00ns
.preheader79:7  %line_buf_0_2_3 = phi i32 [ %line_buf_0_2, %.preheader80.preheader ], [ %line_buf_0_3_7, %._crit_edge85_ifconv ]

ST_11: window_2_1 (187)  [1/1] 0.00ns
.preheader79:8  %window_2_1 = phi i32 [ %window_2_2_1, %.preheader80.preheader ], [ %line_buf_1_3_17, %._crit_edge85_ifconv ]

ST_11: window_2_0 (188)  [1/1] 0.00ns
.preheader79:9  %window_2_0 = phi i32 [ %window_2_1_1, %.preheader80.preheader ], [ %window_2_1, %._crit_edge85_ifconv ]

ST_11: window_1_1 (189)  [1/1] 0.00ns
.preheader79:10  %window_1_1 = phi i32 [ %window_1_2_1, %.preheader80.preheader ], [ %line_buf_0_3_15, %._crit_edge85_ifconv ]

ST_11: window_1_0 (190)  [1/1] 0.00ns
.preheader79:11  %window_1_0 = phi i32 [ %window_1_1_1, %.preheader80.preheader ], [ %window_1_1, %._crit_edge85_ifconv ]

ST_11: window_0_0_read_as_1 (192)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.preheader79:13  %window_0_0_read_as_1 = load i32* %window_0_0_read_as

ST_11: window_0_0_load (193)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.preheader79:14  %window_0_0_load = load i32* %window_0_0

ST_11: window_0_1_load_1 (194)  [1/1] 0.00ns
.preheader79:15  %window_0_1_load_1 = load i32* %window_0_1

ST_11: window_1_0_read_as_1 (195)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.preheader79:16  %window_1_0_read_as_1 = load i32* %window_1_0_read_as

ST_11: window_2_0_read_as_1 (196)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.preheader79:17  %window_2_0_read_as_1 = load i32* %window_2_0_read_as

ST_11: StgValue_214 (204)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:116
.preheader79:25  store i32 %window_2_0, i32* %window_2_0_read_as

ST_11: StgValue_215 (205)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:116
.preheader79:26  store i32 %window_1_0, i32* %window_1_0_read_as

ST_11: StgValue_216 (206)  [1/1] 0.00ns
.preheader79:27  store i32 %window_0_1_load_1, i32* %window_0_0

ST_11: StgValue_217 (207)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.preheader79:28  store i32 %window_0_0_load, i32* %window_0_0_read_as

ST_11: StgValue_218 (208)  [1/1] 0.00ns
.preheader79:29  br i1 %exitcond_flatten8, label %3, label %.preheader80

ST_11: tmp_3 (225)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:124
.preheader80:15  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

ST_11: window_0_1_load (236)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:0  %window_0_1_load = load i32* %window_0_1

ST_11: kernel_0_read (237)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:1  %kernel_0_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_0)

ST_11: kernel_1_read (238)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:2  %kernel_1_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_1)

ST_11: kernel_2_read (239)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:3  %kernel_2_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_2)

ST_11: kernel_3_read (240)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:4  %kernel_3_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_3)

ST_11: kernel_4_read (241)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:5  %kernel_4_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_4)

ST_11: kernel_5_read (242)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:6  %kernel_5_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_5)

ST_11: kernel_6_read (243)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:7  %kernel_6_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_6)

ST_11: kernel_7_read (244)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:8  %kernel_7_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_7)

ST_11: kernel_8_read (245)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:9  %kernel_8_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %kernel_8)

ST_11: bias_0_read (246)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:10  %bias_0_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %bias_0)

ST_11: bias_1_read (247)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:11  %bias_1_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %bias_1)

ST_11: bias_2_read (248)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:12  %bias_2_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %bias_2)

ST_11: bias_3_read (249)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:13  %bias_3_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %bias_3)

ST_11: bias_4_read (250)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:14  %bias_4_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %bias_4)

ST_11: bias_5_read (251)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:15  %bias_5_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %bias_5)

ST_11: bias_6_read (252)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:16  %bias_6_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %bias_6)

ST_11: bias_7_read (253)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:17  %bias_7_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %bias_7)

ST_11: bias_8_read (254)  [1/1] 1.00ns  loc: sliding_window_2/sliding_window.cpp:130
.critedge:18  %bias_8_read = call i8 @_ssdm_op_Read.s_axilite.i8P(i8* %bias_8)

ST_11: tmp_8_i (257)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:21  %tmp_8_i = zext i8 %kernel_0_read to i32

ST_11: tmp_9_i (258)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:22  %tmp_9_i = mul i32 %window_0_0_read_as_1, %tmp_8_i

ST_11: tmp_8_0_1_i (262)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:26  %tmp_8_0_1_i = zext i8 %kernel_1_read to i32

ST_11: tmp_9_0_1_i (263)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:27  %tmp_9_0_1_i = mul i32 %window_0_0_load, %tmp_8_0_1_i

ST_11: tmp_8_0_2_i (272)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:36  %tmp_8_0_2_i = zext i8 %kernel_2_read to i32

ST_11: tmp_9_0_2_i (273)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:37  %tmp_9_0_2_i = mul i32 %window_0_1_load, %tmp_8_0_2_i

ST_11: tmp_8_1_i (278)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:42  %tmp_8_1_i = zext i8 %kernel_3_read to i32

ST_11: tmp_9_1_i (279)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:43  %tmp_9_1_i = mul i32 %window_1_0_read_as_1, %tmp_8_1_i

ST_11: tmp_8_1_1_i (284)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:48  %tmp_8_1_1_i = zext i8 %kernel_4_read to i32

ST_11: tmp_9_1_1_i (285)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:49  %tmp_9_1_1_i = mul i32 %window_1_0, %tmp_8_1_1_i

ST_11: tmp_8_1_2_i (291)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:55  %tmp_8_1_2_i = zext i8 %kernel_5_read to i32

ST_11: tmp_9_1_2_i (292)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:56  %tmp_9_1_2_i = mul i32 %window_1_1, %tmp_8_1_2_i

ST_11: tmp_8_2_i (298)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:62  %tmp_8_2_i = zext i8 %kernel_6_read to i32

ST_11: tmp_9_2_i (299)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:63  %tmp_9_2_i = mul i32 %window_2_0_read_as_1, %tmp_8_2_i

ST_11: tmp_8_2_1_i (304)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:68  %tmp_8_2_1_i = zext i8 %kernel_7_read to i32

ST_11: tmp_9_2_1_i (305)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:69  %tmp_9_2_1_i = mul i32 %window_2_0, %tmp_8_2_1_i

ST_11: tmp_8_2_2_i (312)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:76  %tmp_8_2_2_i = zext i8 %kernel_8_read to i32

ST_11: tmp_9_2_2_i (313)  [3/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:77  %tmp_9_2_2_i = mul i32 %window_2_1, %tmp_8_2_2_i

ST_11: line_buf_0_3_5_loa (321)  [1/1] 0.00ns
._crit_edge_ifconv:0  %line_buf_0_3_5_loa = load i32* %line_buf_0_3_5

ST_11: line_buf_0_3_8_loa (322)  [1/1] 0.00ns
._crit_edge_ifconv:1  %line_buf_0_3_8_loa = load i32* %line_buf_0_3_8

ST_11: tmp_14 (324)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:123
._crit_edge_ifconv:3  %tmp_14 = trunc i3 %x_assign_mid2 to i2

ST_11: right_0 (325)  [1/1] 1.57ns  loc: sliding_window_2/sliding_window.cpp:95
._crit_edge_ifconv:4  %right_0 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %line_buf_0_3_5_loa, i32 %line_buf_0_3_8_loa, i32 %line_buf_0_2_3, i32 %line_buf_0_3_3, i2 %tmp_14)

ST_11: line_buf_0_3_15 (326)  [1/1] 1.57ns  loc: sliding_window_2/sliding_window.cpp:100
._crit_edge_ifconv:5  %line_buf_0_3_15 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %line_buf_1_3_1, i32 %line_buf_1_3_13, i32 %line_buf_1_2_3, i32 %line_buf_1_3_3, i2 %tmp_14)

ST_11: sel_tmp2 (327)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:123
._crit_edge_ifconv:6  %sel_tmp2 = icmp eq i2 %tmp_14, -2

ST_11: sel_tmp3 (328)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:123
._crit_edge_ifconv:7  %sel_tmp3 = icmp eq i2 %tmp_14, 1

ST_11: sel_tmp4 (329)  [1/1] 1.36ns  loc: sliding_window_2/sliding_window.cpp:123
._crit_edge_ifconv:8  %sel_tmp4 = icmp eq i2 %tmp_14, 0

ST_11: or_cond2 (330)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:123
._crit_edge_ifconv:9  %or_cond2 = or i1 %sel_tmp4, %sel_tmp3

ST_11: newSel4 (331)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:123 (grouped into LUT with out node line_buf_0_3_6)
._crit_edge_ifconv:10  %newSel4 = select i1 %sel_tmp2, i32 %line_buf_0_3_3, i32 %line_buf_0_3_15

ST_11: line_buf_0_3_6 (332)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:123 (out node of the LUT)
._crit_edge_ifconv:11  %line_buf_0_3_6 = select i1 %or_cond2, i32 %line_buf_0_3_3, i32 %newSel4

ST_11: newSel6 (333)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:123 (grouped into LUT with out node line_buf_0_3_7)
._crit_edge_ifconv:12  %newSel6 = select i1 %sel_tmp2, i32 %line_buf_0_3_15, i32 %line_buf_0_2_3

ST_11: line_buf_0_3_7 (334)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:123 (out node of the LUT)
._crit_edge_ifconv:13  %line_buf_0_3_7 = select i1 %or_cond2, i32 %line_buf_0_2_3, i32 %newSel6

ST_11: line_buf_0_3_9 (335)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:123 (grouped into LUT with out node line_buf_0_3_13)
._crit_edge_ifconv:14  %line_buf_0_3_9 = select i1 %sel_tmp3, i32 %line_buf_0_3_15, i32 %line_buf_0_3_8_loa

ST_11: line_buf_0_3_13 (336)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:123 (out node of the LUT)
._crit_edge_ifconv:15  %line_buf_0_3_13 = select i1 %sel_tmp4, i32 %line_buf_0_3_8_loa, i32 %line_buf_0_3_9

ST_11: line_buf_0_3_14 (337)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:123
._crit_edge_ifconv:16  %line_buf_0_3_14 = select i1 %sel_tmp4, i32 %line_buf_0_3_15, i32 %line_buf_0_3_5_loa

ST_11: StgValue_273 (340)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:123
._crit_edge_ifconv:19  store i32 %line_buf_0_3_13, i32* %line_buf_0_3_8

ST_11: StgValue_274 (341)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:123
._crit_edge_ifconv:20  store i32 %line_buf_0_3_14, i32* %line_buf_0_3_5

ST_11: StgValue_275 (342)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:95
._crit_edge_ifconv:21  store i32 %right_0, i32* %window_0_1

ST_11: empty_15 (345)  [1/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:150
:0  %empty_15 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

ST_11: tmp_data_V_4 (346)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:150
:1  %tmp_data_V_4 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_15, 0

ST_11: StgValue_278 (349)  [1/1] 1.57ns  loc: sliding_window_2/sliding_window.cpp:152
:4  br label %._crit_edge85_ifconv

ST_11: line_buf_1_3_17 (351)  [1/1] 0.00ns
._crit_edge85_ifconv:0  %line_buf_1_3_17 = phi i32 [ %tmp_data_V_4, %2 ], [ 0, %._crit_edge_ifconv ]

ST_11: newSel8 (352)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:123 (grouped into LUT with out node line_buf_1_3_11)
._crit_edge85_ifconv:1  %newSel8 = select i1 %sel_tmp2, i32 %line_buf_1_3_3, i32 %line_buf_1_3_17

ST_11: line_buf_1_3_11 (353)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:123 (out node of the LUT)
._crit_edge85_ifconv:2  %line_buf_1_3_11 = select i1 %or_cond2, i32 %line_buf_1_3_3, i32 %newSel8

ST_11: newSel1 (354)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:123 (grouped into LUT with out node line_buf_1_3_12)
._crit_edge85_ifconv:3  %newSel1 = select i1 %sel_tmp2, i32 %line_buf_1_3_17, i32 %line_buf_1_2_3

ST_11: line_buf_1_3_12 (355)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:123 (out node of the LUT)
._crit_edge85_ifconv:4  %line_buf_1_3_12 = select i1 %or_cond2, i32 %line_buf_1_2_3, i32 %newSel1

ST_11: line_buf_1_3_14 (356)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:123 (grouped into LUT with out node line_buf_1_3_15)
._crit_edge85_ifconv:5  %line_buf_1_3_14 = select i1 %sel_tmp3, i32 %line_buf_1_3_17, i32 %line_buf_1_3_13

ST_11: line_buf_1_3_15 (357)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:123 (out node of the LUT)
._crit_edge85_ifconv:6  %line_buf_1_3_15 = select i1 %sel_tmp4, i32 %line_buf_1_3_13, i32 %line_buf_1_3_14

ST_11: line_buf_1_3_16 (358)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:123
._crit_edge85_ifconv:7  %line_buf_1_3_16 = select i1 %sel_tmp4, i32 %line_buf_1_3_17, i32 %line_buf_1_3_1

ST_11: empty_16 (359)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:169
._crit_edge85_ifconv:8  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_3)

ST_11: StgValue_288 (361)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:123
._crit_edge85_ifconv:10  br label %.preheader79


 <State 12>: 6.08ns
ST_12: tmp_9_i (258)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:22  %tmp_9_i = mul i32 %window_0_0_read_as_1, %tmp_8_i

ST_12: tmp_9_0_1_i (263)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:27  %tmp_9_0_1_i = mul i32 %window_0_0_load, %tmp_8_0_1_i

ST_12: tmp_9_0_2_i (273)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:37  %tmp_9_0_2_i = mul i32 %window_0_1_load, %tmp_8_0_2_i

ST_12: tmp_9_1_i (279)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:43  %tmp_9_1_i = mul i32 %window_1_0_read_as_1, %tmp_8_1_i

ST_12: tmp_9_1_1_i (285)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:49  %tmp_9_1_1_i = mul i32 %window_1_0, %tmp_8_1_1_i

ST_12: tmp_9_1_2_i (292)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:56  %tmp_9_1_2_i = mul i32 %window_1_1, %tmp_8_1_2_i

ST_12: tmp_9_2_i (299)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:63  %tmp_9_2_i = mul i32 %window_2_0_read_as_1, %tmp_8_2_i

ST_12: tmp_9_2_1_i (305)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:69  %tmp_9_2_1_i = mul i32 %window_2_0, %tmp_8_2_1_i

ST_12: tmp_9_2_2_i (313)  [2/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:77  %tmp_9_2_2_i = mul i32 %window_2_1, %tmp_8_2_2_i


 <State 13>: 8.52ns
ST_13: tmp_9_i (258)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:22  %tmp_9_i = mul i32 %window_0_0_read_as_1, %tmp_8_i

ST_13: tmp_1_i (259)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:23  %tmp_1_i = zext i8 %bias_0_read to i32

ST_13: result_3_i (260)  [1/1] 2.44ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:24  %result_3_i = add i32 %tmp_9_i, %tmp_1_i

ST_13: tmp_9_0_1_i (263)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:27  %tmp_9_0_1_i = mul i32 %window_0_0_load, %tmp_8_0_1_i

ST_13: tmp_9_0_2_i (273)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:37  %tmp_9_0_2_i = mul i32 %window_0_1_load, %tmp_8_0_2_i

ST_13: tmp_9_1_i (279)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:43  %tmp_9_1_i = mul i32 %window_1_0_read_as_1, %tmp_8_1_i

ST_13: tmp_9_1_1_i (285)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:49  %tmp_9_1_1_i = mul i32 %window_1_0, %tmp_8_1_1_i

ST_13: tmp_9_1_2_i (292)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:56  %tmp_9_1_2_i = mul i32 %window_1_1, %tmp_8_1_2_i

ST_13: tmp_9_2_i (299)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:63  %tmp_9_2_i = mul i32 %window_2_0_read_as_1, %tmp_8_2_i

ST_13: tmp_9_2_1_i (305)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:69  %tmp_9_2_1_i = mul i32 %window_2_0, %tmp_8_2_1_i

ST_13: tmp_9_2_2_i (313)  [1/3] 6.08ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:77  %tmp_9_2_2_i = mul i32 %window_2_1, %tmp_8_2_2_i


 <State 14>: 5.31ns
ST_14: or_cond1_i_i (256)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130 (grouped into LUT with out node result_2_i)
.critedge:20  %or_cond1_i_i = and i1 %tmp_i_i_mid2, %tmp_9_i_i

ST_14: result_2_i (261)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130 (out node of the LUT)
.critedge:25  %result_2_i = select i1 %or_cond1_i_i, i32 %result_3_i, i32 0

ST_14: tmp_0_1_i (264)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:28  %tmp_0_1_i = zext i8 %bias_1_read to i32

ST_14: tmp3 (265)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:29  %tmp3 = add i32 %result_2_i, %tmp_0_1_i

ST_14: result_3_0_1_i (266)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:30  %result_3_0_1_i = add i32 %tmp3, %tmp_9_0_1_i


 <State 15>: 6.68ns
ST_15: result_2_0_1_i (267)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.critedge:31  %result_2_0_1_i = select i1 %tmp_i_i_mid2, i32 %result_3_0_1_i, i32 0

ST_15: x_assign_1 (268)  [1/1] 0.80ns  loc: sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.critedge:32  %x_assign_1 = add i3 %x_assign_mid2, 1

ST_15: tmp_11 (269)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130 (grouped into LUT with out node result_2_0_2_i)
.critedge:33  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %x_assign_1, i32 2)

ST_15: rev (270)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130 (grouped into LUT with out node result_2_0_2_i)
.critedge:34  %rev = xor i1 %tmp_11, true

ST_15: p_i2_i (271)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130 (grouped into LUT with out node result_2_0_2_i)
.critedge:35  %p_i2_i = and i1 %tmp_i_i_mid2, %rev

ST_15: tmp_0_2_i (274)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:38  %tmp_0_2_i = zext i8 %bias_2_read to i32

ST_15: tmp4 (275)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:39  %tmp4 = add i32 %result_2_0_1_i, %tmp_0_2_i

ST_15: result_3_0_2_i (276)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:40  %result_3_0_2_i = add i32 %tmp4, %tmp_9_0_2_i

ST_15: result_2_0_2_i (277)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130 (out node of the LUT)
.critedge:41  %result_2_0_2_i = select i1 %p_i2_i, i32 %result_3_0_2_i, i32 %result_2_0_1_i


 <State 16>: 5.31ns
ST_16: tmp_1_i_13 (280)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:44  %tmp_1_i_13 = zext i8 %bias_3_read to i32

ST_16: tmp5 (281)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:45  %tmp5 = add i32 %result_2_0_2_i, %tmp_1_i_13

ST_16: result_3_1_i (282)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:46  %result_3_1_i = add i32 %tmp5, %tmp_9_1_i

ST_16: result_2_1_i (283)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.critedge:47  %result_2_1_i = select i1 %tmp_9_i_i, i32 %result_3_1_i, i32 %result_2_0_2_i


 <State 17>: 7.88ns
ST_17: tmp_1_1_i (286)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:50  %tmp_1_1_i = zext i8 %bias_4_read to i32

ST_17: tmp6 (287)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:51  %tmp6 = add i32 %result_2_1_i, %tmp_1_1_i

ST_17: result_3_1_1_i (288)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:52  %result_3_1_1_i = add i32 %tmp6, %tmp_9_1_1_i

ST_17: tmp_1_2_i (293)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:57  %tmp_1_2_i = zext i8 %bias_5_read to i32

ST_17: tmp7 (294)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:58  %tmp7 = add i32 %result_3_1_1_i, %tmp_1_2_i

ST_17: result_3_1_2_i (295)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:59  %result_3_1_2_i = add i32 %tmp7, %tmp_9_1_2_i


 <State 18>: 6.68ns
ST_18: empty_17 (210)  [1/1] 0.00ns
.preheader80:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_18: tmp_i2_i_mid2 (223)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.preheader80:13  %tmp_i2_i_mid2 = xor i1 %tmp_i2_i_mid2_v, true

ST_18: StgValue_335 (226)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:125
.preheader80:16  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_18: tmp_8 (289)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130 (grouped into LUT with out node result_2_1_2_i)
.critedge:53  %tmp_8 = or i3 %y_assign_mid2, %x_assign_1

ST_18: tmp_12 (290)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130 (grouped into LUT with out node result_2_1_2_i)
.critedge:54  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %tmp_8, i32 2)

ST_18: result_2_1_2_i (296)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130 (out node of the LUT)
.critedge:60  %result_2_1_2_i = select i1 %tmp_12, i32 %result_3_1_1_i, i32 %result_3_1_2_i

ST_18: or_cond1_i6_i (297)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130 (grouped into LUT with out node result_2_2_i)
.critedge:61  %or_cond1_i6_i = and i1 %tmp_9_i_i, %tmp_i2_i_mid2

ST_18: tmp_2_i_14 (300)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:64  %tmp_2_i_14 = zext i8 %bias_6_read to i32

ST_18: tmp8 (301)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:65  %tmp8 = add i32 %result_2_1_2_i, %tmp_2_i_14

ST_18: result_3_2_i (302)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:66  %result_3_2_i = add i32 %tmp8, %tmp_9_2_i

ST_18: result_2_2_i (303)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130 (out node of the LUT)
.critedge:67  %result_2_2_i = select i1 %or_cond1_i6_i, i32 %result_3_2_i, i32 %result_2_1_2_i


 <State 19>: 5.31ns
ST_19: tmp_2_1_i (306)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:70  %tmp_2_1_i = zext i8 %bias_7_read to i32

ST_19: tmp9 (307)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:71  %tmp9 = add i32 %result_2_2_i, %tmp_2_1_i

ST_19: result_3_2_1_i (308)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:72  %result_3_2_1_i = add i32 %tmp9, %tmp_9_2_1_i

ST_19: result_2_2_1_i (309)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130
.critedge:73  %result_2_2_1_i = select i1 %tmp_i2_i_mid2_v, i32 %result_2_1_2_i, i32 %result_3_2_1_i


 <State 20>: 5.31ns
ST_20: tmp_s (310)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130 (grouped into LUT with out node tmp_data_V)
.critedge:74  %tmp_s = or i3 %y_assign_1_mid2, %x_assign_1

ST_20: tmp_13 (311)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130 (grouped into LUT with out node tmp_data_V)
.critedge:75  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %tmp_s, i32 2)

ST_20: tmp_2_2_i (314)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:78  %tmp_2_2_i = zext i8 %bias_8_read to i32

ST_20: tmp10 (315)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:79  %tmp10 = add i32 %result_2_2_1_i, %tmp_2_2_i

ST_20: result_3_2_2_i (316)  [1/1] 1.97ns  loc: sliding_window_2/sliding_window.cpp:50->sliding_window_2/sliding_window.cpp:130
.critedge:80  %result_3_2_2_i = add i32 %tmp10, %tmp_9_2_2_i

ST_20: tmp_data_V (317)  [1/1] 1.37ns  loc: sliding_window_2/sliding_window.cpp:24->sliding_window_2/sliding_window.cpp:48->sliding_window_2/sliding_window.cpp:130 (out node of the LUT)
.critedge:81  %tmp_data_V = select i1 %tmp_13, i32 %result_2_2_1_i, i32 %result_3_2_2_i

ST_20: StgValue_354 (318)  [2/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:136
.critedge:82  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i2* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, i32 %tmp_data_V, i4 1, i4 1, i2 1, i1 undef, i5 0, i6 0)


 <State 21>: 0.00ns
ST_21: StgValue_355 (318)  [1/2] 0.00ns  loc: sliding_window_2/sliding_window.cpp:136
.critedge:82  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %out_stream_V_data_V, i4* %out_stream_V_keep_V, i4* %out_stream_V_strb_V, i2* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, i32 %tmp_data_V, i4 1, i4 1, i2 1, i1 undef, i5 0, i6 0)

ST_21: StgValue_356 (319)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:137
.critedge:83  br label %._crit_edge_ifconv


 <State 22>: 0.00ns
ST_22: StgValue_357 (363)  [1/1] 0.00ns  loc: sliding_window_2/sliding_window.cpp:171
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_23          (specbitsmap      ) [ 00000000000000000000000]
StgValue_24          (specbitsmap      ) [ 00000000000000000000000]
StgValue_25          (specbitsmap      ) [ 00000000000000000000000]
StgValue_26          (specbitsmap      ) [ 00000000000000000000000]
StgValue_27          (specbitsmap      ) [ 00000000000000000000000]
StgValue_28          (specbitsmap      ) [ 00000000000000000000000]
StgValue_29          (specbitsmap      ) [ 00000000000000000000000]
StgValue_30          (specbitsmap      ) [ 00000000000000000000000]
StgValue_31          (specbitsmap      ) [ 00000000000000000000000]
StgValue_32          (specbitsmap      ) [ 00000000000000000000000]
StgValue_33          (specbitsmap      ) [ 00000000000000000000000]
StgValue_34          (specbitsmap      ) [ 00000000000000000000000]
StgValue_35          (specbitsmap      ) [ 00000000000000000000000]
StgValue_36          (specbitsmap      ) [ 00000000000000000000000]
StgValue_37          (specbitsmap      ) [ 00000000000000000000000]
StgValue_38          (specbitsmap      ) [ 00000000000000000000000]
StgValue_39          (specbitsmap      ) [ 00000000000000000000000]
StgValue_40          (specbitsmap      ) [ 00000000000000000000000]
StgValue_41          (specbitsmap      ) [ 00000000000000000000000]
StgValue_42          (specbitsmap      ) [ 00000000000000000000000]
StgValue_43          (specbitsmap      ) [ 00000000000000000000000]
StgValue_44          (specbitsmap      ) [ 00000000000000000000000]
StgValue_45          (specbitsmap      ) [ 00000000000000000000000]
StgValue_46          (specbitsmap      ) [ 00000000000000000000000]
StgValue_47          (specbitsmap      ) [ 00000000000000000000000]
StgValue_48          (specbitsmap      ) [ 00000000000000000000000]
StgValue_49          (specbitsmap      ) [ 00000000000000000000000]
StgValue_50          (specbitsmap      ) [ 00000000000000000000000]
StgValue_51          (specbitsmap      ) [ 00000000000000000000000]
StgValue_52          (specbitsmap      ) [ 00000000000000000000000]
StgValue_53          (specbitsmap      ) [ 00000000000000000000000]
StgValue_54          (specbitsmap      ) [ 00000000000000000000000]
StgValue_55          (specbitsmap      ) [ 00000000000000000000000]
StgValue_56          (spectopmodule    ) [ 00000000000000000000000]
ctrl_read            (read             ) [ 00111111110000000000000]
StgValue_58          (specinterface    ) [ 00000000000000000000000]
StgValue_59          (specinterface    ) [ 00000000000000000000000]
StgValue_60          (specinterface    ) [ 00000000000000000000000]
StgValue_61          (specinterface    ) [ 00000000000000000000000]
StgValue_62          (specinterface    ) [ 00000000000000000000000]
StgValue_63          (specinterface    ) [ 00000000000000000000000]
StgValue_64          (br               ) [ 01110000000000000000000]
line_buf_0_3         (phi              ) [ 00111111111111111111110]
line_buf_0_2         (phi              ) [ 00111111111111111111110]
x                    (phi              ) [ 00100000000000000000000]
exitcond1            (icmp             ) [ 00110000000000000000000]
StgValue_69          (br               ) [ 00000000000000000000000]
tmp_2                (trunc            ) [ 00000000000000000000000]
cond                 (icmp             ) [ 00110000000000000000000]
x_1                  (add              ) [ 01110000000000000000000]
empty                (speclooptripcount) [ 00000000000000000000000]
tmp                  (specregionbegin  ) [ 00000000000000000000000]
StgValue_76          (specpipeline     ) [ 00000000000000000000000]
empty_5              (read             ) [ 00000000000000000000000]
tmp_data_V_2         (extractvalue     ) [ 00000000000000000000000]
line_buf_0_3_1       (select           ) [ 01110000000000000000000]
line_buf_0_3_4       (select           ) [ 01110000000000000000000]
empty_6              (specregionend    ) [ 00000000000000000000000]
StgValue_82          (br               ) [ 01110000000000000000000]
StgValue_83          (br               ) [ 00001110000000000000000]
line_buf_1_3         (phi              ) [ 00000111111111111111110]
line_buf_1_2         (phi              ) [ 00000111111111111111110]
line_buf_1_3_5       (phi              ) [ 00000111111111111111110]
line_buf_1_3_8       (phi              ) [ 00000111111111111111110]
x1                   (phi              ) [ 00000100000000000000000]
exitcond4            (icmp             ) [ 00000110000000000000000]
x_2                  (add              ) [ 00001110000000000000000]
StgValue_91          (br               ) [ 00000000000000000000000]
tmp_5                (trunc            ) [ 00000110000000000000000]
empty_7              (speclooptripcount) [ 00000000000000000000000]
tmp_1                (specregionbegin  ) [ 00000000000000000000000]
StgValue_96          (specpipeline     ) [ 00000000000000000000000]
empty_8              (read             ) [ 00000000000000000000000]
tmp_data_V_3         (extractvalue     ) [ 00000000000000000000000]
sel_tmp              (icmp             ) [ 00000000000000000000000]
sel_tmp6             (icmp             ) [ 00000000000000000000000]
sel_tmp8             (icmp             ) [ 00000000000000000000000]
or_cond              (or               ) [ 00000000000000000000000]
newSel               (select           ) [ 00000000000000000000000]
line_buf_1_3_2       (select           ) [ 00001110000000000000000]
newSel2              (select           ) [ 00000000000000000000000]
line_buf_1_3_4       (select           ) [ 00001110000000000000000]
line_buf_1_3_6       (select           ) [ 00000000000000000000000]
line_buf_1_3_7       (select           ) [ 00001110000000000000000]
line_buf_1_3_9       (select           ) [ 00001110000000000000000]
empty_9              (specregionend    ) [ 00000000000000000000000]
StgValue_111         (br               ) [ 00001110000000000000000]
StgValue_112         (br               ) [ 00000001100000000000000]
indvar_flatten       (phi              ) [ 00000000100000000000000]
y2                   (phi              ) [ 00000000100000000000000]
window_2_2_1         (phi              ) [ 00000000111111111111110]
window_2_1_1         (phi              ) [ 00000000111111111111110]
window_1_2_1         (phi              ) [ 00000000111111111111110]
window_1_1_1         (phi              ) [ 00000000111111111111110]
x3                   (phi              ) [ 00000000100000000000000]
exitcond_flatten     (icmp             ) [ 00000000100000000000000]
indvar_flatten_next  (add              ) [ 00000001100000000000000]
StgValue_122         (br               ) [ 00000000000000000000000]
empty_10             (speclooptripcount) [ 00000000000000000000000]
exitcond             (icmp             ) [ 00000000000000000000000]
x3_mid2              (select           ) [ 00000000000000000000000]
y9                   (add              ) [ 00000000000000000000000]
tmp_2_mid2_v         (select           ) [ 00000001100000000000000]
tmp_7                (trunc            ) [ 00000000000000000000000]
cond3_mid1           (icmp             ) [ 00000000000000000000000]
cond2                (icmp             ) [ 00000000000000000000000]
cond3_mid2           (select           ) [ 00000000000000000000000]
tmp_4                (specregionbegin  ) [ 00000000000000000000000]
StgValue_133         (specpipeline     ) [ 00000000000000000000000]
x_3                  (add              ) [ 00000001100000000000000]
cond1                (icmp             ) [ 00000000000000000000000]
line_buf_load13_phi  (select           ) [ 00000000000000000000000]
line_buf_load14_phi  (select           ) [ 00000000000000000000000]
window_1_1_2         (select           ) [ 00000000000000000000000]
window_2_2           (select           ) [ 00000000000000000000000]
window_2_2_1_11      (select           ) [ 00000000000000000000000]
window_2_2_3         (select           ) [ 00000000000000000000000]
window_2_2_4         (select           ) [ 00000000000000000000000]
window_2_2_5         (select           ) [ 00000001100000000000000]
window_2_2_6         (select           ) [ 00000001100000000000000]
window_2_2_7         (select           ) [ 00000001100000000000000]
window_2_2_8         (select           ) [ 00000001100000000000000]
empty_12             (specregionend    ) [ 00000000000000000000000]
StgValue_148         (br               ) [ 00000001100000000000000]
window_0_0_read_as   (alloca           ) [ 00000000001111111111110]
window_0_0           (alloca           ) [ 00000000001111111111110]
window_0_1           (alloca           ) [ 00000000001111111111110]
window_1_0_read_as   (alloca           ) [ 00000000001111111111110]
window_2_0_read_as   (alloca           ) [ 00000000001111111111110]
line_buf_0_3_5       (alloca           ) [ 00000000001111111111110]
line_buf_0_3_8       (alloca           ) [ 00000000001111111111110]
read_count_1         (alloca           ) [ 00000000011111111111110]
tmp_6                (bitselect        ) [ 00000000001111111111110]
StgValue_158         (store            ) [ 00000000000000000000000]
StgValue_159         (br               ) [ 00000000011111111111110]
indvar_flatten6      (phi              ) [ 00000000001011111111110]
y_assign             (phi              ) [ 00000000001011111111110]
x_assign             (phi              ) [ 00000000001011111111110]
tmp_3_i              (icmp             ) [ 00000000000000000000000]
tmp_5_i              (icmp             ) [ 00000000000000000000000]
tmp_i_i              (icmp             ) [ 00000000000000000000000]
y                    (add              ) [ 00000000000000000000000]
tmp_9                (bitselect        ) [ 00000000000000000000000]
exitcond_flatten8    (icmp             ) [ 00000000001111111111110]
indvar_flatten_next7 (add              ) [ 00000000011111111111110]
exitcond2            (icmp             ) [ 00000000000000000000000]
x_assign_mid2        (select           ) [ 00000000001111110000000]
tmp_3_i_mid1         (icmp             ) [ 00000000000000000000000]
tmp_3_i_mid2         (select           ) [ 00000000000000000000000]
tmp_5_i_mid1         (icmp             ) [ 00000000000000000000000]
tmp_5_i_mid2         (select           ) [ 00000000000000000000000]
tmp_i_i_mid1         (icmp             ) [ 00000000000000000000000]
tmp_i_i_mid2         (select           ) [ 00000000001111110000000]
y_assign_1_mid1      (add              ) [ 00000000000000000000000]
y_assign_1_mid2      (select           ) [ 00000000001111111111100]
tmp_10               (bitselect        ) [ 00000000000000000000000]
tmp_i2_i_mid2_v      (select           ) [ 00000000001111111111000]
y_assign_mid2        (select           ) [ 00000000011111111111110]
StgValue_183         (br               ) [ 00000000000000000000000]
tmp_2_i              (icmp             ) [ 00000000000000000000000]
tmp_4_i              (icmp             ) [ 00000000000000000000000]
tmp1                 (or               ) [ 00000000000000000000000]
tmp2                 (or               ) [ 00000000000000000000000]
p_i                  (or               ) [ 00000000001111111111110]
StgValue_189         (br               ) [ 00000000000000000000000]
tmp_9_i_i            (icmp             ) [ 00000000001111111110000]
read_count_1_load    (load             ) [ 00000000000000000000000]
tmp_15               (partselect       ) [ 00000000000000000000000]
icmp                 (icmp             ) [ 00000000001111111111110]
StgValue_194         (br               ) [ 00000000001111111111110]
read_count           (add              ) [ 00000000000000000000000]
StgValue_197         (store            ) [ 00000000000000000000000]
x_4                  (add              ) [ 00000000011111111111110]
line_buf_1_3_3       (phi              ) [ 00000000001111111111110]
line_buf_1_2_3       (phi              ) [ 00000000001111111111110]
line_buf_1_3_13      (phi              ) [ 00000000001111111111110]
line_buf_1_3_1       (phi              ) [ 00000000001111111111110]
line_buf_0_3_3       (phi              ) [ 00000000001111111111110]
line_buf_0_2_3       (phi              ) [ 00000000001111111111110]
window_2_1           (phi              ) [ 00000000011111111111110]
window_2_0           (phi              ) [ 00000000001111111111110]
window_1_1           (phi              ) [ 00000000011111111111110]
window_1_0           (phi              ) [ 00000000001111111111110]
window_0_0_read_as_1 (load             ) [ 00000000001011000000000]
window_0_0_load      (load             ) [ 00000000001011000000000]
window_0_1_load_1    (load             ) [ 00000000000000000000000]
window_1_0_read_as_1 (load             ) [ 00000000001011000000000]
window_2_0_read_as_1 (load             ) [ 00000000001011000000000]
StgValue_214         (store            ) [ 00000000000000000000000]
StgValue_215         (store            ) [ 00000000000000000000000]
StgValue_216         (store            ) [ 00000000000000000000000]
StgValue_217         (store            ) [ 00000000000000000000000]
StgValue_218         (br               ) [ 00000000000000000000000]
tmp_3                (specregionbegin  ) [ 00000000000000000000000]
window_0_1_load      (load             ) [ 00000000001011000000000]
kernel_0_read        (read             ) [ 00000000000000000000000]
kernel_1_read        (read             ) [ 00000000000000000000000]
kernel_2_read        (read             ) [ 00000000000000000000000]
kernel_3_read        (read             ) [ 00000000000000000000000]
kernel_4_read        (read             ) [ 00000000000000000000000]
kernel_5_read        (read             ) [ 00000000000000000000000]
kernel_6_read        (read             ) [ 00000000000000000000000]
kernel_7_read        (read             ) [ 00000000000000000000000]
kernel_8_read        (read             ) [ 00000000000000000000000]
bias_0_read          (read             ) [ 00000000001011000000000]
bias_1_read          (read             ) [ 00000000001011100000000]
bias_2_read          (read             ) [ 00000000001011110000000]
bias_3_read          (read             ) [ 00000000001011111000000]
bias_4_read          (read             ) [ 00000000001011111100000]
bias_5_read          (read             ) [ 00000000001011111100000]
bias_6_read          (read             ) [ 00000000001011111110000]
bias_7_read          (read             ) [ 00000000001011111111000]
bias_8_read          (read             ) [ 00000000001011111111100]
tmp_8_i              (zext             ) [ 00000000001011000000000]
tmp_8_0_1_i          (zext             ) [ 00000000001011000000000]
tmp_8_0_2_i          (zext             ) [ 00000000001011000000000]
tmp_8_1_i            (zext             ) [ 00000000001011000000000]
tmp_8_1_1_i          (zext             ) [ 00000000001011000000000]
tmp_8_1_2_i          (zext             ) [ 00000000001011000000000]
tmp_8_2_i            (zext             ) [ 00000000001011000000000]
tmp_8_2_1_i          (zext             ) [ 00000000001011000000000]
tmp_8_2_2_i          (zext             ) [ 00000000001011000000000]
line_buf_0_3_5_loa   (load             ) [ 00000000000000000000000]
line_buf_0_3_8_loa   (load             ) [ 00000000000000000000000]
tmp_14               (trunc            ) [ 00000000000000000000000]
right_0              (mux              ) [ 00000000000000000000000]
line_buf_0_3_15      (mux              ) [ 00000000011111111111110]
sel_tmp2             (icmp             ) [ 00000000000000000000000]
sel_tmp3             (icmp             ) [ 00000000000000000000000]
sel_tmp4             (icmp             ) [ 00000000000000000000000]
or_cond2             (or               ) [ 00000000000000000000000]
newSel4              (select           ) [ 00000000000000000000000]
line_buf_0_3_6       (select           ) [ 00000000011111111111110]
newSel6              (select           ) [ 00000000000000000000000]
line_buf_0_3_7       (select           ) [ 00000000011111111111110]
line_buf_0_3_9       (select           ) [ 00000000000000000000000]
line_buf_0_3_13      (select           ) [ 00000000000000000000000]
line_buf_0_3_14      (select           ) [ 00000000000000000000000]
StgValue_273         (store            ) [ 00000000000000000000000]
StgValue_274         (store            ) [ 00000000000000000000000]
StgValue_275         (store            ) [ 00000000000000000000000]
empty_15             (read             ) [ 00000000000000000000000]
tmp_data_V_4         (extractvalue     ) [ 00000000000000000000000]
StgValue_278         (br               ) [ 00000000000000000000000]
line_buf_1_3_17      (phi              ) [ 00000000011100000000000]
newSel8              (select           ) [ 00000000000000000000000]
line_buf_1_3_11      (select           ) [ 00000000011111111111110]
newSel1              (select           ) [ 00000000000000000000000]
line_buf_1_3_12      (select           ) [ 00000000011111111111110]
line_buf_1_3_14      (select           ) [ 00000000000000000000000]
line_buf_1_3_15      (select           ) [ 00000000011111111111110]
line_buf_1_3_16      (select           ) [ 00000000011111111111110]
empty_16             (specregionend    ) [ 00000000000000000000000]
StgValue_288         (br               ) [ 00000000011111111111110]
tmp_9_i              (mul              ) [ 00000000000000000000000]
tmp_1_i              (zext             ) [ 00000000000000000000000]
result_3_i           (add              ) [ 00000000001000100000000]
tmp_9_0_1_i          (mul              ) [ 00000000001000100000000]
tmp_9_0_2_i          (mul              ) [ 00000000001000110000000]
tmp_9_1_i            (mul              ) [ 00000000001000111000000]
tmp_9_1_1_i          (mul              ) [ 00000000001000111100000]
tmp_9_1_2_i          (mul              ) [ 00000000001000111100000]
tmp_9_2_i            (mul              ) [ 00000000001000111110000]
tmp_9_2_1_i          (mul              ) [ 00000000001000111111000]
tmp_9_2_2_i          (mul              ) [ 00000000001000111111100]
or_cond1_i_i         (and              ) [ 00000000000000000000000]
result_2_i           (select           ) [ 00000000000000000000000]
tmp_0_1_i            (zext             ) [ 00000000000000000000000]
tmp3                 (add              ) [ 00000000000000000000000]
result_3_0_1_i       (add              ) [ 00000000001000010000000]
result_2_0_1_i       (select           ) [ 00000000000000000000000]
x_assign_1           (add              ) [ 00000000001000001111100]
tmp_11               (bitselect        ) [ 00000000000000000000000]
rev                  (xor              ) [ 00000000000000000000000]
p_i2_i               (and              ) [ 00000000000000000000000]
tmp_0_2_i            (zext             ) [ 00000000000000000000000]
tmp4                 (add              ) [ 00000000000000000000000]
result_3_0_2_i       (add              ) [ 00000000000000000000000]
result_2_0_2_i       (select           ) [ 00000000001000001000000]
tmp_1_i_13           (zext             ) [ 00000000000000000000000]
tmp5                 (add              ) [ 00000000000000000000000]
result_3_1_i         (add              ) [ 00000000000000000000000]
result_2_1_i         (select           ) [ 00000000001000000100000]
tmp_1_1_i            (zext             ) [ 00000000000000000000000]
tmp6                 (add              ) [ 00000000000000000000000]
result_3_1_1_i       (add              ) [ 00000000001000000010000]
tmp_1_2_i            (zext             ) [ 00000000000000000000000]
tmp7                 (add              ) [ 00000000000000000000000]
result_3_1_2_i       (add              ) [ 00000000001000000010000]
empty_17             (speclooptripcount) [ 00000000000000000000000]
tmp_i2_i_mid2        (xor              ) [ 00000000000000000000000]
StgValue_335         (specpipeline     ) [ 00000000000000000000000]
tmp_8                (or               ) [ 00000000000000000000000]
tmp_12               (bitselect        ) [ 00000000000000000000000]
result_2_1_2_i       (select           ) [ 00000000001000000001000]
or_cond1_i6_i        (and              ) [ 00000000000000000000000]
tmp_2_i_14           (zext             ) [ 00000000000000000000000]
tmp8                 (add              ) [ 00000000000000000000000]
result_3_2_i         (add              ) [ 00000000000000000000000]
result_2_2_i         (select           ) [ 00000000001000000001000]
tmp_2_1_i            (zext             ) [ 00000000000000000000000]
tmp9                 (add              ) [ 00000000000000000000000]
result_3_2_1_i       (add              ) [ 00000000000000000000000]
result_2_2_1_i       (select           ) [ 00000000001000000000100]
tmp_s                (or               ) [ 00000000000000000000000]
tmp_13               (bitselect        ) [ 00000000000000000000000]
tmp_2_2_i            (zext             ) [ 00000000000000000000000]
tmp10                (add              ) [ 00000000000000000000000]
result_3_2_2_i       (add              ) [ 00000000000000000000000]
tmp_data_V           (select           ) [ 00000000001000000000010]
StgValue_355         (write            ) [ 00000000000000000000000]
StgValue_356         (br               ) [ 00000000000000000000000]
StgValue_357         (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_1">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_2">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_4">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_5">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="bias_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="bias_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="bias_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="bias_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="bias_4">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="bias_5">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="bias_6">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="bias_7">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="bias_8">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="ctrl">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctrl"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="my_filter_buffer_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i8P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="window_0_0_read_as_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0_read_as/9 "/>
</bind>
</comp>

<comp id="176" class="1004" name="window_0_0_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_0/9 "/>
</bind>
</comp>

<comp id="180" class="1004" name="window_0_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_0_1/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="window_1_0_read_as_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_1_0_read_as/9 "/>
</bind>
</comp>

<comp id="188" class="1004" name="window_2_0_read_as_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_2_0_read_as/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="line_buf_0_3_5_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_0_3_5/9 "/>
</bind>
</comp>

<comp id="196" class="1004" name="line_buf_0_3_8_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf_0_3_8/9 "/>
</bind>
</comp>

<comp id="200" class="1004" name="read_count_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_count_1/9 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ctrl_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctrl_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="54" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="0"/>
<pin id="214" dir="0" index="3" bw="4" slack="0"/>
<pin id="215" dir="0" index="4" bw="2" slack="0"/>
<pin id="216" dir="0" index="5" bw="1" slack="0"/>
<pin id="217" dir="0" index="6" bw="5" slack="0"/>
<pin id="218" dir="0" index="7" bw="6" slack="0"/>
<pin id="219" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_5/2 empty_8/5 empty_15/10 "/>
</bind>
</comp>

<comp id="228" class="1004" name="kernel_0_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_0_read/11 "/>
</bind>
</comp>

<comp id="234" class="1004" name="kernel_1_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_1_read/11 "/>
</bind>
</comp>

<comp id="240" class="1004" name="kernel_2_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_2_read/11 "/>
</bind>
</comp>

<comp id="246" class="1004" name="kernel_3_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="0"/>
<pin id="249" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_3_read/11 "/>
</bind>
</comp>

<comp id="252" class="1004" name="kernel_4_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_4_read/11 "/>
</bind>
</comp>

<comp id="258" class="1004" name="kernel_5_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_5_read/11 "/>
</bind>
</comp>

<comp id="264" class="1004" name="kernel_6_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_6_read/11 "/>
</bind>
</comp>

<comp id="270" class="1004" name="kernel_7_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_7_read/11 "/>
</bind>
</comp>

<comp id="276" class="1004" name="kernel_8_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_8_read/11 "/>
</bind>
</comp>

<comp id="282" class="1004" name="bias_0_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_0_read/11 "/>
</bind>
</comp>

<comp id="288" class="1004" name="bias_1_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_1_read/11 "/>
</bind>
</comp>

<comp id="294" class="1004" name="bias_2_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_2_read/11 "/>
</bind>
</comp>

<comp id="300" class="1004" name="bias_3_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_3_read/11 "/>
</bind>
</comp>

<comp id="306" class="1004" name="bias_4_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_4_read/11 "/>
</bind>
</comp>

<comp id="312" class="1004" name="bias_5_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="8" slack="0"/>
<pin id="315" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_5_read/11 "/>
</bind>
</comp>

<comp id="318" class="1004" name="bias_6_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_6_read/11 "/>
</bind>
</comp>

<comp id="324" class="1004" name="bias_7_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="1" index="2" bw="8" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_7_read/11 "/>
</bind>
</comp>

<comp id="330" class="1004" name="bias_8_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="8" slack="0"/>
<pin id="333" dir="1" index="2" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_8_read/11 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_write_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="0" index="3" bw="4" slack="0"/>
<pin id="341" dir="0" index="4" bw="2" slack="0"/>
<pin id="342" dir="0" index="5" bw="1" slack="0"/>
<pin id="343" dir="0" index="6" bw="5" slack="0"/>
<pin id="344" dir="0" index="7" bw="6" slack="0"/>
<pin id="345" dir="0" index="8" bw="32" slack="0"/>
<pin id="346" dir="0" index="9" bw="1" slack="0"/>
<pin id="347" dir="0" index="10" bw="1" slack="0"/>
<pin id="348" dir="0" index="11" bw="1" slack="0"/>
<pin id="349" dir="0" index="12" bw="1" slack="0"/>
<pin id="350" dir="0" index="13" bw="1" slack="0"/>
<pin id="351" dir="0" index="14" bw="1" slack="0"/>
<pin id="352" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_354/20 "/>
</bind>
</comp>

<comp id="367" class="1005" name="line_buf_0_3_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_0_3 (phireg) "/>
</bind>
</comp>

<comp id="371" class="1004" name="line_buf_0_3_phi_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="32" slack="1"/>
<pin id="375" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buf_0_3/2 "/>
</bind>
</comp>

<comp id="379" class="1005" name="line_buf_0_2_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_0_2 (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="line_buf_0_2_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="32" slack="1"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buf_0_2/2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="x_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="1"/>
<pin id="393" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="x_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="1"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="3" slack="0"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="402" class="1005" name="line_buf_1_3_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_3 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="line_buf_1_3_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="1" slack="1"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buf_1_3/5 "/>
</bind>
</comp>

<comp id="414" class="1005" name="line_buf_1_2_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_2 (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="line_buf_1_2_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="1" slack="1"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buf_1_2/5 "/>
</bind>
</comp>

<comp id="426" class="1005" name="line_buf_1_3_5_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_3_5 (phireg) "/>
</bind>
</comp>

<comp id="430" class="1004" name="line_buf_1_3_5_phi_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="433" dir="0" index="2" bw="1" slack="1"/>
<pin id="434" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buf_1_3_5/5 "/>
</bind>
</comp>

<comp id="438" class="1005" name="line_buf_1_3_8_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_3_8 (phireg) "/>
</bind>
</comp>

<comp id="442" class="1004" name="line_buf_1_3_8_phi_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="1" slack="1"/>
<pin id="446" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buf_1_3_8/5 "/>
</bind>
</comp>

<comp id="450" class="1005" name="x1_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="1"/>
<pin id="452" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x1 (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="x1_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="3" slack="0"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="1" slack="1"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x1/5 "/>
</bind>
</comp>

<comp id="461" class="1005" name="indvar_flatten_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="3" slack="1"/>
<pin id="463" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="465" class="1004" name="indvar_flatten_phi_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="0"/>
<pin id="467" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="1" slack="1"/>
<pin id="469" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/8 "/>
</bind>
</comp>

<comp id="472" class="1005" name="y2_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="1"/>
<pin id="474" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="y2 (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="y2_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="1" slack="1"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y2/8 "/>
</bind>
</comp>

<comp id="483" class="1005" name="window_2_2_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_2_1 (phireg) "/>
</bind>
</comp>

<comp id="487" class="1004" name="window_2_2_1_phi_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="2" bw="1" slack="1"/>
<pin id="491" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_2_1/8 "/>
</bind>
</comp>

<comp id="495" class="1005" name="window_2_1_1_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_1_1 (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="window_2_1_1_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="1" slack="1"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_1_1/8 "/>
</bind>
</comp>

<comp id="507" class="1005" name="window_1_2_1_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_2_1 (phireg) "/>
</bind>
</comp>

<comp id="511" class="1004" name="window_1_2_1_phi_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="1" slack="1"/>
<pin id="515" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_2_1/8 "/>
</bind>
</comp>

<comp id="519" class="1005" name="window_1_1_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_1_1 (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="window_1_1_1_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="1" slack="1"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1_1/8 "/>
</bind>
</comp>

<comp id="531" class="1005" name="x3_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="1"/>
<pin id="533" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="x3 (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="x3_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="2" slack="0"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="1" slack="1"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x3/8 "/>
</bind>
</comp>

<comp id="542" class="1005" name="indvar_flatten6_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="1"/>
<pin id="544" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="546" class="1004" name="indvar_flatten6_phi_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="1"/>
<pin id="548" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="5" slack="0"/>
<pin id="550" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/10 "/>
</bind>
</comp>

<comp id="553" class="1005" name="y_assign_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="1"/>
<pin id="555" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_assign (phireg) "/>
</bind>
</comp>

<comp id="557" class="1004" name="y_assign_phi_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="560" dir="0" index="2" bw="3" slack="0"/>
<pin id="561" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="562" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_assign/10 "/>
</bind>
</comp>

<comp id="564" class="1005" name="x_assign_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="1"/>
<pin id="566" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_assign (phireg) "/>
</bind>
</comp>

<comp id="568" class="1004" name="x_assign_phi_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="1"/>
<pin id="570" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="571" dir="0" index="2" bw="3" slack="0"/>
<pin id="572" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="573" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_assign/10 "/>
</bind>
</comp>

<comp id="575" class="1005" name="line_buf_1_3_3_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="577" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="line_buf_1_3_3 (phireg) "/>
</bind>
</comp>

<comp id="578" class="1004" name="line_buf_1_3_3_phi_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="5"/>
<pin id="580" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="581" dir="0" index="2" bw="32" slack="0"/>
<pin id="582" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="583" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buf_1_3_3/11 "/>
</bind>
</comp>

<comp id="585" class="1005" name="line_buf_1_2_3_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="587" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="line_buf_1_2_3 (phireg) "/>
</bind>
</comp>

<comp id="588" class="1004" name="line_buf_1_2_3_phi_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="5"/>
<pin id="590" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="591" dir="0" index="2" bw="32" slack="0"/>
<pin id="592" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="593" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buf_1_2_3/11 "/>
</bind>
</comp>

<comp id="595" class="1005" name="line_buf_1_3_13_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="597" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="line_buf_1_3_13 (phireg) "/>
</bind>
</comp>

<comp id="598" class="1004" name="line_buf_1_3_13_phi_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="5"/>
<pin id="600" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="601" dir="0" index="2" bw="32" slack="0"/>
<pin id="602" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="603" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buf_1_3_13/11 "/>
</bind>
</comp>

<comp id="605" class="1005" name="line_buf_1_3_1_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="607" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="line_buf_1_3_1 (phireg) "/>
</bind>
</comp>

<comp id="608" class="1004" name="line_buf_1_3_1_phi_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="5"/>
<pin id="610" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="611" dir="0" index="2" bw="32" slack="0"/>
<pin id="612" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="613" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buf_1_3_1/11 "/>
</bind>
</comp>

<comp id="615" class="1005" name="line_buf_0_3_3_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="617" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="line_buf_0_3_3 (phireg) "/>
</bind>
</comp>

<comp id="618" class="1004" name="line_buf_0_3_3_phi_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="7"/>
<pin id="620" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="621" dir="0" index="2" bw="32" slack="0"/>
<pin id="622" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="623" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buf_0_3_3/11 "/>
</bind>
</comp>

<comp id="625" class="1005" name="line_buf_0_2_3_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="627" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="line_buf_0_2_3 (phireg) "/>
</bind>
</comp>

<comp id="628" class="1004" name="line_buf_0_2_3_phi_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="7"/>
<pin id="630" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="631" dir="0" index="2" bw="32" slack="0"/>
<pin id="632" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="633" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buf_0_2_3/11 "/>
</bind>
</comp>

<comp id="635" class="1005" name="window_2_1_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_1 (phireg) "/>
</bind>
</comp>

<comp id="638" class="1004" name="window_2_1_phi_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="3"/>
<pin id="640" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="641" dir="0" index="2" bw="32" slack="0"/>
<pin id="642" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="643" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_1/11 "/>
</bind>
</comp>

<comp id="646" class="1005" name="window_2_0_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_2_0 (phireg) "/>
</bind>
</comp>

<comp id="649" class="1004" name="window_2_0_phi_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="3"/>
<pin id="651" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="652" dir="0" index="2" bw="32" slack="0"/>
<pin id="653" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="654" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_2_0/11 "/>
</bind>
</comp>

<comp id="658" class="1005" name="window_1_1_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_1_1 (phireg) "/>
</bind>
</comp>

<comp id="661" class="1004" name="window_1_1_phi_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="3"/>
<pin id="663" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="664" dir="0" index="2" bw="32" slack="0"/>
<pin id="665" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="666" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_1/11 "/>
</bind>
</comp>

<comp id="669" class="1005" name="window_1_0_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="window_1_0 (phireg) "/>
</bind>
</comp>

<comp id="672" class="1004" name="window_1_0_phi_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="3"/>
<pin id="674" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="675" dir="0" index="2" bw="32" slack="0"/>
<pin id="676" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="677" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="window_1_0/11 "/>
</bind>
</comp>

<comp id="681" class="1005" name="line_buf_1_3_17_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="line_buf_1_3_17 (phireg) "/>
</bind>
</comp>

<comp id="686" class="1004" name="line_buf_1_3_17_phi_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="689" dir="0" index="2" bw="1" slack="1"/>
<pin id="690" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="691" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="line_buf_1_3_17/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="grp_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="54" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/3 tmp_data_V_3/6 tmp_data_V_4/11 "/>
</bind>
</comp>

<comp id="699" class="1004" name="exitcond1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="3" slack="0"/>
<pin id="701" dir="0" index="1" bw="3" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_2_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="0"/>
<pin id="707" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="cond_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="0" index="1" bw="2" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="x_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="3" slack="0"/>
<pin id="718" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="line_buf_0_3_1_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="0" index="1" bw="32" slack="1"/>
<pin id="724" dir="0" index="2" bw="32" slack="0"/>
<pin id="725" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_0_3_1/3 "/>
</bind>
</comp>

<comp id="728" class="1004" name="line_buf_0_3_4_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="1"/>
<pin id="730" dir="0" index="1" bw="32" slack="0"/>
<pin id="731" dir="0" index="2" bw="32" slack="1"/>
<pin id="732" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_0_3_4/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="exitcond4_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="3" slack="0"/>
<pin id="737" dir="0" index="1" bw="3" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="x_2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="3" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/5 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_5_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="3" slack="0"/>
<pin id="749" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sel_tmp_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="2" slack="1"/>
<pin id="753" dir="0" index="1" bw="2" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/6 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sel_tmp6_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="2" slack="1"/>
<pin id="758" dir="0" index="1" bw="1" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp6/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sel_tmp8_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="2" slack="1"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="or_cond_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="newSel_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="0"/>
<pin id="774" dir="0" index="1" bw="32" slack="1"/>
<pin id="775" dir="0" index="2" bw="32" slack="0"/>
<pin id="776" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/6 "/>
</bind>
</comp>

<comp id="780" class="1004" name="line_buf_1_3_2_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="1"/>
<pin id="783" dir="0" index="2" bw="32" slack="0"/>
<pin id="784" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_1_3_2/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="newSel2_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="0" index="2" bw="32" slack="1"/>
<pin id="792" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/6 "/>
</bind>
</comp>

<comp id="796" class="1004" name="line_buf_1_3_4_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="1" slack="0"/>
<pin id="798" dir="0" index="1" bw="32" slack="1"/>
<pin id="799" dir="0" index="2" bw="32" slack="0"/>
<pin id="800" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_1_3_4/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="line_buf_1_3_6_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="0" index="2" bw="32" slack="1"/>
<pin id="808" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_1_3_6/6 "/>
</bind>
</comp>

<comp id="812" class="1004" name="line_buf_1_3_7_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="1"/>
<pin id="815" dir="0" index="2" bw="32" slack="0"/>
<pin id="816" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_1_3_7/6 "/>
</bind>
</comp>

<comp id="820" class="1004" name="line_buf_1_3_9_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="0"/>
<pin id="823" dir="0" index="2" bw="32" slack="1"/>
<pin id="824" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_1_3_9/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="exitcond_flatten_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="3" slack="0"/>
<pin id="830" dir="0" index="1" bw="3" slack="0"/>
<pin id="831" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/8 "/>
</bind>
</comp>

<comp id="834" class="1004" name="indvar_flatten_next_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="3" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/8 "/>
</bind>
</comp>

<comp id="840" class="1004" name="exitcond_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="2" slack="0"/>
<pin id="842" dir="0" index="1" bw="1" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="846" class="1004" name="x3_mid2_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="0" index="2" bw="2" slack="0"/>
<pin id="850" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x3_mid2/8 "/>
</bind>
</comp>

<comp id="854" class="1004" name="y9_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="2" slack="0"/>
<pin id="857" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y9/8 "/>
</bind>
</comp>

<comp id="860" class="1004" name="tmp_2_mid2_v_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="0"/>
<pin id="862" dir="0" index="1" bw="2" slack="0"/>
<pin id="863" dir="0" index="2" bw="2" slack="0"/>
<pin id="864" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_2_mid2_v/8 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_7_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="2" slack="0"/>
<pin id="870" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/8 "/>
</bind>
</comp>

<comp id="872" class="1004" name="cond3_mid1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="2" slack="0"/>
<pin id="874" dir="0" index="1" bw="1" slack="0"/>
<pin id="875" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond3_mid1/8 "/>
</bind>
</comp>

<comp id="878" class="1004" name="cond2_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="2" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond2/8 "/>
</bind>
</comp>

<comp id="884" class="1004" name="cond3_mid2_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="0"/>
<pin id="886" dir="0" index="1" bw="1" slack="0"/>
<pin id="887" dir="0" index="2" bw="1" slack="0"/>
<pin id="888" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond3_mid2/8 "/>
</bind>
</comp>

<comp id="892" class="1004" name="x_3_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="1" slack="0"/>
<pin id="894" dir="0" index="1" bw="2" slack="0"/>
<pin id="895" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_3/8 "/>
</bind>
</comp>

<comp id="898" class="1004" name="cond1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="2" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond1/8 "/>
</bind>
</comp>

<comp id="904" class="1004" name="line_buf_load13_phi_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="4"/>
<pin id="907" dir="0" index="2" bw="32" slack="4"/>
<pin id="908" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_load13_phi/8 "/>
</bind>
</comp>

<comp id="912" class="1004" name="line_buf_load14_phi_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="1" slack="0"/>
<pin id="914" dir="0" index="1" bw="32" slack="2"/>
<pin id="915" dir="0" index="2" bw="32" slack="2"/>
<pin id="916" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_load14_phi/8 "/>
</bind>
</comp>

<comp id="920" class="1004" name="window_1_1_2_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="32" slack="0"/>
<pin id="923" dir="0" index="2" bw="32" slack="0"/>
<pin id="924" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_1_1_2/8 "/>
</bind>
</comp>

<comp id="928" class="1004" name="window_2_2_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="1" slack="0"/>
<pin id="930" dir="0" index="1" bw="32" slack="0"/>
<pin id="931" dir="0" index="2" bw="32" slack="0"/>
<pin id="932" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2/8 "/>
</bind>
</comp>

<comp id="936" class="1004" name="window_2_2_1_11_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="32" slack="0"/>
<pin id="939" dir="0" index="2" bw="32" slack="0"/>
<pin id="940" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_1_11/8 "/>
</bind>
</comp>

<comp id="944" class="1004" name="window_2_2_3_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="1" slack="0"/>
<pin id="946" dir="0" index="1" bw="32" slack="0"/>
<pin id="947" dir="0" index="2" bw="32" slack="0"/>
<pin id="948" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_3/8 "/>
</bind>
</comp>

<comp id="952" class="1004" name="window_2_2_4_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="0"/>
<pin id="955" dir="0" index="2" bw="32" slack="0"/>
<pin id="956" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_4/8 "/>
</bind>
</comp>

<comp id="960" class="1004" name="window_2_2_5_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="1" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="0"/>
<pin id="963" dir="0" index="2" bw="32" slack="0"/>
<pin id="964" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_5/8 "/>
</bind>
</comp>

<comp id="968" class="1004" name="window_2_2_6_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="0"/>
<pin id="970" dir="0" index="1" bw="32" slack="0"/>
<pin id="971" dir="0" index="2" bw="32" slack="0"/>
<pin id="972" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_6/8 "/>
</bind>
</comp>

<comp id="976" class="1004" name="window_2_2_7_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="1" slack="0"/>
<pin id="978" dir="0" index="1" bw="32" slack="0"/>
<pin id="979" dir="0" index="2" bw="32" slack="0"/>
<pin id="980" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_7/8 "/>
</bind>
</comp>

<comp id="984" class="1004" name="window_2_2_8_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="32" slack="0"/>
<pin id="987" dir="0" index="2" bw="32" slack="0"/>
<pin id="988" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="window_2_2_8/8 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_6_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="0"/>
<pin id="994" dir="0" index="1" bw="8" slack="6"/>
<pin id="995" dir="0" index="2" bw="3" slack="0"/>
<pin id="996" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="999" class="1004" name="StgValue_158_store_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="4" slack="0"/>
<pin id="1001" dir="0" index="1" bw="32" slack="0"/>
<pin id="1002" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_158/9 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_3_i_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="3" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i/10 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_5_i_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="3" slack="0"/>
<pin id="1012" dir="0" index="1" bw="3" slack="0"/>
<pin id="1013" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i/10 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="tmp_i_i_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="3" slack="0"/>
<pin id="1018" dir="0" index="1" bw="1" slack="0"/>
<pin id="1019" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/10 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="y_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="3" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/10 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="tmp_9_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="1" slack="0"/>
<pin id="1030" dir="0" index="1" bw="3" slack="0"/>
<pin id="1031" dir="0" index="2" bw="3" slack="0"/>
<pin id="1032" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/10 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="exitcond_flatten8_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="5" slack="0"/>
<pin id="1038" dir="0" index="1" bw="5" slack="0"/>
<pin id="1039" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/10 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="indvar_flatten_next7_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="5" slack="0"/>
<pin id="1044" dir="0" index="1" bw="1" slack="0"/>
<pin id="1045" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next7/10 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="exitcond2_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="3" slack="0"/>
<pin id="1050" dir="0" index="1" bw="3" slack="0"/>
<pin id="1051" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/10 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="x_assign_mid2_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="0"/>
<pin id="1056" dir="0" index="1" bw="1" slack="0"/>
<pin id="1057" dir="0" index="2" bw="3" slack="0"/>
<pin id="1058" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_assign_mid2/10 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp_3_i_mid1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="3" slack="0"/>
<pin id="1064" dir="0" index="1" bw="1" slack="0"/>
<pin id="1065" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i_mid1/10 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="tmp_3_i_mid2_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="1" slack="0"/>
<pin id="1070" dir="0" index="1" bw="1" slack="0"/>
<pin id="1071" dir="0" index="2" bw="1" slack="0"/>
<pin id="1072" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3_i_mid2/10 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="tmp_5_i_mid1_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="3" slack="0"/>
<pin id="1078" dir="0" index="1" bw="3" slack="0"/>
<pin id="1079" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_i_mid1/10 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="tmp_5_i_mid2_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="1" slack="0"/>
<pin id="1084" dir="0" index="1" bw="1" slack="0"/>
<pin id="1085" dir="0" index="2" bw="1" slack="0"/>
<pin id="1086" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5_i_mid2/10 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_i_i_mid1_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="3" slack="0"/>
<pin id="1092" dir="0" index="1" bw="1" slack="0"/>
<pin id="1093" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i_mid1/10 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="tmp_i_i_mid2_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="0"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="0" index="2" bw="1" slack="0"/>
<pin id="1100" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i_i_mid2/10 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="y_assign_1_mid1_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="3" slack="0"/>
<pin id="1106" dir="0" index="1" bw="3" slack="0"/>
<pin id="1107" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_assign_1_mid1/10 "/>
</bind>
</comp>

<comp id="1110" class="1004" name="y_assign_1_mid2_fu_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="0"/>
<pin id="1112" dir="0" index="1" bw="3" slack="0"/>
<pin id="1113" dir="0" index="2" bw="3" slack="0"/>
<pin id="1114" dir="1" index="3" bw="3" slack="10"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_1_mid2/10 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="tmp_10_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="3" slack="0"/>
<pin id="1121" dir="0" index="2" bw="3" slack="0"/>
<pin id="1122" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/10 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="tmp_i2_i_mid2_v_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="1" slack="0"/>
<pin id="1128" dir="0" index="1" bw="1" slack="0"/>
<pin id="1129" dir="0" index="2" bw="1" slack="0"/>
<pin id="1130" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_i2_i_mid2_v/10 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="y_assign_mid2_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="3" slack="0"/>
<pin id="1137" dir="0" index="2" bw="3" slack="0"/>
<pin id="1138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_assign_mid2/10 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="tmp_2_i_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="3" slack="0"/>
<pin id="1144" dir="0" index="1" bw="1" slack="0"/>
<pin id="1145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/10 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="tmp_4_i_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="3" slack="0"/>
<pin id="1150" dir="0" index="1" bw="3" slack="0"/>
<pin id="1151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/10 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="tmp1_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="1" slack="0"/>
<pin id="1156" dir="0" index="1" bw="1" slack="0"/>
<pin id="1157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp1/10 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="tmp2_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="0"/>
<pin id="1162" dir="0" index="1" bw="1" slack="0"/>
<pin id="1163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp2/10 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="p_i_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="0"/>
<pin id="1168" dir="0" index="1" bw="1" slack="0"/>
<pin id="1169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_i/10 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="tmp_9_i_i_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="3" slack="0"/>
<pin id="1174" dir="0" index="1" bw="1" slack="0"/>
<pin id="1175" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_i_i/10 "/>
</bind>
</comp>

<comp id="1178" class="1004" name="read_count_1_load_load_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="32" slack="1"/>
<pin id="1180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_count_1_load/10 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="tmp_15_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="28" slack="0"/>
<pin id="1183" dir="0" index="1" bw="32" slack="0"/>
<pin id="1184" dir="0" index="2" bw="4" slack="0"/>
<pin id="1185" dir="0" index="3" bw="6" slack="0"/>
<pin id="1186" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/10 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="icmp_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="28" slack="0"/>
<pin id="1193" dir="0" index="1" bw="1" slack="0"/>
<pin id="1194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/10 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="read_count_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="32" slack="0"/>
<pin id="1199" dir="0" index="1" bw="1" slack="0"/>
<pin id="1200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_count/10 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="StgValue_197_store_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="32" slack="0"/>
<pin id="1205" dir="0" index="1" bw="32" slack="1"/>
<pin id="1206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/10 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="x_4_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="3" slack="0"/>
<pin id="1210" dir="0" index="1" bw="1" slack="0"/>
<pin id="1211" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/10 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="window_0_0_read_as_1_load_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="2"/>
<pin id="1216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_read_as_1/11 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="window_0_0_load_load_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="2"/>
<pin id="1219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_0_load/11 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="window_0_1_load_1_load_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="2"/>
<pin id="1222" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load_1/11 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="window_1_0_read_as_1_load_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="32" slack="2"/>
<pin id="1225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_1_0_read_as_1/11 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="window_2_0_read_as_1_load_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="2"/>
<pin id="1228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_2_0_read_as_1/11 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="StgValue_214_store_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="0"/>
<pin id="1231" dir="0" index="1" bw="32" slack="2"/>
<pin id="1232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_214/11 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="StgValue_215_store_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="0"/>
<pin id="1236" dir="0" index="1" bw="32" slack="2"/>
<pin id="1237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_215/11 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="StgValue_216_store_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="32" slack="0"/>
<pin id="1241" dir="0" index="1" bw="32" slack="2"/>
<pin id="1242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_216/11 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="StgValue_217_store_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="0"/>
<pin id="1246" dir="0" index="1" bw="32" slack="2"/>
<pin id="1247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_217/11 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="window_0_1_load_load_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="2"/>
<pin id="1251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_0_1_load/11 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="tmp_8_i_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="8" slack="0"/>
<pin id="1254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i/11 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="grp_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="0"/>
<pin id="1258" dir="0" index="1" bw="8" slack="0"/>
<pin id="1259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_i/11 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="tmp_8_0_1_i_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="8" slack="0"/>
<pin id="1264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_0_1_i/11 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="grp_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="0"/>
<pin id="1268" dir="0" index="1" bw="8" slack="0"/>
<pin id="1269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_0_1_i/11 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="tmp_8_0_2_i_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="8" slack="0"/>
<pin id="1274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_0_2_i/11 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="grp_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="0"/>
<pin id="1278" dir="0" index="1" bw="8" slack="0"/>
<pin id="1279" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_0_2_i/11 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="tmp_8_1_i_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="0"/>
<pin id="1284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1_i/11 "/>
</bind>
</comp>

<comp id="1286" class="1004" name="grp_fu_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="32" slack="0"/>
<pin id="1288" dir="0" index="1" bw="8" slack="0"/>
<pin id="1289" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_1_i/11 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="tmp_8_1_1_i_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="0"/>
<pin id="1294" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1_1_i/11 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="grp_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="32" slack="0"/>
<pin id="1298" dir="0" index="1" bw="8" slack="0"/>
<pin id="1299" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_1_1_i/11 "/>
</bind>
</comp>

<comp id="1302" class="1004" name="tmp_8_1_2_i_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="8" slack="0"/>
<pin id="1304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_1_2_i/11 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="grp_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="0"/>
<pin id="1308" dir="0" index="1" bw="8" slack="0"/>
<pin id="1309" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_1_2_i/11 "/>
</bind>
</comp>

<comp id="1312" class="1004" name="tmp_8_2_i_fu_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="8" slack="0"/>
<pin id="1314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2_i/11 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="grp_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="32" slack="0"/>
<pin id="1318" dir="0" index="1" bw="8" slack="0"/>
<pin id="1319" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_2_i/11 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="tmp_8_2_1_i_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="0"/>
<pin id="1324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2_1_i/11 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="grp_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="0"/>
<pin id="1328" dir="0" index="1" bw="8" slack="0"/>
<pin id="1329" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_2_1_i/11 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="tmp_8_2_2_i_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="0"/>
<pin id="1334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_2_2_i/11 "/>
</bind>
</comp>

<comp id="1336" class="1004" name="grp_fu_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="32" slack="0"/>
<pin id="1338" dir="0" index="1" bw="8" slack="0"/>
<pin id="1339" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_9_2_2_i/11 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="line_buf_0_3_5_loa_load_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="2"/>
<pin id="1344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buf_0_3_5_loa/11 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="line_buf_0_3_8_loa_load_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="2"/>
<pin id="1347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buf_0_3_8_loa/11 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="tmp_14_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="3" slack="1"/>
<pin id="1350" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/11 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="right_0_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="32" slack="0"/>
<pin id="1353" dir="0" index="1" bw="32" slack="0"/>
<pin id="1354" dir="0" index="2" bw="32" slack="0"/>
<pin id="1355" dir="0" index="3" bw="32" slack="0"/>
<pin id="1356" dir="0" index="4" bw="32" slack="0"/>
<pin id="1357" dir="0" index="5" bw="2" slack="0"/>
<pin id="1358" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="right_0/11 "/>
</bind>
</comp>

<comp id="1365" class="1004" name="line_buf_0_3_15_fu_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="32" slack="0"/>
<pin id="1367" dir="0" index="1" bw="32" slack="0"/>
<pin id="1368" dir="0" index="2" bw="32" slack="0"/>
<pin id="1369" dir="0" index="3" bw="32" slack="0"/>
<pin id="1370" dir="0" index="4" bw="32" slack="0"/>
<pin id="1371" dir="0" index="5" bw="2" slack="0"/>
<pin id="1372" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="line_buf_0_3_15/11 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="sel_tmp2_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="2" slack="0"/>
<pin id="1381" dir="0" index="1" bw="2" slack="0"/>
<pin id="1382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/11 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="sel_tmp3_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="2" slack="0"/>
<pin id="1387" dir="0" index="1" bw="1" slack="0"/>
<pin id="1388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp3/11 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="sel_tmp4_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="2" slack="0"/>
<pin id="1393" dir="0" index="1" bw="1" slack="0"/>
<pin id="1394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/11 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="or_cond2_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="1" slack="0"/>
<pin id="1399" dir="0" index="1" bw="1" slack="0"/>
<pin id="1400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/11 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="newSel4_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="1" slack="0"/>
<pin id="1405" dir="0" index="1" bw="32" slack="0"/>
<pin id="1406" dir="0" index="2" bw="32" slack="0"/>
<pin id="1407" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel4/11 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="line_buf_0_3_6_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="1" slack="0"/>
<pin id="1413" dir="0" index="1" bw="32" slack="0"/>
<pin id="1414" dir="0" index="2" bw="32" slack="0"/>
<pin id="1415" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_0_3_6/11 "/>
</bind>
</comp>

<comp id="1419" class="1004" name="newSel6_fu_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="1" slack="0"/>
<pin id="1421" dir="0" index="1" bw="32" slack="0"/>
<pin id="1422" dir="0" index="2" bw="32" slack="0"/>
<pin id="1423" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel6/11 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="line_buf_0_3_7_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="1" slack="0"/>
<pin id="1429" dir="0" index="1" bw="32" slack="0"/>
<pin id="1430" dir="0" index="2" bw="32" slack="0"/>
<pin id="1431" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_0_3_7/11 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="line_buf_0_3_9_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="1" slack="0"/>
<pin id="1437" dir="0" index="1" bw="32" slack="0"/>
<pin id="1438" dir="0" index="2" bw="32" slack="0"/>
<pin id="1439" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_0_3_9/11 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="line_buf_0_3_13_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="1" slack="0"/>
<pin id="1445" dir="0" index="1" bw="32" slack="0"/>
<pin id="1446" dir="0" index="2" bw="32" slack="0"/>
<pin id="1447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_0_3_13/11 "/>
</bind>
</comp>

<comp id="1451" class="1004" name="line_buf_0_3_14_fu_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="1" slack="0"/>
<pin id="1453" dir="0" index="1" bw="32" slack="0"/>
<pin id="1454" dir="0" index="2" bw="32" slack="0"/>
<pin id="1455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_0_3_14/11 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="StgValue_273_store_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="32" slack="0"/>
<pin id="1461" dir="0" index="1" bw="32" slack="2"/>
<pin id="1462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_273/11 "/>
</bind>
</comp>

<comp id="1464" class="1004" name="StgValue_274_store_fu_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="0"/>
<pin id="1466" dir="0" index="1" bw="32" slack="2"/>
<pin id="1467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_274/11 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="StgValue_275_store_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="0"/>
<pin id="1471" dir="0" index="1" bw="32" slack="2"/>
<pin id="1472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_275/11 "/>
</bind>
</comp>

<comp id="1474" class="1004" name="newSel8_fu_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="1" slack="0"/>
<pin id="1476" dir="0" index="1" bw="32" slack="0"/>
<pin id="1477" dir="0" index="2" bw="32" slack="0"/>
<pin id="1478" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel8/11 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="line_buf_1_3_11_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="1" slack="0"/>
<pin id="1484" dir="0" index="1" bw="32" slack="0"/>
<pin id="1485" dir="0" index="2" bw="32" slack="0"/>
<pin id="1486" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_1_3_11/11 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="newSel1_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="1" slack="0"/>
<pin id="1492" dir="0" index="1" bw="32" slack="0"/>
<pin id="1493" dir="0" index="2" bw="32" slack="0"/>
<pin id="1494" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/11 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="line_buf_1_3_12_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="1" slack="0"/>
<pin id="1500" dir="0" index="1" bw="32" slack="0"/>
<pin id="1501" dir="0" index="2" bw="32" slack="0"/>
<pin id="1502" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_1_3_12/11 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="line_buf_1_3_14_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="1" slack="0"/>
<pin id="1508" dir="0" index="1" bw="32" slack="0"/>
<pin id="1509" dir="0" index="2" bw="32" slack="0"/>
<pin id="1510" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_1_3_14/11 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="line_buf_1_3_15_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="1" slack="0"/>
<pin id="1516" dir="0" index="1" bw="32" slack="0"/>
<pin id="1517" dir="0" index="2" bw="32" slack="0"/>
<pin id="1518" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_1_3_15/11 "/>
</bind>
</comp>

<comp id="1522" class="1004" name="line_buf_1_3_16_fu_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="1" slack="0"/>
<pin id="1524" dir="0" index="1" bw="32" slack="0"/>
<pin id="1525" dir="0" index="2" bw="32" slack="0"/>
<pin id="1526" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_buf_1_3_16/11 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="tmp_1_i_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="8" slack="2"/>
<pin id="1532" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/13 "/>
</bind>
</comp>

<comp id="1533" class="1004" name="result_3_i_fu_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="32" slack="0"/>
<pin id="1535" dir="0" index="1" bw="8" slack="0"/>
<pin id="1536" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_i/13 "/>
</bind>
</comp>

<comp id="1539" class="1004" name="or_cond1_i_i_fu_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="1" slack="4"/>
<pin id="1541" dir="0" index="1" bw="1" slack="4"/>
<pin id="1542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1_i_i/14 "/>
</bind>
</comp>

<comp id="1543" class="1004" name="result_2_i_fu_1543">
<pin_list>
<pin id="1544" dir="0" index="0" bw="1" slack="0"/>
<pin id="1545" dir="0" index="1" bw="32" slack="1"/>
<pin id="1546" dir="0" index="2" bw="1" slack="0"/>
<pin id="1547" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_i/14 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="tmp_0_1_i_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="8" slack="3"/>
<pin id="1552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_0_1_i/14 "/>
</bind>
</comp>

<comp id="1553" class="1004" name="tmp3_fu_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="32" slack="0"/>
<pin id="1555" dir="0" index="1" bw="8" slack="0"/>
<pin id="1556" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/14 "/>
</bind>
</comp>

<comp id="1559" class="1004" name="result_3_0_1_i_fu_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="32" slack="0"/>
<pin id="1561" dir="0" index="1" bw="32" slack="1"/>
<pin id="1562" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_0_1_i/14 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="result_2_0_1_i_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="1" slack="5"/>
<pin id="1566" dir="0" index="1" bw="32" slack="1"/>
<pin id="1567" dir="0" index="2" bw="1" slack="0"/>
<pin id="1568" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_0_1_i/15 "/>
</bind>
</comp>

<comp id="1570" class="1004" name="x_assign_1_fu_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="3" slack="5"/>
<pin id="1572" dir="0" index="1" bw="1" slack="0"/>
<pin id="1573" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_assign_1/15 "/>
</bind>
</comp>

<comp id="1575" class="1004" name="tmp_11_fu_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="1" slack="0"/>
<pin id="1577" dir="0" index="1" bw="3" slack="0"/>
<pin id="1578" dir="0" index="2" bw="3" slack="0"/>
<pin id="1579" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/15 "/>
</bind>
</comp>

<comp id="1583" class="1004" name="rev_fu_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="1" slack="0"/>
<pin id="1585" dir="0" index="1" bw="1" slack="0"/>
<pin id="1586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/15 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="p_i2_i_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="1" slack="5"/>
<pin id="1591" dir="0" index="1" bw="1" slack="0"/>
<pin id="1592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_i2_i/15 "/>
</bind>
</comp>

<comp id="1594" class="1004" name="tmp_0_2_i_fu_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="8" slack="4"/>
<pin id="1596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_0_2_i/15 "/>
</bind>
</comp>

<comp id="1597" class="1004" name="tmp4_fu_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="32" slack="0"/>
<pin id="1599" dir="0" index="1" bw="8" slack="0"/>
<pin id="1600" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/15 "/>
</bind>
</comp>

<comp id="1603" class="1004" name="result_3_0_2_i_fu_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="32" slack="0"/>
<pin id="1605" dir="0" index="1" bw="32" slack="2"/>
<pin id="1606" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_0_2_i/15 "/>
</bind>
</comp>

<comp id="1608" class="1004" name="result_2_0_2_i_fu_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="1" slack="0"/>
<pin id="1610" dir="0" index="1" bw="32" slack="0"/>
<pin id="1611" dir="0" index="2" bw="32" slack="0"/>
<pin id="1612" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_0_2_i/15 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="tmp_1_i_13_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="8" slack="5"/>
<pin id="1618" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_13/16 "/>
</bind>
</comp>

<comp id="1619" class="1004" name="tmp5_fu_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="32" slack="1"/>
<pin id="1621" dir="0" index="1" bw="8" slack="0"/>
<pin id="1622" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/16 "/>
</bind>
</comp>

<comp id="1624" class="1004" name="result_3_1_i_fu_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="32" slack="0"/>
<pin id="1626" dir="0" index="1" bw="32" slack="3"/>
<pin id="1627" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_1_i/16 "/>
</bind>
</comp>

<comp id="1629" class="1004" name="result_2_1_i_fu_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="1" slack="6"/>
<pin id="1631" dir="0" index="1" bw="32" slack="0"/>
<pin id="1632" dir="0" index="2" bw="32" slack="1"/>
<pin id="1633" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_1_i/16 "/>
</bind>
</comp>

<comp id="1635" class="1004" name="tmp_1_1_i_fu_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="8" slack="6"/>
<pin id="1637" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_1_i/17 "/>
</bind>
</comp>

<comp id="1638" class="1004" name="tmp6_fu_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="32" slack="1"/>
<pin id="1640" dir="0" index="1" bw="8" slack="0"/>
<pin id="1641" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/17 "/>
</bind>
</comp>

<comp id="1643" class="1004" name="result_3_1_1_i_fu_1643">
<pin_list>
<pin id="1644" dir="0" index="0" bw="32" slack="0"/>
<pin id="1645" dir="0" index="1" bw="32" slack="4"/>
<pin id="1646" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_1_1_i/17 "/>
</bind>
</comp>

<comp id="1648" class="1004" name="tmp_1_2_i_fu_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="8" slack="6"/>
<pin id="1650" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_2_i/17 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="tmp7_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="32" slack="0"/>
<pin id="1653" dir="0" index="1" bw="8" slack="0"/>
<pin id="1654" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/17 "/>
</bind>
</comp>

<comp id="1657" class="1004" name="result_3_1_2_i_fu_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="32" slack="0"/>
<pin id="1659" dir="0" index="1" bw="32" slack="4"/>
<pin id="1660" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_1_2_i/17 "/>
</bind>
</comp>

<comp id="1662" class="1004" name="tmp_i2_i_mid2_fu_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="1" slack="8"/>
<pin id="1664" dir="0" index="1" bw="1" slack="0"/>
<pin id="1665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_i2_i_mid2/18 "/>
</bind>
</comp>

<comp id="1667" class="1004" name="tmp_8_fu_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="3" slack="8"/>
<pin id="1669" dir="0" index="1" bw="3" slack="3"/>
<pin id="1670" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/18 "/>
</bind>
</comp>

<comp id="1671" class="1004" name="tmp_12_fu_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="1" slack="0"/>
<pin id="1673" dir="0" index="1" bw="3" slack="0"/>
<pin id="1674" dir="0" index="2" bw="3" slack="0"/>
<pin id="1675" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/18 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="result_2_1_2_i_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="1" slack="0"/>
<pin id="1681" dir="0" index="1" bw="32" slack="1"/>
<pin id="1682" dir="0" index="2" bw="32" slack="1"/>
<pin id="1683" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_1_2_i/18 "/>
</bind>
</comp>

<comp id="1685" class="1004" name="or_cond1_i6_i_fu_1685">
<pin_list>
<pin id="1686" dir="0" index="0" bw="1" slack="8"/>
<pin id="1687" dir="0" index="1" bw="1" slack="0"/>
<pin id="1688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond1_i6_i/18 "/>
</bind>
</comp>

<comp id="1690" class="1004" name="tmp_2_i_14_fu_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="8" slack="7"/>
<pin id="1692" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_i_14/18 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="tmp8_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="32" slack="0"/>
<pin id="1695" dir="0" index="1" bw="8" slack="0"/>
<pin id="1696" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/18 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="result_3_2_i_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="32" slack="0"/>
<pin id="1701" dir="0" index="1" bw="32" slack="5"/>
<pin id="1702" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_2_i/18 "/>
</bind>
</comp>

<comp id="1704" class="1004" name="result_2_2_i_fu_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="1" slack="0"/>
<pin id="1706" dir="0" index="1" bw="32" slack="0"/>
<pin id="1707" dir="0" index="2" bw="32" slack="0"/>
<pin id="1708" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_2_i/18 "/>
</bind>
</comp>

<comp id="1712" class="1004" name="tmp_2_1_i_fu_1712">
<pin_list>
<pin id="1713" dir="0" index="0" bw="8" slack="8"/>
<pin id="1714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_1_i/19 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="tmp9_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="32" slack="1"/>
<pin id="1717" dir="0" index="1" bw="8" slack="0"/>
<pin id="1718" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/19 "/>
</bind>
</comp>

<comp id="1720" class="1004" name="result_3_2_1_i_fu_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="32" slack="0"/>
<pin id="1722" dir="0" index="1" bw="32" slack="6"/>
<pin id="1723" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_2_1_i/19 "/>
</bind>
</comp>

<comp id="1725" class="1004" name="result_2_2_1_i_fu_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="1" slack="9"/>
<pin id="1727" dir="0" index="1" bw="32" slack="1"/>
<pin id="1728" dir="0" index="2" bw="32" slack="0"/>
<pin id="1729" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_2_2_1_i/19 "/>
</bind>
</comp>

<comp id="1731" class="1004" name="tmp_s_fu_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="3" slack="10"/>
<pin id="1733" dir="0" index="1" bw="3" slack="5"/>
<pin id="1734" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/20 "/>
</bind>
</comp>

<comp id="1735" class="1004" name="tmp_13_fu_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="1" slack="0"/>
<pin id="1737" dir="0" index="1" bw="3" slack="0"/>
<pin id="1738" dir="0" index="2" bw="3" slack="0"/>
<pin id="1739" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/20 "/>
</bind>
</comp>

<comp id="1743" class="1004" name="tmp_2_2_i_fu_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="8" slack="9"/>
<pin id="1745" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_2_i/20 "/>
</bind>
</comp>

<comp id="1746" class="1004" name="tmp10_fu_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="32" slack="1"/>
<pin id="1748" dir="0" index="1" bw="8" slack="0"/>
<pin id="1749" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp10/20 "/>
</bind>
</comp>

<comp id="1751" class="1004" name="result_3_2_2_i_fu_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="32" slack="0"/>
<pin id="1753" dir="0" index="1" bw="32" slack="7"/>
<pin id="1754" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_3_2_2_i/20 "/>
</bind>
</comp>

<comp id="1756" class="1004" name="tmp_data_V_fu_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="1" slack="0"/>
<pin id="1758" dir="0" index="1" bw="32" slack="1"/>
<pin id="1759" dir="0" index="2" bw="32" slack="0"/>
<pin id="1760" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V/20 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="ctrl_read_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="8" slack="6"/>
<pin id="1766" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="ctrl_read "/>
</bind>
</comp>

<comp id="1769" class="1005" name="exitcond1_reg_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="1" slack="1"/>
<pin id="1771" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="cond_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="1" slack="1"/>
<pin id="1775" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="1779" class="1005" name="x_1_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="3" slack="0"/>
<pin id="1781" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="1784" class="1005" name="line_buf_0_3_1_reg_1784">
<pin_list>
<pin id="1785" dir="0" index="0" bw="32" slack="1"/>
<pin id="1786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_0_3_1 "/>
</bind>
</comp>

<comp id="1789" class="1005" name="line_buf_0_3_4_reg_1789">
<pin_list>
<pin id="1790" dir="0" index="0" bw="32" slack="1"/>
<pin id="1791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_0_3_4 "/>
</bind>
</comp>

<comp id="1794" class="1005" name="exitcond4_reg_1794">
<pin_list>
<pin id="1795" dir="0" index="0" bw="1" slack="1"/>
<pin id="1796" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="1798" class="1005" name="x_2_reg_1798">
<pin_list>
<pin id="1799" dir="0" index="0" bw="3" slack="0"/>
<pin id="1800" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="1803" class="1005" name="tmp_5_reg_1803">
<pin_list>
<pin id="1804" dir="0" index="0" bw="2" slack="1"/>
<pin id="1805" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1810" class="1005" name="line_buf_1_3_2_reg_1810">
<pin_list>
<pin id="1811" dir="0" index="0" bw="32" slack="1"/>
<pin id="1812" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_3_2 "/>
</bind>
</comp>

<comp id="1815" class="1005" name="line_buf_1_3_4_reg_1815">
<pin_list>
<pin id="1816" dir="0" index="0" bw="32" slack="1"/>
<pin id="1817" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_3_4 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="line_buf_1_3_7_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="32" slack="1"/>
<pin id="1822" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_3_7 "/>
</bind>
</comp>

<comp id="1825" class="1005" name="line_buf_1_3_9_reg_1825">
<pin_list>
<pin id="1826" dir="0" index="0" bw="32" slack="1"/>
<pin id="1827" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_1_3_9 "/>
</bind>
</comp>

<comp id="1833" class="1005" name="indvar_flatten_next_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="3" slack="0"/>
<pin id="1835" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1838" class="1005" name="tmp_2_mid2_v_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="2" slack="0"/>
<pin id="1840" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_2_mid2_v "/>
</bind>
</comp>

<comp id="1843" class="1005" name="x_3_reg_1843">
<pin_list>
<pin id="1844" dir="0" index="0" bw="2" slack="0"/>
<pin id="1845" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="x_3 "/>
</bind>
</comp>

<comp id="1848" class="1005" name="window_2_2_5_reg_1848">
<pin_list>
<pin id="1849" dir="0" index="0" bw="32" slack="0"/>
<pin id="1850" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_2_5 "/>
</bind>
</comp>

<comp id="1853" class="1005" name="window_2_2_6_reg_1853">
<pin_list>
<pin id="1854" dir="0" index="0" bw="32" slack="0"/>
<pin id="1855" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_2_6 "/>
</bind>
</comp>

<comp id="1858" class="1005" name="window_2_2_7_reg_1858">
<pin_list>
<pin id="1859" dir="0" index="0" bw="32" slack="0"/>
<pin id="1860" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_2_7 "/>
</bind>
</comp>

<comp id="1863" class="1005" name="window_2_2_8_reg_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="32" slack="0"/>
<pin id="1865" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="window_2_2_8 "/>
</bind>
</comp>

<comp id="1868" class="1005" name="window_0_0_read_as_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="32" slack="2"/>
<pin id="1870" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0_read_as "/>
</bind>
</comp>

<comp id="1874" class="1005" name="window_0_0_reg_1874">
<pin_list>
<pin id="1875" dir="0" index="0" bw="32" slack="2"/>
<pin id="1876" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_0 "/>
</bind>
</comp>

<comp id="1880" class="1005" name="window_0_1_reg_1880">
<pin_list>
<pin id="1881" dir="0" index="0" bw="32" slack="2"/>
<pin id="1882" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_0_1 "/>
</bind>
</comp>

<comp id="1887" class="1005" name="window_1_0_read_as_reg_1887">
<pin_list>
<pin id="1888" dir="0" index="0" bw="32" slack="2"/>
<pin id="1889" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_1_0_read_as "/>
</bind>
</comp>

<comp id="1893" class="1005" name="window_2_0_read_as_reg_1893">
<pin_list>
<pin id="1894" dir="0" index="0" bw="32" slack="2"/>
<pin id="1895" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="window_2_0_read_as "/>
</bind>
</comp>

<comp id="1899" class="1005" name="line_buf_0_3_5_reg_1899">
<pin_list>
<pin id="1900" dir="0" index="0" bw="32" slack="2"/>
<pin id="1901" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="line_buf_0_3_5 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="line_buf_0_3_8_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="32" slack="2"/>
<pin id="1907" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="line_buf_0_3_8 "/>
</bind>
</comp>

<comp id="1911" class="1005" name="read_count_1_reg_1911">
<pin_list>
<pin id="1912" dir="0" index="0" bw="32" slack="0"/>
<pin id="1913" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_count_1 "/>
</bind>
</comp>

<comp id="1918" class="1005" name="tmp_6_reg_1918">
<pin_list>
<pin id="1919" dir="0" index="0" bw="1" slack="1"/>
<pin id="1920" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1922" class="1005" name="exitcond_flatten8_reg_1922">
<pin_list>
<pin id="1923" dir="0" index="0" bw="1" slack="1"/>
<pin id="1924" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1926" class="1005" name="indvar_flatten_next7_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="5" slack="0"/>
<pin id="1928" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1931" class="1005" name="x_assign_mid2_reg_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="3" slack="1"/>
<pin id="1933" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_mid2 "/>
</bind>
</comp>

<comp id="1937" class="1005" name="tmp_i_i_mid2_reg_1937">
<pin_list>
<pin id="1938" dir="0" index="0" bw="1" slack="1"/>
<pin id="1939" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_i_i_mid2 "/>
</bind>
</comp>

<comp id="1944" class="1005" name="y_assign_1_mid2_reg_1944">
<pin_list>
<pin id="1945" dir="0" index="0" bw="3" slack="10"/>
<pin id="1946" dir="1" index="1" bw="3" slack="10"/>
</pin_list>
<bind>
<opset="y_assign_1_mid2 "/>
</bind>
</comp>

<comp id="1949" class="1005" name="tmp_i2_i_mid2_v_reg_1949">
<pin_list>
<pin id="1950" dir="0" index="0" bw="1" slack="1"/>
<pin id="1951" dir="1" index="1" bw="1" slack="8"/>
</pin_list>
<bind>
<opset="tmp_i2_i_mid2_v "/>
</bind>
</comp>

<comp id="1955" class="1005" name="y_assign_mid2_reg_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="3" slack="0"/>
<pin id="1957" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_assign_mid2 "/>
</bind>
</comp>

<comp id="1961" class="1005" name="p_i_reg_1961">
<pin_list>
<pin id="1962" dir="0" index="0" bw="1" slack="1"/>
<pin id="1963" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_i "/>
</bind>
</comp>

<comp id="1965" class="1005" name="tmp_9_i_i_reg_1965">
<pin_list>
<pin id="1966" dir="0" index="0" bw="1" slack="1"/>
<pin id="1967" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9_i_i "/>
</bind>
</comp>

<comp id="1972" class="1005" name="icmp_reg_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="1" slack="1"/>
<pin id="1974" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1976" class="1005" name="x_4_reg_1976">
<pin_list>
<pin id="1977" dir="0" index="0" bw="3" slack="0"/>
<pin id="1978" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_4 "/>
</bind>
</comp>

<comp id="1981" class="1005" name="window_0_0_read_as_1_reg_1981">
<pin_list>
<pin id="1982" dir="0" index="0" bw="32" slack="1"/>
<pin id="1983" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_0_read_as_1 "/>
</bind>
</comp>

<comp id="1986" class="1005" name="window_0_0_load_reg_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="32" slack="1"/>
<pin id="1988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_0_load "/>
</bind>
</comp>

<comp id="1991" class="1005" name="window_1_0_read_as_1_reg_1991">
<pin_list>
<pin id="1992" dir="0" index="0" bw="32" slack="1"/>
<pin id="1993" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_1_0_read_as_1 "/>
</bind>
</comp>

<comp id="1996" class="1005" name="window_2_0_read_as_1_reg_1996">
<pin_list>
<pin id="1997" dir="0" index="0" bw="32" slack="1"/>
<pin id="1998" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_2_0_read_as_1 "/>
</bind>
</comp>

<comp id="2001" class="1005" name="window_0_1_load_reg_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="32" slack="1"/>
<pin id="2003" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="window_0_1_load "/>
</bind>
</comp>

<comp id="2006" class="1005" name="bias_0_read_reg_2006">
<pin_list>
<pin id="2007" dir="0" index="0" bw="8" slack="2"/>
<pin id="2008" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="bias_0_read "/>
</bind>
</comp>

<comp id="2011" class="1005" name="bias_1_read_reg_2011">
<pin_list>
<pin id="2012" dir="0" index="0" bw="8" slack="3"/>
<pin id="2013" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="bias_1_read "/>
</bind>
</comp>

<comp id="2016" class="1005" name="bias_2_read_reg_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="8" slack="4"/>
<pin id="2018" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="bias_2_read "/>
</bind>
</comp>

<comp id="2021" class="1005" name="bias_3_read_reg_2021">
<pin_list>
<pin id="2022" dir="0" index="0" bw="8" slack="5"/>
<pin id="2023" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="bias_3_read "/>
</bind>
</comp>

<comp id="2026" class="1005" name="bias_4_read_reg_2026">
<pin_list>
<pin id="2027" dir="0" index="0" bw="8" slack="6"/>
<pin id="2028" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="bias_4_read "/>
</bind>
</comp>

<comp id="2031" class="1005" name="bias_5_read_reg_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="8" slack="6"/>
<pin id="2033" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="bias_5_read "/>
</bind>
</comp>

<comp id="2036" class="1005" name="bias_6_read_reg_2036">
<pin_list>
<pin id="2037" dir="0" index="0" bw="8" slack="7"/>
<pin id="2038" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="bias_6_read "/>
</bind>
</comp>

<comp id="2041" class="1005" name="bias_7_read_reg_2041">
<pin_list>
<pin id="2042" dir="0" index="0" bw="8" slack="8"/>
<pin id="2043" dir="1" index="1" bw="8" slack="8"/>
</pin_list>
<bind>
<opset="bias_7_read "/>
</bind>
</comp>

<comp id="2046" class="1005" name="bias_8_read_reg_2046">
<pin_list>
<pin id="2047" dir="0" index="0" bw="8" slack="9"/>
<pin id="2048" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="bias_8_read "/>
</bind>
</comp>

<comp id="2051" class="1005" name="tmp_8_i_reg_2051">
<pin_list>
<pin id="2052" dir="0" index="0" bw="32" slack="1"/>
<pin id="2053" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="2056" class="1005" name="tmp_8_0_1_i_reg_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="32" slack="1"/>
<pin id="2058" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_0_1_i "/>
</bind>
</comp>

<comp id="2061" class="1005" name="tmp_8_0_2_i_reg_2061">
<pin_list>
<pin id="2062" dir="0" index="0" bw="32" slack="1"/>
<pin id="2063" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_0_2_i "/>
</bind>
</comp>

<comp id="2066" class="1005" name="tmp_8_1_i_reg_2066">
<pin_list>
<pin id="2067" dir="0" index="0" bw="32" slack="1"/>
<pin id="2068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_i "/>
</bind>
</comp>

<comp id="2071" class="1005" name="tmp_8_1_1_i_reg_2071">
<pin_list>
<pin id="2072" dir="0" index="0" bw="32" slack="1"/>
<pin id="2073" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_1_i "/>
</bind>
</comp>

<comp id="2076" class="1005" name="tmp_8_1_2_i_reg_2076">
<pin_list>
<pin id="2077" dir="0" index="0" bw="32" slack="1"/>
<pin id="2078" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_1_2_i "/>
</bind>
</comp>

<comp id="2081" class="1005" name="tmp_8_2_i_reg_2081">
<pin_list>
<pin id="2082" dir="0" index="0" bw="32" slack="1"/>
<pin id="2083" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2_i "/>
</bind>
</comp>

<comp id="2086" class="1005" name="tmp_8_2_1_i_reg_2086">
<pin_list>
<pin id="2087" dir="0" index="0" bw="32" slack="1"/>
<pin id="2088" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2_1_i "/>
</bind>
</comp>

<comp id="2091" class="1005" name="tmp_8_2_2_i_reg_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="32" slack="1"/>
<pin id="2093" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_2_2_i "/>
</bind>
</comp>

<comp id="2096" class="1005" name="line_buf_0_3_15_reg_2096">
<pin_list>
<pin id="2097" dir="0" index="0" bw="32" slack="0"/>
<pin id="2098" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="line_buf_0_3_15 "/>
</bind>
</comp>

<comp id="2101" class="1005" name="line_buf_0_3_6_reg_2101">
<pin_list>
<pin id="2102" dir="0" index="0" bw="32" slack="0"/>
<pin id="2103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="line_buf_0_3_6 "/>
</bind>
</comp>

<comp id="2106" class="1005" name="line_buf_0_3_7_reg_2106">
<pin_list>
<pin id="2107" dir="0" index="0" bw="32" slack="0"/>
<pin id="2108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="line_buf_0_3_7 "/>
</bind>
</comp>

<comp id="2111" class="1005" name="line_buf_1_3_11_reg_2111">
<pin_list>
<pin id="2112" dir="0" index="0" bw="32" slack="0"/>
<pin id="2113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="line_buf_1_3_11 "/>
</bind>
</comp>

<comp id="2116" class="1005" name="line_buf_1_3_12_reg_2116">
<pin_list>
<pin id="2117" dir="0" index="0" bw="32" slack="0"/>
<pin id="2118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="line_buf_1_3_12 "/>
</bind>
</comp>

<comp id="2121" class="1005" name="line_buf_1_3_15_reg_2121">
<pin_list>
<pin id="2122" dir="0" index="0" bw="32" slack="0"/>
<pin id="2123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="line_buf_1_3_15 "/>
</bind>
</comp>

<comp id="2126" class="1005" name="line_buf_1_3_16_reg_2126">
<pin_list>
<pin id="2127" dir="0" index="0" bw="32" slack="0"/>
<pin id="2128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="line_buf_1_3_16 "/>
</bind>
</comp>

<comp id="2131" class="1005" name="result_3_i_reg_2131">
<pin_list>
<pin id="2132" dir="0" index="0" bw="32" slack="1"/>
<pin id="2133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_3_i "/>
</bind>
</comp>

<comp id="2136" class="1005" name="tmp_9_0_1_i_reg_2136">
<pin_list>
<pin id="2137" dir="0" index="0" bw="32" slack="1"/>
<pin id="2138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9_0_1_i "/>
</bind>
</comp>

<comp id="2141" class="1005" name="tmp_9_0_2_i_reg_2141">
<pin_list>
<pin id="2142" dir="0" index="0" bw="32" slack="2"/>
<pin id="2143" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9_0_2_i "/>
</bind>
</comp>

<comp id="2146" class="1005" name="tmp_9_1_i_reg_2146">
<pin_list>
<pin id="2147" dir="0" index="0" bw="32" slack="3"/>
<pin id="2148" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_9_1_i "/>
</bind>
</comp>

<comp id="2151" class="1005" name="tmp_9_1_1_i_reg_2151">
<pin_list>
<pin id="2152" dir="0" index="0" bw="32" slack="4"/>
<pin id="2153" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9_1_1_i "/>
</bind>
</comp>

<comp id="2156" class="1005" name="tmp_9_1_2_i_reg_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="32" slack="4"/>
<pin id="2158" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_9_1_2_i "/>
</bind>
</comp>

<comp id="2161" class="1005" name="tmp_9_2_i_reg_2161">
<pin_list>
<pin id="2162" dir="0" index="0" bw="32" slack="5"/>
<pin id="2163" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_9_2_i "/>
</bind>
</comp>

<comp id="2166" class="1005" name="tmp_9_2_1_i_reg_2166">
<pin_list>
<pin id="2167" dir="0" index="0" bw="32" slack="6"/>
<pin id="2168" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_9_2_1_i "/>
</bind>
</comp>

<comp id="2171" class="1005" name="tmp_9_2_2_i_reg_2171">
<pin_list>
<pin id="2172" dir="0" index="0" bw="32" slack="7"/>
<pin id="2173" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_9_2_2_i "/>
</bind>
</comp>

<comp id="2176" class="1005" name="result_3_0_1_i_reg_2176">
<pin_list>
<pin id="2177" dir="0" index="0" bw="32" slack="1"/>
<pin id="2178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_3_0_1_i "/>
</bind>
</comp>

<comp id="2181" class="1005" name="x_assign_1_reg_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="3" slack="3"/>
<pin id="2183" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="x_assign_1 "/>
</bind>
</comp>

<comp id="2187" class="1005" name="result_2_0_2_i_reg_2187">
<pin_list>
<pin id="2188" dir="0" index="0" bw="32" slack="1"/>
<pin id="2189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2_0_2_i "/>
</bind>
</comp>

<comp id="2193" class="1005" name="result_2_1_i_reg_2193">
<pin_list>
<pin id="2194" dir="0" index="0" bw="32" slack="1"/>
<pin id="2195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2_1_i "/>
</bind>
</comp>

<comp id="2198" class="1005" name="result_3_1_1_i_reg_2198">
<pin_list>
<pin id="2199" dir="0" index="0" bw="32" slack="1"/>
<pin id="2200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_3_1_1_i "/>
</bind>
</comp>

<comp id="2203" class="1005" name="result_3_1_2_i_reg_2203">
<pin_list>
<pin id="2204" dir="0" index="0" bw="32" slack="1"/>
<pin id="2205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_3_1_2_i "/>
</bind>
</comp>

<comp id="2208" class="1005" name="result_2_1_2_i_reg_2208">
<pin_list>
<pin id="2209" dir="0" index="0" bw="32" slack="1"/>
<pin id="2210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2_1_2_i "/>
</bind>
</comp>

<comp id="2213" class="1005" name="result_2_2_i_reg_2213">
<pin_list>
<pin id="2214" dir="0" index="0" bw="32" slack="1"/>
<pin id="2215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2_2_i "/>
</bind>
</comp>

<comp id="2218" class="1005" name="result_2_2_1_i_reg_2218">
<pin_list>
<pin id="2219" dir="0" index="0" bw="32" slack="1"/>
<pin id="2220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2_2_1_i "/>
</bind>
</comp>

<comp id="2224" class="1005" name="tmp_data_V_reg_2224">
<pin_list>
<pin id="2225" dir="0" index="0" bw="32" slack="1"/>
<pin id="2226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="78" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="78" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="78" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="78" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="78" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="78" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="78" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="78" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="72" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="64" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="220"><net_src comp="98" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="210" pin=4"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="210" pin=5"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="210" pin=6"/></net>

<net id="227"><net_src comp="12" pin="0"/><net_sink comp="210" pin=7"/></net>

<net id="232"><net_src comp="156" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="28" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="156" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="156" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="156" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="156" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="156" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="156" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="156" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="156" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="156" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="156" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="156" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="156" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="156" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="156" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="156" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="156" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="156" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="62" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="353"><net_src comp="164" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="354"><net_src comp="14" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="355"><net_src comp="16" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="356"><net_src comp="18" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="357"><net_src comp="20" pin="0"/><net_sink comp="336" pin=4"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="336" pin=5"/></net>

<net id="359"><net_src comp="24" pin="0"/><net_sink comp="336" pin=6"/></net>

<net id="360"><net_src comp="26" pin="0"/><net_sink comp="336" pin=7"/></net>

<net id="361"><net_src comp="166" pin="0"/><net_sink comp="336" pin=9"/></net>

<net id="362"><net_src comp="166" pin="0"/><net_sink comp="336" pin=10"/></net>

<net id="363"><net_src comp="124" pin="0"/><net_sink comp="336" pin=11"/></net>

<net id="364"><net_src comp="168" pin="0"/><net_sink comp="336" pin=12"/></net>

<net id="365"><net_src comp="138" pin="0"/><net_sink comp="336" pin=13"/></net>

<net id="366"><net_src comp="170" pin="0"/><net_sink comp="336" pin=14"/></net>

<net id="370"><net_src comp="92" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="378"><net_src comp="371" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="382"><net_src comp="92" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="383" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="394"><net_src comp="94" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="92" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="413"><net_src comp="406" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="417"><net_src comp="92" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="425"><net_src comp="418" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="429"><net_src comp="92" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="426" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="437"><net_src comp="430" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="441"><net_src comp="92" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="448"><net_src comp="438" pin="1"/><net_sink comp="442" pin=2"/></net>

<net id="449"><net_src comp="442" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="453"><net_src comp="118" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="464"><net_src comp="118" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="461" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="475"><net_src comp="124" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="92" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="494"><net_src comp="487" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="498"><net_src comp="92" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="495" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="506"><net_src comp="499" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="510"><net_src comp="92" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="507" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="518"><net_src comp="511" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="522"><net_src comp="92" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="530"><net_src comp="523" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="534"><net_src comp="124" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="545"><net_src comp="138" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="552"><net_src comp="542" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="556"><net_src comp="118" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="563"><net_src comp="553" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="567"><net_src comp="118" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="574"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="584"><net_src comp="402" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="594"><net_src comp="414" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="604"><net_src comp="426" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="614"><net_src comp="438" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="624"><net_src comp="367" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="634"><net_src comp="379" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="644"><net_src comp="483" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="638" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="655"><net_src comp="495" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="635" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="657"><net_src comp="649" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="667"><net_src comp="507" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="661" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="678"><net_src comp="519" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="658" pin="1"/><net_sink comp="672" pin=2"/></net>

<net id="680"><net_src comp="672" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="684"><net_src comp="82" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="692"><net_src comp="681" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="693"><net_src comp="686" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="697"><net_src comp="210" pin="8"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="703"><net_src comp="395" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="96" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="395" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="705" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="100" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="102" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="395" pin="4"/><net_sink comp="715" pin=1"/></net>

<net id="726"><net_src comp="367" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="727"><net_src comp="694" pin="1"/><net_sink comp="721" pin=2"/></net>

<net id="733"><net_src comp="694" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="734"><net_src comp="379" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="739"><net_src comp="454" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="96" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="454" pin="4"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="102" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="454" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="100" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="124" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="765"><net_src comp="126" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="770"><net_src comp="761" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="756" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="777"><net_src comp="751" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="778"><net_src comp="402" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="779"><net_src comp="694" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="785"><net_src comp="766" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="786"><net_src comp="402" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="787"><net_src comp="772" pin="3"/><net_sink comp="780" pin=2"/></net>

<net id="793"><net_src comp="751" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="694" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="414" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="801"><net_src comp="766" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="802"><net_src comp="414" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="803"><net_src comp="788" pin="3"/><net_sink comp="796" pin=2"/></net>

<net id="809"><net_src comp="756" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="694" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="426" pin="1"/><net_sink comp="804" pin=2"/></net>

<net id="817"><net_src comp="761" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="818"><net_src comp="426" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="819"><net_src comp="804" pin="3"/><net_sink comp="812" pin=2"/></net>

<net id="825"><net_src comp="761" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="826"><net_src comp="694" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="827"><net_src comp="438" pin="1"/><net_sink comp="820" pin=2"/></net>

<net id="832"><net_src comp="465" pin="4"/><net_sink comp="828" pin=0"/></net>

<net id="833"><net_src comp="96" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="838"><net_src comp="465" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="102" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="844"><net_src comp="535" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="128" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="851"><net_src comp="840" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="852"><net_src comp="124" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="853"><net_src comp="535" pin="4"/><net_sink comp="846" pin=2"/></net>

<net id="858"><net_src comp="124" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="476" pin="4"/><net_sink comp="854" pin=1"/></net>

<net id="865"><net_src comp="840" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="866"><net_src comp="854" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="867"><net_src comp="476" pin="4"/><net_sink comp="860" pin=2"/></net>

<net id="871"><net_src comp="860" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="876"><net_src comp="476" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="126" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="476" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="124" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="889"><net_src comp="840" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="890"><net_src comp="872" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="891"><net_src comp="878" pin="2"/><net_sink comp="884" pin=2"/></net>

<net id="896"><net_src comp="124" pin="0"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="846" pin="3"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="846" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="124" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="909"><net_src comp="898" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="379" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="911"><net_src comp="367" pin="1"/><net_sink comp="904" pin=2"/></net>

<net id="917"><net_src comp="898" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="918"><net_src comp="414" pin="1"/><net_sink comp="912" pin=1"/></net>

<net id="919"><net_src comp="402" pin="1"/><net_sink comp="912" pin=2"/></net>

<net id="925"><net_src comp="868" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="926"><net_src comp="904" pin="3"/><net_sink comp="920" pin=1"/></net>

<net id="927"><net_src comp="912" pin="3"/><net_sink comp="920" pin=2"/></net>

<net id="933"><net_src comp="898" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="511" pin="4"/><net_sink comp="928" pin=1"/></net>

<net id="935"><net_src comp="920" pin="3"/><net_sink comp="928" pin=2"/></net>

<net id="941"><net_src comp="898" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="920" pin="3"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="523" pin="4"/><net_sink comp="936" pin=2"/></net>

<net id="949"><net_src comp="898" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="487" pin="4"/><net_sink comp="944" pin=1"/></net>

<net id="951"><net_src comp="920" pin="3"/><net_sink comp="944" pin=2"/></net>

<net id="957"><net_src comp="898" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="958"><net_src comp="920" pin="3"/><net_sink comp="952" pin=1"/></net>

<net id="959"><net_src comp="499" pin="4"/><net_sink comp="952" pin=2"/></net>

<net id="965"><net_src comp="884" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="966"><net_src comp="487" pin="4"/><net_sink comp="960" pin=1"/></net>

<net id="967"><net_src comp="944" pin="3"/><net_sink comp="960" pin=2"/></net>

<net id="973"><net_src comp="884" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="974"><net_src comp="499" pin="4"/><net_sink comp="968" pin=1"/></net>

<net id="975"><net_src comp="952" pin="3"/><net_sink comp="968" pin=2"/></net>

<net id="981"><net_src comp="884" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="982"><net_src comp="928" pin="3"/><net_sink comp="976" pin=1"/></net>

<net id="983"><net_src comp="511" pin="4"/><net_sink comp="976" pin=2"/></net>

<net id="989"><net_src comp="884" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="936" pin="3"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="523" pin="4"/><net_sink comp="984" pin=2"/></net>

<net id="997"><net_src comp="132" pin="0"/><net_sink comp="992" pin=0"/></net>

<net id="998"><net_src comp="134" pin="0"/><net_sink comp="992" pin=2"/></net>

<net id="1003"><net_src comp="136" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1008"><net_src comp="557" pin="4"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="118" pin="0"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="557" pin="4"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="94" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1020"><net_src comp="557" pin="4"/><net_sink comp="1016" pin=0"/></net>

<net id="1021"><net_src comp="118" pin="0"/><net_sink comp="1016" pin=1"/></net>

<net id="1026"><net_src comp="557" pin="4"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="102" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1033"><net_src comp="140" pin="0"/><net_sink comp="1028" pin=0"/></net>

<net id="1034"><net_src comp="1022" pin="2"/><net_sink comp="1028" pin=1"/></net>

<net id="1035"><net_src comp="134" pin="0"/><net_sink comp="1028" pin=2"/></net>

<net id="1040"><net_src comp="546" pin="4"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="142" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="546" pin="4"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="144" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1052"><net_src comp="568" pin="4"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="96" pin="0"/><net_sink comp="1048" pin=1"/></net>

<net id="1059"><net_src comp="1048" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1060"><net_src comp="118" pin="0"/><net_sink comp="1054" pin=1"/></net>

<net id="1061"><net_src comp="568" pin="4"/><net_sink comp="1054" pin=2"/></net>

<net id="1066"><net_src comp="1022" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1067"><net_src comp="118" pin="0"/><net_sink comp="1062" pin=1"/></net>

<net id="1073"><net_src comp="1048" pin="2"/><net_sink comp="1068" pin=0"/></net>

<net id="1074"><net_src comp="1062" pin="2"/><net_sink comp="1068" pin=1"/></net>

<net id="1075"><net_src comp="1004" pin="2"/><net_sink comp="1068" pin=2"/></net>

<net id="1080"><net_src comp="1022" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="94" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1087"><net_src comp="1048" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1088"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1089"><net_src comp="1010" pin="2"/><net_sink comp="1082" pin=2"/></net>

<net id="1094"><net_src comp="1022" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="118" pin="0"/><net_sink comp="1090" pin=1"/></net>

<net id="1101"><net_src comp="1048" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1102"><net_src comp="1090" pin="2"/><net_sink comp="1096" pin=1"/></net>

<net id="1103"><net_src comp="1016" pin="2"/><net_sink comp="1096" pin=2"/></net>

<net id="1108"><net_src comp="557" pin="4"/><net_sink comp="1104" pin=0"/></net>

<net id="1109"><net_src comp="94" pin="0"/><net_sink comp="1104" pin=1"/></net>

<net id="1115"><net_src comp="1048" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1116"><net_src comp="1104" pin="2"/><net_sink comp="1110" pin=1"/></net>

<net id="1117"><net_src comp="1022" pin="2"/><net_sink comp="1110" pin=2"/></net>

<net id="1123"><net_src comp="140" pin="0"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="1104" pin="2"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="134" pin="0"/><net_sink comp="1118" pin=2"/></net>

<net id="1131"><net_src comp="1048" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1132"><net_src comp="1118" pin="3"/><net_sink comp="1126" pin=1"/></net>

<net id="1133"><net_src comp="1028" pin="3"/><net_sink comp="1126" pin=2"/></net>

<net id="1139"><net_src comp="1048" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="1022" pin="2"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="557" pin="4"/><net_sink comp="1134" pin=2"/></net>

<net id="1146"><net_src comp="1054" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="118" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1152"><net_src comp="1054" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1153"><net_src comp="94" pin="0"/><net_sink comp="1148" pin=1"/></net>

<net id="1158"><net_src comp="1142" pin="2"/><net_sink comp="1154" pin=0"/></net>

<net id="1159"><net_src comp="1068" pin="3"/><net_sink comp="1154" pin=1"/></net>

<net id="1164"><net_src comp="1148" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1165"><net_src comp="1082" pin="3"/><net_sink comp="1160" pin=1"/></net>

<net id="1170"><net_src comp="1160" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1171"><net_src comp="1154" pin="2"/><net_sink comp="1166" pin=1"/></net>

<net id="1176"><net_src comp="1054" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1177"><net_src comp="118" pin="0"/><net_sink comp="1172" pin=1"/></net>

<net id="1187"><net_src comp="146" pin="0"/><net_sink comp="1181" pin=0"/></net>

<net id="1188"><net_src comp="1178" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1189"><net_src comp="148" pin="0"/><net_sink comp="1181" pin=2"/></net>

<net id="1190"><net_src comp="150" pin="0"/><net_sink comp="1181" pin=3"/></net>

<net id="1195"><net_src comp="1181" pin="4"/><net_sink comp="1191" pin=0"/></net>

<net id="1196"><net_src comp="152" pin="0"/><net_sink comp="1191" pin=1"/></net>

<net id="1201"><net_src comp="1178" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1202"><net_src comp="78" pin="0"/><net_sink comp="1197" pin=1"/></net>

<net id="1207"><net_src comp="1197" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1212"><net_src comp="1054" pin="3"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="102" pin="0"/><net_sink comp="1208" pin=1"/></net>

<net id="1233"><net_src comp="649" pin="4"/><net_sink comp="1229" pin=0"/></net>

<net id="1238"><net_src comp="672" pin="4"/><net_sink comp="1234" pin=0"/></net>

<net id="1243"><net_src comp="1220" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1248"><net_src comp="1217" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1255"><net_src comp="228" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1260"><net_src comp="1214" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="1252" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="1265"><net_src comp="234" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1270"><net_src comp="1217" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1271"><net_src comp="1262" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="1275"><net_src comp="240" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1280"><net_src comp="1249" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1281"><net_src comp="1272" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="1285"><net_src comp="246" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1290"><net_src comp="1223" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1291"><net_src comp="1282" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="1295"><net_src comp="252" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1300"><net_src comp="672" pin="4"/><net_sink comp="1296" pin=0"/></net>

<net id="1301"><net_src comp="1292" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="1305"><net_src comp="258" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1310"><net_src comp="661" pin="4"/><net_sink comp="1306" pin=0"/></net>

<net id="1311"><net_src comp="1302" pin="1"/><net_sink comp="1306" pin=1"/></net>

<net id="1315"><net_src comp="264" pin="2"/><net_sink comp="1312" pin=0"/></net>

<net id="1320"><net_src comp="1226" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1321"><net_src comp="1312" pin="1"/><net_sink comp="1316" pin=1"/></net>

<net id="1325"><net_src comp="270" pin="2"/><net_sink comp="1322" pin=0"/></net>

<net id="1330"><net_src comp="649" pin="4"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="1322" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1335"><net_src comp="276" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1340"><net_src comp="638" pin="4"/><net_sink comp="1336" pin=0"/></net>

<net id="1341"><net_src comp="1332" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="1359"><net_src comp="158" pin="0"/><net_sink comp="1351" pin=0"/></net>

<net id="1360"><net_src comp="1342" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="1361"><net_src comp="1345" pin="1"/><net_sink comp="1351" pin=2"/></net>

<net id="1362"><net_src comp="628" pin="4"/><net_sink comp="1351" pin=3"/></net>

<net id="1363"><net_src comp="618" pin="4"/><net_sink comp="1351" pin=4"/></net>

<net id="1364"><net_src comp="1348" pin="1"/><net_sink comp="1351" pin=5"/></net>

<net id="1373"><net_src comp="158" pin="0"/><net_sink comp="1365" pin=0"/></net>

<net id="1374"><net_src comp="608" pin="4"/><net_sink comp="1365" pin=1"/></net>

<net id="1375"><net_src comp="598" pin="4"/><net_sink comp="1365" pin=2"/></net>

<net id="1376"><net_src comp="588" pin="4"/><net_sink comp="1365" pin=3"/></net>

<net id="1377"><net_src comp="578" pin="4"/><net_sink comp="1365" pin=4"/></net>

<net id="1378"><net_src comp="1348" pin="1"/><net_sink comp="1365" pin=5"/></net>

<net id="1383"><net_src comp="1348" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1384"><net_src comp="100" pin="0"/><net_sink comp="1379" pin=1"/></net>

<net id="1389"><net_src comp="1348" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1390"><net_src comp="124" pin="0"/><net_sink comp="1385" pin=1"/></net>

<net id="1395"><net_src comp="1348" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1396"><net_src comp="126" pin="0"/><net_sink comp="1391" pin=1"/></net>

<net id="1401"><net_src comp="1391" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1402"><net_src comp="1385" pin="2"/><net_sink comp="1397" pin=1"/></net>

<net id="1408"><net_src comp="1379" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1409"><net_src comp="618" pin="4"/><net_sink comp="1403" pin=1"/></net>

<net id="1410"><net_src comp="1365" pin="6"/><net_sink comp="1403" pin=2"/></net>

<net id="1416"><net_src comp="1397" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1417"><net_src comp="618" pin="4"/><net_sink comp="1411" pin=1"/></net>

<net id="1418"><net_src comp="1403" pin="3"/><net_sink comp="1411" pin=2"/></net>

<net id="1424"><net_src comp="1379" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1425"><net_src comp="1365" pin="6"/><net_sink comp="1419" pin=1"/></net>

<net id="1426"><net_src comp="628" pin="4"/><net_sink comp="1419" pin=2"/></net>

<net id="1432"><net_src comp="1397" pin="2"/><net_sink comp="1427" pin=0"/></net>

<net id="1433"><net_src comp="628" pin="4"/><net_sink comp="1427" pin=1"/></net>

<net id="1434"><net_src comp="1419" pin="3"/><net_sink comp="1427" pin=2"/></net>

<net id="1440"><net_src comp="1385" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1441"><net_src comp="1365" pin="6"/><net_sink comp="1435" pin=1"/></net>

<net id="1442"><net_src comp="1345" pin="1"/><net_sink comp="1435" pin=2"/></net>

<net id="1448"><net_src comp="1391" pin="2"/><net_sink comp="1443" pin=0"/></net>

<net id="1449"><net_src comp="1345" pin="1"/><net_sink comp="1443" pin=1"/></net>

<net id="1450"><net_src comp="1435" pin="3"/><net_sink comp="1443" pin=2"/></net>

<net id="1456"><net_src comp="1391" pin="2"/><net_sink comp="1451" pin=0"/></net>

<net id="1457"><net_src comp="1365" pin="6"/><net_sink comp="1451" pin=1"/></net>

<net id="1458"><net_src comp="1342" pin="1"/><net_sink comp="1451" pin=2"/></net>

<net id="1463"><net_src comp="1443" pin="3"/><net_sink comp="1459" pin=0"/></net>

<net id="1468"><net_src comp="1451" pin="3"/><net_sink comp="1464" pin=0"/></net>

<net id="1473"><net_src comp="1351" pin="6"/><net_sink comp="1469" pin=0"/></net>

<net id="1479"><net_src comp="1379" pin="2"/><net_sink comp="1474" pin=0"/></net>

<net id="1480"><net_src comp="578" pin="4"/><net_sink comp="1474" pin=1"/></net>

<net id="1481"><net_src comp="686" pin="4"/><net_sink comp="1474" pin=2"/></net>

<net id="1487"><net_src comp="1397" pin="2"/><net_sink comp="1482" pin=0"/></net>

<net id="1488"><net_src comp="578" pin="4"/><net_sink comp="1482" pin=1"/></net>

<net id="1489"><net_src comp="1474" pin="3"/><net_sink comp="1482" pin=2"/></net>

<net id="1495"><net_src comp="1379" pin="2"/><net_sink comp="1490" pin=0"/></net>

<net id="1496"><net_src comp="686" pin="4"/><net_sink comp="1490" pin=1"/></net>

<net id="1497"><net_src comp="588" pin="4"/><net_sink comp="1490" pin=2"/></net>

<net id="1503"><net_src comp="1397" pin="2"/><net_sink comp="1498" pin=0"/></net>

<net id="1504"><net_src comp="588" pin="4"/><net_sink comp="1498" pin=1"/></net>

<net id="1505"><net_src comp="1490" pin="3"/><net_sink comp="1498" pin=2"/></net>

<net id="1511"><net_src comp="1385" pin="2"/><net_sink comp="1506" pin=0"/></net>

<net id="1512"><net_src comp="686" pin="4"/><net_sink comp="1506" pin=1"/></net>

<net id="1513"><net_src comp="598" pin="4"/><net_sink comp="1506" pin=2"/></net>

<net id="1519"><net_src comp="1391" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1520"><net_src comp="598" pin="4"/><net_sink comp="1514" pin=1"/></net>

<net id="1521"><net_src comp="1506" pin="3"/><net_sink comp="1514" pin=2"/></net>

<net id="1527"><net_src comp="1391" pin="2"/><net_sink comp="1522" pin=0"/></net>

<net id="1528"><net_src comp="686" pin="4"/><net_sink comp="1522" pin=1"/></net>

<net id="1529"><net_src comp="608" pin="4"/><net_sink comp="1522" pin=2"/></net>

<net id="1537"><net_src comp="1256" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1538"><net_src comp="1530" pin="1"/><net_sink comp="1533" pin=1"/></net>

<net id="1548"><net_src comp="1539" pin="2"/><net_sink comp="1543" pin=0"/></net>

<net id="1549"><net_src comp="82" pin="0"/><net_sink comp="1543" pin=2"/></net>

<net id="1557"><net_src comp="1543" pin="3"/><net_sink comp="1553" pin=0"/></net>

<net id="1558"><net_src comp="1550" pin="1"/><net_sink comp="1553" pin=1"/></net>

<net id="1563"><net_src comp="1553" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1569"><net_src comp="82" pin="0"/><net_sink comp="1564" pin=2"/></net>

<net id="1574"><net_src comp="102" pin="0"/><net_sink comp="1570" pin=1"/></net>

<net id="1580"><net_src comp="140" pin="0"/><net_sink comp="1575" pin=0"/></net>

<net id="1581"><net_src comp="1570" pin="2"/><net_sink comp="1575" pin=1"/></net>

<net id="1582"><net_src comp="134" pin="0"/><net_sink comp="1575" pin=2"/></net>

<net id="1587"><net_src comp="1575" pin="3"/><net_sink comp="1583" pin=0"/></net>

<net id="1588"><net_src comp="160" pin="0"/><net_sink comp="1583" pin=1"/></net>

<net id="1593"><net_src comp="1583" pin="2"/><net_sink comp="1589" pin=1"/></net>

<net id="1601"><net_src comp="1564" pin="3"/><net_sink comp="1597" pin=0"/></net>

<net id="1602"><net_src comp="1594" pin="1"/><net_sink comp="1597" pin=1"/></net>

<net id="1607"><net_src comp="1597" pin="2"/><net_sink comp="1603" pin=0"/></net>

<net id="1613"><net_src comp="1589" pin="2"/><net_sink comp="1608" pin=0"/></net>

<net id="1614"><net_src comp="1603" pin="2"/><net_sink comp="1608" pin=1"/></net>

<net id="1615"><net_src comp="1564" pin="3"/><net_sink comp="1608" pin=2"/></net>

<net id="1623"><net_src comp="1616" pin="1"/><net_sink comp="1619" pin=1"/></net>

<net id="1628"><net_src comp="1619" pin="2"/><net_sink comp="1624" pin=0"/></net>

<net id="1634"><net_src comp="1624" pin="2"/><net_sink comp="1629" pin=1"/></net>

<net id="1642"><net_src comp="1635" pin="1"/><net_sink comp="1638" pin=1"/></net>

<net id="1647"><net_src comp="1638" pin="2"/><net_sink comp="1643" pin=0"/></net>

<net id="1655"><net_src comp="1643" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1656"><net_src comp="1648" pin="1"/><net_sink comp="1651" pin=1"/></net>

<net id="1661"><net_src comp="1651" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1666"><net_src comp="160" pin="0"/><net_sink comp="1662" pin=1"/></net>

<net id="1676"><net_src comp="140" pin="0"/><net_sink comp="1671" pin=0"/></net>

<net id="1677"><net_src comp="1667" pin="2"/><net_sink comp="1671" pin=1"/></net>

<net id="1678"><net_src comp="134" pin="0"/><net_sink comp="1671" pin=2"/></net>

<net id="1684"><net_src comp="1671" pin="3"/><net_sink comp="1679" pin=0"/></net>

<net id="1689"><net_src comp="1662" pin="2"/><net_sink comp="1685" pin=1"/></net>

<net id="1697"><net_src comp="1679" pin="3"/><net_sink comp="1693" pin=0"/></net>

<net id="1698"><net_src comp="1690" pin="1"/><net_sink comp="1693" pin=1"/></net>

<net id="1703"><net_src comp="1693" pin="2"/><net_sink comp="1699" pin=0"/></net>

<net id="1709"><net_src comp="1685" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1710"><net_src comp="1699" pin="2"/><net_sink comp="1704" pin=1"/></net>

<net id="1711"><net_src comp="1679" pin="3"/><net_sink comp="1704" pin=2"/></net>

<net id="1719"><net_src comp="1712" pin="1"/><net_sink comp="1715" pin=1"/></net>

<net id="1724"><net_src comp="1715" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1730"><net_src comp="1720" pin="2"/><net_sink comp="1725" pin=2"/></net>

<net id="1740"><net_src comp="140" pin="0"/><net_sink comp="1735" pin=0"/></net>

<net id="1741"><net_src comp="1731" pin="2"/><net_sink comp="1735" pin=1"/></net>

<net id="1742"><net_src comp="134" pin="0"/><net_sink comp="1735" pin=2"/></net>

<net id="1750"><net_src comp="1743" pin="1"/><net_sink comp="1746" pin=1"/></net>

<net id="1755"><net_src comp="1746" pin="2"/><net_sink comp="1751" pin=0"/></net>

<net id="1761"><net_src comp="1735" pin="3"/><net_sink comp="1756" pin=0"/></net>

<net id="1762"><net_src comp="1751" pin="2"/><net_sink comp="1756" pin=2"/></net>

<net id="1763"><net_src comp="1756" pin="3"/><net_sink comp="336" pin=8"/></net>

<net id="1767"><net_src comp="204" pin="2"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="992" pin=1"/></net>

<net id="1772"><net_src comp="699" pin="2"/><net_sink comp="1769" pin=0"/></net>

<net id="1776"><net_src comp="709" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1778"><net_src comp="1773" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1782"><net_src comp="715" pin="2"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1787"><net_src comp="721" pin="3"/><net_sink comp="1784" pin=0"/></net>

<net id="1788"><net_src comp="1784" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1792"><net_src comp="728" pin="3"/><net_sink comp="1789" pin=0"/></net>

<net id="1793"><net_src comp="1789" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1797"><net_src comp="735" pin="2"/><net_sink comp="1794" pin=0"/></net>

<net id="1801"><net_src comp="741" pin="2"/><net_sink comp="1798" pin=0"/></net>

<net id="1802"><net_src comp="1798" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1806"><net_src comp="747" pin="1"/><net_sink comp="1803" pin=0"/></net>

<net id="1807"><net_src comp="1803" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="1808"><net_src comp="1803" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="1809"><net_src comp="1803" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1813"><net_src comp="780" pin="3"/><net_sink comp="1810" pin=0"/></net>

<net id="1814"><net_src comp="1810" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="1818"><net_src comp="796" pin="3"/><net_sink comp="1815" pin=0"/></net>

<net id="1819"><net_src comp="1815" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1823"><net_src comp="812" pin="3"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1828"><net_src comp="820" pin="3"/><net_sink comp="1825" pin=0"/></net>

<net id="1829"><net_src comp="1825" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1836"><net_src comp="834" pin="2"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1841"><net_src comp="860" pin="3"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1846"><net_src comp="892" pin="2"/><net_sink comp="1843" pin=0"/></net>

<net id="1847"><net_src comp="1843" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1851"><net_src comp="960" pin="3"/><net_sink comp="1848" pin=0"/></net>

<net id="1852"><net_src comp="1848" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="1856"><net_src comp="968" pin="3"/><net_sink comp="1853" pin=0"/></net>

<net id="1857"><net_src comp="1853" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1861"><net_src comp="976" pin="3"/><net_sink comp="1858" pin=0"/></net>

<net id="1862"><net_src comp="1858" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1866"><net_src comp="984" pin="3"/><net_sink comp="1863" pin=0"/></net>

<net id="1867"><net_src comp="1863" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1871"><net_src comp="172" pin="1"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1873"><net_src comp="1868" pin="1"/><net_sink comp="1244" pin=1"/></net>

<net id="1877"><net_src comp="176" pin="1"/><net_sink comp="1874" pin=0"/></net>

<net id="1878"><net_src comp="1874" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1879"><net_src comp="1874" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1883"><net_src comp="180" pin="1"/><net_sink comp="1880" pin=0"/></net>

<net id="1884"><net_src comp="1880" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1885"><net_src comp="1880" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1886"><net_src comp="1880" pin="1"/><net_sink comp="1469" pin=1"/></net>

<net id="1890"><net_src comp="184" pin="1"/><net_sink comp="1887" pin=0"/></net>

<net id="1891"><net_src comp="1887" pin="1"/><net_sink comp="1223" pin=0"/></net>

<net id="1892"><net_src comp="1887" pin="1"/><net_sink comp="1234" pin=1"/></net>

<net id="1896"><net_src comp="188" pin="1"/><net_sink comp="1893" pin=0"/></net>

<net id="1897"><net_src comp="1893" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1898"><net_src comp="1893" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1902"><net_src comp="192" pin="1"/><net_sink comp="1899" pin=0"/></net>

<net id="1903"><net_src comp="1899" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1904"><net_src comp="1899" pin="1"/><net_sink comp="1464" pin=1"/></net>

<net id="1908"><net_src comp="196" pin="1"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1910"><net_src comp="1905" pin="1"/><net_sink comp="1459" pin=1"/></net>

<net id="1914"><net_src comp="200" pin="1"/><net_sink comp="1911" pin=0"/></net>

<net id="1915"><net_src comp="1911" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1916"><net_src comp="1911" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1917"><net_src comp="1911" pin="1"/><net_sink comp="1203" pin=1"/></net>

<net id="1921"><net_src comp="992" pin="3"/><net_sink comp="1918" pin=0"/></net>

<net id="1925"><net_src comp="1036" pin="2"/><net_sink comp="1922" pin=0"/></net>

<net id="1929"><net_src comp="1042" pin="2"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="1934"><net_src comp="1054" pin="3"/><net_sink comp="1931" pin=0"/></net>

<net id="1935"><net_src comp="1931" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1936"><net_src comp="1931" pin="1"/><net_sink comp="1570" pin=0"/></net>

<net id="1940"><net_src comp="1096" pin="3"/><net_sink comp="1937" pin=0"/></net>

<net id="1941"><net_src comp="1937" pin="1"/><net_sink comp="1539" pin=0"/></net>

<net id="1942"><net_src comp="1937" pin="1"/><net_sink comp="1564" pin=0"/></net>

<net id="1943"><net_src comp="1937" pin="1"/><net_sink comp="1589" pin=0"/></net>

<net id="1947"><net_src comp="1110" pin="3"/><net_sink comp="1944" pin=0"/></net>

<net id="1948"><net_src comp="1944" pin="1"/><net_sink comp="1731" pin=0"/></net>

<net id="1952"><net_src comp="1126" pin="3"/><net_sink comp="1949" pin=0"/></net>

<net id="1953"><net_src comp="1949" pin="1"/><net_sink comp="1662" pin=0"/></net>

<net id="1954"><net_src comp="1949" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="1958"><net_src comp="1134" pin="3"/><net_sink comp="1955" pin=0"/></net>

<net id="1959"><net_src comp="1955" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="1960"><net_src comp="1955" pin="1"/><net_sink comp="1667" pin=0"/></net>

<net id="1964"><net_src comp="1166" pin="2"/><net_sink comp="1961" pin=0"/></net>

<net id="1968"><net_src comp="1172" pin="2"/><net_sink comp="1965" pin=0"/></net>

<net id="1969"><net_src comp="1965" pin="1"/><net_sink comp="1539" pin=1"/></net>

<net id="1970"><net_src comp="1965" pin="1"/><net_sink comp="1629" pin=0"/></net>

<net id="1971"><net_src comp="1965" pin="1"/><net_sink comp="1685" pin=0"/></net>

<net id="1975"><net_src comp="1191" pin="2"/><net_sink comp="1972" pin=0"/></net>

<net id="1979"><net_src comp="1208" pin="2"/><net_sink comp="1976" pin=0"/></net>

<net id="1980"><net_src comp="1976" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="1984"><net_src comp="1214" pin="1"/><net_sink comp="1981" pin=0"/></net>

<net id="1985"><net_src comp="1981" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1989"><net_src comp="1217" pin="1"/><net_sink comp="1986" pin=0"/></net>

<net id="1990"><net_src comp="1986" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1994"><net_src comp="1223" pin="1"/><net_sink comp="1991" pin=0"/></net>

<net id="1995"><net_src comp="1991" pin="1"/><net_sink comp="1286" pin=0"/></net>

<net id="1999"><net_src comp="1226" pin="1"/><net_sink comp="1996" pin=0"/></net>

<net id="2000"><net_src comp="1996" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="2004"><net_src comp="1249" pin="1"/><net_sink comp="2001" pin=0"/></net>

<net id="2005"><net_src comp="2001" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="2009"><net_src comp="282" pin="2"/><net_sink comp="2006" pin=0"/></net>

<net id="2010"><net_src comp="2006" pin="1"/><net_sink comp="1530" pin=0"/></net>

<net id="2014"><net_src comp="288" pin="2"/><net_sink comp="2011" pin=0"/></net>

<net id="2015"><net_src comp="2011" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="2019"><net_src comp="294" pin="2"/><net_sink comp="2016" pin=0"/></net>

<net id="2020"><net_src comp="2016" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="2024"><net_src comp="300" pin="2"/><net_sink comp="2021" pin=0"/></net>

<net id="2025"><net_src comp="2021" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="2029"><net_src comp="306" pin="2"/><net_sink comp="2026" pin=0"/></net>

<net id="2030"><net_src comp="2026" pin="1"/><net_sink comp="1635" pin=0"/></net>

<net id="2034"><net_src comp="312" pin="2"/><net_sink comp="2031" pin=0"/></net>

<net id="2035"><net_src comp="2031" pin="1"/><net_sink comp="1648" pin=0"/></net>

<net id="2039"><net_src comp="318" pin="2"/><net_sink comp="2036" pin=0"/></net>

<net id="2040"><net_src comp="2036" pin="1"/><net_sink comp="1690" pin=0"/></net>

<net id="2044"><net_src comp="324" pin="2"/><net_sink comp="2041" pin=0"/></net>

<net id="2045"><net_src comp="2041" pin="1"/><net_sink comp="1712" pin=0"/></net>

<net id="2049"><net_src comp="330" pin="2"/><net_sink comp="2046" pin=0"/></net>

<net id="2050"><net_src comp="2046" pin="1"/><net_sink comp="1743" pin=0"/></net>

<net id="2054"><net_src comp="1252" pin="1"/><net_sink comp="2051" pin=0"/></net>

<net id="2055"><net_src comp="2051" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="2059"><net_src comp="1262" pin="1"/><net_sink comp="2056" pin=0"/></net>

<net id="2060"><net_src comp="2056" pin="1"/><net_sink comp="1266" pin=1"/></net>

<net id="2064"><net_src comp="1272" pin="1"/><net_sink comp="2061" pin=0"/></net>

<net id="2065"><net_src comp="2061" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="2069"><net_src comp="1282" pin="1"/><net_sink comp="2066" pin=0"/></net>

<net id="2070"><net_src comp="2066" pin="1"/><net_sink comp="1286" pin=1"/></net>

<net id="2074"><net_src comp="1292" pin="1"/><net_sink comp="2071" pin=0"/></net>

<net id="2075"><net_src comp="2071" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="2079"><net_src comp="1302" pin="1"/><net_sink comp="2076" pin=0"/></net>

<net id="2080"><net_src comp="2076" pin="1"/><net_sink comp="1306" pin=1"/></net>

<net id="2084"><net_src comp="1312" pin="1"/><net_sink comp="2081" pin=0"/></net>

<net id="2085"><net_src comp="2081" pin="1"/><net_sink comp="1316" pin=1"/></net>

<net id="2089"><net_src comp="1322" pin="1"/><net_sink comp="2086" pin=0"/></net>

<net id="2090"><net_src comp="2086" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="2094"><net_src comp="1332" pin="1"/><net_sink comp="2091" pin=0"/></net>

<net id="2095"><net_src comp="2091" pin="1"/><net_sink comp="1336" pin=1"/></net>

<net id="2099"><net_src comp="1365" pin="6"/><net_sink comp="2096" pin=0"/></net>

<net id="2100"><net_src comp="2096" pin="1"/><net_sink comp="661" pin=2"/></net>

<net id="2104"><net_src comp="1411" pin="3"/><net_sink comp="2101" pin=0"/></net>

<net id="2105"><net_src comp="2101" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="2109"><net_src comp="1427" pin="3"/><net_sink comp="2106" pin=0"/></net>

<net id="2110"><net_src comp="2106" pin="1"/><net_sink comp="628" pin=2"/></net>

<net id="2114"><net_src comp="1482" pin="3"/><net_sink comp="2111" pin=0"/></net>

<net id="2115"><net_src comp="2111" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="2119"><net_src comp="1498" pin="3"/><net_sink comp="2116" pin=0"/></net>

<net id="2120"><net_src comp="2116" pin="1"/><net_sink comp="588" pin=2"/></net>

<net id="2124"><net_src comp="1514" pin="3"/><net_sink comp="2121" pin=0"/></net>

<net id="2125"><net_src comp="2121" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="2129"><net_src comp="1522" pin="3"/><net_sink comp="2126" pin=0"/></net>

<net id="2130"><net_src comp="2126" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="2134"><net_src comp="1533" pin="2"/><net_sink comp="2131" pin=0"/></net>

<net id="2135"><net_src comp="2131" pin="1"/><net_sink comp="1543" pin=1"/></net>

<net id="2139"><net_src comp="1266" pin="2"/><net_sink comp="2136" pin=0"/></net>

<net id="2140"><net_src comp="2136" pin="1"/><net_sink comp="1559" pin=1"/></net>

<net id="2144"><net_src comp="1276" pin="2"/><net_sink comp="2141" pin=0"/></net>

<net id="2145"><net_src comp="2141" pin="1"/><net_sink comp="1603" pin=1"/></net>

<net id="2149"><net_src comp="1286" pin="2"/><net_sink comp="2146" pin=0"/></net>

<net id="2150"><net_src comp="2146" pin="1"/><net_sink comp="1624" pin=1"/></net>

<net id="2154"><net_src comp="1296" pin="2"/><net_sink comp="2151" pin=0"/></net>

<net id="2155"><net_src comp="2151" pin="1"/><net_sink comp="1643" pin=1"/></net>

<net id="2159"><net_src comp="1306" pin="2"/><net_sink comp="2156" pin=0"/></net>

<net id="2160"><net_src comp="2156" pin="1"/><net_sink comp="1657" pin=1"/></net>

<net id="2164"><net_src comp="1316" pin="2"/><net_sink comp="2161" pin=0"/></net>

<net id="2165"><net_src comp="2161" pin="1"/><net_sink comp="1699" pin=1"/></net>

<net id="2169"><net_src comp="1326" pin="2"/><net_sink comp="2166" pin=0"/></net>

<net id="2170"><net_src comp="2166" pin="1"/><net_sink comp="1720" pin=1"/></net>

<net id="2174"><net_src comp="1336" pin="2"/><net_sink comp="2171" pin=0"/></net>

<net id="2175"><net_src comp="2171" pin="1"/><net_sink comp="1751" pin=1"/></net>

<net id="2179"><net_src comp="1559" pin="2"/><net_sink comp="2176" pin=0"/></net>

<net id="2180"><net_src comp="2176" pin="1"/><net_sink comp="1564" pin=1"/></net>

<net id="2184"><net_src comp="1570" pin="2"/><net_sink comp="2181" pin=0"/></net>

<net id="2185"><net_src comp="2181" pin="1"/><net_sink comp="1667" pin=1"/></net>

<net id="2186"><net_src comp="2181" pin="1"/><net_sink comp="1731" pin=1"/></net>

<net id="2190"><net_src comp="1608" pin="3"/><net_sink comp="2187" pin=0"/></net>

<net id="2191"><net_src comp="2187" pin="1"/><net_sink comp="1619" pin=0"/></net>

<net id="2192"><net_src comp="2187" pin="1"/><net_sink comp="1629" pin=2"/></net>

<net id="2196"><net_src comp="1629" pin="3"/><net_sink comp="2193" pin=0"/></net>

<net id="2197"><net_src comp="2193" pin="1"/><net_sink comp="1638" pin=0"/></net>

<net id="2201"><net_src comp="1643" pin="2"/><net_sink comp="2198" pin=0"/></net>

<net id="2202"><net_src comp="2198" pin="1"/><net_sink comp="1679" pin=1"/></net>

<net id="2206"><net_src comp="1657" pin="2"/><net_sink comp="2203" pin=0"/></net>

<net id="2207"><net_src comp="2203" pin="1"/><net_sink comp="1679" pin=2"/></net>

<net id="2211"><net_src comp="1679" pin="3"/><net_sink comp="2208" pin=0"/></net>

<net id="2212"><net_src comp="2208" pin="1"/><net_sink comp="1725" pin=1"/></net>

<net id="2216"><net_src comp="1704" pin="3"/><net_sink comp="2213" pin=0"/></net>

<net id="2217"><net_src comp="2213" pin="1"/><net_sink comp="1715" pin=0"/></net>

<net id="2221"><net_src comp="1725" pin="3"/><net_sink comp="2218" pin=0"/></net>

<net id="2222"><net_src comp="2218" pin="1"/><net_sink comp="1746" pin=0"/></net>

<net id="2223"><net_src comp="2218" pin="1"/><net_sink comp="1756" pin=1"/></net>

<net id="2227"><net_src comp="1756" pin="3"/><net_sink comp="2224" pin=0"/></net>

<net id="2228"><net_src comp="2224" pin="1"/><net_sink comp="336" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {21 }
	Port: out_stream_V_keep_V | {21 }
	Port: out_stream_V_strb_V | {21 }
	Port: out_stream_V_user_V | {21 }
	Port: out_stream_V_last_V | {21 }
	Port: out_stream_V_id_V | {21 }
	Port: out_stream_V_dest_V | {21 }
 - Input state : 
	Port: my_filter_buffer : in_stream_V_data_V | {2 5 10 }
	Port: my_filter_buffer : in_stream_V_keep_V | {2 5 10 }
	Port: my_filter_buffer : in_stream_V_strb_V | {2 5 10 }
	Port: my_filter_buffer : in_stream_V_user_V | {2 5 10 }
	Port: my_filter_buffer : in_stream_V_last_V | {2 5 10 }
	Port: my_filter_buffer : in_stream_V_id_V | {2 5 10 }
	Port: my_filter_buffer : in_stream_V_dest_V | {2 5 10 }
	Port: my_filter_buffer : kernel_0 | {11 }
	Port: my_filter_buffer : kernel_1 | {11 }
	Port: my_filter_buffer : kernel_2 | {11 }
	Port: my_filter_buffer : kernel_3 | {11 }
	Port: my_filter_buffer : kernel_4 | {11 }
	Port: my_filter_buffer : kernel_5 | {11 }
	Port: my_filter_buffer : kernel_6 | {11 }
	Port: my_filter_buffer : kernel_7 | {11 }
	Port: my_filter_buffer : kernel_8 | {11 }
	Port: my_filter_buffer : bias_0 | {11 }
	Port: my_filter_buffer : bias_1 | {11 }
	Port: my_filter_buffer : bias_2 | {11 }
	Port: my_filter_buffer : bias_3 | {11 }
	Port: my_filter_buffer : bias_4 | {11 }
	Port: my_filter_buffer : bias_5 | {11 }
	Port: my_filter_buffer : bias_6 | {11 }
	Port: my_filter_buffer : bias_7 | {11 }
	Port: my_filter_buffer : bias_8 | {11 }
	Port: my_filter_buffer : ctrl | {1 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		StgValue_69 : 2
		tmp_2 : 1
		cond : 2
		x_1 : 1
	State 3
		line_buf_0_3_1 : 1
		line_buf_0_3_4 : 1
		empty_6 : 1
	State 4
	State 5
		exitcond4 : 1
		x_2 : 1
		StgValue_91 : 2
		tmp_5 : 1
	State 6
		or_cond : 1
		newSel : 1
		line_buf_1_3_2 : 2
		newSel2 : 1
		line_buf_1_3_4 : 2
		line_buf_1_3_6 : 1
		line_buf_1_3_7 : 2
		line_buf_1_3_9 : 1
		empty_9 : 1
	State 7
	State 8
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_122 : 2
		exitcond : 1
		x3_mid2 : 2
		y9 : 1
		tmp_2_mid2_v : 2
		tmp_7 : 3
		cond3_mid1 : 1
		cond2 : 1
		cond3_mid2 : 2
		x_3 : 3
		cond1 : 3
		line_buf_load13_phi : 4
		line_buf_load14_phi : 4
		window_1_1_2 : 5
		window_2_2 : 6
		window_2_2_1_11 : 6
		window_2_2_3 : 6
		window_2_2_4 : 6
		window_2_2_5 : 7
		window_2_2_6 : 7
		window_2_2_7 : 7
		window_2_2_8 : 7
		empty_12 : 1
	State 9
		StgValue_158 : 1
	State 10
		tmp_3_i : 1
		tmp_5_i : 1
		tmp_i_i : 1
		y : 1
		tmp_9 : 2
		exitcond_flatten8 : 1
		indvar_flatten_next7 : 1
		exitcond2 : 1
		x_assign_mid2 : 2
		tmp_3_i_mid1 : 2
		tmp_3_i_mid2 : 3
		tmp_5_i_mid1 : 2
		tmp_5_i_mid2 : 3
		tmp_i_i_mid1 : 2
		tmp_i_i_mid2 : 3
		y_assign_1_mid1 : 1
		y_assign_1_mid2 : 2
		tmp_10 : 2
		tmp_i2_i_mid2_v : 3
		y_assign_mid2 : 2
		tmp_2_i : 3
		tmp_4_i : 3
		tmp1 : 4
		tmp2 : 4
		p_i : 4
		StgValue_189 : 4
		tmp_9_i_i : 3
		tmp_15 : 1
		icmp : 2
		StgValue_194 : 3
		read_count : 1
		StgValue_197 : 2
		x_4 : 3
	State 11
		StgValue_214 : 1
		StgValue_215 : 1
		StgValue_216 : 1
		StgValue_217 : 1
		tmp_9_i : 1
		tmp_9_0_1_i : 1
		tmp_9_0_2_i : 1
		tmp_9_1_i : 1
		tmp_9_1_1_i : 1
		tmp_9_1_2_i : 1
		tmp_9_2_i : 1
		tmp_9_2_1_i : 1
		tmp_9_2_2_i : 1
		right_0 : 1
		line_buf_0_3_15 : 1
		sel_tmp2 : 1
		sel_tmp3 : 1
		sel_tmp4 : 1
		or_cond2 : 2
		newSel4 : 2
		line_buf_0_3_6 : 2
		newSel6 : 2
		line_buf_0_3_7 : 2
		line_buf_0_3_9 : 2
		line_buf_0_3_13 : 3
		line_buf_0_3_14 : 2
		StgValue_273 : 4
		StgValue_274 : 3
		StgValue_275 : 2
		line_buf_1_3_17 : 1
		newSel8 : 2
		line_buf_1_3_11 : 3
		newSel1 : 2
		line_buf_1_3_12 : 3
		line_buf_1_3_14 : 2
		line_buf_1_3_15 : 3
		line_buf_1_3_16 : 2
		empty_16 : 1
	State 12
	State 13
		result_3_i : 1
	State 14
		tmp3 : 1
		result_3_0_1_i : 2
	State 15
		tmp_11 : 1
		rev : 2
		p_i2_i : 2
		tmp4 : 1
		result_3_0_2_i : 2
		result_2_0_2_i : 2
	State 16
		tmp5 : 1
		result_3_1_i : 2
		result_2_1_i : 3
	State 17
		tmp6 : 1
		result_3_1_1_i : 2
		tmp7 : 3
		result_3_1_2_i : 4
	State 18
		result_2_1_2_i : 1
		tmp8 : 2
		result_3_2_i : 3
		result_2_2_i : 4
	State 19
		tmp9 : 1
		result_3_2_1_i : 2
		result_2_2_1_i : 3
	State 20
		tmp10 : 1
		result_3_2_2_i : 2
		tmp_data_V : 3
		StgValue_354 : 4
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |     line_buf_0_3_1_fu_721    |    0    |    0    |    32   |
|          |     line_buf_0_3_4_fu_728    |    0    |    0    |    32   |
|          |         newSel_fu_772        |    0    |    0    |    32   |
|          |     line_buf_1_3_2_fu_780    |    0    |    0    |    32   |
|          |        newSel2_fu_788        |    0    |    0    |    32   |
|          |     line_buf_1_3_4_fu_796    |    0    |    0    |    32   |
|          |     line_buf_1_3_6_fu_804    |    0    |    0    |    32   |
|          |     line_buf_1_3_7_fu_812    |    0    |    0    |    32   |
|          |     line_buf_1_3_9_fu_820    |    0    |    0    |    32   |
|          |        x3_mid2_fu_846        |    0    |    0    |    2    |
|          |      tmp_2_mid2_v_fu_860     |    0    |    0    |    2    |
|          |       cond3_mid2_fu_884      |    0    |    0    |    1    |
|          |  line_buf_load13_phi_fu_904  |    0    |    0    |    32   |
|          |  line_buf_load14_phi_fu_912  |    0    |    0    |    32   |
|          |      window_1_1_2_fu_920     |    0    |    0    |    32   |
|          |       window_2_2_fu_928      |    0    |    0    |    32   |
|          |    window_2_2_1_11_fu_936    |    0    |    0    |    32   |
|          |      window_2_2_3_fu_944     |    0    |    0    |    32   |
|          |      window_2_2_4_fu_952     |    0    |    0    |    32   |
|          |      window_2_2_5_fu_960     |    0    |    0    |    32   |
|          |      window_2_2_6_fu_968     |    0    |    0    |    32   |
|          |      window_2_2_7_fu_976     |    0    |    0    |    32   |
|          |      window_2_2_8_fu_984     |    0    |    0    |    32   |
|          |     x_assign_mid2_fu_1054    |    0    |    0    |    3    |
|          |     tmp_3_i_mid2_fu_1068     |    0    |    0    |    1    |
|  select  |     tmp_5_i_mid2_fu_1082     |    0    |    0    |    1    |
|          |     tmp_i_i_mid2_fu_1096     |    0    |    0    |    1    |
|          |    y_assign_1_mid2_fu_1110   |    0    |    0    |    3    |
|          |    tmp_i2_i_mid2_v_fu_1126   |    0    |    0    |    1    |
|          |     y_assign_mid2_fu_1134    |    0    |    0    |    3    |
|          |        newSel4_fu_1403       |    0    |    0    |    32   |
|          |    line_buf_0_3_6_fu_1411    |    0    |    0    |    32   |
|          |        newSel6_fu_1419       |    0    |    0    |    32   |
|          |    line_buf_0_3_7_fu_1427    |    0    |    0    |    32   |
|          |    line_buf_0_3_9_fu_1435    |    0    |    0    |    32   |
|          |    line_buf_0_3_13_fu_1443   |    0    |    0    |    32   |
|          |    line_buf_0_3_14_fu_1451   |    0    |    0    |    32   |
|          |        newSel8_fu_1474       |    0    |    0    |    32   |
|          |    line_buf_1_3_11_fu_1482   |    0    |    0    |    32   |
|          |        newSel1_fu_1490       |    0    |    0    |    32   |
|          |    line_buf_1_3_12_fu_1498   |    0    |    0    |    32   |
|          |    line_buf_1_3_14_fu_1506   |    0    |    0    |    32   |
|          |    line_buf_1_3_15_fu_1514   |    0    |    0    |    32   |
|          |    line_buf_1_3_16_fu_1522   |    0    |    0    |    32   |
|          |      result_2_i_fu_1543      |    0    |    0    |    32   |
|          |    result_2_0_1_i_fu_1564    |    0    |    0    |    32   |
|          |    result_2_0_2_i_fu_1608    |    0    |    0    |    32   |
|          |     result_2_1_i_fu_1629     |    0    |    0    |    32   |
|          |    result_2_1_2_i_fu_1679    |    0    |    0    |    32   |
|          |     result_2_2_i_fu_1704     |    0    |    0    |    32   |
|          |    result_2_2_1_i_fu_1725    |    0    |    0    |    32   |
|          |      tmp_data_V_fu_1756      |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |          x_1_fu_715          |    0    |    0    |    3    |
|          |          x_2_fu_741          |    0    |    0    |    3    |
|          |  indvar_flatten_next_fu_834  |    0    |    0    |    3    |
|          |           y9_fu_854          |    0    |    0    |    2    |
|          |          x_3_fu_892          |    0    |    0    |    2    |
|          |           y_fu_1022          |    0    |    0    |    3    |
|          | indvar_flatten_next7_fu_1042 |    0    |    0    |    5    |
|          |    y_assign_1_mid1_fu_1104   |    0    |    0    |    3    |
|          |      read_count_fu_1197      |    0    |    0    |    32   |
|          |          x_4_fu_1208         |    0    |    0    |    3    |
|          |      result_3_i_fu_1533      |    0    |    0    |    32   |
|          |         tmp3_fu_1553         |    0    |    0    |    16   |
|          |    result_3_0_1_i_fu_1559    |    0    |    0    |    16   |
|    add   |      x_assign_1_fu_1570      |    0    |    0    |    3    |
|          |         tmp4_fu_1597         |    0    |    0    |    16   |
|          |    result_3_0_2_i_fu_1603    |    0    |    0    |    16   |
|          |         tmp5_fu_1619         |    0    |    0    |    16   |
|          |     result_3_1_i_fu_1624     |    0    |    0    |    16   |
|          |         tmp6_fu_1638         |    0    |    0    |    16   |
|          |    result_3_1_1_i_fu_1643    |    0    |    0    |    16   |
|          |         tmp7_fu_1651         |    0    |    0    |    16   |
|          |    result_3_1_2_i_fu_1657    |    0    |    0    |    16   |
|          |         tmp8_fu_1693         |    0    |    0    |    16   |
|          |     result_3_2_i_fu_1699     |    0    |    0    |    16   |
|          |         tmp9_fu_1715         |    0    |    0    |    16   |
|          |    result_3_2_1_i_fu_1720    |    0    |    0    |    16   |
|          |         tmp10_fu_1746        |    0    |    0    |    16   |
|          |    result_3_2_2_i_fu_1751    |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|    mux   |        right_0_fu_1351       |    0    |    0    |    32   |
|          |    line_buf_0_3_15_fu_1365   |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond1_fu_699       |    0    |    0    |    2    |
|          |          cond_fu_709         |    0    |    0    |    1    |
|          |       exitcond4_fu_735       |    0    |    0    |    2    |
|          |        sel_tmp_fu_751        |    0    |    0    |    1    |
|          |        sel_tmp6_fu_756       |    0    |    0    |    1    |
|          |        sel_tmp8_fu_761       |    0    |    0    |    1    |
|          |    exitcond_flatten_fu_828   |    0    |    0    |    2    |
|          |        exitcond_fu_840       |    0    |    0    |    1    |
|          |       cond3_mid1_fu_872      |    0    |    0    |    1    |
|          |         cond2_fu_878         |    0    |    0    |    1    |
|          |         cond1_fu_898         |    0    |    0    |    1    |
|          |        tmp_3_i_fu_1004       |    0    |    0    |    2    |
|   icmp   |        tmp_5_i_fu_1010       |    0    |    0    |    2    |
|          |        tmp_i_i_fu_1016       |    0    |    0    |    2    |
|          |   exitcond_flatten8_fu_1036  |    0    |    0    |    2    |
|          |       exitcond2_fu_1048      |    0    |    0    |    2    |
|          |     tmp_3_i_mid1_fu_1062     |    0    |    0    |    2    |
|          |     tmp_5_i_mid1_fu_1076     |    0    |    0    |    2    |
|          |     tmp_i_i_mid1_fu_1090     |    0    |    0    |    2    |
|          |        tmp_2_i_fu_1142       |    0    |    0    |    2    |
|          |        tmp_4_i_fu_1148       |    0    |    0    |    2    |
|          |       tmp_9_i_i_fu_1172      |    0    |    0    |    2    |
|          |         icmp_fu_1191         |    0    |    0    |    10   |
|          |       sel_tmp2_fu_1379       |    0    |    0    |    1    |
|          |       sel_tmp3_fu_1385       |    0    |    0    |    1    |
|          |       sel_tmp4_fu_1391       |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_1256         |    2    |    0    |    0    |
|          |          grp_fu_1266         |    2    |    0    |    0    |
|          |          grp_fu_1276         |    2    |    0    |    0    |
|          |          grp_fu_1286         |    2    |    0    |    0    |
|    mul   |          grp_fu_1296         |    2    |    0    |    0    |
|          |          grp_fu_1306         |    2    |    0    |    0    |
|          |          grp_fu_1316         |    2    |    0    |    0    |
|          |          grp_fu_1326         |    2    |    0    |    0    |
|          |          grp_fu_1336         |    2    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        or_cond_fu_766        |    0    |    0    |    1    |
|          |         tmp1_fu_1154         |    0    |    0    |    1    |
|          |         tmp2_fu_1160         |    0    |    0    |    1    |
|    or    |          p_i_fu_1166         |    0    |    0    |    1    |
|          |       or_cond2_fu_1397       |    0    |    0    |    1    |
|          |         tmp_8_fu_1667        |    0    |    0    |    5    |
|          |         tmp_s_fu_1731        |    0    |    0    |    5    |
|----------|------------------------------|---------|---------|---------|
|          |     or_cond1_i_i_fu_1539     |    0    |    0    |    1    |
|    and   |        p_i2_i_fu_1589        |    0    |    0    |    1    |
|          |     or_cond1_i6_i_fu_1685    |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|    xor   |          rev_fu_1583         |    0    |    0    |    1    |
|          |     tmp_i2_i_mid2_fu_1662    |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |     ctrl_read_read_fu_204    |    0    |    0    |    0    |
|          |        grp_read_fu_210       |    0    |    0    |    0    |
|          |   kernel_0_read_read_fu_228  |    0    |    0    |    0    |
|          |   kernel_1_read_read_fu_234  |    0    |    0    |    0    |
|          |   kernel_2_read_read_fu_240  |    0    |    0    |    0    |
|          |   kernel_3_read_read_fu_246  |    0    |    0    |    0    |
|          |   kernel_4_read_read_fu_252  |    0    |    0    |    0    |
|          |   kernel_5_read_read_fu_258  |    0    |    0    |    0    |
|          |   kernel_6_read_read_fu_264  |    0    |    0    |    0    |
|   read   |   kernel_7_read_read_fu_270  |    0    |    0    |    0    |
|          |   kernel_8_read_read_fu_276  |    0    |    0    |    0    |
|          |    bias_0_read_read_fu_282   |    0    |    0    |    0    |
|          |    bias_1_read_read_fu_288   |    0    |    0    |    0    |
|          |    bias_2_read_read_fu_294   |    0    |    0    |    0    |
|          |    bias_3_read_read_fu_300   |    0    |    0    |    0    |
|          |    bias_4_read_read_fu_306   |    0    |    0    |    0    |
|          |    bias_5_read_read_fu_312   |    0    |    0    |    0    |
|          |    bias_6_read_read_fu_318   |    0    |    0    |    0    |
|          |    bias_7_read_read_fu_324   |    0    |    0    |    0    |
|          |    bias_8_read_read_fu_330   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |       grp_write_fu_336       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|extractvalue|          grp_fu_694          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_2_fu_705         |    0    |    0    |    0    |
|   trunc  |         tmp_5_fu_747         |    0    |    0    |    0    |
|          |         tmp_7_fu_868         |    0    |    0    |    0    |
|          |        tmp_14_fu_1348        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_6_fu_992         |    0    |    0    |    0    |
|          |         tmp_9_fu_1028        |    0    |    0    |    0    |
| bitselect|        tmp_10_fu_1118        |    0    |    0    |    0    |
|          |        tmp_11_fu_1575        |    0    |    0    |    0    |
|          |        tmp_12_fu_1671        |    0    |    0    |    0    |
|          |        tmp_13_fu_1735        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|        tmp_15_fu_1181        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        tmp_8_i_fu_1252       |    0    |    0    |    0    |
|          |      tmp_8_0_1_i_fu_1262     |    0    |    0    |    0    |
|          |      tmp_8_0_2_i_fu_1272     |    0    |    0    |    0    |
|          |       tmp_8_1_i_fu_1282      |    0    |    0    |    0    |
|          |      tmp_8_1_1_i_fu_1292     |    0    |    0    |    0    |
|          |      tmp_8_1_2_i_fu_1302     |    0    |    0    |    0    |
|          |       tmp_8_2_i_fu_1312      |    0    |    0    |    0    |
|          |      tmp_8_2_1_i_fu_1322     |    0    |    0    |    0    |
|   zext   |      tmp_8_2_2_i_fu_1332     |    0    |    0    |    0    |
|          |        tmp_1_i_fu_1530       |    0    |    0    |    0    |
|          |       tmp_0_1_i_fu_1550      |    0    |    0    |    0    |
|          |       tmp_0_2_i_fu_1594      |    0    |    0    |    0    |
|          |      tmp_1_i_13_fu_1616      |    0    |    0    |    0    |
|          |       tmp_1_1_i_fu_1635      |    0    |    0    |    0    |
|          |       tmp_1_2_i_fu_1648      |    0    |    0    |    0    |
|          |      tmp_2_i_14_fu_1690      |    0    |    0    |    0    |
|          |       tmp_2_1_i_fu_1712      |    0    |    0    |    0    |
|          |       tmp_2_2_i_fu_1743      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    18   |    0    |   1845  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     bias_0_read_reg_2006    |    8   |
|     bias_1_read_reg_2011    |    8   |
|     bias_2_read_reg_2016    |    8   |
|     bias_3_read_reg_2021    |    8   |
|     bias_4_read_reg_2026    |    8   |
|     bias_5_read_reg_2031    |    8   |
|     bias_6_read_reg_2036    |    8   |
|     bias_7_read_reg_2041    |    8   |
|     bias_8_read_reg_2046    |    8   |
|        cond_reg_1773        |    1   |
|      ctrl_read_reg_1764     |    8   |
|      exitcond1_reg_1769     |    1   |
|      exitcond4_reg_1794     |    1   |
|  exitcond_flatten8_reg_1922 |    1   |
|        icmp_reg_1972        |    1   |
|   indvar_flatten6_reg_542   |    5   |
|indvar_flatten_next7_reg_1926|    5   |
| indvar_flatten_next_reg_1833|    3   |
|    indvar_flatten_reg_461   |    3   |
|    line_buf_0_2_3_reg_625   |   32   |
|     line_buf_0_2_reg_379    |   32   |
|   line_buf_0_3_15_reg_2096  |   32   |
|   line_buf_0_3_1_reg_1784   |   32   |
|    line_buf_0_3_3_reg_615   |   32   |
|   line_buf_0_3_4_reg_1789   |   32   |
|   line_buf_0_3_5_reg_1899   |   32   |
|   line_buf_0_3_6_reg_2101   |   32   |
|   line_buf_0_3_7_reg_2106   |   32   |
|   line_buf_0_3_8_reg_1905   |   32   |
|     line_buf_0_3_reg_367    |   32   |
|    line_buf_1_2_3_reg_585   |   32   |
|     line_buf_1_2_reg_414    |   32   |
|   line_buf_1_3_11_reg_2111  |   32   |
|   line_buf_1_3_12_reg_2116  |   32   |
|   line_buf_1_3_13_reg_595   |   32   |
|   line_buf_1_3_15_reg_2121  |   32   |
|   line_buf_1_3_16_reg_2126  |   32   |
|   line_buf_1_3_17_reg_681   |   32   |
|    line_buf_1_3_1_reg_605   |   32   |
|   line_buf_1_3_2_reg_1810   |   32   |
|    line_buf_1_3_3_reg_575   |   32   |
|   line_buf_1_3_4_reg_1815   |   32   |
|    line_buf_1_3_5_reg_426   |   32   |
|   line_buf_1_3_7_reg_1820   |   32   |
|    line_buf_1_3_8_reg_438   |   32   |
|   line_buf_1_3_9_reg_1825   |   32   |
|     line_buf_1_3_reg_402    |   32   |
|         p_i_reg_1961        |    1   |
|    read_count_1_reg_1911    |   32   |
|   result_2_0_2_i_reg_2187   |   32   |
|   result_2_1_2_i_reg_2208   |   32   |
|    result_2_1_i_reg_2193    |   32   |
|   result_2_2_1_i_reg_2218   |   32   |
|    result_2_2_i_reg_2213    |   32   |
|   result_3_0_1_i_reg_2176   |   32   |
|   result_3_1_1_i_reg_2198   |   32   |
|   result_3_1_2_i_reg_2203   |   32   |
|     result_3_i_reg_2131     |   32   |
|    tmp_2_mid2_v_reg_1838    |    2   |
|        tmp_5_reg_1803       |    2   |
|        tmp_6_reg_1918       |    1   |
|     tmp_8_0_1_i_reg_2056    |   32   |
|     tmp_8_0_2_i_reg_2061    |   32   |
|     tmp_8_1_1_i_reg_2071    |   32   |
|     tmp_8_1_2_i_reg_2076    |   32   |
|      tmp_8_1_i_reg_2066     |   32   |
|     tmp_8_2_1_i_reg_2086    |   32   |
|     tmp_8_2_2_i_reg_2091    |   32   |
|      tmp_8_2_i_reg_2081     |   32   |
|       tmp_8_i_reg_2051      |   32   |
|     tmp_9_0_1_i_reg_2136    |   32   |
|     tmp_9_0_2_i_reg_2141    |   32   |
|     tmp_9_1_1_i_reg_2151    |   32   |
|     tmp_9_1_2_i_reg_2156    |   32   |
|      tmp_9_1_i_reg_2146     |   32   |
|     tmp_9_2_1_i_reg_2166    |   32   |
|     tmp_9_2_2_i_reg_2171    |   32   |
|      tmp_9_2_i_reg_2161     |   32   |
|      tmp_9_i_i_reg_1965     |    1   |
|     tmp_data_V_reg_2224     |   32   |
|   tmp_i2_i_mid2_v_reg_1949  |    1   |
|    tmp_i_i_mid2_reg_1937    |    1   |
|   window_0_0_load_reg_1986  |   32   |
|window_0_0_read_as_1_reg_1981|   32   |
| window_0_0_read_as_reg_1868 |   32   |
|     window_0_0_reg_1874     |   32   |
|   window_0_1_load_reg_2001  |   32   |
|     window_0_1_reg_1880     |   32   |
|window_1_0_read_as_1_reg_1991|   32   |
| window_1_0_read_as_reg_1887 |   32   |
|      window_1_0_reg_669     |   32   |
|     window_1_1_1_reg_519    |   32   |
|      window_1_1_reg_658     |   32   |
|     window_1_2_1_reg_507    |   32   |
|window_2_0_read_as_1_reg_1996|   32   |
| window_2_0_read_as_reg_1893 |   32   |
|      window_2_0_reg_646     |   32   |
|     window_2_1_1_reg_495    |   32   |
|      window_2_1_reg_635     |   32   |
|     window_2_2_1_reg_483    |   32   |
|    window_2_2_5_reg_1848    |   32   |
|    window_2_2_6_reg_1853    |   32   |
|    window_2_2_7_reg_1858    |   32   |
|    window_2_2_8_reg_1863    |   32   |
|          x1_reg_450         |    3   |
|          x3_reg_531         |    2   |
|         x_1_reg_1779        |    3   |
|         x_2_reg_1798        |    3   |
|         x_3_reg_1843        |    2   |
|         x_4_reg_1976        |    3   |
|     x_assign_1_reg_2181     |    3   |
|    x_assign_mid2_reg_1931   |    3   |
|       x_assign_reg_564      |    3   |
|          x_reg_391          |    3   |
|          y2_reg_472         |    2   |
|   y_assign_1_mid2_reg_1944  |    3   |
|    y_assign_mid2_reg_1955   |    3   |
|       y_assign_reg_553      |    3   |
+-----------------------------+--------+
|            Total            |  2645  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_336    |  p8  |   2  |  32  |   64   ||    32   |
|   line_buf_0_3_reg_367  |  p0  |   2  |  32  |   64   ||    32   |
|   line_buf_0_2_reg_379  |  p0  |   2  |  32  |   64   ||    32   |
|   line_buf_1_3_reg_402  |  p0  |   2  |  32  |   64   ||    32   |
|   line_buf_1_2_reg_414  |  p0  |   2  |  32  |   64   ||    32   |
|  line_buf_1_3_5_reg_426 |  p0  |   2  |  32  |   64   ||    32   |
|  line_buf_1_3_8_reg_438 |  p0  |   2  |  32  |   64   ||    32   |
|   window_2_2_1_reg_483  |  p0  |   2  |  32  |   64   ||    32   |
|   window_2_1_1_reg_495  |  p0  |   2  |  32  |   64   ||    32   |
|   window_1_2_1_reg_507  |  p0  |   2  |  32  |   64   ||    32   |
|   window_1_1_1_reg_519  |  p0  |   2  |  32  |   64   ||    32   |
| line_buf_1_3_17_reg_681 |  p0  |   2  |  32  |   64   ||    32   |
|       grp_fu_1256       |  p0  |   2  |  32  |   64   ||    32   |
|       grp_fu_1256       |  p1  |   2  |   8  |   16   ||    8    |
|       grp_fu_1266       |  p0  |   2  |  32  |   64   ||    32   |
|       grp_fu_1266       |  p1  |   2  |   8  |   16   ||    8    |
|       grp_fu_1276       |  p0  |   2  |  32  |   64   ||    32   |
|       grp_fu_1276       |  p1  |   2  |   8  |   16   ||    8    |
|       grp_fu_1286       |  p0  |   2  |  32  |   64   ||    32   |
|       grp_fu_1286       |  p1  |   2  |   8  |   16   ||    8    |
|       grp_fu_1296       |  p1  |   2  |   8  |   16   ||    8    |
|       grp_fu_1306       |  p1  |   2  |   8  |   16   ||    8    |
|       grp_fu_1316       |  p0  |   2  |  32  |   64   ||    32   |
|       grp_fu_1316       |  p1  |   2  |   8  |   16   ||    8    |
|       grp_fu_1326       |  p1  |   2  |   8  |   16   ||    8    |
|       grp_fu_1336       |  p1  |   2  |   8  |   16   ||    8    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |  1232  ||  40.846 ||   616   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |  1845  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   40   |    -   |   616  |
|  Register |    -   |    -   |  2645  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   40   |  2645  |  2461  |
+-----------+--------+--------+--------+--------+
