

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Sat Dec  1 20:58:13 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        sobellab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4161625|  4161625|  4161626|  4161626|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OperatorLines         |  4155840|  4155840|      3848|          -|          -|  1080|    no    |
        | + OperatorRows         |     3840|     3840|         2|          2|          2|  1920|    yes   |
        |- lastLines_lastPixels  |     5782|     5782|        24|          1|          1|  5760|    yes   |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 2
  Pipeline-0 : II = 2, D = 2, States = { 4 5 }
  Pipeline-1 : II = 1, D = 24, States = { 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_1)
	11  / (tmp_1)
3 --> 
	4  / true
4 --> 
	6  / (tmp_5)
	5  / (!tmp_5)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
	35  / (exitcond_flatten)
	12  / (!exitcond_flatten)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	11  / true
35 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%out_pix_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_pix)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_pix_read, i32 2, i32 31)"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i30 %tmp to i33"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem1), !map !22"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem0), !map !28"
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind"
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem0, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inter_pix, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem1, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [6 x i8]* @p_str7, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_pix, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @bundle4, [6 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [sobellab4/Sobel.cpp:103]
ST_1 : Operation 47 [1/1] (1.76ns)   --->   "br label %1" [sobellab4/Sobel.cpp:171]

 <State 2> : 6.66ns
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i = phi i11 [ 0, %0 ], [ %i_1, %4 ]"
ST_2 : Operation 49 [1/1] (1.88ns)   --->   "%tmp_1 = icmp eq i11 %i, -968" [sobellab4/Sobel.cpp:171]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080) nounwind"
ST_2 : Operation 51 [1/1] (1.97ns)   --->   "%i_1 = add i11 %i, 1" [sobellab4/Sobel.cpp:182]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader.preheader.preheader, label %2" [sobellab4/Sobel.cpp:171]
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl1 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %i, i11 0)" [sobellab4/Sobel.cpp:175]
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i22 %p_shl1 to i23" [sobellab4/Sobel.cpp:175]
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl2 = call i18 @_ssdm_op_BitConcatenate.i18.i11.i7(i11 %i, i7 0)" [sobellab4/Sobel.cpp:175]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i18 %p_shl2 to i23" [sobellab4/Sobel.cpp:175]
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_2 = sub i23 %p_shl1_cast, %p_shl2_cast" [sobellab4/Sobel.cpp:175]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%tmp_4 = add i23 %tmp_2, -3840" [sobellab4/Sobel.cpp:196]   --->   Core 79 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_6 = sext i23 %tmp_4 to i32" [sobellab4/Sobel.cpp:196]
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i32 %tmp_6 to i33" [sobellab4/Sobel.cpp:196]
ST_2 : Operation 61 [1/1] (2.55ns)   --->   "%out_pix4_sum = add i33 %tmp_8_cast, %tmp_3_cast" [sobellab4/Sobel.cpp:196]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%out_pix4_sum_cast = zext i33 %out_pix4_sum to i64" [sobellab4/Sobel.cpp:196]
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32* %gmem1, i64 %out_pix4_sum_cast" [sobellab4/Sobel.cpp:196]
ST_2 : Operation 64 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [sobellab4/Sobel.cpp:223]

 <State 3> : 8.75ns
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str9) nounwind" [sobellab4/Sobel.cpp:171]
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str9) nounwind" [sobellab4/Sobel.cpp:171]
ST_3 : Operation 67 [1/1] (8.75ns)   --->   "%gmem1_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr, i32 1920)" [sobellab4/Sobel.cpp:196]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 68 [1/1] (1.76ns)   --->   "br label %3" [sobellab4/Sobel.cpp:172]

 <State 4> : 1.98ns
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%j = phi i11 [ 0, %2 ], [ %j_1, %._crit_edge ]"
ST_4 : Operation 70 [1/1] (1.88ns)   --->   "%tmp_5 = icmp eq i11 %j, -128" [sobellab4/Sobel.cpp:172]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920) nounwind"
ST_4 : Operation 72 [1/1] (1.97ns)   --->   "%j_1 = add i11 %j, 1" [sobellab4/Sobel.cpp:172]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %4, label %._crit_edge" [sobellab4/Sobel.cpp:172]

 <State 5> : 8.75ns
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str10) nounwind" [sobellab4/Sobel.cpp:172]
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str10) nounwind" [sobellab4/Sobel.cpp:172]
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [sobellab4/Sobel.cpp:173]
ST_5 : Operation 77 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr, i32 0, i4 -1)" [sobellab4/Sobel.cpp:196]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str10, i32 %tmp_9) nounwind" [sobellab4/Sobel.cpp:199]
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br label %3" [sobellab4/Sobel.cpp:172]

 <State 6> : 8.75ns
ST_6 : Operation 80 [5/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [sobellab4/Sobel.cpp:196]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 8.75ns
ST_7 : Operation 81 [4/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [sobellab4/Sobel.cpp:196]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 8.75ns
ST_8 : Operation 82 [3/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [sobellab4/Sobel.cpp:196]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 8.75ns
ST_9 : Operation 83 [2/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [sobellab4/Sobel.cpp:196]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 8.75ns
ST_10 : Operation 84 [1/5] (8.75ns)   --->   "%gmem1_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr)" [sobellab4/Sobel.cpp:196]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str9, i32 %tmp_s) nounwind" [sobellab4/Sobel.cpp:200]
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "br label %1" [sobellab4/Sobel.cpp:171]

 <State 11> : 5.62ns
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ %indvar_flatten_next, %BurstBB14 ], [ 0, %.preheader.preheader.preheader ]"
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%i2 = phi i2 [ %i2_mid2, %BurstBB14 ], [ 0, %.preheader.preheader.preheader ]" [sobellab4/Sobel.cpp:203]
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%j3 = phi i11 [ %j_2, %BurstBB14 ], [ 0, %.preheader.preheader.preheader ]"
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %i2, i11 0)" [sobellab4/Sobel.cpp:223]
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i13 %p_shl to i14" [sobellab4/Sobel.cpp:223]
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%p_shl3 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %i2, i7 0)" [sobellab4/Sobel.cpp:223]
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i9 %p_shl3 to i14" [sobellab4/Sobel.cpp:223]
ST_11 : Operation 94 [1/1] (2.01ns)   --->   "%tmp_7 = sub i14 %p_shl_cast, %p_shl3_cast" [sobellab4/Sobel.cpp:223]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (2.09ns)   --->   "%exitcond_flatten = icmp eq i13 %indvar_flatten, -2432"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (2.01ns)   --->   "%indvar_flatten_next = add i13 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %5, label %.preheader"
ST_11 : Operation 98 [1/1] (1.88ns)   --->   "%tmp_3 = icmp eq i11 %j3, -128" [sobellab4/Sobel.cpp:203]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (1.56ns)   --->   "%i_s = add i2 %i2, 1" [sobellab4/Sobel.cpp:209]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i13 @_ssdm_op_BitConcatenate.i13.i2.i11(i2 %i_s, i11 0)" [sobellab4/Sobel.cpp:223]
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i13 %p_shl_mid1 to i14" [sobellab4/Sobel.cpp:223]
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl3_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %i_s, i7 0)" [sobellab4/Sobel.cpp:223]
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl3_cast_mid1 = zext i9 %p_shl3_mid1 to i14" [sobellab4/Sobel.cpp:223]
ST_11 : Operation 104 [1/1] (2.01ns)   --->   "%tmp_7_mid1 = sub i14 %p_shl_cast_mid1, %p_shl3_cast_mid1" [sobellab4/Sobel.cpp:223]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node tmp_25_mid2_v_v)   --->   "%tmp_7_mid2 = select i1 %tmp_3, i14 %tmp_7_mid1, i14 %tmp_7" [sobellab4/Sobel.cpp:223]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 106 [1/1] (2.03ns) (out node of the LUT)   --->   "%tmp_25_mid2_v_v = add i14 %tmp_7_mid2, -3840" [sobellab4/Sobel.cpp:223]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (1.37ns)   --->   "%i2_mid2 = select i1 %tmp_3, i2 %i_s, i2 %i2" [sobellab4/Sobel.cpp:203]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 108 [17/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 109 [1/1] (1.97ns)   --->   "%j3_op = add i11 %j3, 1" [sobellab4/Sobel.cpp:203]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (1.37ns)   --->   "%j_2 = select i1 %tmp_3, i11 1, i11 %j3_op" [sobellab4/Sobel.cpp:203]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 111 [17/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 3.48ns
ST_12 : Operation 112 [16/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [16/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 3.48ns
ST_13 : Operation 114 [15/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 115 [15/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 3.48ns
ST_14 : Operation 116 [14/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [14/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 3.48ns
ST_15 : Operation 118 [13/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 119 [13/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.48ns
ST_16 : Operation 120 [12/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 121 [12/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 3.48ns
ST_17 : Operation 122 [11/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [11/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 3.48ns
ST_18 : Operation 124 [10/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 125 [10/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 3.48ns
ST_19 : Operation 126 [9/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 127 [9/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 3.48ns
ST_20 : Operation 128 [8/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 129 [8/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 3.48ns
ST_21 : Operation 130 [7/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 131 [7/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 3.48ns
ST_22 : Operation 132 [6/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 133 [6/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 3.48ns
ST_23 : Operation 134 [5/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 135 [5/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 24> : 3.48ns
ST_24 : Operation 136 [4/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 137 [4/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 25> : 3.48ns
ST_25 : Operation 138 [3/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 139 [3/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 26> : 3.48ns
ST_26 : Operation 140 [2/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 141 [2/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 27> : 5.47ns
ST_27 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_25_mid2_v = sext i14 %tmp_25_mid2_v_v to i32" [sobellab4/Sobel.cpp:223]
ST_27 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_25_mid2_cast = zext i32 %tmp_25_mid2_v to i33" [sobellab4/Sobel.cpp:223]
ST_27 : Operation 144 [1/1] (2.55ns)   --->   "%out_pix4_sum7 = add i33 %tmp_25_mid2_cast, %tmp_3_cast" [sobellab4/Sobel.cpp:223]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 145 [1/1] (0.00ns)   --->   "%out_pix4_sum7_cast = zext i33 %out_pix4_sum7 to i64" [sobellab4/Sobel.cpp:223]
ST_27 : Operation 146 [1/1] (0.00ns)   --->   "%gmem1_addr_1 = getelementptr i32* %gmem1, i64 %out_pix4_sum7_cast" [sobellab4/Sobel.cpp:223]
ST_27 : Operation 147 [1/17] (3.48ns)   --->   "%tmp_10 = urem i13 %indvar_flatten, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 148 [1/1] (1.99ns)   --->   "%tmp_11 = icmp eq i13 %tmp_10, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %tmp_11, label %ReqBB, label %BurstBB"
ST_27 : Operation 150 [1/17] (3.48ns)   --->   "%tmp_12 = urem i13 %indvar_flatten_next, 1920"   --->   Core 23 'DivnS' <Latency = 16> <II = 1> <Delay = 3.48> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 151 [1/1] (1.99ns)   --->   "%tmp_13 = icmp eq i13 %tmp_12, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %tmp_13, label %RespBB, label %BurstBB14"

 <State 28> : 8.75ns
ST_28 : Operation 153 [1/1] (8.75ns)   --->   "%gmem1_addr_2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem1_addr_1, i32 1920)" [sobellab4/Sobel.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 8.75ns
ST_29 : Operation 154 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem1_addr_1, i32 0, i4 -1)" [sobellab4/Sobel.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 8.75ns
ST_30 : Operation 155 [5/5] (8.75ns)   --->   "%gmem1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [sobellab4/Sobel.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 8.75ns
ST_31 : Operation 156 [4/5] (8.75ns)   --->   "%gmem1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [sobellab4/Sobel.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 32> : 8.75ns
ST_32 : Operation 157 [3/5] (8.75ns)   --->   "%gmem1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [sobellab4/Sobel.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 33> : 8.75ns
ST_33 : Operation 158 [2/5] (8.75ns)   --->   "%gmem1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [sobellab4/Sobel.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 8.75ns
ST_34 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @lastLines_lastPixels)"
ST_34 : Operation 160 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5760, i64 5760, i64 5760) nounwind"
ST_34 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [sobellab4/Sobel.cpp:203]
ST_34 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12) nounwind" [sobellab4/Sobel.cpp:203]
ST_34 : Operation 163 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [sobellab4/Sobel.cpp:204]
ST_34 : Operation 164 [1/1] (0.00ns)   --->   "br label %BurstBB"
ST_34 : Operation 165 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_8) nounwind" [sobellab4/Sobel.cpp:225]
ST_34 : Operation 166 [1/5] (8.75ns)   --->   "%gmem1_addr_2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem1_addr_1)" [sobellab4/Sobel.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 167 [1/1] (0.00ns)   --->   "br label %BurstBB14"
ST_34 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"

 <State 35> : 0.00ns
ST_35 : Operation 169 [1/1] (0.00ns)   --->   "ret void" [sobellab4/Sobel.cpp:229]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', sobellab4/Sobel.cpp:182) [18]  (1.77 ns)

 <State 2>: 6.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sobellab4/Sobel.cpp:182) [18]  (0 ns)
	'sub' operation ('tmp_2', sobellab4/Sobel.cpp:175) [30]  (0 ns)
	'add' operation ('tmp_4', sobellab4/Sobel.cpp:196) [31]  (4.11 ns)
	'add' operation ('out_pix4_sum', sobellab4/Sobel.cpp:196) [34]  (2.55 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (sobellab4/Sobel.cpp:196) [37]  (8.75 ns)

 <State 4>: 1.98ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', sobellab4/Sobel.cpp:172) [40]  (0 ns)
	'add' operation ('j', sobellab4/Sobel.cpp:172) [43]  (1.98 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem1' (sobellab4/Sobel.cpp:196) [49]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (sobellab4/Sobel.cpp:196) [53]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (sobellab4/Sobel.cpp:196) [53]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (sobellab4/Sobel.cpp:196) [53]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (sobellab4/Sobel.cpp:196) [53]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (sobellab4/Sobel.cpp:196) [53]  (8.75 ns)

 <State 11>: 5.62ns
The critical path consists of the following:
	'phi' operation ('i2', sobellab4/Sobel.cpp:203) with incoming values : ('i2_mid2', sobellab4/Sobel.cpp:203) [60]  (0 ns)
	'add' operation ('i_s', sobellab4/Sobel.cpp:209) [74]  (1.56 ns)
	'sub' operation ('tmp_7_mid1', sobellab4/Sobel.cpp:223) [79]  (2.02 ns)
	'select' operation ('tmp_7_mid2', sobellab4/Sobel.cpp:223) [80]  (0 ns)
	'add' operation ('tmp_25_mid2_v_v', sobellab4/Sobel.cpp:223) [81]  (2.04 ns)

 <State 12>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 13>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 14>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 15>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 16>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 17>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 18>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 19>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 20>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 21>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 22>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 23>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 24>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 25>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 26>: 3.48ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)

 <State 27>: 5.47ns
The critical path consists of the following:
	'urem' operation ('tmp_10') [91]  (3.48 ns)
	'icmp' operation ('tmp_11') [92]  (1.99 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus request on port 'gmem1' (sobellab4/Sobel.cpp:223) [95]  (8.75 ns)

 <State 29>: 8.75ns
The critical path consists of the following:
	bus write on port 'gmem1' (sobellab4/Sobel.cpp:223) [98]  (8.75 ns)

 <State 30>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (sobellab4/Sobel.cpp:223) [106]  (8.75 ns)

 <State 31>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (sobellab4/Sobel.cpp:223) [106]  (8.75 ns)

 <State 32>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (sobellab4/Sobel.cpp:223) [106]  (8.75 ns)

 <State 33>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (sobellab4/Sobel.cpp:223) [106]  (8.75 ns)

 <State 34>: 8.75ns
The critical path consists of the following:
	bus access on port 'gmem1' (sobellab4/Sobel.cpp:223) [106]  (8.75 ns)

 <State 35>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
