
---------- Begin Simulation Statistics ----------
final_tick                                46707446875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 428480                       # Simulator instruction rate (inst/s)
host_mem_usage                                 677340                       # Number of bytes of host memory used
host_op_rate                                   456862                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   169.19                       # Real time elapsed on the host
host_tick_rate                              276060687                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    72495532                       # Number of instructions simulated
sim_ops                                      77297709                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.046707                       # Number of seconds simulated
sim_ticks                                 46707446875                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.386341                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4607609                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5525616                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1594                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             51382                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           6474038                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             313584                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          463865                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           150281                       # Number of indirect misses.
system.cpu.branchPred.lookups                10930835                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2082329                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        14278                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    72495532                       # Number of instructions committed
system.cpu.committedOps                      77297709                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.030849                       # CPI: cycles per instruction
system.cpu.discardedOps                        245423                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           55649872                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7223616                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2719985                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          431393                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.970075                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         74731915                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                62456163     80.80%     80.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                 913685      1.18%     81.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                4      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     81.98% # Class of committed instruction
system.cpu.op_class_0::MemRead                8669914     11.22%     93.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite               5257943      6.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 77297709                       # Class of committed instruction
system.cpu.tickCycles                        74300522                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1152                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1805                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  46707446875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1021                       # Transaction distribution
system.membus.trans_dist::ReadExReq               131                       # Transaction distribution
system.membus.trans_dist::ReadExResp              131                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1021                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2304                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        73728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   73728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1152                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1152    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1152                       # Request fanout histogram
system.membus.respLayer1.occupancy            6138500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1712750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  46707446875                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1186                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          481                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              131                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             131                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           993                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          193                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2467                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        94336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        20864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 115200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1317                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050873                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.219822                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1250     94.91%     94.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     67      5.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1317                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1731875                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            613740                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1861875                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  46707446875                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  128                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   27                       # number of demand (read+write) hits
system.l2.demand_hits::total                      155                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 128                       # number of overall hits
system.l2.overall_hits::.cpu.data                  27                       # number of overall hits
system.l2.overall_hits::total                     155                       # number of overall hits
system.l2.demand_misses::.cpu.inst                865                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                297                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1162                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               865                       # number of overall misses
system.l2.overall_misses::.cpu.data               297                       # number of overall misses
system.l2.overall_misses::total                  1162                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     70334375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     26875000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         97209375                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     70334375                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     26875000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        97209375                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              993                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              324                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1317                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             993                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             324                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1317                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.871098                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.916667                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.882308                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.871098                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.916667                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.882308                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81311.416185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90488.215488                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83656.949225                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81311.416185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90488.215488                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83656.949225                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1152                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1152                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     59286500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     22423500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     81710000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     59286500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     22423500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     81710000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.871098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.885802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.874715                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.871098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.885802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.874715                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68539.306358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78130.662021                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70928.819444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68539.306358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78130.662021                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70928.819444                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            2                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                2                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          437                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              437                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          437                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          437                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data             131                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 131                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     11774375                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11774375                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89880.725191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89880.725191                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     10102000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     10102000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77114.503817                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77114.503817                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            128                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                128                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          865                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              865                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     70334375                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70334375                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            993                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.871098                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.871098                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81311.416185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81311.416185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          865                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          865                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     59286500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     59286500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.871098                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.871098                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68539.306358                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68539.306358                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                27                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             166                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     15100625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15100625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           193                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.860104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.860104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90967.620482                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90967.620482                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12321500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12321500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.808290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.808290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78983.974359                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78983.974359                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  46707446875                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   801.596665                       # Cycle average of tags in use
system.l2.tags.total_refs                        1751                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1152                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.519965                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       570.745519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       230.851147                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.034836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.014090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.048926                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          802                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.070312                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     15240                       # Number of tag accesses
system.l2.tags.data_accesses                    15240                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  46707446875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          55360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              73728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55360                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1152                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1185250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            393256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1578506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1185250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1185250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1185250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           393256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1578506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000575000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14293                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1152                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                93                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                90                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9453250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5760000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                31053250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8205.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26955.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      883                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.65                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1152                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    274.980989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.043456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.635803                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          115     43.73%     43.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           56     21.29%     65.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24      9.13%     74.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      6.08%     80.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      4.18%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      3.42%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      2.66%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.66%     93.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      6.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          263                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  73728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   73728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         1.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   46707231875                       # Total gap between requests
system.mem_ctrls.avgGap                   40544472.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        55360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1185249.969842201797                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 393256.348375389527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21277125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9776125                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24597.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34063.15                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    76.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               899640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               474375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2713200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3686610720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        728087790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      17322533280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21741319005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.478643                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  45027285000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1559480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    120681875                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1021020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               523710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             5512080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3686610720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        728120850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      17322505440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21744293820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.542334                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  45027967500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1559480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    119999375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     46707446875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  46707446875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     21771249                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21771249                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     21771249                       # number of overall hits
system.cpu.icache.overall_hits::total        21771249                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          993                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            993                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          993                       # number of overall misses
system.cpu.icache.overall_misses::total           993                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     75175625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75175625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     75175625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75175625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     21772242                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21772242                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     21772242                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21772242                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75705.563948                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75705.563948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75705.563948                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75705.563948                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          481                       # number of writebacks
system.cpu.icache.writebacks::total               481                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          993                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          993                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          993                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          993                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73934375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73934375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73934375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73934375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74455.563948                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74455.563948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74455.563948                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74455.563948                       # average overall mshr miss latency
system.cpu.icache.replacements                    481                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     21771249                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21771249                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          993                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           993                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     75175625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75175625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     21772242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21772242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75705.563948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75705.563948                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          993                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          993                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73934375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73934375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74455.563948                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74455.563948                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  46707446875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           451.762750                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21772242                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               993                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21925.722054                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   451.762750                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.882349                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.882349                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          87089961                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         87089961                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  46707446875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  46707446875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  46707446875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     13530520                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13530520                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     13530520                       # number of overall hits
system.cpu.dcache.overall_hits::total        13530520                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          428                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            428                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          428                       # number of overall misses
system.cpu.dcache.overall_misses::total           428                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     37297500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     37297500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     37297500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     37297500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     13530948                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13530948                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13530948                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13530948                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000032                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000032                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 87143.691589                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 87143.691589                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 87143.691589                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 87143.691589                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          104                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          104                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          324                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27880625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27880625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27880625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27880625                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 86051.311728                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86051.311728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 86051.311728                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86051.311728                       # average overall mshr miss latency
system.cpu.dcache.replacements                      7                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      8671060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8671060                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          206                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           206                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     17085625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17085625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      8671266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8671266                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82939.927184                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82939.927184                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          193                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     15860000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     15860000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82176.165803                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82176.165803                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4859460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4859460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     20211875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20211875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4859682                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4859682                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 91044.481982                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91044.481982                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12020625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12020625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91760.496183                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91760.496183                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           51                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           51                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  46707446875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           257.837318                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13530946                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               324                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          41762.179012                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            187500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   257.837318                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.503589                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.503589                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.619141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          54124524                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         54124524                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  46707446875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  46707446875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
