5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd real1.vcd -o real1.cdd -v real1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" real1.v 1 18 1
2 1 6 90009 1 1 1004 0 0 1 1 b
2 2 6 90009 3 29 100a 1 0 1 18 0 1 0 0 0 0
1 b 4 70006 1 0 0 0 1 17 0 1 0 0 0
4 2 7 2 0
3 1 main.$u0 "main.$u0" real1.v 0 16 1
