system_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v,incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/1313/hdl"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/1313/hdl"
system_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/system/ip/system_axi_uartlite_0_0/sim/system_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/1313/hdl"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/1313/hdl"
system_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/system/ip/system_rst_ps7_0_100M_0/sim/system_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/1313/hdl"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/1313/hdl"
system_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v,incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/1313/hdl"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/1313/hdl"
system.v,verilog,xil_defaultlib,../../../bd/system/sim/system.v,incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog"incdir="$ref_dir/../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/1313/hdl"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog"incdir="../../../../AXI_UartLite.srcs/sources_1/bd/system/ipshared/1313/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
