---
BASEADDRPORT: 1
COUNT: 1
DESCRIPTION: PSW CLM CSR Spec
INTR:
  FATAL:
    - DESCRIPTION: pbuf_ucell3 Memory Double Bit ECC Error
      NAME: pbuf_ucell3
      WIDTH: 1
    - DESCRIPTION: pbuf_ucell2 Memory Double Bit ECC Error
      NAME: pbuf_ucell2
      WIDTH: 1
    - DESCRIPTION: pbuf_ucell1 Memory Double Bit ECC Error
      NAME: pbuf_ucell1
      WIDTH: 1
    - DESCRIPTION: pbuf_ucell0 Memory Double Bit ECC Error
      NAME: pbuf_ucell0
      WIDTH: 1
    - DESCRIPTION: link Memory Double Bit ECC Error
      NAME: link
      WIDTH: 1
  NON_FATAL:
    - DESCRIPTION: pbuf_ucell3 Memory Single Bit ECC Error
      NAME: pbuf_ucell3
      WIDTH: 1
    - DESCRIPTION: pbuf_ucell2 Memory Single Bit ECC Error
      NAME: pbuf_ucell2
      WIDTH: 1
    - DESCRIPTION: pbuf_ucell1 Memory Single Bit ECC Error
      NAME: pbuf_ucell1
      WIDTH: 1
    - DESCRIPTION: pbuf_ucell0 Memory Single Bit ECC Error
      NAME: pbuf_ucell0
      WIDTH: 1
    - DESCRIPTION: link Memory Single Bit ECC Error
      NAME: link
      WIDTH: 1
INTR_PORT_EN: 1
NAME: PSW_CLM_AN
PARENTNAME: NU_0_AN
REGLST:
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Timeout Configuration. Cycles are RSU clk based.
                            - 00 : 1024 cycles
                            - 01 : 256 cycles
                            - 10 : 4096 cycles
                            - 11 : infinite
        NAME: val
        WIDTH: 2
    NAME: psw_clm_timeout_thresh_cfg
  - ATTR: 9
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: "Timed out Status. Cycles are RSU clk based. Becomes 1 when timed out. Write any value to clear it.\n                  "
        NAME: val
        WIDTH: 1
    NAME: psw_clm_timedout_sta
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: |-
          Clear Timeout Status. Data is ignored. A write
                     will clear the timeout status bit
        NAME: val
        WIDTH: 1
    NAME: psw_clm_timeout_clr
    TEST_ATTR: 1
  - ATTR: 256
    FLDLST:
      - &1
        DESCRIPTION: pbuf_ucell3 Memory Double Bit ECC Error
        NAME: pbuf_ucell3
        WIDTH: 1
      - &2
        DESCRIPTION: pbuf_ucell2 Memory Double Bit ECC Error
        NAME: pbuf_ucell2
        WIDTH: 1
      - &3
        DESCRIPTION: pbuf_ucell1 Memory Double Bit ECC Error
        NAME: pbuf_ucell1
        WIDTH: 1
      - &4
        DESCRIPTION: pbuf_ucell0 Memory Double Bit ECC Error
        NAME: pbuf_ucell0
        WIDTH: 1
      - &5
        DESCRIPTION: link Memory Double Bit ECC Error
        NAME: link
        WIDTH: 1
    NAME: psw_clm_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
    NAME: psw_clm_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
    NAME: psw_clm_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
    NAME: psw_clm_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *1
      - *2
      - *3
      - *4
      - *5
    NAME: psw_clm_fatal_intr_bclr
  - ATTR: 256
    FLDLST:
      - &6
        DESCRIPTION: pbuf_ucell3 Memory Single Bit ECC Error
        NAME: pbuf_ucell3
        WIDTH: 1
      - &7
        DESCRIPTION: pbuf_ucell2 Memory Single Bit ECC Error
        NAME: pbuf_ucell2
        WIDTH: 1
      - &8
        DESCRIPTION: pbuf_ucell1 Memory Single Bit ECC Error
        NAME: pbuf_ucell1
        WIDTH: 1
      - &9
        DESCRIPTION: pbuf_ucell0 Memory Single Bit ECC Error
        NAME: pbuf_ucell0
        WIDTH: 1
      - &10
        DESCRIPTION: link Memory Single Bit ECC Error
        NAME: link
        WIDTH: 1
    NAME: psw_clm_non_fatal_intr_cause
  - ATTR: 512
    FLDLST:
      - *6
      - *7
      - *8
      - *9
      - *10
    NAME: psw_clm_non_fatal_intr_stat
  - ATTR: 1024
    FLDLST:
      - *6
      - *7
      - *8
      - *9
      - *10
    NAME: psw_clm_non_fatal_intr_mask
  - ATTR: 2048
    FLDLST:
      - *6
      - *7
      - *8
      - *9
      - *10
    NAME: psw_clm_non_fatal_intr_bset
  - ATTR: 4096
    FLDLST:
      - *6
      - *7
      - *8
      - *9
      - *10
    NAME: psw_clm_non_fatal_intr_bclr
  - ATTR: 9
    DESCRIPTION: Place Holder for now for PSW CLM Feature Register
    FLDLST:
      - ATTR: 1
        DEFAULT: 22
        DESCRIPTION: Module ID
        NAME: module_id
        VALUE: 22
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Version number of the module
        NAME: version
        VALUE: 0
        WIDTH: 8
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Features enabled in the module.
        NAME: features
        VALUE: 0
        WIDTH: 16
      - ATTR: 1
        DEFAULT: 0
        DESCRIPTION: Reserved Field.
        NAME: Reserved
        WIDTH: 32
    NAME: psw_clm_features
    TEST_ATTR: 0
  - ATTR: 5
    DESCRIPTION: ' Spare PIO register. These bits can be read and written by software. They can serve as control bits for late ECOs in the design.'
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Spare PIO register.
        NAME: val
        WIDTH: 64
    NAME: psw_clm_spare_pio
  - ATTR: 5
    DESCRIPTION: Scratchpad register. These bits can be read and written by software and can be used as a scratchpad for the module.
    FLDLST:
      - DESCRIPTION: Scratchpad register.
        NAME: val
        WIDTH: 64
    NAME: psw_clm_scratchpad
  - ATTR: 5
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: clm_link
        WIDTH: 1
    NAME: psw_clm_mem_init_start_cfg
    TEST_ATTR: 2
  - ATTR: 9
    DESCRIPTION: ' '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: clm_link
        WIDTH: 1
    NAME: psw_clm_mem_init_done_status
  - ATTR: 5
    DESCRIPTION: Config register for memory error injection
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: Inject error into pbuf_ucell3 memory
        NAME: pbuf_ucell3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into pbuf_ucell2 memory
        NAME: pbuf_ucell2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into pbuf_ucell1 memory
        NAME: pbuf_ucell1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into pbuf_ucell0 memory
        NAME: pbuf_ucell0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: Inject error into link memory
        NAME: link
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: 'Type of error to be injected applied to all memories.  0 - Uncorrectable error. 1 - Correctable error '
        NAME: err_type
        WIDTH: 1
    NAME: psw_clm_sram_err_inj_cfg
    TEST_ATTR: 2
  - ATTR: 9
    DESCRIPTION: 'SRAM bit vector that has correctable error. Set when first error is detected. Reset when corresponding interrupt status bit is cleared. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: pbuf_ucell3 Memory Single Bit ECC Error
        NAME: pbuf_ucell3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: pbuf_ucell2 Memory Single Bit ECC Error
        NAME: pbuf_ucell2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: pbuf_ucell1 Memory Single Bit ECC Error
        NAME: pbuf_ucell1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: pbuf_ucell0 Memory Single Bit ECC Error
        NAME: pbuf_ucell0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: link Memory Single Bit ECC Error
        NAME: link
        WIDTH: 1
    NAME: psw_clm_sram_log_cerr_vec
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Syndrome related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: psw_clm_sram_log_cerr_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' address related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: psw_clm_sram_log_cerr_addr
  - ATTR: 9
    DESCRIPTION: 'SRAM bit vector that has uncorrectable error. Set when first error is detected. Reset when corresponding interrupt status bit is cleared. '
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: pbuf_ucell3 Memory Double Bit ECC Error
        NAME: pbuf_ucell3
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: pbuf_ucell2 Memory Double Bit ECC Error
        NAME: pbuf_ucell2
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: pbuf_ucell1 Memory Double Bit ECC Error
        NAME: pbuf_ucell1
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: pbuf_ucell0 Memory Double Bit ECC Error
        NAME: pbuf_ucell0
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: link Memory Double Bit ECC Error
        NAME: link
        WIDTH: 1
    NAME: psw_clm_sram_log_uerr_vec
  - ATTR: 9
    DESCRIPTION: SRAM syndrome log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' Syndrome related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: psw_clm_sram_log_uerr_syndrome
  - ATTR: 9
    DESCRIPTION: SRAM address log register
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: ' address related to error detected while reading data from SRAM '
        NAME: val
        WIDTH: 16
    NAME: psw_clm_sram_log_uerr_addr
  - ATTR: 6
    COUNT: 1
    DESCRIPTION: CLM link memory
    ENTRIES: 16384
    FLDLST:
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: cell_size
        WIDTH: 8
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: eop
        WIDTH: 1
      - DEFAULT: 0
        DESCRIPTION: .
        NAME: cell_ptr
        WIDTH: 14
    NAME: psw_clm_mem_link
XASIZE: 0
