Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 17 21:49:25 2023
| Host         : LAPTOP-IFRFTT91 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   155 |
| Unused register locations in slices containing registers |   456 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           27 |
| No           | No                    | Yes                    |              69 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1088 |          800 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+--------------------------------+----------------------------------+------------------+----------------+
|        Clock Signal        |          Enable Signal         |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------------------+--------------------------------+----------------------------------+------------------+----------------+
| ~cpu_clock/inst/clk_out1   | idecoder/PC_reg_reg[31]        | idecoder/register_reg[17][3]_0   |                1 |              1 |
|  cpu_clock/inst/clk_out1   |                                |                                  |                1 |              2 |
|  ifetch/cnt_reg[31][0]     |                                |                                  |                1 |              2 |
| ~cpu_clock/inst/clk_out1   |                                |                                  |                2 |              2 |
| ~cpu_clock/inst/clk_out1   | idecoder/PC_reg_reg[31]        | hwass/rsl/digit_reg[2]_0         |                1 |              2 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[20][31][0] | idecoder/register_reg[17][3]_0   |                2 |              3 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[21][31][0] | idecoder/register_reg[17][3]_0   |                2 |              3 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[23][31][0] | idecoder/register_reg[17][3]_0   |                2 |              3 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[24][31][0] | idecoder/register_reg[17][3]_0   |                2 |              3 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[18][31][0] | idecoder/register_reg[17][3]_0   |                2 |              3 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[19][31][0] | idecoder/register_reg[17][3]_0   |                1 |              3 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[25][31][0] | idecoder/register_reg[17][3]_0   |                2 |              3 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[26][31][0] | idecoder/register_reg[17][3]_0   |                3 |              3 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[22][31][0] | idecoder/register_reg[17][3]_0   |                1 |              3 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[27][31][0] | idecoder/register_reg[17][3]_0   |                2 |              3 |
|  hwass/rsl/clkout_reg_n_1  |                                | hwass/rsl/digit_reg[2]_0         |                1 |              3 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[13][31][0] | idecoder/register_reg[17][3]_0   |                4 |              4 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[16][31][0] | idecoder/register_reg[17][3]_0   |                4 |              4 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[14][31][0] | idecoder/register_reg[17][3]_0   |                2 |              4 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[10][31][0] | idecoder/register_reg[17][3]_0   |                2 |              4 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[12][31][0] | idecoder/register_reg[17][3]_0   |                3 |              4 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[17][31][0] | idecoder/register_reg[17][3]_0   |                2 |              4 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[15][31][0] | idecoder/register_reg[17][3]_0   |                1 |              4 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[11][31][0] | idecoder/register_reg[17][3]_0   |                3 |              4 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[8][31][0]  | idecoder/register_reg[17][3]_0   |                3 |              4 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[9][31][0]  | idecoder/register_reg[17][3]_0   |                4 |              4 |
|  ifetch/PC_reg_reg[0]_0[0] |                                |                                  |                2 |              4 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[15][31][0] | idecoder/register[8][9]_i_1_n_1  |                3 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[15][31][0] | idecoder/register[8][26]_i_1_n_1 |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[11][31][0] | idecoder/register[8][31]_i_2_n_1 |                3 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[14][31][0] | idecoder/register[8][26]_i_1_n_1 |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[10][31][0] | idecoder/register[8][31]_i_2_n_1 |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[21][31][0] | idecoder/register[8][20]_i_1_n_1 |                5 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[17][31][0] | idecoder/register[8][26]_i_1_n_1 |                5 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[10][31][0] | idecoder/register[8][14]_i_1_n_1 |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[11][31][0] | idecoder/register[8][14]_i_1_n_1 |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[23][31][0] | idecoder/register[8][20]_i_1_n_1 |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[14][31][0] | idecoder/register[8][9]_i_1_n_1  |                3 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[25][31][0] | idecoder/register[8][20]_i_1_n_1 |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[26][31][0] | idecoder/register[8][14]_i_1_n_1 |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[24][31][0] | idecoder/register[8][20]_i_1_n_1 |                5 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[17][31][0] | idecoder/register[8][9]_i_1_n_1  |                5 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[12][31][0] | idecoder/register[8][31]_i_2_n_1 |                3 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[27][31][0] | idecoder/register[8][14]_i_1_n_1 |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[20][31][0] | idecoder/register[8][20]_i_1_n_1 |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[8][31][0]  | idecoder/register[8][14]_i_1_n_1 |                5 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[8][31][0]  | idecoder/register[8][31]_i_2_n_1 |                5 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[16][31][0] | idecoder/register[8][26]_i_1_n_1 |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[9][31][0]  | idecoder/register[8][14]_i_1_n_1 |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[22][31][0] | idecoder/register[8][20]_i_1_n_1 |                5 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[12][31][0] | idecoder/register[8][9]_i_1_n_1  |                2 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[16][31][0] | idecoder/register[8][9]_i_1_n_1  |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[18][31][0] | idecoder/register[8][26]_i_1_n_1 |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[13][31][0] | idecoder/register[8][31]_i_2_n_1 |                5 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[13][31][0] | idecoder/register[8][9]_i_1_n_1  |                4 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[19][31][0] | idecoder/register[8][26]_i_1_n_1 |                3 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[9][31][0]  | idecoder/register[8][31]_i_2_n_1 |                3 |              5 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[15][31][0] | idecoder/register[8][14]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[15][31][0] | idecoder/register[8][31]_i_2_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[15][31][0] | idecoder/register[8][20]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[17][31][0] | idecoder/register[8][14]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[17][31][0] | idecoder/register[8][31]_i_2_n_1 |                4 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[17][31][0] | idecoder/register[8][20]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[18][31][0] | idecoder/register[8][14]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[18][31][0] | idecoder/register[8][31]_i_2_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[18][31][0] | idecoder/register[8][9]_i_1_n_1  |                4 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[18][31][0] | idecoder/register[8][20]_i_1_n_1 |                4 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[19][31][0] | idecoder/register[8][14]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[19][31][0] | idecoder/register[8][31]_i_2_n_1 |                3 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[19][31][0] | idecoder/register[8][9]_i_1_n_1  |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[19][31][0] | idecoder/register[8][20]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[21][31][0] | idecoder/register[8][26]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[21][31][0] | idecoder/register[8][14]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[21][31][0] | idecoder/register[8][31]_i_2_n_1 |                3 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[21][31][0] | idecoder/register[8][9]_i_1_n_1  |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[24][31][0] | idecoder/register[8][26]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[24][31][0] | idecoder/register[8][14]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[24][31][0] | idecoder/register[8][31]_i_2_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[24][31][0] | idecoder/register[8][9]_i_1_n_1  |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[23][31][0] | idecoder/register[8][26]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[23][31][0] | idecoder/register[8][14]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[23][31][0] | idecoder/register[8][31]_i_2_n_1 |                3 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[23][31][0] | idecoder/register[8][9]_i_1_n_1  |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[14][31][0] | idecoder/register[8][14]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[14][31][0] | idecoder/register[8][31]_i_2_n_1 |                4 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[25][31][0] | idecoder/register[8][26]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[25][31][0] | idecoder/register[8][14]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[25][31][0] | idecoder/register[8][31]_i_2_n_1 |                3 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[25][31][0] | idecoder/register[8][9]_i_1_n_1  |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[14][31][0] | idecoder/register[8][20]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[20][31][0] | idecoder/register[8][26]_i_1_n_1 |                4 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[26][31][0] | idecoder/register[8][26]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[20][31][0] | idecoder/register[8][14]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[26][31][0] | idecoder/register[8][31]_i_2_n_1 |                4 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[26][31][0] | idecoder/register[8][9]_i_1_n_1  |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[20][31][0] | idecoder/register[8][31]_i_2_n_1 |                3 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[26][31][0] | idecoder/register[8][20]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[22][31][0] | idecoder/register[8][26]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[22][31][0] | idecoder/register[8][14]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[22][31][0] | idecoder/register[8][31]_i_2_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[22][31][0] | idecoder/register[8][9]_i_1_n_1  |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[20][31][0] | idecoder/register[8][9]_i_1_n_1  |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[16][31][0] | idecoder/register[8][14]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[27][31][0] | idecoder/register[8][26]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[16][31][0] | idecoder/register[8][31]_i_2_n_1 |                4 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[27][31][0] | idecoder/register[8][31]_i_2_n_1 |                4 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[27][31][0] | idecoder/register[8][9]_i_1_n_1  |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[16][31][0] | idecoder/register[8][20]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[27][31][0] | idecoder/register[8][20]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[8][31][0]  | idecoder/register[8][26]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[13][31][0] | idecoder/register[8][26]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[13][31][0] | idecoder/register[8][14]_i_1_n_1 |                4 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[8][31][0]  | idecoder/register[8][9]_i_1_n_1  |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[13][31][0] | idecoder/register[8][20]_i_1_n_1 |                3 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[8][31][0]  | idecoder/register[8][20]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[9][31][0]  | idecoder/register[8][26]_i_1_n_1 |                6 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[11][31][0] | idecoder/register[8][26]_i_1_n_1 |                2 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[11][31][0] | idecoder/register[8][9]_i_1_n_1  |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[9][31][0]  | idecoder/register[8][9]_i_1_n_1  |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[11][31][0] | idecoder/register[8][20]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[9][31][0]  | idecoder/register[8][20]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[10][31][0] | idecoder/register[8][26]_i_1_n_1 |                2 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[10][31][0] | idecoder/register[8][9]_i_1_n_1  |                3 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[10][31][0] | idecoder/register[8][20]_i_1_n_1 |                5 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[12][31][0] | idecoder/register[8][26]_i_1_n_1 |                2 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[12][31][0] | idecoder/register[8][14]_i_1_n_1 |                4 |              6 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[12][31][0] | idecoder/register[8][20]_i_1_n_1 |                6 |              6 |
|  ifetch/E[0]               |                                |                                  |                6 |              9 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[28][31][0] | idecoder/register_reg[17][3]_0   |               10 |             10 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[29][31][0] | idecoder/register_reg[17][3]_0   |               10 |             11 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[31][0][0]  | idecoder/register_reg[17][3]_0   |                8 |             11 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[30][31][0] | idecoder/register_reg[17][3]_0   |                9 |             11 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[5][31][0]  | idecoder/register[1][13]_i_2_n_1 |                9 |             13 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[4][31][0]  | idecoder/register[1][13]_i_2_n_1 |                8 |             13 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[7][31][0]  | idecoder/register[1][13]_i_2_n_1 |                8 |             13 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[6][31][0]  | idecoder/register[1][13]_i_2_n_1 |               10 |             13 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[1][31][0]  | idecoder/register[1][13]_i_2_n_1 |                8 |             14 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[3][31][0]  | idecoder/register[1][13]_i_2_n_1 |                9 |             14 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[1][31][0]  | idecoder/register[1][31]_i_3_n_1 |               12 |             18 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[3][31][0]  | idecoder/register[1][31]_i_3_n_1 |               14 |             18 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[6][31][0]  | idecoder/register[1][31]_i_3_n_1 |               15 |             19 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[5][31][0]  | idecoder/register[1][31]_i_3_n_1 |               14 |             19 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[4][31][0]  | idecoder/register[1][31]_i_3_n_1 |                7 |             19 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[7][31][0]  | idecoder/register[1][31]_i_3_n_1 |               14 |             19 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[29][31][0] | idecoder/register_reg[28][22]_0  |               19 |             21 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[31][0][0]  | idecoder/register_reg[28][22]_0  |               16 |             21 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[30][31][0] | idecoder/register_reg[28][22]_0  |               18 |             21 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[28][31][0] | idecoder/register_reg[28][22]_0  |               21 |             22 |
| ~cpu_clock/inst/clk_out1   | idecoder/PC_reg_reg[31]        | idecoder/register_reg[28][22]_0  |               13 |             29 |
|  cpu_clock/inst/clk_out1   | ifetch/register_reg[2][31][0]  | idecoder/register[1][13]_i_2_n_1 |               17 |             32 |
| ~cpu_clock/inst/clk_out1   | pc/confirm_value0              | pc/hwass/rsl/sel0[3]             |               11 |             32 |
| ~confirm_button_IBUF_BUFG  |                                | pc/hwass/rsl/sel0[3]             |                7 |             32 |
|  raw_clock_IBUF_BUFG       | hwass/led_type[1]              | hwass/rsl/digit_reg[2]_0         |                9 |             32 |
|  n_0_482_BUFG              |                                |                                  |               15 |             32 |
|  raw_clock_IBUF_BUFG       |                                | hwass/rsl/digit_reg[2]_0         |               14 |             34 |
+----------------------------+--------------------------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     4 |
| 3      |                    11 |
| 4      |                    11 |
| 5      |                    30 |
| 6      |                    70 |
| 9      |                     1 |
| 10     |                     1 |
| 11     |                     3 |
| 13     |                     4 |
| 14     |                     2 |
| 16+    |                    17 |
+--------+-----------------------+


