./TOP_tb.v
../../src/primitives/COUNTER/counter.v
../../work/synth/TOP/Date230704_Period5_PLL1_group_Track3vt_MaxDynPwr0_OptWgt0.5_Note32BANK&RTSELDB/p+r_enc/TOP_synth.v
../../project/lib/mem/ts1n28hpcpuhdhvtb128x256m1sso_170a/VERILOG/ts1n28hpcpuhdhvtb128x256m1sso_170a_tt0p9v25c.v
../../project/lib/mem/ts1n28hpcpuhdhvtb256x8m4sso_170a/VERILOG/ts1n28hpcpuhdhvtb256x8m4sso_170a_tt0p9v25c.v
../../project/lib/mem/ts1n28hpcpuhdhvtb64x256m1sso_170a/VERILOG/ts1n28hpcpuhdhvtb64x256m1sso_170a_tt0p9v25c.v
../../project/lib/PLL/verilog/PLLTS28HPMFRAC.v
../../project/lib/PLL/verilog/PLLCOREFRAC.v

/materials/technology/tsmc28/TSMC_28_IP/STD_CELL/tcbn28hpcplusbwp7t30p140_190a/tcbn28hpcplusbwp7t30p140_110a_vlg/digital/Front_End/verilog/tcbn28hpcplusbwp7t30p140_110a/tcbn28hpcplusbwp7t30p140.v
/materials/technology/tsmc28/TSMC_28_IP/STD_CELL/tcbn28hpcplusbwp7t30p140hvt_190a/tcbn28hpcplusbwp7t30p140hvt_110a_vlg/digital/Front_End/verilog/tcbn28hpcplusbwp7t30p140hvt_110a/tcbn28hpcplusbwp7t30p140hvt.v
/materials/technology/tsmc28/TSMC_28_IP/STD_CELL/tcbn28hpcplusbwp7t30p140uhvt_190a/tcbn28hpcplusbwp7t30p140uhvt_140a_vlg/digital/Front_End/verilog/tcbn28hpcplusbwp7t30p140uhvt_140a/tcbn28hpcplusbwp7t30p140uhvt.v

/materials/technology/tsmc28/TSMC_28_IP/STD_IO/tphn28hpcpgv18_170d/tphn28hpcpgv18_110a_vlg/digital/Front_End/verilog/tphn28hpcpgv18_110a/tphn28hpcpgv18.v
