// Seed: 3139142652
module module_0 (
    input wand id_0,
    input supply1 id_1,
    output supply0 id_2
    , id_11,
    output supply1 id_3,
    output supply0 id_4,
    output wor id_5,
    output wire id_6,
    input wand id_7,
    input supply1 id_8,
    input tri id_9
);
  initial begin : LABEL_0
    wait (~id_4++);
  end
endmodule
module module_1 #(
    parameter id_20 = 32'd51
) (
    output tri id_0
    , id_39,
    output tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input wire id_4,
    output wand id_5,
    input tri id_6,
    input tri id_7,
    input wire id_8,
    input uwire id_9,
    input wire id_10,
    input wor id_11,
    input wor id_12,
    input tri id_13,
    output tri0 id_14,
    output uwire id_15,
    input tri1 id_16,
    input supply1 id_17,
    output tri0 id_18,
    output wor id_19,
    input wire _id_20,
    output wand id_21,
    output tri0 id_22,
    input wand id_23
    , id_40,
    input tri0 id_24,
    input uwire id_25,
    input tri id_26,
    input wor id_27,
    input supply1 id_28,
    output tri id_29,
    input supply1 id_30,
    input supply0 id_31,
    input wor id_32,
    output wire id_33,
    input supply0 id_34,
    input wor id_35,
    input tri0 id_36,
    output uwire id_37
);
  localparam id_41 = 1, id_42 = id_27;
  parameter id_43 = 1;
  assign id_40 = -1;
  assign id_14 = 1'b0;
  xor primCall (
      id_1,
      id_42,
      id_32,
      id_11,
      id_12,
      id_26,
      id_3,
      id_31,
      id_9,
      id_7,
      id_45,
      id_46,
      id_24,
      id_36,
      id_34,
      id_23,
      id_44,
      id_6,
      id_39,
      id_17,
      id_2,
      id_25,
      id_16,
      id_13,
      id_8,
      id_40,
      id_27,
      id_35,
      id_4,
      id_47,
      id_28,
      id_10,
      id_30,
      id_41,
      id_43
  );
  logic id_44;
  ;
  assign id_18 = -1;
  wire id_45;
  ;
  id_46 :
  assert property (@(-1'b0) -1'b0)
  else;
  wire [id_20 : 1 'd0] id_47;
  module_0 modCall_1 (
      id_35,
      id_24,
      id_21,
      id_15,
      id_22,
      id_18,
      id_33,
      id_36,
      id_35,
      id_32
  );
  wire [! "" : 1] id_48;
endmodule
