Classic Timing Analyzer report for Shift
Thu Dec 26 19:58:01 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                  ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.427 ns                                       ; D[7]                  ; Q_SIGNAL[7] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.850 ns                                       ; Q_SIGNAL[5]~DUPLICATE ; Q[5]        ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.315 ns                                       ; DIR                   ; Q_SIGNAL[7] ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[5]           ; Q_SIGNAL[6] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                       ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[5]           ; Q_SIGNAL[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[5]           ; Q_SIGNAL[4]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[4]~DUPLICATE ; Q_SIGNAL[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[4]~DUPLICATE ; Q_SIGNAL[3]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[5]           ; Q_SIGNAL[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[4]~DUPLICATE ; Q_SIGNAL[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[3]~DUPLICATE ; Q_SIGNAL[2]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[4]~DUPLICATE ; Q_SIGNAL[5]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[2]           ; Q_SIGNAL[1]           ; CLK        ; CLK      ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[3]~DUPLICATE ; Q_SIGNAL[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[1]           ; Q_SIGNAL[2]           ; CLK        ; CLK      ; None                        ; None                      ; 0.457 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[1]           ; Q_SIGNAL[2]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.456 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[6]           ; Q_SIGNAL[5]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.455 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[6]           ; Q_SIGNAL[5]           ; CLK        ; CLK      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[6]           ; Q_SIGNAL[7]           ; CLK        ; CLK      ; None                        ; None                      ; 0.449 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[1]           ; Q_SIGNAL[0]           ; CLK        ; CLK      ; None                        ; None                      ; 0.448 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[7]           ; Q_SIGNAL[6]           ; CLK        ; CLK      ; None                        ; None                      ; 0.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[3]           ; Q_SIGNAL[4]           ; CLK        ; CLK      ; None                        ; None                      ; 0.435 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[3]           ; Q_SIGNAL[4]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.434 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[2]~DUPLICATE ; Q_SIGNAL[3]~DUPLICATE ; CLK        ; CLK      ; None                        ; None                      ; 0.433 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[2]~DUPLICATE ; Q_SIGNAL[3]           ; CLK        ; CLK      ; None                        ; None                      ; 0.432 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Q_SIGNAL[0]           ; Q_SIGNAL[1]           ; CLK        ; CLK      ; None                        ; None                      ; 0.426 ns                ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; tsu                                                                         ;
+-------+--------------+------------+------+-----------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                    ; To Clock ;
+-------+--------------+------------+------+-----------------------+----------+
; N/A   ; None         ; 3.427 ns   ; D[7] ; Q_SIGNAL[7]           ; CLK      ;
; N/A   ; None         ; 3.203 ns   ; S    ; Q_SIGNAL[1]           ; CLK      ;
; N/A   ; None         ; 3.203 ns   ; S    ; Q_SIGNAL[6]           ; CLK      ;
; N/A   ; None         ; 3.193 ns   ; S    ; Q_SIGNAL[2]           ; CLK      ;
; N/A   ; None         ; 3.193 ns   ; S    ; Q_SIGNAL[2]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 3.189 ns   ; S    ; Q_SIGNAL[5]           ; CLK      ;
; N/A   ; None         ; 3.189 ns   ; S    ; Q_SIGNAL[5]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 3.126 ns   ; D[0] ; Q_SIGNAL[0]           ; CLK      ;
; N/A   ; None         ; 3.077 ns   ; S    ; Q_SIGNAL[0]           ; CLK      ;
; N/A   ; None         ; 3.074 ns   ; S    ; Q_SIGNAL[7]           ; CLK      ;
; N/A   ; None         ; 3.069 ns   ; S    ; Q_SIGNAL[3]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 3.069 ns   ; S    ; Q_SIGNAL[3]           ; CLK      ;
; N/A   ; None         ; 3.058 ns   ; S    ; Q_SIGNAL[4]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 3.058 ns   ; S    ; Q_SIGNAL[4]           ; CLK      ;
; N/A   ; None         ; 2.927 ns   ; D[4] ; Q_SIGNAL[4]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 2.927 ns   ; D[4] ; Q_SIGNAL[4]           ; CLK      ;
; N/A   ; None         ; 2.883 ns   ; D[6] ; Q_SIGNAL[6]           ; CLK      ;
; N/A   ; None         ; 2.769 ns   ; D[3] ; Q_SIGNAL[3]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 2.769 ns   ; D[3] ; Q_SIGNAL[3]           ; CLK      ;
; N/A   ; None         ; 2.764 ns   ; LOD  ; Q_SIGNAL[4]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 2.764 ns   ; LOD  ; Q_SIGNAL[4]           ; CLK      ;
; N/A   ; None         ; 2.760 ns   ; LOD  ; Q_SIGNAL[2]           ; CLK      ;
; N/A   ; None         ; 2.760 ns   ; LOD  ; Q_SIGNAL[2]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 2.760 ns   ; LOD  ; Q_SIGNAL[5]           ; CLK      ;
; N/A   ; None         ; 2.760 ns   ; LOD  ; Q_SIGNAL[5]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 2.758 ns   ; LOD  ; Q_SIGNAL[0]           ; CLK      ;
; N/A   ; None         ; 2.758 ns   ; LOD  ; Q_SIGNAL[6]           ; CLK      ;
; N/A   ; None         ; 2.757 ns   ; LOD  ; Q_SIGNAL[1]           ; CLK      ;
; N/A   ; None         ; 2.712 ns   ; DIL  ; Q_SIGNAL[0]           ; CLK      ;
; N/A   ; None         ; 2.663 ns   ; LOD  ; Q_SIGNAL[3]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 2.663 ns   ; LOD  ; Q_SIGNAL[3]           ; CLK      ;
; N/A   ; None         ; 2.630 ns   ; D[1] ; Q_SIGNAL[1]           ; CLK      ;
; N/A   ; None         ; 2.623 ns   ; D[5] ; Q_SIGNAL[5]           ; CLK      ;
; N/A   ; None         ; 2.623 ns   ; D[5] ; Q_SIGNAL[5]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 2.611 ns   ; D[2] ; Q_SIGNAL[2]           ; CLK      ;
; N/A   ; None         ; 2.611 ns   ; D[2] ; Q_SIGNAL[2]~DUPLICATE ; CLK      ;
; N/A   ; None         ; 2.514 ns   ; LOD  ; Q_SIGNAL[7]           ; CLK      ;
; N/A   ; None         ; -0.076 ns  ; DIR  ; Q_SIGNAL[7]           ; CLK      ;
+-------+--------------+------------+------+-----------------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-----------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To   ; From Clock ;
+-------+--------------+------------+-----------------------+------+------------+
; N/A   ; None         ; 6.850 ns   ; Q_SIGNAL[5]~DUPLICATE ; Q[5] ; CLK        ;
; N/A   ; None         ; 6.510 ns   ; Q_SIGNAL[2]~DUPLICATE ; Q[2] ; CLK        ;
; N/A   ; None         ; 5.910 ns   ; Q_SIGNAL[0]           ; Q[0] ; CLK        ;
; N/A   ; None         ; 5.808 ns   ; Q_SIGNAL[6]           ; Q[6] ; CLK        ;
; N/A   ; None         ; 5.603 ns   ; Q_SIGNAL[7]           ; Q[7] ; CLK        ;
; N/A   ; None         ; 5.105 ns   ; Q_SIGNAL[4]           ; Q[4] ; CLK        ;
; N/A   ; None         ; 5.062 ns   ; Q_SIGNAL[3]           ; Q[3] ; CLK        ;
; N/A   ; None         ; 5.055 ns   ; Q_SIGNAL[1]           ; Q[1] ; CLK        ;
+-------+--------------+------------+-----------------------+------+------------+


+-----------------------------------------------------------------------------------+
; th                                                                                ;
+---------------+-------------+-----------+------+-----------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                    ; To Clock ;
+---------------+-------------+-----------+------+-----------------------+----------+
; N/A           ; None        ; 0.315 ns  ; DIR  ; Q_SIGNAL[7]           ; CLK      ;
; N/A           ; None        ; -2.275 ns ; LOD  ; Q_SIGNAL[7]           ; CLK      ;
; N/A           ; None        ; -2.372 ns ; D[2] ; Q_SIGNAL[2]           ; CLK      ;
; N/A           ; None        ; -2.372 ns ; D[2] ; Q_SIGNAL[2]~DUPLICATE ; CLK      ;
; N/A           ; None        ; -2.384 ns ; D[5] ; Q_SIGNAL[5]           ; CLK      ;
; N/A           ; None        ; -2.384 ns ; D[5] ; Q_SIGNAL[5]~DUPLICATE ; CLK      ;
; N/A           ; None        ; -2.391 ns ; D[1] ; Q_SIGNAL[1]           ; CLK      ;
; N/A           ; None        ; -2.424 ns ; LOD  ; Q_SIGNAL[3]~DUPLICATE ; CLK      ;
; N/A           ; None        ; -2.424 ns ; LOD  ; Q_SIGNAL[3]           ; CLK      ;
; N/A           ; None        ; -2.473 ns ; DIL  ; Q_SIGNAL[0]           ; CLK      ;
; N/A           ; None        ; -2.518 ns ; LOD  ; Q_SIGNAL[1]           ; CLK      ;
; N/A           ; None        ; -2.519 ns ; LOD  ; Q_SIGNAL[0]           ; CLK      ;
; N/A           ; None        ; -2.519 ns ; LOD  ; Q_SIGNAL[6]           ; CLK      ;
; N/A           ; None        ; -2.521 ns ; LOD  ; Q_SIGNAL[2]           ; CLK      ;
; N/A           ; None        ; -2.521 ns ; LOD  ; Q_SIGNAL[2]~DUPLICATE ; CLK      ;
; N/A           ; None        ; -2.521 ns ; LOD  ; Q_SIGNAL[5]           ; CLK      ;
; N/A           ; None        ; -2.521 ns ; LOD  ; Q_SIGNAL[5]~DUPLICATE ; CLK      ;
; N/A           ; None        ; -2.525 ns ; LOD  ; Q_SIGNAL[4]~DUPLICATE ; CLK      ;
; N/A           ; None        ; -2.525 ns ; LOD  ; Q_SIGNAL[4]           ; CLK      ;
; N/A           ; None        ; -2.530 ns ; D[3] ; Q_SIGNAL[3]~DUPLICATE ; CLK      ;
; N/A           ; None        ; -2.530 ns ; D[3] ; Q_SIGNAL[3]           ; CLK      ;
; N/A           ; None        ; -2.644 ns ; D[6] ; Q_SIGNAL[6]           ; CLK      ;
; N/A           ; None        ; -2.688 ns ; D[4] ; Q_SIGNAL[4]~DUPLICATE ; CLK      ;
; N/A           ; None        ; -2.688 ns ; D[4] ; Q_SIGNAL[4]           ; CLK      ;
; N/A           ; None        ; -2.819 ns ; S    ; Q_SIGNAL[4]~DUPLICATE ; CLK      ;
; N/A           ; None        ; -2.819 ns ; S    ; Q_SIGNAL[4]           ; CLK      ;
; N/A           ; None        ; -2.830 ns ; S    ; Q_SIGNAL[3]~DUPLICATE ; CLK      ;
; N/A           ; None        ; -2.830 ns ; S    ; Q_SIGNAL[3]           ; CLK      ;
; N/A           ; None        ; -2.835 ns ; S    ; Q_SIGNAL[7]           ; CLK      ;
; N/A           ; None        ; -2.838 ns ; S    ; Q_SIGNAL[0]           ; CLK      ;
; N/A           ; None        ; -2.887 ns ; D[0] ; Q_SIGNAL[0]           ; CLK      ;
; N/A           ; None        ; -2.950 ns ; S    ; Q_SIGNAL[5]           ; CLK      ;
; N/A           ; None        ; -2.950 ns ; S    ; Q_SIGNAL[5]~DUPLICATE ; CLK      ;
; N/A           ; None        ; -2.954 ns ; S    ; Q_SIGNAL[2]           ; CLK      ;
; N/A           ; None        ; -2.954 ns ; S    ; Q_SIGNAL[2]~DUPLICATE ; CLK      ;
; N/A           ; None        ; -2.964 ns ; S    ; Q_SIGNAL[1]           ; CLK      ;
; N/A           ; None        ; -2.964 ns ; S    ; Q_SIGNAL[6]           ; CLK      ;
; N/A           ; None        ; -3.188 ns ; D[7] ; Q_SIGNAL[7]           ; CLK      ;
+---------------+-------------+-----------+------+-----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Dec 26 19:58:01 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Shift -c Shift --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source register "Q_SIGNAL[5]" and destination register "Q_SIGNAL[6]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.547 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N7; Fanout = 3; REG Node = 'Q_SIGNAL[5]'
            Info: 2: + IC(0.238 ns) + CELL(0.154 ns) = 0.392 ns; Loc. = LCCOMB_X18_Y1_N26; Fanout = 1; COMB Node = 'Q_SIGNAL~22'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.547 ns; Loc. = LCFF_X18_Y1_N27; Fanout = 4; REG Node = 'Q_SIGNAL[6]'
            Info: Total cell delay = 0.309 ns ( 56.49 % )
            Info: Total interconnect delay = 0.238 ns ( 43.51 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X18_Y1_N27; Fanout = 4; REG Node = 'Q_SIGNAL[6]'
                Info: Total cell delay = 1.472 ns ( 59.45 % )
                Info: Total interconnect delay = 1.004 ns ( 40.55 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.476 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X18_Y1_N7; Fanout = 3; REG Node = 'Q_SIGNAL[5]'
                Info: Total cell delay = 1.472 ns ( 59.45 % )
                Info: Total interconnect delay = 1.004 ns ( 40.55 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "Q_SIGNAL[7]" (data pin = "D[7]", clock pin = "CLK") is 3.427 ns
    Info: + Longest pin to register delay is 5.813 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'D[7]'
        Info: 2: + IC(4.587 ns) + CELL(0.272 ns) = 5.658 ns; Loc. = LCCOMB_X18_Y1_N30; Fanout = 1; COMB Node = 'Q_SIGNAL~23'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.813 ns; Loc. = LCFF_X18_Y1_N31; Fanout = 2; REG Node = 'Q_SIGNAL[7]'
        Info: Total cell delay = 1.226 ns ( 21.09 % )
        Info: Total interconnect delay = 4.587 ns ( 78.91 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X18_Y1_N31; Fanout = 2; REG Node = 'Q_SIGNAL[7]'
        Info: Total cell delay = 1.472 ns ( 59.45 % )
        Info: Total interconnect delay = 1.004 ns ( 40.55 % )
Info: tco from clock "CLK" to destination pin "Q[5]" through register "Q_SIGNAL[5]~DUPLICATE" is 6.850 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 1; REG Node = 'Q_SIGNAL[5]~DUPLICATE'
        Info: Total cell delay = 1.472 ns ( 59.45 % )
        Info: Total interconnect delay = 1.004 ns ( 40.55 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.280 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y1_N5; Fanout = 1; REG Node = 'Q_SIGNAL[5]~DUPLICATE'
        Info: 2: + IC(2.328 ns) + CELL(1.952 ns) = 4.280 ns; Loc. = PIN_E11; Fanout = 0; PIN Node = 'Q[5]'
        Info: Total cell delay = 1.952 ns ( 45.61 % )
        Info: Total interconnect delay = 2.328 ns ( 54.39 % )
Info: th for register "Q_SIGNAL[7]" (data pin = "DIR", clock pin = "CLK") is 0.315 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 12; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X18_Y1_N31; Fanout = 2; REG Node = 'Q_SIGNAL[7]'
        Info: Total cell delay = 1.472 ns ( 59.45 % )
        Info: Total interconnect delay = 1.004 ns ( 40.55 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.310 ns
        Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 1; PIN Node = 'DIR'
        Info: 2: + IC(0.978 ns) + CELL(0.378 ns) = 2.155 ns; Loc. = LCCOMB_X18_Y1_N30; Fanout = 1; COMB Node = 'Q_SIGNAL~23'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.310 ns; Loc. = LCFF_X18_Y1_N31; Fanout = 2; REG Node = 'Q_SIGNAL[7]'
        Info: Total cell delay = 1.332 ns ( 57.66 % )
        Info: Total interconnect delay = 0.978 ns ( 42.34 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Thu Dec 26 19:58:01 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


