<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_81006e530ae69d901a01dddafc7fbce4.html">include</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_f6fafb7b8460966eea3ab1a103ac2571.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_25bb3ffbf109156d2ec705487d5a34de.html">arm</a>
  </div>
<div class="contents">
<h1>at91_us.h File Reference</h1>AT91 peripherals.  
<a href="#_details">More...</a>
<p>

<p>
<a href="at91__us_8h-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>USART Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8">US_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART control register offset.  <a href="group__xg_nut_arch_arm_at91_us.html#g60930f2c96b720a2a18e5861f1eeffb8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ge785559bd06964c5a551380628d67d9c">US0_CR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 control register address.  <a href="group__xg_nut_arch_arm_at91_us.html#ge785559bd06964c5a551380628d67d9c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ga2997be819b8cc0f9b3f3c4d26495104">US1_CR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 control register address.  <a href="group__xg_nut_arch_arm_at91_us.html#ga2997be819b8cc0f9b3f3c4d26495104"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gf0ff9872fd63211f2b2fb4834308c502">US_RSTRX</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset receiver.  <a href="group__xg_nut_arch_arm_at91_us.html#gf0ff9872fd63211f2b2fb4834308c502"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g8963929b925cf2c1285ca6cd51771c35">US_RSTTX</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset transmitter.  <a href="group__xg_nut_arch_arm_at91_us.html#g8963929b925cf2c1285ca6cd51771c35"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g22a008aea1877125eb8e4666af07065f">US_RXEN</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver enable.  <a href="group__xg_nut_arch_arm_at91_us.html#g22a008aea1877125eb8e4666af07065f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gb4ea2c47eebd9ea95f844a971a084792">US_RXDIS</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver disable.  <a href="group__xg_nut_arch_arm_at91_us.html#gb4ea2c47eebd9ea95f844a971a084792"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g8969e9878742caecf162b9ca8445976a">US_TXEN</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter enable.  <a href="group__xg_nut_arch_arm_at91_us.html#g8969e9878742caecf162b9ca8445976a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g7842521eaf169eeb2c4362ec0ff38be2">US_TXDIS</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter disable.  <a href="group__xg_nut_arch_arm_at91_us.html#g7842521eaf169eeb2c4362ec0ff38be2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g52a4cb09c5105f1ca76130659682e2cf">US_RSTSTA</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset status bits.  <a href="group__xg_nut_arch_arm_at91_us.html#g52a4cb09c5105f1ca76130659682e2cf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gc731cf20474166bc198a3af1abdcaa25">US_STTBRK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start break.  <a href="group__xg_nut_arch_arm_at91_us.html#gc731cf20474166bc198a3af1abdcaa25"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gc295b1b2671525c8e00d0e2547480b71">US_STPBRK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stop break.  <a href="group__xg_nut_arch_arm_at91_us.html#gc295b1b2671525c8e00d0e2547480b71"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g1c9911e459fa285086c076e96655a78c">US_STTTO</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start timeout.  <a href="group__xg_nut_arch_arm_at91_us.html#g1c9911e459fa285086c076e96655a78c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g0ef180d48004c3350352b6f2910282d8">US_SENDA</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Send next byte with address bit set.  <a href="group__xg_nut_arch_arm_at91_us.html#g0ef180d48004c3350352b6f2910282d8"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340">US_MR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART mode register offset.  <a href="group__xg_nut_arch_arm_at91_us.html#g4ab7678f6e3011b1141f6e037a753340"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g43f5099431bdd33129a512f9457da25b">US0_MR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 mode register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g43f5099431bdd33129a512f9457da25b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g2ea03bf9e6f9035dd73061f6ab3ebf45">US1_MR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 mode register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g2ea03bf9e6f9035dd73061f6ab3ebf45"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g3797a8324adb354db5e5078045d68344">US_CLKS</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Clock selection mask.  <a href="group__xg_nut_arch_arm_at91_us.html#g3797a8324adb354db5e5078045d68344"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g2de3b75d8d7e10ee7b84893ed20fc291">US_CLKS_MCK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master clock.  <a href="group__xg_nut_arch_arm_at91_us.html#g2de3b75d8d7e10ee7b84893ed20fc291"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g3e44696de5841771d29105d5d6928ef1">US_CLKS_MCK8</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Master clock divided by 8.  <a href="group__xg_nut_arch_arm_at91_us.html#g3e44696de5841771d29105d5d6928ef1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g99327c4646110266cdc3c84b49784406">US_CLKS_SCK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">External clock.  <a href="group__xg_nut_arch_arm_at91_us.html#g99327c4646110266cdc3c84b49784406"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g891ebf22c198b4d55257f6b434a6b2bf">US_CLKS_SLCK</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Slow clock.  <a href="group__xg_nut_arch_arm_at91_us.html#g891ebf22c198b4d55257f6b434a6b2bf"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g68d5c83301682820d4921dc0ef6218a1">US_CHRL</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks data length.  <a href="group__xg_nut_arch_arm_at91_us.html#g68d5c83301682820d4921dc0ef6218a1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g38c48b716bbbf8425ef3c70625e4833f">US_CHRL_5</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">5 data bits.  <a href="group__xg_nut_arch_arm_at91_us.html#g38c48b716bbbf8425ef3c70625e4833f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g13c684ec0e876a0548e80967e5aa5418">US_CHRL_6</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">6 data bits.  <a href="group__xg_nut_arch_arm_at91_us.html#g13c684ec0e876a0548e80967e5aa5418"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g97297ce28e589b332d96ceffcec56bab">US_CHRL_7</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">7 data bits.  <a href="group__xg_nut_arch_arm_at91_us.html#g97297ce28e589b332d96ceffcec56bab"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g89644c105688fc7f26e419b02d200228">US_CHRL_8</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">8 data bits.  <a href="group__xg_nut_arch_arm_at91_us.html#g89644c105688fc7f26e419b02d200228"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g67b07875a84861479688311d74ad17b9">US_SYNC</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synchronous mode enable.  <a href="group__xg_nut_arch_arm_at91_us.html#g67b07875a84861479688311d74ad17b9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g88a0b5df566f0fbc9f66d03b6ab13b21">US_PAR</a>&nbsp;&nbsp;&nbsp;0x00000E00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parity mode mask.  <a href="group__xg_nut_arch_arm_at91_us.html#g88a0b5df566f0fbc9f66d03b6ab13b21"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gdeae94183e55de7b21f8b405b513ce5e">US_PAR_EVEN</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Even parity.  <a href="group__xg_nut_arch_arm_at91_us.html#gdeae94183e55de7b21f8b405b513ce5e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gca11ab6bfc470cb562ebf1fa622583e9">US_PAR_ODD</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Odd parity.  <a href="group__xg_nut_arch_arm_at91_us.html#gca11ab6bfc470cb562ebf1fa622583e9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g89c7cc887f68461e1b5fc7417ee04050">US_PAR_SPACE</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Space parity.  <a href="group__xg_nut_arch_arm_at91_us.html#g89c7cc887f68461e1b5fc7417ee04050"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gd9e3c530bfaffa925c2e85ed013e7836">US_PAR_MARK</a>&nbsp;&nbsp;&nbsp;0x00000600</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Marked parity.  <a href="group__xg_nut_arch_arm_at91_us.html#gd9e3c530bfaffa925c2e85ed013e7836"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gdc4fd39c11d5ecafa373934e0a2c9e9e">US_PAR_NO</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">No parity.  <a href="group__xg_nut_arch_arm_at91_us.html#gdc4fd39c11d5ecafa373934e0a2c9e9e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g789ef9ac434b8e80c33940e884303afa">US_PAR_MULTIDROP</a>&nbsp;&nbsp;&nbsp;0x00000C00</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multi-drop mode.  <a href="group__xg_nut_arch_arm_at91_us.html#g789ef9ac434b8e80c33940e884303afa"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ge3a8700102726b5d281a7a4661792d7f">US_NBSTOP</a>&nbsp;&nbsp;&nbsp;0x00003000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Masks stop bit length.  <a href="group__xg_nut_arch_arm_at91_us.html#ge3a8700102726b5d281a7a4661792d7f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g4eee742663859e062bdaa9a3ec0d9365">US_NBSTOP_1</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1 stop bit.  <a href="group__xg_nut_arch_arm_at91_us.html#g4eee742663859e062bdaa9a3ec0d9365"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g01c18b38b596398c248dad05428dde49">US_NBSTOP_1_5</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">1.5 stop bits.  <a href="group__xg_nut_arch_arm_at91_us.html#g01c18b38b596398c248dad05428dde49"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g01d9cb2949ebd0d0c8ab54579fd4793a">US_NBSTOP_2</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">2 stop bits.  <a href="group__xg_nut_arch_arm_at91_us.html#g01d9cb2949ebd0d0c8ab54579fd4793a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g7029292405ffa419ebe4f4b399bd018c">US_CHMODE</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel mode mask.  <a href="group__xg_nut_arch_arm_at91_us.html#g7029292405ffa419ebe4f4b399bd018c"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g4a4e9c876c59a12205dc261d35ee794f">US_CHMODE_NORMAL</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Normal mode.  <a href="group__xg_nut_arch_arm_at91_us.html#g4a4e9c876c59a12205dc261d35ee794f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gc57fd096fe6621581a476f32cbb388c2">US_CHMODE_AUTOMATIC_ECHO</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Automatic echo.  <a href="group__xg_nut_arch_arm_at91_us.html#gc57fd096fe6621581a476f32cbb388c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gb165608f2f52ed63926816386363ecd4">US_CHMODE_LOCAL_LOOPBACK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Local loopback.  <a href="group__xg_nut_arch_arm_at91_us.html#gb165608f2f52ed63926816386363ecd4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gb6264ddf5282f18384c572ea1efb3fc6">US_CHMODE_REMOTE_LOOPBACK</a>&nbsp;&nbsp;&nbsp;0x0000C000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Remote loopback.  <a href="group__xg_nut_arch_arm_at91_us.html#gb6264ddf5282f18384c572ea1efb3fc6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g24b6c5fa7d999cefe69ad713249b629a">US_MODE9</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">9 bit mode.  <a href="group__xg_nut_arch_arm_at91_us.html#g24b6c5fa7d999cefe69ad713249b629a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gde31cc3969f97c9658d6e20021f0ca9b">US_CLKO</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud rate output enable.  <a href="group__xg_nut_arch_arm_at91_us.html#gde31cc3969f97c9658d6e20021f0ca9b"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Status and Interrupt Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g5d01ca4e26abd4c52e8bbe87dce935f1">US_CSR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000014</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART status register offset.  <a href="group__xg_nut_arch_arm_at91_us.html#g5d01ca4e26abd4c52e8bbe87dce935f1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g5e733ee0207de58298daf8dbf5493052">US0_CSR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_CSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 status register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g5e733ee0207de58298daf8dbf5493052"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g84bd6633e60d1ec24212de24bfea3eb2">US1_CSR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_CSR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 status register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g84bd6633e60d1ec24212de24bfea3eb2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g03ba900b74ccbdf2141ced62fd83fde6">US_IER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART interrupt enable register offset.  <a href="group__xg_nut_arch_arm_at91_us.html#g03ba900b74ccbdf2141ced62fd83fde6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g8ee910392a50f464572c3b06ebd82d63">US0_IER</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g8ee910392a50f464572c3b06ebd82d63"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g71268108e5f85a40c82bdbbc02e56815">US1_IER</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_IER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 interrupt enable register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g71268108e5f85a40c82bdbbc02e56815"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ge01ff57596a0d51e4d413c10571584ab">US_IDR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART interrupt disable register offset.  <a href="group__xg_nut_arch_arm_at91_us.html#ge01ff57596a0d51e4d413c10571584ab"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g02f8fc67ea0f619752baa7bcc642823e">US0_IDR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g02f8fc67ea0f619752baa7bcc642823e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g69c9de36f8b1d369061bce8462c0339d">US1_IDR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_IDR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 interrupt disable register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g69c9de36f8b1d369061bce8462c0339d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g69484dcd9ca8dd272d1ddb7b624ca982">US_IMR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART interrupt mask register offset.  <a href="group__xg_nut_arch_arm_at91_us.html#g69484dcd9ca8dd272d1ddb7b624ca982"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g9a7683d92cf50e0f0de63e77e4914992">US0_IMR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g9a7683d92cf50e0f0de63e77e4914992"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g02eb096ed2ab544d0ba12c0a9d4214d7">US1_IMR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_IMR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 interrupt mask register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g02eb096ed2ab544d0ba12c0a9d4214d7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ga57cfd24c7628af15a3ac43ce2949286">US_RXRDY</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver ready.  <a href="group__xg_nut_arch_arm_at91_us.html#ga57cfd24c7628af15a3ac43ce2949286"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g21d3915acad80a5189c7caef0823204d">US_TXRDY</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter ready.  <a href="group__xg_nut_arch_arm_at91_us.html#g21d3915acad80a5189c7caef0823204d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ged69f499bf5b0b469da69df6850678c1">US_RXBRK</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver break.  <a href="group__xg_nut_arch_arm_at91_us.html#ged69f499bf5b0b469da69df6850678c1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gc0f2da5b995fa5be706ca3056502627b">US_ENDRX</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of receiver PDC transfer.  <a href="group__xg_nut_arch_arm_at91_us.html#gc0f2da5b995fa5be706ca3056502627b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g480e1f9ccdadf48e11f8eea0c6ee99e7">US_ENDTX</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">End of transmitter PDC transfer.  <a href="group__xg_nut_arch_arm_at91_us.html#g480e1f9ccdadf48e11f8eea0c6ee99e7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gf80d87c3d80bdd7b5eb1b78df8ddd7be">US_OVRE</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Overrun error.  <a href="group__xg_nut_arch_arm_at91_us.html#gf80d87c3d80bdd7b5eb1b78df8ddd7be"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g3ae62d7a4564567f2d0e5721c38b1fff">US_FRAME</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Framing error.  <a href="group__xg_nut_arch_arm_at91_us.html#g3ae62d7a4564567f2d0e5721c38b1fff"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g8189541309f865b060447b612f1eaaca">US_PARE</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parity error.  <a href="group__xg_nut_arch_arm_at91_us.html#g8189541309f865b060447b612f1eaaca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gd0a9ab825adb613f46757998afbe2b34">US_TIMEOUT</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver timeout.  <a href="group__xg_nut_arch_arm_at91_us.html#gd0a9ab825adb613f46757998afbe2b34"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g5bd76b5c0355eb852e918e37509ac44e">US_TXEMPTY</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter empty.  <a href="group__xg_nut_arch_arm_at91_us.html#g5bd76b5c0355eb852e918e37509ac44e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g29d5b9b3503fd49fc1f8831f421f7354">US_RXBUFF</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive buffer full.  <a href="group__xg_nut_arch_arm_at91_us.html#g29d5b9b3503fd49fc1f8831f421f7354"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ga8a067817eb18435f5a03a556a85a34f">AT91_US_BAUD</a>(baud)&nbsp;&nbsp;&nbsp;((NUT_CPU_FREQ / (8 * (baud)) + 1) / 2)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud rate calculation helper macro.  <a href="group__xg_nut_arch_arm_at91_us.html#ga8a067817eb18435f5a03a556a85a34f"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Receiver Holding Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g636b08489d2e71cb979227c05d3a24a6">US_RHR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000018</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART receiver holding register offset.  <a href="group__xg_nut_arch_arm_at91_us.html#g636b08489d2e71cb979227c05d3a24a6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g7cd76c5da9f653135f8d85149067eaf4">US0_RHR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_RHR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 receiver holding register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g7cd76c5da9f653135f8d85149067eaf4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g4174372181748c709f1ac741fc58db11">US1_RHR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_RHR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 receiver holding register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g4174372181748c709f1ac741fc58db11"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Transmitter Holding Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g659a23d84dc6d23b48f25bb2f5d4e4d5">US_THR_OFF</a>&nbsp;&nbsp;&nbsp;0x0000001C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART transmitter holding register offset.  <a href="group__xg_nut_arch_arm_at91_us.html#g659a23d84dc6d23b48f25bb2f5d4e4d5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gc66bc664672a16eb3d1c0b906c77340d">US0_THR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_THR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 transmitter holding register address.  <a href="group__xg_nut_arch_arm_at91_us.html#gc66bc664672a16eb3d1c0b906c77340d"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gd581d52196902184c5ea93de8b3d263d">US1_THR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_THR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 transmitter holding register address.  <a href="group__xg_nut_arch_arm_at91_us.html#gd581d52196902184c5ea93de8b3d263d"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Baud Rate Generator Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gc6d93a485021e8a786ff3ffbf2d87505">US_BRGR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART baud rate register offset.  <a href="group__xg_nut_arch_arm_at91_us.html#gc6d93a485021e8a786ff3ffbf2d87505"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g59db4fb2ec966b9b3e408e999aceccce">US0_BRGR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_BRGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 baud rate register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g59db4fb2ec966b9b3e408e999aceccce"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g05808d77d9de4f90e45b1d41220f200f">US1_BRGR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_BRGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 baud rate register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g05808d77d9de4f90e45b1d41220f200f"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Receiver Timeout Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g91bcfb08b48098545f68709f507ce31f">US_RTOR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000024</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART receiver timeout register offset.  <a href="group__xg_nut_arch_arm_at91_us.html#g91bcfb08b48098545f68709f507ce31f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g234bc925bfa9805d255b10206bb8370e">US0_RTOR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_RTOR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 receiver timeout register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g234bc925bfa9805d255b10206bb8370e"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gb5fc39e17baef56e7fe50b1943d3ae06">US1_RTOR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_RTOR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 receiver timeout register address.  <a href="group__xg_nut_arch_arm_at91_us.html#gb5fc39e17baef56e7fe50b1943d3ae06"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Transmitter Time Guard Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gd94da332678f21174b5fb347877d8cbb">US_TTGR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000028</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART transmitter time guard register offset.  <a href="group__xg_nut_arch_arm_at91_us.html#gd94da332678f21174b5fb347877d8cbb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ga2549e712cbfb3991ee75095ac6b7a40">US0_TTGR</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_TTGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 transmitter time guard register address.  <a href="group__xg_nut_arch_arm_at91_us.html#ga2549e712cbfb3991ee75095ac6b7a40"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g03c1d6b2b46d9e59b0f762f34577fce0">US1_TTGR</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_TTGR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 transmitter time guard register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g03c1d6b2b46d9e59b0f762f34577fce0"></a><br></td></tr>
<tr><td colspan="2"><br><h2>FI DI Ratio Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gf87fe6d9ef7c04394f296e7097bec6c2">US_FIDI_OFF</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART FI DI ratio register offset.  <a href="group__xg_nut_arch_arm_at91_us.html#gf87fe6d9ef7c04394f296e7097bec6c2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ga86ae3b3b7a637f1f778c56485dadaca">US0_FIDI</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_FIDI_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 FI DI ratio register address.  <a href="group__xg_nut_arch_arm_at91_us.html#ga86ae3b3b7a637f1f778c56485dadaca"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gb02f9034fb374577cb4f814ff1b93ba5">US1_FIDI</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_FIDI_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 FI DI ratio register address.  <a href="group__xg_nut_arch_arm_at91_us.html#gb02f9034fb374577cb4f814ff1b93ba5"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Error Counter Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gd50a82d89d3850ad599eda323891f656">US_NER_OFF</a>&nbsp;&nbsp;&nbsp;0x00000044</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART error counter register offset.  <a href="group__xg_nut_arch_arm_at91_us.html#gd50a82d89d3850ad599eda323891f656"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gd0fc537dc4661bafaf0a3b4e46f49707">US0_NER</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_NER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 error counter register address.  <a href="group__xg_nut_arch_arm_at91_us.html#gd0fc537dc4661bafaf0a3b4e46f49707"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#gb6cd832b9d312636d3aa1c95825d8cbe">US1_NER</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_NER_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 error counter register address.  <a href="group__xg_nut_arch_arm_at91_us.html#gb6cd832b9d312636d3aa1c95825d8cbe"></a><br></td></tr>
<tr><td colspan="2"><br><h2>IrDA Filter Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ge9b897e72c6e165c102a2c24ad475521">US_IF_OFF</a>&nbsp;&nbsp;&nbsp;0x0000004C</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">USART IrDA filter register offset.  <a href="group__xg_nut_arch_arm_at91_us.html#ge9b897e72c6e165c102a2c24ad475521"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#ge49431d7c886b2960ec55c45b3c884fb">US0_IF</a>&nbsp;&nbsp;&nbsp;(USART0_BASE + US_IF_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 0 IrDA filter register address.  <a href="group__xg_nut_arch_arm_at91_us.html#ge49431d7c886b2960ec55c45b3c884fb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_us.html#g5cc4ef7b00d40e2d72bd7edceb89fe73">US1_IF</a>&nbsp;&nbsp;&nbsp;(USART1_BASE + US_IF_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Channel 1 IrDA filter register address.  <a href="group__xg_nut_arch_arm_at91_us.html#g5cc4ef7b00d40e2d72bd7edceb89fe73"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
AT91 peripherals. 
<p>
<div class="fragment"><pre class="fragment">
 *
 * $Log$
 * Revision 1.5  2008/10/23 08:50:43  haraldkipp
 * Prepared AT91 UART hardware handshake.
 *
 * Revision 1.4  2008/04/18 13:24:57  haraldkipp
 * Added Szemzo Andras' RS485 patch.
 *
 * Revision 1.3  2006/08/31 19:12:43  haraldkipp
 * Added additional registers found on the AT91SAM9260.
 *
 * Revision 1.2  2006/08/05 11:55:30  haraldkipp
 * PDC registers are now configurable in the parent header file.
 *
 * Revision 1.1  2006/07/05 07:45:28  haraldkipp
 * Split on-chip interface definitions.
 *
 *
 * </pre></div> 
<p>Definition in file <a class="el" href="at91__us_8h-source.html">at91_us.h</a>.</p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
