"AGP_BASE 0x%08x\n"	,	L_17
drm_info_node	,	V_82
"GART_ERROR_0 0x%08x\n"	,	L_29
vram_end	,	V_98
rs400_mc_init	,	F_30
upper_32_bits	,	F_17
"AGP_BASE_2 0x%08x\n"	,	L_18
CONFIG_DEBUG_FS	,	V_92
dev	,	V_86
"MCCFG_AGP_BASE_2 0x%08x\n"	,	L_13
vram_start	,	V_97
PAGE_MASK	,	V_62
defined	,	F_40
num_gpu_pages	,	V_15
KERN_WARNING	,	V_67
"RS400 GART already initialized\n"	,	L_4
radeon_asic_reset	,	F_59
RS690_AIC_CTRL_SCRATCH	,	V_17
"IB initialization failed (%d).\n"	,	L_40
"Disabling GPU acceleration\n"	,	L_43
radeon_update_bandwidth_info	,	F_35
r100_restore_sanity	,	F_79
node	,	V_83
rs400_gart_adjust_size	,	F_1
"HDP_FB_LOCATION 0x%08x\n"	,	L_16
rs400_gart_info_list	,	V_93
radeon_combios_init	,	F_82
r100_cp_init	,	F_56
rs400_startup	,	F_48
radeon_wb_disable	,	F_64
r300_set_reg_safe	,	F_88
RS480_VA_SIZE_128MB	,	V_21
"failed initializing CP (%d).\n"	,	L_39
bios	,	V_107
"HOST_PATH_CNTL 0x%08x\n"	,	L_9
ASIC_IS_AVIVO	,	F_81
RREG32	,	F_16
seq_printf	,	F_39
rdev	,	V_2
radeon_surface_init	,	F_61
radeon_combios_asic_init	,	F_60
CHIP_RS690	,	V_27
"GART_ERROR_1 0x%08x\n"	,	L_30
radeon_atombios_fini	,	F_74
REG_SET	,	F_15
RS400_PTE_READABLE	,	V_64
seq_file	,	V_79
uint32_t	,	T_1
i	,	V_58
DRM_UDELAY	,	F_6
m	,	V_80
"programming pipes. Bad things might happen. %08x\n"	,	L_8
RADEON_HOST_PATH_CNTL	,	V_89
r	,	V_10
r100_set_common_regs	,	F_49
RS690_BLOCK_GFX_D3_EN	,	V_54
"rs400: Failed to wait MC idle while "	,	L_7
v	,	V_77
RS690_MCCFG_FB_LOCATION	,	V_90
config	,	V_100
"MC_AGP_LOCATION 0x%08x\n"	,	L_19
RS480_GART_FEATURE_ID	,	V_45
radeon_bo_init	,	F_87
radeon_device	,	V_1
"MC_MISC_UMA_CNTL 0x%08x\n"	,	L_24
rs400_fini	,	F_66
"Forcing to 32M GART size\n"	,	L_3
"Failed to register debugfs file for RS400 GART !\n"	,	L_5
r300_clock_startup	,	F_50
reg	,	V_74
RS480_VA_SIZE_32MB	,	V_19
radeon_gart_table_ram_alloc	,	F_11
RS480_REQ_TYPE_SNOOP_SHIFT	,	V_50
radeon_gart_fini	,	F_21
gart	,	V_11
WARN	,	F_8
"BUS_CNTL 0x%08x\n"	,	L_10
DRM_ERROR	,	F_2
"GART_BASE 0x%08x\n"	,	L_20
radeon_boot_test_post_card	,	F_83
"MCCFG_AGP_LOCATION 0x%08x\n"	,	L_14
radeon_wb_fini	,	F_68
rs400_gart_init	,	F_7
private	,	V_84
WREG32	,	F_14
printk	,	F_29
r100_mc_resume	,	F_47
is_atom_bios	,	V_108
radeon_irq_kms_init	,	F_86
RS480_GART_INDEX_REG_EN	,	V_53
timeout	,	V_6
"MCCFG_FB_LOCATION 0x%08x\n"	,	L_15
dev_err	,	F_54
RS480_GART_EN	,	V_56
"AIC_CTRL_SCRATCH 0x%08x\n"	,	L_11
"GART_ERROR_5 0x%08x\n"	,	L_34
cpu_to_le32	,	F_25
"GART_FEATURE_ID 0x%08x\n"	,	L_21
"Valid GART size for IGP are 32M,64M,128M,256M,512M,1G,2G\n"	,	L_2
"AGP_MODE_CONTROL 0x%08x\n"	,	L_22
gtt_end	,	V_34
radeon_gem_fini	,	F_70
RS600_BUS_MASTER_DIS	,	V_39
"Expecting combios for RS400/RS480 GPU\n"	,	L_42
RS480_MC_MISC_CNTL	,	V_52
ptr	,	V_12
dev_private	,	V_88
rs400_gart_disable	,	F_19
r100_mc_save	,	V_94
S_000148_MC_FB_START	,	F_45
R_000E40_RBBM_STATUS	,	V_103
family	,	V_26
S_000148_MC_FB_TOP	,	F_46
base	,	V_68
uint64_t	,	T_2
rs400_gpu_init	,	F_27
RS690_DIS_OUT_OF_PCI_GART_ACCESS	,	V_18
RADEON_BUS_CNTL	,	V_38
radeon_gtt_location	,	F_34
"GART_ERROR_7 0x%08x\n"	,	L_36
radeon_wb_init	,	F_52
drm_device	,	V_85
rs400_resume	,	F_58
tmp	,	V_5
radeon_combios_sideport_present	,	F_31
RADEON_RING_TYPE_GFX_INDEX	,	V_99
ddev	,	V_105
RS480_REQ_TYPE_SNOOP_DIS	,	V_51
radeon_gart_table_ram_free	,	F_22
RS480_AGP_BASE_2	,	V_32
radeon_vram_location	,	F_33
r100_enable_bm	,	F_51
gtt	,	V_61
RS480_NB_MC_IND_WR_EN	,	V_78
RADEON_NB_TOM	,	V_72
vram_width	,	V_71
radeon_ib_pool_fini	,	F_69
"rs400: Wait MC idle timeout before updating MC.\n"	,	L_37
rs400_suspend	,	F_62
rs400_gart_tlb_flush	,	F_3
RS480_VA_SIZE_2GB	,	V_25
"GART_ERROR_6 0x%08x\n"	,	L_35
RS400_PTE_WRITEABLE	,	V_63
CHIP_RS740	,	V_28
RS480_VA_SIZE_64MB	,	V_20
igp_sideport_enabled	,	V_69
radeon_irq_kms_fini	,	F_71
rs400_gart_set_page	,	F_23
DRM_INFO	,	F_18
rs400_debugfs_gart_info	,	F_38
R_000148_MC_FB_LOCATION	,	V_96
usec_timeout	,	V_7
kfree	,	F_75
RS480_GART_CACHE_INVALIDATE	,	V_9
RADEON_MC_IDLE	,	V_66
"MCCFG_AGP_BASE 0x%08x\n"	,	L_12
save	,	V_95
R_0007C0_CP_STAT	,	V_104
RADEON_BUS_MASTER_DIS	,	V_41
RS690_MC_AGP_TOP	,	V_33
gtt_size	,	V_4
radeon_scratch_init	,	F_78
radeon_fence_driver_init	,	F_85
RS480_AGP_MODE_CNTL	,	V_49
rs400_mc_program	,	F_42
r100_irq_set	,	F_55
"GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)\n"	,	L_41
EINVAL	,	V_13
RS690_MC_AGP_START	,	V_35
"GART_CACHE_CNTRL 0x%08x\n"	,	L_26
"MC_MISC_CNTL 0x%08x\n"	,	L_23
r100_vga_render_disable	,	F_77
r100_mc_stop	,	F_43
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_6
rs400_mc_wait_for_idle	,	F_26
r100_cp_disable	,	F_63
"GART_ERROR_4 0x%08x\n"	,	L_33
"failed initializing CP fences (%d).\n"	,	L_38
hdp_cntl	,	V_102
table_size	,	V_14
data	,	V_81
minor	,	V_87
table_addr	,	V_43
gtt_base_align	,	V_73
RS480_NB_MC_INDEX	,	V_75
RS480_GTW_LAC_EN	,	V_47
lower_32_bits	,	F_24
RS480_AGP_ADDRESS_SPACE_SIZE	,	V_55
u32	,	V_42
mc	,	V_3
"MC_GART_ERROR_ADDRESS_HI 0x%08x\n"	,	L_28
RS480_1LEVEL_GART	,	V_48
"GART_ERROR_3 0x%08x\n"	,	L_32
"MC_GART_ERROR_ADDRESS 0x%08x\n"	,	L_27
radeon_fence_driver_start_ring	,	F_53
vram_is_ddr	,	V_70
RS480_GART_CACHE_CNTRL	,	V_8
"AGP_ADDRESS_SPACE_SIZE 0x%08x\n"	,	L_25
WREG32_MC	,	F_4
RS690_MCCFG_AGP_LOCATION	,	V_37
rs400_debugfs_pcie_gart_info_init	,	F_10
entry	,	V_60
RS480_VA_SIZE_256MB	,	V_22
r100_vram_init_sizes	,	F_32
radeon_get_clock_info	,	F_84
RS690_HDP_FB_LOCATION	,	V_91
rs400_gart_enable	,	F_12
radeon_gart_restore	,	F_13
rs400_gart_fini	,	F_20
gtt_start	,	V_36
RS480_GART_BASE	,	V_44
RS480_TLB_ENABLE	,	V_46
accel_working	,	V_106
RS690_MCCFG_AGP_BASE	,	V_29
"GART_ERROR_2 0x%08x\n"	,	L_31
r100_cp_fini	,	F_67
radeon_get_bios	,	F_80
radeon_bo_fini	,	F_73
rs400_init	,	F_76
rs400_mc_rreg	,	F_36
r420_pipes_init	,	F_28
size_reg	,	V_16
ready	,	V_57
RS480_NB_MC_DATA	,	V_76
radeon_gart_init	,	F_9
addr	,	V_59
radeon_fence_driver_fini	,	F_72
radeon_debugfs_add_files	,	F_41
RS690_MCCFG_AGP_BASE_2	,	V_30
dev_warn	,	F_44
RS480_VA_SIZE_512MB	,	V_23
RADEON_AGP_BASE	,	V_31
u64	,	T_3
"Unable to use IGP GART size %uM\n"	,	L_1
RADEON_MC_STATUS	,	V_65
RS480_VA_SIZE_1GB	,	V_24
r300	,	V_101
rs400_mc_wreg	,	F_37
radeon_ib_pool_init	,	F_57
RREG32_MC	,	F_5
r100_irq_disable	,	F_65
RADEON_MC_AGP_LOCATION	,	V_40
