# vsim -c sync_signal_tb -wlf vsim.wlf -solvefaildebug -assertdebug -voptargs="+acc" -l vsim.log -do "add wave -r /sync_signal_tb/*; run -all; quit" 
# Start time: 12:46:21 on Aug 26,2022
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 10.6 linux_x86_64 Dec 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.sync_signal_tb(fast)
# Loading work.sync_signal(fast)
# add wave -r /sync_signal_tb/*
#  run -all
# ** Note: $stop    : ../tb/sync_signal_tb.sv(43)
#    Time: 1017 ns  Iteration: 1  Instance: /sync_signal_tb
# Break in Module sync_signal_tb at ../tb/sync_signal_tb.sv line 43
# Stopped at ../tb/sync_signal_tb.sv line 43
#  quit
# End time: 12:46:22 on Aug 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
