// Seed: 150796081
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(*) force id_2 = 1;
  supply0 id_6;
  assign id_6 = 1;
  wor id_7 = 1;
  assign id_2 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_9 = 1;
  tri1 id_10 = id_9;
  final begin
    $display(id_5, id_5, id_4, id_9);
  end
  module_0(
      id_10, id_6, id_5, id_9, id_5
  );
endmodule
