Block,,Address,Description,Type,Bits,Endian Type,Access Mode,Valid for sub-modules,Default,"Constraints, Remarks"
,,,,,,,,,,
RATE_LIMITER,ctrl0,0,,Reg,31:0,Little,RWA,,32'h0,
,sw_rst[0],,,Field,0,,RWA,,1’h0,
RATE_LIMITER,ctrl1,4,,Reg,31:0,Little,RWA,,32'h0,
,rate_lim_en[0],,,Field,0,,RWA,,1’h0,
RATE_LIMITER,ctrl2,8,rate_in_bits[0],Reg,31:0,Little,RWA,,32'h0,
RATE_LIMITER,ctrl3,C,,Reg,31:0,Little,RWA,,32'h0,
,sw_rst[1],,,Field,0,,RWA,,1’h0,
RATE_LIMITER,ctrl4,10,,Reg,31:0,Little,RWA,,32'h0,
,rate_lim_en[1],,,Field,0,,RWA,,1’h0,
RATE_LIMITER,ctrl5,14,rate_in_bits[1],Reg,31:0,Little,RWA,,32'h0,
RATE_LIMITER,ctrl6,18,,Reg,31:0,Little,RWA,,32'h0,
,sw_rst[2],,,Field,0,,RWA,,1’h0,
RATE_LIMITER,ctrl7,1C,,Reg,31:0,Little,RWA,,32'h0,
,rate_lim_en[2],,,Field,0,,RWA,,1’h0,
RATE_LIMITER,ctrl8,20,rate_in_bits[2],Reg,31:0,Little,RWA,,32'h0,
RATE_LIMITER,ctrl9,24,,Reg,31:0,Little,RWA,,32'h0,
,sw_rst[3],,,Field,0,,RWA,,1’h0,
RATE_LIMITER,ctrl10,28,,Reg,31:0,Little,RWA,,32'h0,
,rate_lim_en[3],,,Field,0,,RWA,,1’h0,
RATE_LIMITER,ctrl11,2C,rate_in_bits[3],Reg,31:0,Little,RWA,,32'h0,
