// Seed: 341507480
module module_0 (
    input id_0,
    input id_1,
    output reg id_2,
    output id_3,
    input id_4,
    output id_5
);
  initial begin
    id_3 <= id_4;
    if ((id_4 || 1)) begin
      if (1) begin
        if (id_1)
          #1 begin
            if ("") begin
              id_2 <= id_0;
              id_3 = id_0;
              id_5 <= 1;
              id_3 <= id_4;
            end
          end
      end else begin
        id_5 <= 1;
        id_5 <= id_0;
      end
    end
  end
endmodule
