{'a_reg': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['a']],
           'DLines': ['60:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7dff37d8d0>]},
 'b_reg': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['b']],
           'DLines': ['61:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7dff37d110>]},
 'c_reg': {'CDeps': [[[]]],
           'CLines': [[None]],
           'Clocked': True,
           'DDeps': [['c']],
           'DLines': ['62:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7e017d0f50>]},
 'p': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['result']],
       'DLines': ['75:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7dff235a90>]},
 'prod': {'CDeps': [[[]]],
          'CLines': [[None]],
          'Clocked': True,
          'DDeps': [['a_reg', 'b_reg']],
          'DLines': ['66:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7e017be710>]},
 'result': {'CDeps': [[[]]],
            'CLines': [[None]],
            'Clocked': True,
            'DDeps': [['sum']],
            'DLines': ['72:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7dff2359d0>]},
 'sum': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['c_reg', 'prod']],
         'DLines': ['69:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7dff235150>]}}
