 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -max_paths 10
Design : khu_sensor_pad
Version: F-2011.09-SP5-3
Date   : Thu Sep  3 02:17:53 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: V105WTP1250   Library: std150e_wst_105_p125
Wire Load Model Mode: enclosed

  Startpoint: khu_sensor_top/ads1292_filter/converter_f2i/a_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_f2i/a_s_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_f2i/a_reg[31]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_f2i/a_reg[31]/Q (fd1eqd1_hd)
                                                          0.37       1.12 f
  khu_sensor_top/ads1292_filter/converter_f2i/a_s_reg/D (fd1eqd1_hd)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/ads1292_filter/converter_f2i/a_s_reg/CK (fd1eqd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[0]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[0]/Q (fd1eqd1_hd)
                                                          0.37       1.12 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[0]/D (fd1eqd1_hd)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[0]/CK (fd1eqd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[1]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[1]/Q (fd1eqd1_hd)
                                                          0.37       1.12 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[1]/D (fd1eqd1_hd)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[1]/CK (fd1eqd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[2]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[2]/Q (fd1eqd1_hd)
                                                          0.37       1.12 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[2]/D (fd1eqd1_hd)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[2]/CK (fd1eqd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[3]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[3]/Q (fd1eqd1_hd)
                                                          0.37       1.12 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[3]/D (fd1eqd1_hd)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[3]/CK (fd1eqd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[4]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[4]/Q (fd1eqd1_hd)
                                                          0.37       1.12 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[4]/D (fd1eqd1_hd)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[4]/CK (fd1eqd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[5]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[5]/Q (fd1eqd1_hd)
                                                          0.37       1.12 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[5]/D (fd1eqd1_hd)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[5]/CK (fd1eqd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[6]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[6]/Q (fd1eqd1_hd)
                                                          0.37       1.12 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[6]/D (fd1eqd1_hd)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[6]/CK (fd1eqd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[7]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[7]/Q (fd1eqd1_hd)
                                                          0.37       1.12 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[7]/D (fd1eqd1_hd)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[7]/CK (fd1eqd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: khu_sensor_top/ads1292_filter/converter_i2f/z_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[8]/CK (fd1eqd1_hd)
                                                          0.00 #     0.75 r
  khu_sensor_top/ads1292_filter/converter_i2f/z_reg[8]/Q (fd1eqd1_hd)
                                                          0.37       1.12 f
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[8]/D (fd1eqd1_hd)
                                                          0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/ads1292_filter/converter_i2f/o_Z_reg[8]/CK (fd1eqd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)
                                                          0.40       1.15 f
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)
                                                          0.00       1.15 f
  data arrival time                                                  1.15

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.08       1.03
  data required time                                                 1.03
  --------------------------------------------------------------------------
  data required time                                                 1.03
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: khu_sensor_top/uart_controller/async_rstn_synchronizer/r_ff_reg/CK
              (internal path startpoint clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/async_rstn_synchronizer/o_RSTN_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_rstn_synchronizer
                     l13_e_5000_4lm        std150e_wst_105_p125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.00       0.75 r
  khu_sensor_top/uart_controller/async_rstn_synchronizer/r_ff_reg/CK (fd2qd4_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/async_rstn_synchronizer/r_ff_reg/Q (fd2qd4_hd)
                                                          0.35       1.10 f
  khu_sensor_top/uart_controller/async_rstn_synchronizer/o_RSTN_reg/D (fd2qd4_hd)
                                                          0.00       1.10 f
  data arrival time                                                  1.10

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.09       0.84
  khu_sensor_top/uart_controller/async_rstn_synchronizer/o_RSTN_reg/CK (fd2qd4_hd)
                                                          0.00       0.84 r
  library hold time                                       0.04       0.88
  data required time                                                 0.88
  --------------------------------------------------------------------------
  data required time                                                 0.88
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/r_ff_reg/CK
              (internal path startpoint clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_rst_synchronizer
                     l13_e_5000_4lm        std150e_wst_105_p125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.00       0.75 r
  khu_sensor_top/sensor_core/async_rst_synchronizer/r_ff_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/async_rst_synchronizer/r_ff_reg/Q (fd3qd1_hd)
                                                          0.43       1.18 f
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/D (fd3qd1_hd)
                                                          0.00       1.18 f
  data arrival time                                                  1.18

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.09       0.84
  khu_sensor_top/sensor_core/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)
                                                          0.00       0.84 r
  library hold time                                       0.07       0.91
  data required time                                                 0.91
  --------------------------------------------------------------------------
  data required time                                                 0.91
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/r_ff_reg/CK
              (internal path startpoint clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_rst_synchronizer
                     l13_e_5000_4lm        std150e_wst_105_p125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.00       0.75 r
  khu_sensor_top/uart_controller/async_rst_synchronizer/r_ff_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/async_rst_synchronizer/r_ff_reg/Q (fd3qd1_hd)
                                                          0.43       1.18 f
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/D (fd3qd1_hd)
                                                          0.00       1.18 f
  data arrival time                                                  1.18

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.09       0.84
  khu_sensor_top/uart_controller/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)
                                                          0.00       0.84 r
  library hold time                                       0.07       0.91
  data required time                                                 0.91
  --------------------------------------------------------------------------
  data required time                                                 0.91
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/r_ff_reg/CK
              (internal path startpoint clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_rst_synchronizer
                     l13_e_5000_4lm        std150e_wst_105_p125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/r_ff_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/r_ff_reg/Q (fd3qd1_hd)
                                                          0.43       1.18 f
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/D (fd3qd1_hd)
                                                          0.00       1.18 f
  data arrival time                                                  1.18

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.09       0.84
  khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)
                                                          0.00       0.84 r
  library hold time                                       0.07       0.91
  data required time                                                 0.91
  --------------------------------------------------------------------------
  data required time                                                 0.91
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: khu_sensor_top/uart_controller/uart_tx/async_rst_synchronizer/r_ff_reg/CK
              (internal path startpoint clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_tx/async_rst_synchronizer/o_RST_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_rst_synchronizer
                     l13_e_5000_4lm        std150e_wst_105_p125

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.00       0.75 r
  khu_sensor_top/uart_controller/uart_tx/async_rst_synchronizer/r_ff_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_tx/async_rst_synchronizer/r_ff_reg/Q (fd3qd1_hd)
                                                          0.43       1.18 f
  khu_sensor_top/uart_controller/uart_tx/async_rst_synchronizer/o_RST_reg/D (fd3qd1_hd)
                                                          0.00       1.18 f
  data arrival time                                                  1.18

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.09       0.84
  khu_sensor_top/uart_controller/uart_tx/async_rst_synchronizer/o_RST_reg/CK (fd3qd1_hd)
                                                          0.00       0.84 r
  library hold time                                       0.07       0.91
  data required time                                                 0.91
  --------------------------------------------------------------------------
  data required time                                                 0.91
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (fd3qd1_hd)
                                                          0.50       1.25 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (fd3qd1_hd)
                                                          0.00       1.25 r
  data arrival time                                                  1.25

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (fd3qd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.01       0.96
  data required time                                                 0.96
  --------------------------------------------------------------------------
  data required time                                                 0.96
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[44]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[52]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[44]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[44]/Q (fd4qd1_hd)
                                                          0.42       1.17 f
  khu_sensor_top/uart_controller/U22/Y (clknd2d1_hd)      0.08       1.26 r
  khu_sensor_top/uart_controller/U56/Y (scg14d1_hd)       0.07       1.33 f
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[52]/D (fd4qd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/uart_controller/r_uart_data_tx_shift_reg[52]/CK (fd4qd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.08       1.03
  data required time                                                 1.03
  --------------------------------------------------------------------------
  data required time                                                 1.03
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: khu_sensor_top/uart_controller/r_lstate_reg[1]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_lstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/uart_controller/r_lstate_reg[1]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/uart_controller/r_lstate_reg[1]/Q (fd4qd1_hd)
                                                          0.43       1.18 f
  khu_sensor_top/uart_controller/U3/Y (nd2bd1_hd)         0.15       1.33 f
  khu_sensor_top/uart_controller/r_lstate_reg[1]/D (fd4qd1_hd)
                                                          0.00       1.33 f
  data arrival time                                                  1.33

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/uart_controller/r_lstate_reg[1]/CK (fd4qd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.08       1.03
  data required time                                                 1.03
  --------------------------------------------------------------------------
  data required time                                                 1.03
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]/CK (fd4qd1_hd)
                                                          0.00       0.75 r
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]/Q (fd4qd1_hd)
                                                          0.43       1.18 f
  khu_sensor_top/sensor_core/U4/Y (nd2bd1_hd)             0.15       1.34 f
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]/D (fd4qd1_hd)
                                                          0.00       1.34 f
  data arrival time                                                  1.34

  clock clk_half (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  clock uncertainty                                       0.20       0.95
  khu_sensor_top/sensor_core/o_UART_DATA_TX_reg[53]/CK (fd4qd1_hd)
                                                          0.00       0.95 r
  library hold time                                       0.08       1.03
  data required time                                                 1.03
  --------------------------------------------------------------------------
  data required time                                                 1.03
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


1
