Execute       source -notrace -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute             source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command         ap_source done; 0.169 sec.
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.338 sec.
INFO-FLOW: Workspace C:/GEMM/ASIC/ASIC/hls opened at Sun Feb 22 21:56:24 +0530 2026
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-2174@%s%s component C:/GEMM/ASIC/hls_config.cfg 
INFO: [HLS 200-2174] Applying component config ini file C:/GEMM/ASIC/hls_config.cfg
Execute       apply_ini C:/GEMM/ASIC/hls_config.cfg 
Execute         send_msg_by_id INFO @200-1465@%s 'syn.file=gp.cpp' from C:/GEMM/ASIC/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying config ini 'syn.file=gp.cpp' from C:/GEMM/ASIC/hls_config.cfg(5)
Execute         add_files C:/GEMM/ASIC/gp.cpp 
INFO: [HLS 200-10] Adding design file 'C:/GEMM/ASIC/gp.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'tb.file=tb.cpp' from C:/GEMM/ASIC/hls_config.cfg(6) 
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb.cpp' from C:/GEMM/ASIC/hls_config.cfg(6)
Execute         add_files -tb C:/GEMM/ASIC/tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/GEMM/ASIC/tb.cpp' to the project
Execute         send_msg_by_id INFO @200-1465@%s 'syn.top=fmm_reduce_kernel' from C:/GEMM/ASIC/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying config ini 'syn.top=fmm_reduce_kernel' from C:/GEMM/ASIC/hls_config.cfg(7)
Execute         set_top fmm_reduce_kernel 
Execute         send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/GEMM/ASIC/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/GEMM/ASIC/hls_config.cfg(4)
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute         send_msg_by_id INFO @200-1465@%s 'part=xc7a200tfbg676-1' from C:/GEMM/ASIC/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying config ini 'part=xc7a200tfbg676-1' from C:/GEMM/ASIC/hls_config.cfg(1)
Execute         set_part xc7a200tfbg676-1 
Execute           create_platform xc7a200tfbg676-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-fbg676-1'
Command           create_platform done; 0.697 sec.
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute             source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute           ap_part_info -name xc7a200t-fbg676-1 -data info 
Execute           config_compile -quiet -complex-mul-dsp=0 
Command         set_part done; 0.783 sec.
Execute         send_msg_by_id INFO @200-1465@%s 'clock=10ns' from C:/GEMM/ASIC/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying config ini 'clock=10ns' from C:/GEMM/ASIC/hls_config.cfg(10)
Execute         create_clock -period 10ns 
Execute           ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute         send_msg_by_id INFO @200-1465@%s 'clock_uncertainty=1ns' from C:/GEMM/ASIC/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying config ini 'clock_uncertainty=1ns' from C:/GEMM/ASIC/hls_config.cfg(11)
Execute         set_clock_uncertainty 1ns 
Execute           ap_set_clock -name default -uncertainty 1 -unit ns 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1ns.
Execute         send_msg_by_id INFO @200-1465@%s 'package.output.format=rtl' from C:/GEMM/ASIC/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying config ini 'package.output.format=rtl' from C:/GEMM/ASIC/hls_config.cfg(8)
Execute         config_export -format=rtl 
Command       apply_ini done; 0.847 sec.
Execute       write_component -config C:/GEMM/ASIC/hls_config.cfg 
Execute         send_msg_by_id INFO @200-2176@%s C:/GEMM/ASIC/ASIC/vitis-comp.json 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/GEMM/ASIC/ASIC/vitis-comp.json
Command     open_solution done; 1.226 sec.
Command   open_component done; 1.229 sec.
Execute   apply_ini C:/GEMM/ASIC/ASIC/hls/config.cmdline -iscmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
Execute     ap_part_info -name xc7a200t-fbg676-1 -data info 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector gp.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu > C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.cpp.xilinx-performance-pragma-detector.out.log 2> C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 2 seconds. Elapsed time: 2.292 seconds; current allocated memory: 156.246 MB.
Execute       set_directive_top fmm_reduce_kernel -name=fmm_reduce_kernel 
INFO: [HLS 200-10] Analyzing design file 'gp.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling gp.cpp as C++
Execute       ap_part_info -name xc7a200t-fbg676-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang gp.cpp -foptimization-record-file=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-1 > C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.cpp.clang.out.log 2> C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-1 > C:/GEMM/ASIC/ASIC/hls/.autopilot/db/clang.out.log 2> C:/GEMM/ASIC/ASIC/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5539] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (gp.cpp:260:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp  -target fpga  -directive=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/.systemc_flag -fix-errors C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.363 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp  -target fpga  -directive=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/all.directive.json -fix-errors C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.571 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command       clang_tidy done; 0.8 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7a200t-fbg676-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.bc {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-1 > C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp.clang.out.log 2> C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.552 seconds; current allocated memory: 158.883 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GEMM/ASIC/ASIC/hls/.autopilot/db/gp.g.bc -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.0.bc > C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx/2025.1/Vitis/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx/2025.1/Vitis/win64/lib/libhlsmc++_39.bc -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.374 sec.
Execute       run_link_or_opt -opt -out C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fmm_reduce_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fmm_reduce_kernel -reflow-float-conversion -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.63 sec.
Execute       run_link_or_opt -out C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/2025.1/Vitis/win64/lib/libfloatconversion_39.bc -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fmm_reduce_kernel 
INFO-FLOW: run_clang exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fmm_reduce_kernel -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fmm_reduce_kernel -mllvm -hls-db-dir -mllvm C:/GEMM/ASIC/ASIC/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/GEMM/ASIC/ASIC/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1 -x ir C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=artix7_slow -device-resource-info=BRAM_730.000000_DSP_740.000000_FF_269200.000000_LUT_134600.000000_SLICE_33650.000000_URAM_0.000000 -device-name-info=xc7a200tfbg676-1 2> C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,138 Compile/Link (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,138 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,222 Unroll/Inline (step 1) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,222 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 829 Unroll/Inline (step 2) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 829 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 857 Unroll/Inline (step 3) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 857 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 855 Unroll/Inline (step 4) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 855 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,526 Array/Struct (step 1) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,526 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,287 Array/Struct (step 2) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,287 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,287 Array/Struct (step 3) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,287 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,287 Array/Struct (step 4) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,287 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,322 Array/Struct (step 5) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,322 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,322 Performance (step 1) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,322 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,311 Performance (step 2) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,311 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,287 Performance (step 3) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,287 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,287 Performance (step 4) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,287 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,285 HW Transforms (step 1) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,306 HW Transforms (step 2) (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,306 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/GEMM/ASIC/ASIC/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'reduction_move_undo(Matrix&)' into 'compute_greedy_potential_score(Matrix&, int, int, int, int, int)' (gp.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'total_potential(Matrix const&)' into 'compute_greedy_potential_score(Matrix&, int, int, int, int, int)' (gp.cpp:201:19)
INFO: [HLS 214-131] Inlining function 'reduction_move(Matrix&, int, int, int)' into 'compute_greedy_potential_score(Matrix&, int, int, int, int, int)' (gp.cpp:200:9)
INFO: [HLS 214-131] Inlining function 'reduction_move(Matrix&, int, int, int)' into 'greedy_potential_reduce(Matrix&, int, int)' (gp.cpp:237:5)
INFO: [HLS 214-377] Adding 'fmm_reduce_kernel::M' into disaggregation list because there's array-partition pragma applied on the struct field (gp.cpp:261:9)
INFO: [HLS 214-210] Disaggregating variable 'fmm_reduce_kernel::M' (gp.cpp:258:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 320 for loop 'VITIS_LOOP_49_1' (gp.cpp:49:22) in function 'load_matrix_from_dram'. (gp.cpp:40:0)
WARNING: [HLS 214-450] Ignore address on register port 'A_dram' (gp.cpp:59:34)
WARNING: [HLS 214-450] Ignore address on register port 'A_dram' (gp.cpp:71:34)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'A_dram'. (gp.cpp:247:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ17fmm_reduce_kernelE1M.e': Cyclic partitioning with factor 4 on dimension 2. (gp.cpp:258:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_69_2> at gp.cpp:69:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_124_1> at gp.cpp:124:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_146_1> at gp.cpp:146:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_152_2> at gp.cpp:152:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_163_3> at gp.cpp:163:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_104_1> at gp.cpp:104:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_51_2> at gp.cpp:51:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_57_4> at gp.cpp:57:26 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_232_1'. (gp.cpp:232:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/GEMM/ASIC/ASIC/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.396 seconds; current allocated memory: 161.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 161.535 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fmm_reduce_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.0.bc -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 167.137 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.1.bc -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.2.prechk.bc -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 169.871 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.g.1.bc to C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/GEMM/ASIC/ASIC/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.o.1.bc -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.166 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.o.1.tmp.bc -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (gp.cpp:104:32) to (gp.cpp:104:23) in function 'compute_pp_nn'... converting 6 basic blocks.
Command         transform done; 0.112 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 193.035 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.o.2.bc -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_68_1'(gp.cpp:68:22) and 'VITIS_LOOP_69_2'(gp.cpp:69:26) in function 'store_matrix_to_dram' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_49_1'(gp.cpp:49:22) and 'VITIS_LOOP_51_2'(gp.cpp:51:19) in function 'load_matrix_from_dram' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_56_3'(gp.cpp:56:22) and 'VITIS_LOOP_57_4'(gp.cpp:57:26) in function 'load_matrix_from_dram' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (gp.cpp:68:22) in function 'store_matrix_to_dram'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (gp.cpp:49:22) in function 'load_matrix_from_dram'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_3' (gp.cpp:56:22) in function 'load_matrix_from_dram'.
Execute           auto_get_db
Command         transform done; 0.245 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.o.3.bc -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.114 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 317.887 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.836 sec.
Command     elaborate done; 13.791 sec.
Execute     ap_eval exec zip -j C:/GEMM/ASIC/ASIC/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.205 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fmm_reduce_kernel' ...
Execute       ap_set_top_model fmm_reduce_kernel 
Execute       get_model_list fmm_reduce_kernel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fmm_reduce_kernel 
Execute       preproc_iomode -model store_matrix_to_dram 
Execute       preproc_iomode -model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 
Execute       preproc_iomode -model greedy_potential_reduce 
Execute       preproc_iomode -model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 
Execute       preproc_iomode -model find_best_move 
Execute       preproc_iomode -model compute_greedy_potential_score 
Execute       preproc_iomode -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 
Execute       preproc_iomode -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 
Execute       preproc_iomode -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 
Execute       preproc_iomode -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 
Execute       preproc_iomode -model compute_pp_nn 
Execute       preproc_iomode -model compute_pp_nn_Pipeline_VITIS_LOOP_104_1 
Execute       preproc_iomode -model load_matrix_from_dram 
Execute       preproc_iomode -model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute       preproc_iomode -model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 
Execute       get_model_list fmm_reduce_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 load_matrix_from_dram compute_pp_nn_Pipeline_VITIS_LOOP_104_1 compute_pp_nn compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 compute_greedy_potential_score find_best_move greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 greedy_potential_reduce store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 store_matrix_to_dram fmm_reduce_kernel
INFO-FLOW: Configuring Module : load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 ...
Execute       set_default_model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 
Execute       apply_spec_resource_limit load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 
INFO-FLOW: Configuring Module : load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 ...
Execute       set_default_model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute       apply_spec_resource_limit load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
INFO-FLOW: Configuring Module : load_matrix_from_dram ...
Execute       set_default_model load_matrix_from_dram 
Execute       apply_spec_resource_limit load_matrix_from_dram 
INFO-FLOW: Configuring Module : compute_pp_nn_Pipeline_VITIS_LOOP_104_1 ...
Execute       set_default_model compute_pp_nn_Pipeline_VITIS_LOOP_104_1 
Execute       apply_spec_resource_limit compute_pp_nn_Pipeline_VITIS_LOOP_104_1 
INFO-FLOW: Configuring Module : compute_pp_nn ...
Execute       set_default_model compute_pp_nn 
Execute       apply_spec_resource_limit compute_pp_nn 
INFO-FLOW: Configuring Module : compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 ...
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 
Execute       apply_spec_resource_limit compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 
INFO-FLOW: Configuring Module : compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 ...
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 
Execute       apply_spec_resource_limit compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 
INFO-FLOW: Configuring Module : compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 ...
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 
Execute       apply_spec_resource_limit compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 
INFO-FLOW: Configuring Module : compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 ...
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 
Execute       apply_spec_resource_limit compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 
INFO-FLOW: Configuring Module : compute_greedy_potential_score ...
Execute       set_default_model compute_greedy_potential_score 
Execute       apply_spec_resource_limit compute_greedy_potential_score 
INFO-FLOW: Configuring Module : find_best_move ...
Execute       set_default_model find_best_move 
Execute       apply_spec_resource_limit find_best_move 
INFO-FLOW: Configuring Module : greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 ...
Execute       set_default_model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 
Execute       apply_spec_resource_limit greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 
INFO-FLOW: Configuring Module : greedy_potential_reduce ...
Execute       set_default_model greedy_potential_reduce 
Execute       apply_spec_resource_limit greedy_potential_reduce 
INFO-FLOW: Configuring Module : store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 ...
Execute       set_default_model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 
Execute       apply_spec_resource_limit store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 
INFO-FLOW: Configuring Module : store_matrix_to_dram ...
Execute       set_default_model store_matrix_to_dram 
Execute       apply_spec_resource_limit store_matrix_to_dram 
INFO-FLOW: Configuring Module : fmm_reduce_kernel ...
Execute       set_default_model fmm_reduce_kernel 
Execute       apply_spec_resource_limit fmm_reduce_kernel 
INFO-FLOW: Model list for preprocess: load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 load_matrix_from_dram compute_pp_nn_Pipeline_VITIS_LOOP_104_1 compute_pp_nn compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 compute_greedy_potential_score find_best_move greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 greedy_potential_reduce store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 store_matrix_to_dram fmm_reduce_kernel
INFO-FLOW: Preprocessing Module: load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 ...
Execute       set_default_model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 
Execute       cdfg_preprocess -model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 
Execute       rtl_gen_preprocess load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 
INFO-FLOW: Preprocessing Module: load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 ...
Execute       set_default_model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute       cdfg_preprocess -model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute       rtl_gen_preprocess load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
INFO-FLOW: Preprocessing Module: load_matrix_from_dram ...
Execute       set_default_model load_matrix_from_dram 
Execute       cdfg_preprocess -model load_matrix_from_dram 
Execute       rtl_gen_preprocess load_matrix_from_dram 
INFO-FLOW: Preprocessing Module: compute_pp_nn_Pipeline_VITIS_LOOP_104_1 ...
Execute       set_default_model compute_pp_nn_Pipeline_VITIS_LOOP_104_1 
Execute       cdfg_preprocess -model compute_pp_nn_Pipeline_VITIS_LOOP_104_1 
Execute       rtl_gen_preprocess compute_pp_nn_Pipeline_VITIS_LOOP_104_1 
INFO-FLOW: Preprocessing Module: compute_pp_nn ...
Execute       set_default_model compute_pp_nn 
Execute       cdfg_preprocess -model compute_pp_nn 
Execute       rtl_gen_preprocess compute_pp_nn 
INFO-FLOW: Preprocessing Module: compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 ...
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 
Execute       cdfg_preprocess -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 
Execute       rtl_gen_preprocess compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 
INFO-FLOW: Preprocessing Module: compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 ...
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 
Execute       cdfg_preprocess -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 
Execute       rtl_gen_preprocess compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 
INFO-FLOW: Preprocessing Module: compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 ...
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 
Execute       cdfg_preprocess -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 
Execute       rtl_gen_preprocess compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 
INFO-FLOW: Preprocessing Module: compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 ...
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 
Execute       cdfg_preprocess -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 
Execute       rtl_gen_preprocess compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 
INFO-FLOW: Preprocessing Module: compute_greedy_potential_score ...
Execute       set_default_model compute_greedy_potential_score 
Execute       cdfg_preprocess -model compute_greedy_potential_score 
Execute       rtl_gen_preprocess compute_greedy_potential_score 
INFO-FLOW: Preprocessing Module: find_best_move ...
Execute       set_default_model find_best_move 
Execute       cdfg_preprocess -model find_best_move 
Execute       rtl_gen_preprocess find_best_move 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 ...
Execute       set_default_model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 
Execute       cdfg_preprocess -model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 
Execute       rtl_gen_preprocess greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 
INFO-FLOW: Preprocessing Module: greedy_potential_reduce ...
Execute       set_default_model greedy_potential_reduce 
Execute       cdfg_preprocess -model greedy_potential_reduce 
Execute       rtl_gen_preprocess greedy_potential_reduce 
INFO-FLOW: Preprocessing Module: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 ...
Execute       set_default_model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 
Execute       cdfg_preprocess -model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 
Execute       rtl_gen_preprocess store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 
INFO-FLOW: Preprocessing Module: store_matrix_to_dram ...
Execute       set_default_model store_matrix_to_dram 
Execute       cdfg_preprocess -model store_matrix_to_dram 
Execute       rtl_gen_preprocess store_matrix_to_dram 
INFO-FLOW: Preprocessing Module: fmm_reduce_kernel ...
Execute       set_default_model fmm_reduce_kernel 
Execute       cdfg_preprocess -model fmm_reduce_kernel 
Execute       rtl_gen_preprocess fmm_reduce_kernel 
INFO-FLOW: Model list for synthesis: load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 load_matrix_from_dram compute_pp_nn_Pipeline_VITIS_LOOP_104_1 compute_pp_nn compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 compute_greedy_potential_score find_best_move greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 greedy_potential_reduce store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 store_matrix_to_dram fmm_reduce_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 
Execute       schedule -model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1_VITIS_LOOP_51_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 322.508 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.sched.adb -f 
INFO-FLOW: Finish scheduling load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.
Execute       set_default_model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 
Execute       bind -model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 323.582 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.bind.adb -f 
INFO-FLOW: Finish binding load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute       schedule -model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3_VITIS_LOOP_57_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_56_3_VITIS_LOOP_57_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 324.051 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.sched.adb -f 
INFO-FLOW: Finish scheduling load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.
Execute       set_default_model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute       bind -model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 324.121 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.bind.adb -f 
INFO-FLOW: Finish binding load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_matrix_from_dram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_matrix_from_dram 
Execute       schedule -model load_matrix_from_dram 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 324.398 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram.sched.adb -f 
INFO-FLOW: Finish scheduling load_matrix_from_dram.
Execute       set_default_model load_matrix_from_dram 
Execute       bind -model load_matrix_from_dram 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 324.465 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram.bind.adb -f 
INFO-FLOW: Finish binding load_matrix_from_dram.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pp_nn_Pipeline_VITIS_LOOP_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pp_nn_Pipeline_VITIS_LOOP_104_1 
Execute       schedule -model compute_pp_nn_Pipeline_VITIS_LOOP_104_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_104_1'.
WARNING: [HLS 200-885] The II Violation in module 'compute_pp_nn_Pipeline_VITIS_LOOP_104_1' (loop 'VITIS_LOOP_104_1'): Unable to schedule 'load' operation 32 bit ('M_e_0_load', gp.cpp:106) on array 'M_e_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M_e_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_104_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 325.375 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn_Pipeline_VITIS_LOOP_104_1.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn_Pipeline_VITIS_LOOP_104_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_pp_nn_Pipeline_VITIS_LOOP_104_1.
Execute       set_default_model compute_pp_nn_Pipeline_VITIS_LOOP_104_1 
Execute       bind -model compute_pp_nn_Pipeline_VITIS_LOOP_104_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 325.461 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn_Pipeline_VITIS_LOOP_104_1.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn_Pipeline_VITIS_LOOP_104_1.bind.adb -f 
INFO-FLOW: Finish binding compute_pp_nn_Pipeline_VITIS_LOOP_104_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_pp_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_pp_nn 
Execute       schedule -model compute_pp_nn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 325.508 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn.sched.adb -f 
INFO-FLOW: Finish scheduling compute_pp_nn.
Execute       set_default_model compute_pp_nn 
Execute       bind -model compute_pp_nn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 325.605 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn.bind.adb -f 
INFO-FLOW: Finish binding compute_pp_nn.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 
Execute       schedule -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1'.
WARNING: [HLS 200-885] The II Violation in module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to schedule 'load' operation 32 bit ('M_e_0_load', gp.cpp:126->gp.cpp:200) on array 'M_e_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M_e_0'.
WARNING: [HLS 200-885] The II Violation in module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to schedule 'load' operation 32 bit ('M_e_2_load_3', gp.cpp:128->gp.cpp:200) on array 'M_e_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'M_e_2'.
WARNING: [HLS 200-885] The II Violation in module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to schedule 'store' operation 0 bit ('M_e_2_addr_write_ln131', gp.cpp:131->gp.cpp:200) of constant 0 on array 'M_e_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'M_e_2'.
WARNING: [HLS 200-885] The II Violation in module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to schedule 'store' operation 0 bit ('M_e_2_addr_6_write_ln132', gp.cpp:132->gp.cpp:200) of constant 0 on array 'M_e_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'M_e_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 8, loop 'VITIS_LOOP_124_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.835 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.853 seconds; current allocated memory: 326.445 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1.
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 
Execute       bind -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 326.727 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1.bind.adb -f 
INFO-FLOW: Finish binding compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 
Execute       schedule -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_146_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_146_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 326.945 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1.
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 
Execute       bind -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 327.023 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1.bind.adb -f 
INFO-FLOW: Finish binding compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 
Execute       schedule -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_152_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_152_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.862 seconds; current allocated memory: 327.301 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2.sched.adb -f 
INFO-FLOW: Finish scheduling compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2.
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 
Execute       bind -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 327.305 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2.bind.adb -f 
INFO-FLOW: Finish binding compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 
Execute       schedule -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_3'.
WARNING: [HLS 200-885] The II Violation in module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to schedule 'load' operation 32 bit ('M_e_2_load', gp.cpp:165->gp.cpp:202) on array 'M_e_2' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M_e_2'.
WARNING: [HLS 200-885] The II Violation in module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to schedule 'store' operation 0 bit ('M_e_2_addr_write_ln167', gp.cpp:167->gp.cpp:202) of constant 0 on array 'M_e_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'M_e_2'.
WARNING: [HLS 200-885] The II Violation in module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3' (loop 'VITIS_LOOP_163_3'): Unable to schedule 'store' operation 0 bit ('M_e_2_addr_4_write_ln168', gp.cpp:168->gp.cpp:202) of variable 'v', gp.cpp:165->gp.cpp:202 on array 'M_e_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'M_e_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'VITIS_LOOP_163_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 327.754 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3.sched.adb -f 
INFO-FLOW: Finish scheduling compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3.
Execute       set_default_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 
Execute       bind -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 328.051 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3.bind.adb -f 
INFO-FLOW: Finish binding compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_greedy_potential_score' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute_greedy_potential_score 
Execute       schedule -model compute_greedy_potential_score 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (9.117 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 1.000 ns, effective delay budget: 9.000 ns).
WARNING: [HLS 200-1016] The critical path in module 'compute_greedy_potential_score' consists of the following:
	'call' operation 0 bit ('_ln152', gp.cpp:152->gp.cpp:202) to 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2' [170]  (9.117 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.847 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.873 seconds; current allocated memory: 330.375 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score.sched.adb -f 
INFO-FLOW: Finish scheduling compute_greedy_potential_score.
Execute       set_default_model compute_greedy_potential_score 
Execute       bind -model compute_greedy_potential_score 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 330.453 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score.bind.adb -f 
INFO-FLOW: Finish binding compute_greedy_potential_score.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'find_best_move' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model find_best_move 
Execute       schedule -model find_best_move 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 331.043 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/find_best_move.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/find_best_move.sched.adb -f 
INFO-FLOW: Finish scheduling find_best_move.
Execute       set_default_model find_best_move 
Execute       bind -model find_best_move 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 331.348 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/find_best_move.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/find_best_move.bind.adb -f 
INFO-FLOW: Finish binding find_best_move.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 
Execute       schedule -model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_1'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to schedule 'load' operation 32 bit ('M_e_0_load', gp.cpp:126->gp.cpp:237) on array 'M_e_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'M_e_0'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to schedule 'load' operation 32 bit ('M_e_2_load_1', gp.cpp:128->gp.cpp:237) on array 'M_e_2' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'M_e_2'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to schedule 'store' operation 0 bit ('M_e_2_addr_write_ln131', gp.cpp:131->gp.cpp:237) of constant 0 on array 'M_e_2' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'M_e_2'.
WARNING: [HLS 200-885] The II Violation in module 'greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1' (loop 'VITIS_LOOP_124_1'): Unable to schedule 'store' operation 0 bit ('M_e_2_addr_1_write_ln132', gp.cpp:132->gp.cpp:237) of constant 0 on array 'M_e_2' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'M_e_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 8, loop 'VITIS_LOOP_124_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.784 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 332.027 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1.
Execute       set_default_model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 
Execute       bind -model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 332.199 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'greedy_potential_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model greedy_potential_reduce 
Execute       schedule -model greedy_potential_reduce 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 332.676 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce.sched.adb -f 
INFO-FLOW: Finish scheduling greedy_potential_reduce.
Execute       set_default_model greedy_potential_reduce 
Execute       bind -model greedy_potential_reduce 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 332.816 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce.bind.adb -f 
INFO-FLOW: Finish binding greedy_potential_reduce.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 
Execute       schedule -model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_68_1_VITIS_LOOP_69_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 333.074 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2.sched.adb -f 
INFO-FLOW: Finish scheduling store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2.
Execute       set_default_model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 
Execute       bind -model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 333.102 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2.bind.adb -f 
INFO-FLOW: Finish binding store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_matrix_to_dram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_matrix_to_dram 
Execute       schedule -model store_matrix_to_dram 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 333.211 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram.sched.adb -f 
INFO-FLOW: Finish scheduling store_matrix_to_dram.
Execute       set_default_model store_matrix_to_dram 
Execute       bind -model store_matrix_to_dram 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 333.352 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram.bind.adb -f 
INFO-FLOW: Finish binding store_matrix_to_dram.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fmm_reduce_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fmm_reduce_kernel 
Execute       schedule -model fmm_reduce_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 333.664 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.verbose.sched.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling fmm_reduce_kernel.
Execute       set_default_model fmm_reduce_kernel 
Execute       bind -model fmm_reduce_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 333.742 MB.
Execute       syn_report -verbosereport -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.verbose.bind.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.bind.adb -f 
INFO-FLOW: Finish binding fmm_reduce_kernel.
Execute       get_model_list fmm_reduce_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 
Execute       rtl_gen_preprocess load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute       rtl_gen_preprocess load_matrix_from_dram 
Execute       rtl_gen_preprocess compute_pp_nn_Pipeline_VITIS_LOOP_104_1 
Execute       rtl_gen_preprocess compute_pp_nn 
Execute       rtl_gen_preprocess compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 
Execute       rtl_gen_preprocess compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 
Execute       rtl_gen_preprocess compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 
Execute       rtl_gen_preprocess compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 
Execute       rtl_gen_preprocess compute_greedy_potential_score 
Execute       rtl_gen_preprocess find_best_move 
Execute       rtl_gen_preprocess greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 
Execute       rtl_gen_preprocess greedy_potential_reduce 
Execute       rtl_gen_preprocess store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 
Execute       rtl_gen_preprocess store_matrix_to_dram 
Execute       rtl_gen_preprocess fmm_reduce_kernel 
INFO-FLOW: Model list for RTL generation: load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 load_matrix_from_dram compute_pp_nn_Pipeline_VITIS_LOOP_104_1 compute_pp_nn compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 compute_greedy_potential_score find_best_move greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 greedy_potential_reduce store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 store_matrix_to_dram fmm_reduce_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2' pipeline 'VITIS_LOOP_49_1_VITIS_LOOP_51_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 335.434 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 
Execute       gen_rtl load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 
Execute       syn_report -csynth -model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 -o C:/GEMM/ASIC/ASIC/hls/syn/report/load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 -o C:/GEMM/ASIC/ASIC/hls/syn/report/load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.adb 
Execute       db_write -model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4' pipeline 'VITIS_LOOP_56_3_VITIS_LOOP_57_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 337.402 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute       gen_rtl load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
Execute       syn_report -csynth -model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -o C:/GEMM/ASIC/ASIC/hls/syn/report/load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -o C:/GEMM/ASIC/ASIC/hls/syn/report/load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.adb 
Execute       db_write -model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_matrix_from_dram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_matrix_from_dram -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_matrix_from_dram'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 339.359 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_matrix_from_dram -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_load_matrix_from_dram 
Execute       gen_rtl load_matrix_from_dram -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_load_matrix_from_dram 
Execute       syn_report -csynth -model load_matrix_from_dram -o C:/GEMM/ASIC/ASIC/hls/syn/report/load_matrix_from_dram_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model load_matrix_from_dram -o C:/GEMM/ASIC/ASIC/hls/syn/report/load_matrix_from_dram_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model load_matrix_from_dram -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model load_matrix_from_dram -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram.adb 
Execute       db_write -model load_matrix_from_dram -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_matrix_from_dram -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pp_nn_Pipeline_VITIS_LOOP_104_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_pp_nn_Pipeline_VITIS_LOOP_104_1 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn_Pipeline_VITIS_LOOP_104_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_pp_nn_Pipeline_VITIS_LOOP_104_1' pipeline 'VITIS_LOOP_104_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pp_nn_Pipeline_VITIS_LOOP_104_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 340.570 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pp_nn_Pipeline_VITIS_LOOP_104_1 -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_compute_pp_nn_Pipeline_VITIS_LOOP_104_1 
Execute       gen_rtl compute_pp_nn_Pipeline_VITIS_LOOP_104_1 -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_compute_pp_nn_Pipeline_VITIS_LOOP_104_1 
Execute       syn_report -csynth -model compute_pp_nn_Pipeline_VITIS_LOOP_104_1 -o C:/GEMM/ASIC/ASIC/hls/syn/report/compute_pp_nn_Pipeline_VITIS_LOOP_104_1_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model compute_pp_nn_Pipeline_VITIS_LOOP_104_1 -o C:/GEMM/ASIC/ASIC/hls/syn/report/compute_pp_nn_Pipeline_VITIS_LOOP_104_1_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model compute_pp_nn_Pipeline_VITIS_LOOP_104_1 -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn_Pipeline_VITIS_LOOP_104_1.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model compute_pp_nn_Pipeline_VITIS_LOOP_104_1 -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn_Pipeline_VITIS_LOOP_104_1.adb 
Execute       db_write -model compute_pp_nn_Pipeline_VITIS_LOOP_104_1 -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_pp_nn_Pipeline_VITIS_LOOP_104_1 -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn_Pipeline_VITIS_LOOP_104_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_pp_nn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_pp_nn -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_pp_nn'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 342.441 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_pp_nn -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_compute_pp_nn 
Execute       gen_rtl compute_pp_nn -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_compute_pp_nn 
Execute       syn_report -csynth -model compute_pp_nn -o C:/GEMM/ASIC/ASIC/hls/syn/report/compute_pp_nn_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model compute_pp_nn -o C:/GEMM/ASIC/ASIC/hls/syn/report/compute_pp_nn_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model compute_pp_nn -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model compute_pp_nn -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn.adb 
Execute       db_write -model compute_pp_nn -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_pp_nn -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1' pipeline 'VITIS_LOOP_124_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1'.
Command       create_rtl_model done; 1.253 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.353 seconds; current allocated memory: 343.145 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 
Execute       gen_rtl compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 
Execute       syn_report -csynth -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 -o C:/GEMM/ASIC/ASIC/hls/syn/report/compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 -o C:/GEMM/ASIC/ASIC/hls/syn/report/compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1.adb 
Execute       db_write -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'sparsemux_9_2_32_1_1' is changed to 'sparsemux_9_2_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 345.176 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 
Execute       gen_rtl compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 
Execute       syn_report -csynth -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 -o C:/GEMM/ASIC/ASIC/hls/syn/report/compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 -o C:/GEMM/ASIC/ASIC/hls/syn/report/compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1.adb 
Execute       db_write -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2' pipeline 'VITIS_LOOP_152_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 346.418 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 
Execute       gen_rtl compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 
Execute       syn_report -csynth -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 -o C:/GEMM/ASIC/ASIC/hls/syn/report/compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 -o C:/GEMM/ASIC/ASIC/hls/syn/report/compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2.adb 
Execute       db_write -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 347.824 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 
Execute       gen_rtl compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 
Execute       syn_report -csynth -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 -o C:/GEMM/ASIC/ASIC/hls/syn/report/compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 -o C:/GEMM/ASIC/ASIC/hls/syn/report/compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3.adb 
Execute       db_write -model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_greedy_potential_score' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model compute_greedy_potential_score -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_greedy_potential_score'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 350.602 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute_greedy_potential_score -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_compute_greedy_potential_score 
Execute       gen_rtl compute_greedy_potential_score -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_compute_greedy_potential_score 
Execute       syn_report -csynth -model compute_greedy_potential_score -o C:/GEMM/ASIC/ASIC/hls/syn/report/compute_greedy_potential_score_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model compute_greedy_potential_score -o C:/GEMM/ASIC/ASIC/hls/syn/report/compute_greedy_potential_score_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model compute_greedy_potential_score -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model compute_greedy_potential_score -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score.adb 
Execute       db_write -model compute_greedy_potential_score -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info compute_greedy_potential_score -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'find_best_move' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model find_best_move -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/find_best_move.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'find_best_move'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 356.066 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl find_best_move -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_find_best_move 
Execute       gen_rtl find_best_move -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_find_best_move 
Execute       syn_report -csynth -model find_best_move -o C:/GEMM/ASIC/ASIC/hls/syn/report/find_best_move_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model find_best_move -o C:/GEMM/ASIC/ASIC/hls/syn/report/find_best_move_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model find_best_move -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/find_best_move.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model find_best_move -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/find_best_move.adb 
Execute       db_write -model find_best_move -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info find_best_move -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/find_best_move 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1' pipeline 'VITIS_LOOP_124_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1'.
Command       create_rtl_model done; 0.896 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 359.309 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 
Execute       gen_rtl greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 
Execute       syn_report -csynth -model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 -o C:/GEMM/ASIC/ASIC/hls/syn/report/greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 -o C:/GEMM/ASIC/ASIC/hls/syn/report/greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1.adb 
Execute       db_write -model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'greedy_potential_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model greedy_potential_reduce -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'greedy_potential_reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 361.473 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl greedy_potential_reduce -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_greedy_potential_reduce 
Execute       gen_rtl greedy_potential_reduce -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_greedy_potential_reduce 
Execute       syn_report -csynth -model greedy_potential_reduce -o C:/GEMM/ASIC/ASIC/hls/syn/report/greedy_potential_reduce_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model greedy_potential_reduce -o C:/GEMM/ASIC/ASIC/hls/syn/report/greedy_potential_reduce_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model greedy_potential_reduce -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model greedy_potential_reduce -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce.adb 
Execute       db_write -model greedy_potential_reduce -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info greedy_potential_reduce -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_69_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 364.066 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 
Execute       gen_rtl store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 
Execute       syn_report -csynth -model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 -o C:/GEMM/ASIC/ASIC/hls/syn/report/store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 -o C:/GEMM/ASIC/ASIC/hls/syn/report/store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2.adb 
Execute       db_write -model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_matrix_to_dram' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store_matrix_to_dram -top_prefix fmm_reduce_kernel_ -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_matrix_to_dram'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 365.504 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_matrix_to_dram -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel_store_matrix_to_dram 
Execute       gen_rtl store_matrix_to_dram -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel_store_matrix_to_dram 
Execute       syn_report -csynth -model store_matrix_to_dram -o C:/GEMM/ASIC/ASIC/hls/syn/report/store_matrix_to_dram_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model store_matrix_to_dram -o C:/GEMM/ASIC/ASIC/hls/syn/report/store_matrix_to_dram_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model store_matrix_to_dram -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model store_matrix_to_dram -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram.adb 
Execute       db_write -model store_matrix_to_dram -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info store_matrix_to_dram -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fmm_reduce_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fmm_reduce_kernel -top_prefix  -sub_prefix fmm_reduce_kernel_ -mg_file C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/A_dram' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'A_dram' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/t_capacity' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/k1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fmm_reduce_kernel/k2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fmm_reduce_kernel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'M_rows' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_cols' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_t' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'M_t_capacity' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fmm_reduce_kernel'.
INFO: [RTMG 210-278] Implementing memory 'fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W' using distributed RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 366.422 MB.
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl fmm_reduce_kernel -istop -style xilinx -f -lang vhdl -o C:/GEMM/ASIC/ASIC/hls/syn/vhdl/fmm_reduce_kernel 
Execute       gen_rtl fmm_reduce_kernel -istop -style xilinx -f -lang vlog -o C:/GEMM/ASIC/ASIC/hls/syn/verilog/fmm_reduce_kernel 
Execute       syn_report -csynth -model fmm_reduce_kernel -o C:/GEMM/ASIC/ASIC/hls/syn/report/fmm_reduce_kernel_csynth.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -rtlxml -model fmm_reduce_kernel -o C:/GEMM/ASIC/ASIC/hls/syn/report/fmm_reduce_kernel_csynth.xml 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -verbosereport -model fmm_reduce_kernel -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.verbose.rpt 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       db_write -model fmm_reduce_kernel -f -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.adb 
Execute       db_write -model fmm_reduce_kernel -bindview -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fmm_reduce_kernel -p C:/GEMM/ASIC/ASIC/hls/.autopilot/db -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel 
Execute       export_constraint_db -f -tool general -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.constraint.tcl 
Execute       syn_report -designview -model fmm_reduce_kernel -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.design.xml 
Execute       syn_report -csynthDesign -model fmm_reduce_kernel -o C:/GEMM/ASIC/ASIC/hls/syn/report/csynth.rpt -MHOut C:/GEMM/ASIC/ASIC/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7a200t-fbg676-1 
Execute           ap_family_info -name xc7a200t-fbg676-1 -data names 
Execute           ap_part_info -quiet -name xc7a200t-fbg676-1 -data family 
Execute       syn_report -wcfg -model fmm_reduce_kernel -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fmm_reduce_kernel -o C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.protoinst 
Execute       sc_get_clocks fmm_reduce_kernel 
Execute       sc_get_portdomain fmm_reduce_kernel 
INFO-FLOW: Model list for RTL component generation: load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 load_matrix_from_dram compute_pp_nn_Pipeline_VITIS_LOOP_104_1 compute_pp_nn compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 compute_greedy_potential_score find_best_move greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 greedy_potential_reduce store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 store_matrix_to_dram fmm_reduce_kernel
INFO-FLOW: Handling components in module [load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_matrix_from_dram] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_mul_31ns_31ns_62_1_1.
INFO-FLOW: Append model fmm_reduce_kernel_mul_31ns_31ns_62_1_1
INFO-FLOW: Handling components in module [compute_pp_nn_Pipeline_VITIS_LOOP_104_1] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn_Pipeline_VITIS_LOOP_104_1.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_sparsemux_9_2_32_1_1.
INFO-FLOW: Append model fmm_reduce_kernel_sparsemux_9_2_32_1_1
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_pp_nn] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn.compgen.tcl 
INFO-FLOW: Handling components in module [compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_sparsemux_9_2_32_1_1_x.
INFO-FLOW: Append model fmm_reduce_kernel_sparsemux_9_2_32_1_1_x
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_greedy_potential_score] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_mul_32s_32s_32_1_1.
INFO-FLOW: Append model fmm_reduce_kernel_mul_32s_32s_32_1_1
INFO-FLOW: Handling components in module [find_best_move] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/find_best_move.compgen.tcl 
INFO-FLOW: Handling components in module [greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [greedy_potential_reduce] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce.compgen.tcl 
INFO-FLOW: Handling components in module [store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [store_matrix_to_dram] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram.compgen.tcl 
INFO-FLOW: Handling components in module [fmm_reduce_kernel] ... 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.compgen.tcl 
INFO-FLOW: Found component fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W.
INFO-FLOW: Append model fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W
INFO-FLOW: Append model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2
INFO-FLOW: Append model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4
INFO-FLOW: Append model load_matrix_from_dram
INFO-FLOW: Append model compute_pp_nn_Pipeline_VITIS_LOOP_104_1
INFO-FLOW: Append model compute_pp_nn
INFO-FLOW: Append model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1
INFO-FLOW: Append model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1
INFO-FLOW: Append model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2
INFO-FLOW: Append model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3
INFO-FLOW: Append model compute_greedy_potential_score
INFO-FLOW: Append model find_best_move
INFO-FLOW: Append model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1
INFO-FLOW: Append model greedy_potential_reduce
INFO-FLOW: Append model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2
INFO-FLOW: Append model store_matrix_to_dram
INFO-FLOW: Append model fmm_reduce_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_mul_31ns_31ns_62_1_1 fmm_reduce_kernel_sparsemux_9_2_32_1_1 fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_sparsemux_9_2_32_1_1_x fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_mul_32s_32s_32_1_1 fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_flow_control_loop_pipe_sequential_init fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 load_matrix_from_dram compute_pp_nn_Pipeline_VITIS_LOOP_104_1 compute_pp_nn compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 compute_greedy_potential_score find_best_move greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 greedy_potential_reduce store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 store_matrix_to_dram fmm_reduce_kernel
INFO-FLOW: Generating C:/GEMM/ASIC/ASIC/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_mul_31ns_31ns_62_1_1
INFO-FLOW: To file: write model fmm_reduce_kernel_sparsemux_9_2_32_1_1
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_sparsemux_9_2_32_1_1_x
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W
INFO-FLOW: To file: write model load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2
INFO-FLOW: To file: write model load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4
INFO-FLOW: To file: write model load_matrix_from_dram
INFO-FLOW: To file: write model compute_pp_nn_Pipeline_VITIS_LOOP_104_1
INFO-FLOW: To file: write model compute_pp_nn
INFO-FLOW: To file: write model compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1
INFO-FLOW: To file: write model compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1
INFO-FLOW: To file: write model compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2
INFO-FLOW: To file: write model compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3
INFO-FLOW: To file: write model compute_greedy_potential_score
INFO-FLOW: To file: write model find_best_move
INFO-FLOW: To file: write model greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1
INFO-FLOW: To file: write model greedy_potential_reduce
INFO-FLOW: To file: write model store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2
INFO-FLOW: To file: write model store_matrix_to_dram
INFO-FLOW: To file: write model fmm_reduce_kernel
INFO-FLOW: Generating C:/GEMM/ASIC/ASIC/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/GEMM/ASIC/ASIC/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/global.setting.tcl 
Execute       ap_family_info -name artix7 -data parts 
Execute       ap_part_info -name xc7a12ticsg325-1L -data info 
Execute       source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/GEMM/ASIC/ASIC/hls/.autopilot/db/vhdl' dstVlogDir='C:/GEMM/ASIC/ASIC/hls/.autopilot/db/vlog' tclDir='C:/GEMM/ASIC/ASIC/hls/.autopilot/db' modelList='fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_mul_31ns_31ns_62_1_1
fmm_reduce_kernel_sparsemux_9_2_32_1_1
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_sparsemux_9_2_32_1_1_x
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_mul_32s_32s_32_1_1
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W
load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2
load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4
load_matrix_from_dram
compute_pp_nn_Pipeline_VITIS_LOOP_104_1
compute_pp_nn
compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1
compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1
compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2
compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3
compute_greedy_potential_score
find_best_move
greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1
greedy_potential_reduce
store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2
store_matrix_to_dram
fmm_reduce_kernel
' expOnly='0'
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-1 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-1 -data info -quiet 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn_Pipeline_VITIS_LOOP_104_1.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/find_best_move.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram.compgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.63 seconds; current allocated memory: 369.945 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='fmm_reduce_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/GEMM/ASIC/ASIC/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_mul_31ns_31ns_62_1_1
fmm_reduce_kernel_sparsemux_9_2_32_1_1
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_sparsemux_9_2_32_1_1_x
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_mul_32s_32s_32_1_1
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
fmm_reduce_kernel_M_e_0_RAM_1P_LUTRAM_1R1W
load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2
load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4
load_matrix_from_dram
compute_pp_nn_Pipeline_VITIS_LOOP_104_1
compute_pp_nn
compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1
compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1
compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2
compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3
compute_greedy_potential_score
find_best_move
greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1
greedy_potential_reduce
store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2
store_matrix_to_dram
fmm_reduce_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.rtl_wrap.cfg.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.compgen.dataonly.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/load_matrix_from_dram.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn_Pipeline_VITIS_LOOP_104_1.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_pp_nn.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/compute_greedy_potential_score.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/find_best_move.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/greedy_potential_reduce.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/store_matrix_to_dram.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.tbgen.tcl 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7a200t-fbg676-1 -data names -quiet 
Execute       ap_part_info -name xc7a200t-fbg676-1 -data info -quiet 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/fmm_reduce_kernel.constraint.tcl 
Execute       sc_get_clocks fmm_reduce_kernel 
Execute       source C:/GEMM/ASIC/ASIC/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST fmm_reduce_kernel MODULE2INSTS {fmm_reduce_kernel fmm_reduce_kernel load_matrix_from_dram grp_load_matrix_from_dram_fu_104 load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_68 load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_80 greedy_potential_reduce grp_greedy_potential_reduce_fu_132 find_best_move grp_find_best_move_fu_202 compute_pp_nn {grp_compute_pp_nn_fu_272 grp_compute_pp_nn_fu_399} compute_pp_nn_Pipeline_VITIS_LOOP_104_1 {grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64 grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64} compute_greedy_potential_score grp_compute_greedy_potential_score_fu_288 compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417 compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435 compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451 compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469 greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224 store_matrix_to_dram grp_store_matrix_to_dram_fu_156 store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_28} INST2MODULE {fmm_reduce_kernel fmm_reduce_kernel grp_load_matrix_from_dram_fu_104 load_matrix_from_dram grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_68 load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_80 load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 grp_greedy_potential_reduce_fu_132 greedy_potential_reduce grp_find_best_move_fu_202 find_best_move grp_compute_pp_nn_fu_272 compute_pp_nn grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64 compute_pp_nn_Pipeline_VITIS_LOOP_104_1 grp_compute_greedy_potential_score_fu_288 compute_greedy_potential_score grp_compute_pp_nn_fu_399 compute_pp_nn grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417 compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435 compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451 compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469 compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224 greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 grp_store_matrix_to_dram_fu_156 store_matrix_to_dram grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_28 store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2} INSTDATA {fmm_reduce_kernel {DEPTH 1 CHILDREN {grp_load_matrix_from_dram_fu_104 grp_greedy_potential_reduce_fu_132 grp_store_matrix_to_dram_fu_156}} grp_load_matrix_from_dram_fu_104 {DEPTH 2 CHILDREN {grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_68 grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_80}} grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_68 {DEPTH 3 CHILDREN {}} grp_load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4_fu_80 {DEPTH 3 CHILDREN {}} grp_greedy_potential_reduce_fu_132 {DEPTH 2 CHILDREN {grp_find_best_move_fu_202 grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224}} grp_find_best_move_fu_202 {DEPTH 3 CHILDREN {grp_compute_pp_nn_fu_272 grp_compute_greedy_potential_score_fu_288}} grp_compute_pp_nn_fu_272 {DEPTH 4 CHILDREN grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64} grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64 {DEPTH 6 CHILDREN {}} grp_compute_greedy_potential_score_fu_288 {DEPTH 4 CHILDREN {grp_compute_pp_nn_fu_399 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451 grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469}} grp_compute_pp_nn_fu_399 {DEPTH 5 CHILDREN grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64} grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1_fu_417 {DEPTH 5 CHILDREN {}} grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1_fu_435 {DEPTH 5 CHILDREN {}} grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2_fu_451 {DEPTH 5 CHILDREN {}} grp_compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3_fu_469 {DEPTH 5 CHILDREN {}} grp_greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1_fu_224 {DEPTH 3 CHILDREN {}} grp_store_matrix_to_dram_fu_156 {DEPTH 2 CHILDREN grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_28} grp_store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2_fu_28 {DEPTH 3 CHILDREN {}}} MODULEDATA {load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln49_fu_154_p2 SOURCE gp.cpp:49 VARIABLE icmp_ln49 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_1_fu_160_p2 SOURCE gp.cpp:49 VARIABLE add_ln49_1 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_172_p2 SOURCE gp.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_178_p2 SOURCE gp.cpp:51 VARIABLE icmp_ln51 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln49_fu_184_p3 SOURCE gp.cpp:49 VARIABLE select_ln49 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln49_1_fu_192_p3 SOURCE gp.cpp:49 VARIABLE select_ln49_1 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_260_p2 SOURCE gp.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_49_1_VITIS_LOOP_51_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln57_fu_189_p2 SOURCE gp.cpp:57 VARIABLE icmp_ln57 LOOP VITIS_LOOP_56_3_VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln56_fu_166_p2 SOURCE gp.cpp:56 VARIABLE icmp_ln56 LOOP VITIS_LOOP_56_3_VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_171_p2 SOURCE gp.cpp:56 VARIABLE add_ln56_1 LOOP VITIS_LOOP_56_3_VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_197_p2 SOURCE gp.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_3_VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln56_fu_203_p3 SOURCE gp.cpp:56 VARIABLE select_ln56 LOOP VITIS_LOOP_56_3_VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln56_1_fu_211_p3 SOURCE gp.cpp:56 VARIABLE select_ln56_1 LOOP VITIS_LOOP_56_3_VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_1_fu_231_p2 SOURCE gp.cpp:59 VARIABLE add_ln59_1 LOOP VITIS_LOOP_56_3_VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_255_p2 SOURCE gp.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_56_3_VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_271_p2 SOURCE gp.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_56_3_VITIS_LOOP_57_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_matrix_from_dram {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_101_p2 SOURCE gp.cpp:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME M_t_capacity SOURCE gp.cpp:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_23_fu_141_p2 SOURCE {} VARIABLE empty_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax_fu_147_p3 SOURCE {} VARIABLE smax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_24_fu_155_p2 SOURCE {} VARIABLE empty_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax2_fu_161_p3 SOURCE {} VARIABLE smax2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_31ns_62_1_1_U12 SOURCE {} VARIABLE bound5 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 4 BRAM 0 URAM 0}} compute_pp_nn_Pipeline_VITIS_LOOP_104_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln104_fu_242_p2 SOURCE gp.cpp:104 VARIABLE icmp_ln104 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_278_p2 SOURCE gp.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_258_p2 SOURCE gp.cpp:106 VARIABLE add_ln106 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_272_p2 SOURCE gp.cpp:108 VARIABLE add_ln108 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U26 SOURCE gp.cpp:106 VARIABLE e1 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln107_fu_357_p2 SOURCE gp.cpp:107 VARIABLE icmp_ln107 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U27 SOURCE gp.cpp:108 VARIABLE e2 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln109_fu_362_p2 SOURCE gp.cpp:109 VARIABLE icmp_ln109 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln110_fu_367_p2 SOURCE gp.cpp:110 VARIABLE icmp_ln110 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_371_p2 SOURCE gp.cpp:110 VARIABLE add_ln110 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln111_fu_380_p2 SOURCE gp.cpp:111 VARIABLE sub_ln111 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln111_fu_389_p2 SOURCE gp.cpp:111 VARIABLE icmp_ln111 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln111_fu_395_p2 SOURCE gp.cpp:111 VARIABLE add_ln111 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln111_fu_401_p3 SOURCE gp.cpp:111 VARIABLE select_ln111 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln111_1_fu_409_p3 SOURCE gp.cpp:111 VARIABLE select_ln111_1 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln109_fu_417_p2 SOURCE gp.cpp:109 VARIABLE or_ln109 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln110_fu_423_p2 SOURCE gp.cpp:110 VARIABLE xor_ln110 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln110_fu_429_p2 SOURCE gp.cpp:110 VARIABLE or_ln110 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pp_1_fu_435_p3 SOURCE gp.cpp:110 VARIABLE pp_1 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln110_1_fu_443_p2 SOURCE gp.cpp:110 VARIABLE or_ln110_1 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME nn_1_fu_449_p3 SOURCE gp.cpp:110 VARIABLE nn_1 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_28_fu_457_p3 SOURCE gp.cpp:110 VARIABLE empty_28 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_29_fu_465_p3 SOURCE gp.cpp:110 VARIABLE empty_29 LOOP VITIS_LOOP_104_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_pp_nn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_98_p2 SOURCE gp.cpp:106 VARIABLE add_ln106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_129_p2 SOURCE gp.cpp:104 VARIABLE add_ln104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln124_fu_246_p2 SOURCE gp.cpp:124 VARIABLE icmp_ln124 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_288_p2 SOURCE gp.cpp:124 VARIABLE add_ln124 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_262_p2 SOURCE gp.cpp:126 VARIABLE add_ln126 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_276_p2 SOURCE gp.cpp:128 VARIABLE add_ln128 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_282_p2 SOURCE gp.cpp:133 VARIABLE add_ln133 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U45 SOURCE gp.cpp:126 VARIABLE e1 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln127_fu_327_p2 SOURCE gp.cpp:127 VARIABLE icmp_ln127 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U46 SOURCE gp.cpp:128 VARIABLE e2 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln129_fu_361_p2 SOURCE gp.cpp:129 VARIABLE icmp_ln129 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln130_fu_367_p2 SOURCE gp.cpp:130 VARIABLE icmp_ln130 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln130_fu_372_p2 SOURCE gp.cpp:130 VARIABLE and_ln130 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln130_fu_377_p2 SOURCE gp.cpp:130 VARIABLE or_ln130 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln130_fu_385_p2 SOURCE gp.cpp:130 VARIABLE sub_ln130 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln130_2_fu_394_p2 SOURCE gp.cpp:130 VARIABLE icmp_ln130_2 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln146_fu_173_p2 SOURCE gp.cpp:146 VARIABLE icmp_ln146 LOOP VITIS_LOOP_146_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_179_p2 SOURCE gp.cpp:146 VARIABLE add_ln146 LOOP VITIS_LOOP_146_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_1_fu_197_p2 SOURCE gp.cpp:148 VARIABLE add_ln148_1 LOOP VITIS_LOOP_146_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_207_p2 SOURCE gp.cpp:148 VARIABLE add_ln148 LOOP VITIS_LOOP_146_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_x_U57 SOURCE gp.cpp:148 VARIABLE v LOOP VITIS_LOOP_146_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln149_fu_244_p2 SOURCE gp.cpp:149 VARIABLE icmp_ln149 LOOP VITIS_LOOP_146_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2 {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_x_U67 SOURCE gp.cpp:154 VARIABLE v LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln155_fu_293_p2 SOURCE gp.cpp:155 VARIABLE icmp_ln155 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME move_type_3_fu_299_p3 SOURCE gp.cpp:155 VARIABLE move_type_3 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME row2_3_fu_308_p3 SOURCE gp.cpp:155 VARIABLE row2_3 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_252_p2 SOURCE gp.cpp:152 VARIABLE add_ln152 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln152_fu_258_p2 SOURCE gp.cpp:152 VARIABLE icmp_ln152 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_cond44_fu_316_p2 SOURCE gp.cpp:155 VARIABLE or_cond44 LOOP VITIS_LOOP_152_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp80_i_fu_216_p2 SOURCE {} VARIABLE cmp80_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln163_fu_234_p2 SOURCE gp.cpp:163 VARIABLE icmp_ln163 LOOP VITIS_LOOP_163_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_240_p2 SOURCE gp.cpp:163 VARIABLE add_ln163 LOOP VITIS_LOOP_163_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_260_p2 SOURCE gp.cpp:165 VARIABLE add_ln165 LOOP VITIS_LOOP_163_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln168_fu_274_p2 SOURCE gp.cpp:168 VARIABLE add_ln168 LOOP VITIS_LOOP_163_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_280_p2 SOURCE gp.cpp:170 VARIABLE add_ln170 LOOP VITIS_LOOP_163_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U78 SOURCE gp.cpp:165 VARIABLE v LOOP VITIS_LOOP_163_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln166_fu_323_p2 SOURCE gp.cpp:166 VARIABLE icmp_ln166 LOOP VITIS_LOOP_163_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME v2_fu_329_p2 SOURCE gp.cpp:169 VARIABLE v2 LOOP VITIS_LOOP_163_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME v2_1_fu_335_p3 SOURCE gp.cpp:169 VARIABLE v2_1 LOOP VITIS_LOOP_163_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_greedy_potential_score {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln196_fu_507_p2 SOURCE gp.cpp:196 VARIABLE icmp_ln196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME overlap_fu_513_p3 SOURCE gp.cpp:196 VARIABLE overlap LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln197_fu_531_p2 SOURCE gp.cpp:197 VARIABLE icmp_ln197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U88 SOURCE gp.cpp:198 VARIABLE score LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln199_fu_537_p2 SOURCE gp.cpp:199 VARIABLE icmp_ln199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln118_fu_554_p2 SOURCE gp.cpp:118 VARIABLE icmp_ln118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME new_col_fu_568_p2 SOURCE gp.cpp:119 VARIABLE new_col LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME new_row_fu_588_p2 SOURCE gp.cpp:120 VARIABLE new_row LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_2_fu_604_p2 SOURCE gp.cpp:121 VARIABLE add_ln121_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_614_p2 SOURCE gp.cpp:121 VARIABLE add_ln121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln122_fu_628_p3 SOURCE gp.cpp:122 VARIABLE select_ln122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_2_fu_653_p2 SOURCE gp.cpp:122 VARIABLE add_ln122_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_659_p2 SOURCE gp.cpp:122 VARIABLE add_ln122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME cmp34_i_fu_683_p2 SOURCE {} VARIABLE cmp34_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_706_p2 SOURCE gp.cpp:124 VARIABLE add_ln124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_713_p2 SOURCE gp.cpp:136 VARIABLE add_ln136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME R_fu_723_p2 SOURCE gp.cpp:178 VARIABLE R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln181_fu_745_p2 SOURCE gp.cpp:181 VARIABLE icmp_ln181 LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_6_fu_750_p2 SOURCE gp.cpp:181 VARIABLE j_6 LOOP VITIS_LOOP_180_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln181_1_fu_772_p2 SOURCE gp.cpp:181 VARIABLE icmp_ln181_1 LOOP VITIS_LOOP_181_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln185_fu_809_p2 SOURCE gp.cpp:185 VARIABLE icmp_ln185 LOOP VITIS_LOOP_181_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME s_3_fu_827_p3 SOURCE gp.cpp:185 VARIABLE s_3 LOOP VITIS_LOOP_181_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln186_fu_845_p2 SOURCE gp.cpp:186 VARIABLE icmp_ln186 LOOP VITIS_LOOP_181_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME s_5_fu_861_p3 SOURCE gp.cpp:186 VARIABLE s_5 LOOP VITIS_LOOP_181_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_5_fu_781_p2 SOURCE gp.cpp:181 VARIABLE j_5 LOOP VITIS_LOOP_181_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln141_fu_760_p2 SOURCE gp.cpp:141 VARIABLE icmp_ln141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME t_old_fu_766_p2 SOURCE gp.cpp:142 VARIABLE t_old LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rowt_fu_872_p2 SOURCE gp.cpp:143 VARIABLE rowt LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_881_p2 SOURCE gp.cpp:144 VARIABLE add_ln144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME colt_fu_887_p2 SOURCE gp.cpp:144 VARIABLE colt LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln146_fu_933_p2 SOURCE gp.cpp:146 VARIABLE icmp_ln146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_927_p2 SOURCE gp.cpp:165 VARIABLE add_ln165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln145_fu_941_p3 SOURCE gp.cpp:145 VARIABLE select_ln145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_fu_949_p2 SOURCE gp.cpp:152 VARIABLE r LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln152_fu_954_p2 SOURCE gp.cpp:152 VARIABLE icmp_ln152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln160_fu_979_p2 SOURCE gp.cpp:160 VARIABLE xor_ln160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln160_fu_985_p2 SOURCE gp.cpp:160 VARIABLE icmp_ln160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln160_fu_990_p2 SOURCE gp.cpp:160 VARIABLE and_ln160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_fu_996_p2 SOURCE {} VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_30_fu_1002_p2 SOURCE {} VARIABLE empty_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_31_fu_1008_p2 SOURCE {} VARIABLE empty_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_1_fu_1036_p2 SOURCE gp.cpp:161 VARIABLE add_ln161_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_1042_p2 SOURCE gp.cpp:161 VARIABLE add_ln161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_1_fu_1079_p2 SOURCE gp.cpp:162 VARIABLE add_ln162_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln162_fu_1085_p2 SOURCE gp.cpp:162 VARIABLE add_ln162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U88 SOURCE gp.cpp:203 VARIABLE mul_ln203 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME score_1_fu_1107_p2 SOURCE gp.cpp:203 VARIABLE score_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}} find_best_move {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME R_fu_344_p2 SOURCE gp.cpp:211 VARIABLE R LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln213_fu_387_p2 SOURCE gp.cpp:213 VARIABLE icmp_ln213 LOOP VITIS_LOOP_212_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_3_fu_392_p2 SOURCE gp.cpp:213 VARIABLE j_3 LOOP VITIS_LOOP_212_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln213_1_fu_450_p2 SOURCE gp.cpp:213 VARIABLE icmp_ln213_1 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln217_fu_485_p2 SOURCE gp.cpp:217 VARIABLE icmp_ln217 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln219_fu_491_p2 SOURCE gp.cpp:219 VARIABLE icmp_ln219 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln219_fu_495_p3 SOURCE gp.cpp:219 VARIABLE select_ln219 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln219_fu_501_p2 SOURCE gp.cpp:219 VARIABLE or_ln219 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln219_1_fu_506_p3 SOURCE gp.cpp:219 VARIABLE select_ln219_1 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln219_1_fu_512_p2 SOURCE gp.cpp:219 VARIABLE or_ln219_1 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln219_2_fu_517_p3 SOURCE gp.cpp:219 VARIABLE select_ln219_2 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln219_2_fu_524_p2 SOURCE gp.cpp:219 VARIABLE or_ln219_2 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln219_3_fu_529_p3 SOURCE gp.cpp:219 VARIABLE select_ln219_3 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln219_4_fu_536_p3 SOURCE gp.cpp:219 VARIABLE select_ln219_4 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln221_fu_551_p2 SOURCE gp.cpp:221 VARIABLE icmp_ln221 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln223_fu_557_p2 SOURCE gp.cpp:223 VARIABLE icmp_ln223 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_fu_562_p3 SOURCE gp.cpp:223 VARIABLE select_ln223 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln223_fu_570_p2 SOURCE gp.cpp:223 VARIABLE or_ln223 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_1_fu_577_p3 SOURCE gp.cpp:223 VARIABLE select_ln223_1 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln223_1_fu_585_p2 SOURCE gp.cpp:223 VARIABLE or_ln223_1 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_2_fu_592_p3 SOURCE gp.cpp:223 VARIABLE select_ln223_2 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln223_2_fu_601_p2 SOURCE gp.cpp:223 VARIABLE or_ln223_2 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_3_fu_608_p3 SOURCE gp.cpp:223 VARIABLE select_ln223_3 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln223_4_fu_617_p3 SOURCE gp.cpp:223 VARIABLE select_ln223_4 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_625_p2 SOURCE gp.cpp:213 VARIABLE j_2 LOOP VITIS_LOOP_213_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln228_fu_402_p3 SOURCE gp.cpp:228 VARIABLE select_ln228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln228_1_fu_410_p3 SOURCE gp.cpp:228 VARIABLE select_ln228_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln228_2_fu_418_p3 SOURCE gp.cpp:228 VARIABLE select_ln228_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln124_fu_246_p2 SOURCE gp.cpp:124 VARIABLE icmp_ln124 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_288_p2 SOURCE gp.cpp:124 VARIABLE add_ln124 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_262_p2 SOURCE gp.cpp:126 VARIABLE add_ln126 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_276_p2 SOURCE gp.cpp:128 VARIABLE add_ln128 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_282_p2 SOURCE gp.cpp:133 VARIABLE add_ln133 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U113 SOURCE gp.cpp:126 VARIABLE e1 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln127_fu_327_p2 SOURCE gp.cpp:127 VARIABLE icmp_ln127 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U114 SOURCE gp.cpp:128 VARIABLE e2 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln129_fu_361_p2 SOURCE gp.cpp:129 VARIABLE icmp_ln129 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln130_fu_367_p2 SOURCE gp.cpp:130 VARIABLE icmp_ln130 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln130_fu_372_p2 SOURCE gp.cpp:130 VARIABLE and_ln130 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln130_fu_377_p2 SOURCE gp.cpp:130 VARIABLE or_ln130 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln130_fu_385_p2 SOURCE gp.cpp:130 VARIABLE sub_ln130 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln130_1_fu_394_p2 SOURCE gp.cpp:130 VARIABLE icmp_ln130_1 LOOP VITIS_LOOP_124_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} greedy_potential_reduce {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln236_fu_273_p2 SOURCE gp.cpp:236 VARIABLE icmp_ln236 LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iter_3_fu_282_p2 SOURCE gp.cpp:232 VARIABLE iter_3 LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln118_fu_300_p2 SOURCE gp.cpp:118 VARIABLE icmp_ln118 LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME new_col_fu_310_p2 SOURCE gp.cpp:119 VARIABLE new_col LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME new_row_fu_338_p2 SOURCE gp.cpp:120 VARIABLE new_row LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_1_fu_366_p2 SOURCE gp.cpp:121 VARIABLE add_ln121_1 LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln121_fu_372_p2 SOURCE gp.cpp:121 VARIABLE add_ln121 LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_fu_386_p2 SOURCE gp.cpp:122 VARIABLE icmp_ln122 LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln122_fu_391_p3 SOURCE gp.cpp:122 VARIABLE select_ln122 LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_1_fu_421_p2 SOURCE gp.cpp:122 VARIABLE add_ln122_1 LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_427_p2 SOURCE gp.cpp:122 VARIABLE add_ln122 LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME cmp34_i_fu_451_p2 SOURCE gp.cpp:235 VARIABLE cmp34_i LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_485_p2 SOURCE gp.cpp:124 VARIABLE add_ln124 LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_456_p2 SOURCE gp.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln232_fu_492_p2 SOURCE gp.cpp:232 VARIABLE icmp_ln232 LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME or_cond13_fu_497_p2 SOURCE gp.cpp:232 VARIABLE or_cond13 LOOP VITIS_LOOP_232_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false}} AREA {DSP 3 BRAM 0 URAM 0}} store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp4123_fu_157_p2 SOURCE {} VARIABLE cmp4123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln69_fu_204_p2 SOURCE gp.cpp:69 VARIABLE icmp_ln69 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_fu_181_p2 SOURCE gp.cpp:68 VARIABLE icmp_ln68 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_186_p2 SOURCE gp.cpp:68 VARIABLE add_ln68_1 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_212_p2 SOURCE gp.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_fu_218_p3 SOURCE gp.cpp:68 VARIABLE select_ln68 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_1_fu_226_p3 SOURCE gp.cpp:68 VARIABLE select_ln68_1 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_1_fu_246_p2 SOURCE gp.cpp:71 VARIABLE add_ln71_1 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_270_p2 SOURCE gp.cpp:71 VARIABLE add_ln71 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U135 SOURCE gp.cpp:71 VARIABLE tmp LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln69_fu_276_p2 SOURCE gp.cpp:69 VARIABLE add_ln69 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln69_1_fu_302_p2 SOURCE gp.cpp:69 VARIABLE icmp_ln69_1 LOOP VITIS_LOOP_68_1_VITIS_LOOP_69_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} store_matrix_to_dram {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp41_fu_64_p2 SOURCE gp.cpp:67 VARIABLE cmp41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_fu_70_p2 SOURCE gp.cpp:66 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax_fu_76_p3 SOURCE gp.cpp:66 VARIABLE smax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax1_fu_84_p3 SOURCE gp.cpp:67 VARIABLE smax1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_31ns_62_1_1_U143 SOURCE gp.cpp:66 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 4 BRAM 0 URAM 0}} fmm_reduce_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME M_e_0_U SOURCE {} VARIABLE M_e_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25600 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME M_e_1_U SOURCE {} VARIABLE M_e_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25600 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME M_e_2_U SOURCE {} VARIABLE M_e_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25600 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME M_e_3_U SOURCE {} VARIABLE M_e_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 25600 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 11 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.091 seconds; current allocated memory: 377.777 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fmm_reduce_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for fmm_reduce_kernel.
Execute       syn_report -model fmm_reduce_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 109.69 MHz
Command     autosyn done; 19.107 sec.
Command   csynth_design done; 33.427 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
