
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/dev/capstone_2022/Acc_FCL/acc_fcl_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx_21.2/Vivado/2021.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.gen/sources_1/bd/design_1/ip/design_1_lab22_matbi_0_0/design_1_lab22_matbi_0_0.dcp' for cell 'design_1_i/lab22_matbi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1383.812 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 230 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1383.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1383.812 ; gain = 0.000
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.735 . Memory (MB): peak = 1383.812 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d0547e66

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1899.230 ; gain = 512.234
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 29 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8ba5bb6e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1899.230 ; gain = 512.234
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9d1ea6cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1899.230 ; gain = 512.234
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 235 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 9d1ea6cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1899.230 ; gain = 512.234
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 9d1ea6cd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1899.230 ; gain = 512.234
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Remap
Phase 6 Remap | Checksum: 7cb6dd5b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2215.910 ; gain = 828.914
INFO: [Opt 31-389] Phase Remap created 11 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Remap, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: fd528a9d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2215.910 ; gain = 828.914
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              29  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             235  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Remap                        |              11  |              16  |                                              1  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2215.910 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 107ae8df6

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2215.910 ; gain = 828.914

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2215.910 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 107ae8df6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2215.910 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2215.910 ; gain = 832.098
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2233.926 ; gain = 18.004
INFO: [Common 17-1381] The checkpoint 'C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[10] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[7]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[11] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[8]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[12] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[9]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[13] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[10]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[11]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[3] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[0]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[4] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[1]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[5] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[2]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[6] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[3]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[7] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[4]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[8] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[5]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[9] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[6]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[10] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[7]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[11] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[8]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[12] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[9]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[13] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[10]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[14] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[11]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[7] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[4]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[8] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[5]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[9] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[6]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2333.668 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c203e414

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2333.668 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3ff6bf89

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.316 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ab6058ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.673 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ab6058ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.678 . Memory (MB): peak = 2333.668 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: ab6058ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.685 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12536b34d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.832 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 96f9b6a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.948 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 96f9b6a5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.953 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 6 LUTNM shape to break, 51 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 0, total 6, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 20 nets or LUTs. Breaked 6 LUTs, combined 14 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2333.668 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |             14  |                    20  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |             14  |                    20  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1a4b1002f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2333.668 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 27f9ce472

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2333.668 ; gain = 0.000
Phase 2 Global Placement | Checksum: 27f9ce472

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f8a4f15f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16e56c508

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18ec45d24

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17c1fec1b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d35e6b2c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a215422a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 25ff8d22d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2315d4116

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2333.668 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2315d4116

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1def7530a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.933 | TNS=-7.074 |
Phase 1 Physical Synthesis Initialization | Checksum: 161d1811b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2333.668 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15c65631a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2333.668 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1def7530a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.028. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 8d86813d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2333.668 ; gain = 0.000

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2333.668 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 8d86813d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8d86813d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 8d86813d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2333.668 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 8d86813d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2333.668 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2333.668 ; gain = 0.000

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2333.668 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d6420885

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2333.668 ; gain = 0.000
Ending Placer Task | Checksum: b9a72064

Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 2333.668 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2333.668 ; gain = 0.062
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.178 . Memory (MB): peak = 2333.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2333.668 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2333.668 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.184 . Memory (MB): peak = 2333.668 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1d015bb5 ConstDB: 0 ShapeSum: 9ca5c4af RouteDB: 0
Post Restoration Checksum: NetGraph: 9b793be3 NumContArr: bbdc2a10 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1575565f3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2409.176 ; gain = 70.012

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1575565f3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2409.176 ; gain = 70.012

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1575565f3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2413.379 ; gain = 74.215

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1575565f3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2413.379 ; gain = 74.215
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 155fb029c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2437.203 ; gain = 98.039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.009  | TNS=0.000  | WHS=-0.191 | THS=-16.855|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2244
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2244
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 907cfeac

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2437.203 ; gain = 98.039

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 907cfeac

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2437.203 ; gain = 98.039
Phase 3 Initial Routing | Checksum: f06f5b14

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2437.203 ; gain = 98.039
INFO: [Route 35-580] Design has 2 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============+===============+==============================================================================================+
| Launch Clock | Capture Clock | Pin                                                                                          |
+==============+===============+==============================================================================================+
| clk_fpga_0   | clk_fpga_0    | design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/r_mult_reg[15]/D |
| clk_fpga_0   | clk_fpga_0    | design_1_i/lab22_matbi_0/inst/u_data_mover_bram/u_fully_connected_core_8b_0/r_mult_reg[13]/D |
+--------------+---------------+----------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 736
 Number of Nodes with overlaps = 435
 Number of Nodes with overlaps = 278
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.133  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1796da5c4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2437.203 ; gain = 98.039
Phase 4 Rip-up And Reroute | Checksum: 1796da5c4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2437.203 ; gain = 98.039

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 1bf211726

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2437.203 ; gain = 98.039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.147  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 1bf211726

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2437.203 ; gain = 98.039
Phase 5.1 TNS Cleanup | Checksum: 1bf211726

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2437.203 ; gain = 98.039

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bf211726

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2437.203 ; gain = 98.039
Phase 5 Delay and Skew Optimization | Checksum: 1bf211726

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2437.203 ; gain = 98.039

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16cc7c4f5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2437.203 ; gain = 98.039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.147  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1748a893d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2437.203 ; gain = 98.039
Phase 6 Post Hold Fix | Checksum: 1748a893d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2437.203 ; gain = 98.039

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.492441 %
  Global Horizontal Routing Utilization  = 0.715771 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22c5f1a71

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2437.203 ; gain = 98.039

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22c5f1a71

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2437.203 ; gain = 98.039

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 226d61a69

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 2437.203 ; gain = 98.039

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.144  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 20e942bef

Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 2437.203 ; gain = 98.039
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 2437.203 ; gain = 98.039

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 2437.203 ; gain = 103.535
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.218 . Memory (MB): peak = 2437.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
113 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 2450.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/dev/capstone_2022/Acc_FCL/acc_fcl_project/acc_fcl_project.runs/impl_1/design_1_wrapper_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_postroute_physopted.rpt -pb design_1_wrapper_bus_skew_postroute_physopted.pb -rpx design_1_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[10] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[7]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[11] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[8]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[12] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[9]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[13] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[10]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[14] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[11]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[3] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[0]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[4] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[1]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[5] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[2]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[6] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[3]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[7] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[4]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[8] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[5]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRARDADDR[9] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRARDADDR[6]) which is driven by a register (design_1_i/lab22_matbi_0/inst/myip_v1_0_inst/myip_v1_0_S00_AXI_inst/mem0_addr_cnt_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[10] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[7]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[11] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[8]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[12] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[9]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[13] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[10]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[14] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[11]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[7] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[4]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[8] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[5]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0 has an input control pin design_1_i/lab22_matbi_0/inst/u_bram0/ram_reg_0/ADDRBWRADDR[9] (net: design_1_i/lab22_matbi_0/inst/u_bram0/ADDRBWRADDR[6]) which is driven by a register (design_1_i/lab22_matbi_0/inst/u_data_mover_bram/addr_cnt_read_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2777.789 ; gain = 327.633
INFO: [Common 17-206] Exiting Vivado at Wed Aug 31 11:04:37 2022...
