

================================================================
== Vitis HLS Report for 'gaussian'
================================================================
* Date:           Thu Apr 27 10:30:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gaussian
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |      851|    11187|  4.255 us|  55.935 us|  852|  11188|       no|
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3_fu_79  |gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3  |       47|      655|  0.235 us|  3.275 us|   47|  655|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |      850|    11186|  50 ~ 658|          -|          -|    17|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv1 = alloca i32 1"   --->   Operation 7 'alloca' 'indvars_iv1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:5]   --->   Operation 8 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.02ns)   --->   "%store_ln10 = store i5 17, i5 %indvars_iv1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 13 'store' 'store_ln10' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 14 [1/1] (1.02ns)   --->   "%store_ln10 = store i5 2, i5 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 14 'store' 'store_ln10' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 15 [1/1] (1.02ns)   --->   "%store_ln10 = store i5 1, i5 %idx" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 15 'store' 'store_ln10' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.body4.lr.ph" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 16 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 17 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.11ns)   --->   "%icmp_ln10 = icmp_eq  i5 %j_1, i5 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 18 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.body4.lr.ph.split, void %for.end26" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 20 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%idx_load = load i5 %idx" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 21 'load' 'idx_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv1_load = load i5 %indvars_iv1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 22 'load' 'indvars_iv1_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i5 %idx_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 23 'zext' 'zext_ln10' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i32 %c, i64 0, i64 %zext_ln10" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 24 'getelementptr' 'c_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (1.42ns)   --->   "%c_load = load i5 %c_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 25 'load' 'c_load' <Predicate = (!icmp_ln10)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i5 %indvars_iv1_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 26 'zext' 'zext_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.51ns)   --->   "%mul_ln10 = mul i9 %zext_ln10_1, i9 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 27 'mul' 'mul_ln10' <Predicate = (!icmp_ln10)> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.33ns)   --->   "%add_ln10 = add i5 %j_1, i5 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 28 'add' 'add_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.33ns)   --->   "%add_ln10_1 = add i5 %idx_load, i5 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 29 'add' 'add_ln10_1' <Predicate = (!icmp_ln10)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.33ns)   --->   "%add_ln10_2 = add i5 %indvars_iv1_load, i5 31" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 30 'add' 'add_ln10_2' <Predicate = (!icmp_ln10)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.02ns)   --->   "%store_ln10 = store i5 %add_ln10_2, i5 %indvars_iv1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 31 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.02>
ST_2 : Operation 32 [1/1] (1.02ns)   --->   "%store_ln10 = store i5 %add_ln10, i5 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 32 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.02>
ST_2 : Operation 33 [1/1] (1.02ns)   --->   "%store_ln10 = store i5 %add_ln10_1, i5 %idx" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 33 'store' 'store_ln10' <Predicate = (!icmp_ln10)> <Delay = 1.02>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln26 = ret" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:26]   --->   Operation 34 'ret' 'ret_ln26' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %idx_load, i4 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %idx_load, i2 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 36 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i7 %tmp_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 37 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.40ns)   --->   "%add_ln18 = add i9 %tmp, i9 %zext_ln18" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:18]   --->   Operation 38 'add' 'add_ln18' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/2] (1.42ns)   --->   "%c_load = load i5 %c_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 39 'load' 'c_load' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 40 [2/2] (1.02ns)   --->   "%call_ln10 = call void @gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3, i5 %j_1, i9 %mul_ln10, i32 %A, i9 %add_ln18, i32 %c_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 40 'call' 'call_ln10' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln10 = call void @gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3, i5 %j_1, i9 %mul_ln10, i32 %A, i9 %add_ln18, i32 %c_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 42 'call' 'call_ln10' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln10 = br void %for.body4.lr.ph" [../../../../Documents/LAP_hls_benchmarks/Vitis/gaussian/src/gaussian.cpp:10]   --->   Operation 43 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx               (alloca           ) [ 01111]
j                 (alloca           ) [ 01111]
indvars_iv1       (alloca           ) [ 01111]
spectopmodule_ln5 (spectopmodule    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
store_ln10        (store            ) [ 00000]
store_ln10        (store            ) [ 00000]
store_ln10        (store            ) [ 00000]
br_ln10           (br               ) [ 00000]
j_1               (load             ) [ 00011]
icmp_ln10         (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
br_ln10           (br               ) [ 00000]
idx_load          (load             ) [ 00010]
indvars_iv1_load  (load             ) [ 00000]
zext_ln10         (zext             ) [ 00000]
c_addr            (getelementptr    ) [ 00010]
zext_ln10_1       (zext             ) [ 00000]
mul_ln10          (mul              ) [ 00011]
add_ln10          (add              ) [ 00000]
add_ln10_1        (add              ) [ 00000]
add_ln10_2        (add              ) [ 00000]
store_ln10        (store            ) [ 00000]
store_ln10        (store            ) [ 00000]
store_ln10        (store            ) [ 00000]
ret_ln26          (ret              ) [ 00000]
tmp               (bitconcatenate   ) [ 00000]
tmp_1             (bitconcatenate   ) [ 00000]
zext_ln18         (zext             ) [ 00000]
add_ln18          (add              ) [ 00001]
c_load            (load             ) [ 00001]
specloopname_ln0  (specloopname     ) [ 00000]
call_ln10         (call             ) [ 00000]
br_ln10           (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="idx_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="j_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvars_iv1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="c_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="5" slack="0"/>
<pin id="70" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="0" slack="0"/>
<pin id="81" dir="0" index="1" bw="5" slack="1"/>
<pin id="82" dir="0" index="2" bw="9" slack="1"/>
<pin id="83" dir="0" index="3" bw="32" slack="0"/>
<pin id="84" dir="0" index="4" bw="9" slack="0"/>
<pin id="85" dir="0" index="5" bw="32" slack="0"/>
<pin id="86" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln10/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln10_store_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="5" slack="0"/>
<pin id="93" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln10_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="0"/>
<pin id="97" dir="0" index="1" bw="5" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln10_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="5" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="j_1_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="1"/>
<pin id="107" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln10_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="idx_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="1"/>
<pin id="116" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="indvars_iv1_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="1"/>
<pin id="119" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv1_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="zext_ln10_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln10_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="mul_ln10_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="6" slack="0"/>
<pin id="132" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln10/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln10_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="add_ln10_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln10_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="5" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_2/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln10_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="1"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln10_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="1"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln10_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="5" slack="1"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="1"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_1_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="5" slack="1"/>
<pin id="178" dir="0" index="2" bw="1" slack="0"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln18_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln18_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="9" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="idx_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="200" class="1005" name="j_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="207" class="1005" name="indvars_iv1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv1 "/>
</bind>
</comp>

<comp id="214" class="1005" name="j_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="1"/>
<pin id="216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="idx_load_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="1"/>
<pin id="224" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="idx_load "/>
</bind>
</comp>

<comp id="228" class="1005" name="c_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="1"/>
<pin id="230" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="mul_ln10_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="1"/>
<pin id="235" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln10 "/>
</bind>
</comp>

<comp id="238" class="1005" name="add_ln18_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="9" slack="1"/>
<pin id="240" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="243" class="1005" name="c_load_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="34" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="87"><net_src comp="48" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="79" pin=3"/></net>

<net id="89"><net_src comp="73" pin="3"/><net_sink comp="79" pin=5"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="123"><net_src comp="114" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="128"><net_src comp="117" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="105" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="114" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="117" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="135" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="141" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="185"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="168" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="186" pin="2"/><net_sink comp="79" pin=4"/></net>

<net id="196"><net_src comp="54" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="203"><net_src comp="58" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="210"><net_src comp="62" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="217"><net_src comp="105" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="225"><net_src comp="114" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="231"><net_src comp="66" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="236"><net_src comp="129" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="241"><net_src comp="186" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="79" pin=4"/></net>

<net id="246"><net_src comp="73" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="79" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {3 4 }
 - Input state : 
	Port: gaussian : c | {2 3 }
	Port: gaussian : A | {3 4 }
  - Chain level:
	State 1
		store_ln10 : 1
		store_ln10 : 1
		store_ln10 : 1
	State 2
		icmp_ln10 : 1
		br_ln10 : 2
		zext_ln10 : 1
		c_addr : 2
		c_load : 3
		zext_ln10_1 : 1
		mul_ln10 : 2
		add_ln10 : 1
		add_ln10_1 : 1
		add_ln10_2 : 1
		store_ln10 : 2
		store_ln10 : 2
		store_ln10 : 2
	State 3
		zext_ln18 : 1
		add_ln18 : 2
		call_ln10 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3_fu_79 |    3    |  2.058  |   651   |   281   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                       add_ln10_fu_135                       |    0    |    0    |    0    |    13   |
|    add   |                      add_ln10_1_fu_141                      |    0    |    0    |    0    |    13   |
|          |                      add_ln10_2_fu_147                      |    0    |    0    |    0    |    13   |
|          |                       add_ln18_fu_186                       |    0    |    0    |    0    |    16   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                       mul_ln10_fu_129                       |    0    |    0    |    0    |    26   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                       icmp_ln10_fu_108                      |    0    |    0    |    0    |    9    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                       zext_ln10_fu_120                      |    0    |    0    |    0    |    0    |
|   zext   |                      zext_ln10_1_fu_125                     |    0    |    0    |    0    |    0    |
|          |                       zext_ln18_fu_182                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                          tmp_fu_168                         |    0    |    0    |    0    |    0    |
|          |                         tmp_1_fu_175                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                             |    3    |  2.058  |   651   |   371   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln18_reg_238 |    9   |
|   c_addr_reg_228  |    5   |
|   c_load_reg_243  |   32   |
|  idx_load_reg_222 |    5   |
|    idx_reg_193    |    5   |
|indvars_iv1_reg_207|    5   |
|    j_1_reg_214    |    5   |
|     j_reg_200     |    5   |
|  mul_ln10_reg_233 |    9   |
+-------------------+--------+
|       Total       |   80   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                       grp_access_fu_73                      |  p0  |   2  |   5  |   10   ||    9    |
| grp_gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3_fu_79 |  p4  |   2  |   9  |   18   ||    9    |
| grp_gaussian_Pipeline_VITIS_LOOP_10_2_VITIS_LOOP_14_3_fu_79 |  p5  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                            |      |      |      |   92   ||  3.087  ||    27   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    2   |   651  |   371  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   27   |
|  Register |    -   |    -   |   80   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   731  |   398  |
+-----------+--------+--------+--------+--------+
