Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: vga_demo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_demo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_demo"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : vga_demo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\LFSR.v" into library work
Parsing module <LFSR>.
Analyzing Verilog file "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\hvsync_generator.v" into library work
Parsing module <hvsync_generator>.
Analyzing Verilog file "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\vga_demo.v" into library work
Parsing module <vga_demo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <vga_demo>.

Elaborating module <BUF>.
WARNING:HDLCompiler:1127 - "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\vga_demo.v" Line 35: Assignment to button_clk ignored, since the identifier is never used

Elaborating module <hvsync_generator>.
WARNING:HDLCompiler:413 - "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\hvsync_generator.v" Line 34: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\hvsync_generator.v" Line 44: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\vga_demo.v" Line 67: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\vga_demo.v" Line 69: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\vga_demo.v" Line 78: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\vga_demo.v" Line 88: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\vga_demo.v" Line 99: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\vga_demo.v" Line 107: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <LFSR>.
WARNING:HDLCompiler:634 - "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\vga_demo.v" Line 156: Net <p2_score[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\vga_demo.v" Line 157: Net <p1_score[3]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\vga_demo.v" Line 158: Net <state[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <vga_demo>.
    Related source file is "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\vga_demo.v".
WARNING:Xst:653 - Signal <p2_score> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <p1_score> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <state> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 28-bit register for signal <DIV_CLK>.
    Found 10-bit register for signal <position>.
    Found 10-bit register for signal <bulposx>.
    Found 1-bit register for signal <enablerand>.
    Found 10-bit register for signal <endgame>.
    Found 10-bit register for signal <score>.
    Found 10-bit register for signal <bulposx2>.
    Found 10-bit register for signal <endgame2>.
    Found 10-bit register for signal <score2>.
    Found 10-bit register for signal <endgameblock>.
    Found 10-bit register for signal <endgameblock2>.
    Found 1-bit register for signal <vga_r>.
    Found 1-bit register for signal <vga_g>.
    Found 1-bit register for signal <vga_b>.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_61_OUT> created at line 133.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_72_OUT> created at line 134.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_88_OUT> created at line 135.
    Found 28-bit adder for signal <DIV_CLK[27]_GND_1_o_add_0_OUT> created at line 32.
    Found 10-bit adder for signal <position[9]_GND_1_o_add_4_OUT> created at line 67.
    Found 10-bit adder for signal <bulposx[9]_GND_1_o_add_12_OUT> created at line 78.
    Found 10-bit adder for signal <score[9]_GND_1_o_add_22_OUT> created at line 88.
    Found 10-bit adder for signal <bulposx2[9]_GND_1_o_add_34_OUT> created at line 99.
    Found 10-bit adder for signal <score2[9]_GND_1_o_add_43_OUT> created at line 107.
    Found 10-bit adder for signal <totscore> created at line 132.
    Found 11-bit adder for signal <n0232> created at line 133.
    Found 11-bit adder for signal <n0240> created at line 134.
    Found 9-bit adder for signal <n0270[8:0]> created at line 134.
    Found 11-bit adder for signal <n0247> created at line 135.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_6_OUT<9:0>> created at line 69.
    Found 16x7-bit Read Only RAM for signal <SSD_CATHODES>
    Found 1-bit 4-to-1 multiplexer for signal <SSD<3>> created at line 216.
    Found 1-bit 4-to-1 multiplexer for signal <SSD<2>> created at line 216.
    Found 1-bit 4-to-1 multiplexer for signal <SSD<1>> created at line 216.
    Found 1-bit 4-to-1 multiplexer for signal <SSD<0>> created at line 216.
    Found 10-bit comparator greater for signal <bulposx[9]_INV_18_o> created at line 76
    Found 10-bit comparator greater for signal <GND_1_o_position[9]_LessThan_15_o> created at line 80
    Found 10-bit comparator greater for signal <position[9]_GND_1_o_LessThan_17_o> created at line 80
    Found 10-bit comparator greater for signal <GND_1_o_position[9]_LessThan_18_o> created at line 80
    Found 10-bit comparator greater for signal <position[9]_GND_1_o_LessThan_19_o> created at line 80
    Found 10-bit comparator greater for signal <GND_1_o_position[9]_LessThan_20_o> created at line 80
    Found 10-bit comparator greater for signal <position[9]_GND_1_o_LessThan_21_o> created at line 80
    Found 10-bit comparator greater for signal <n0044> created at line 97
    Found 10-bit comparator greater for signal <position[9]_GND_1_o_LessThan_38_o> created at line 100
    Found 10-bit comparator greater for signal <GND_1_o_position[9]_LessThan_39_o> created at line 100
    Found 10-bit comparator greater for signal <position[9]_GND_1_o_LessThan_40_o> created at line 100
    Found 10-bit comparator greater for signal <GND_1_o_position[9]_LessThan_41_o> created at line 100
    Found 10-bit comparator greater for signal <position[9]_GND_1_o_LessThan_42_o> created at line 100
    Found 32-bit comparator lessequal for signal <n0075> created at line 133
    Found 11-bit comparator lessequal for signal <n0078> created at line 133
    Found 10-bit comparator greater for signal <GND_1_o_CounterX[9]_LessThan_65_o> created at line 133
    Found 10-bit comparator greater for signal <CounterX[9]_GND_1_o_LessThan_66_o> created at line 133
    Found 10-bit comparator greater for signal <GND_1_o_CounterX[9]_LessThan_67_o> created at line 133
    Found 10-bit comparator greater for signal <CounterX[9]_GND_1_o_LessThan_68_o> created at line 133
    Found 32-bit comparator lessequal for signal <n0096> created at line 134
    Found 11-bit comparator lessequal for signal <n0099> created at line 134
    Found 10-bit comparator greater for signal <GND_1_o_CounterY[9]_LessThan_76_o> created at line 134
    Found 10-bit comparator greater for signal <CounterY[9]_GND_1_o_LessThan_78_o> created at line 134
    Found 10-bit comparator greater for signal <GND_1_o_CounterY[9]_LessThan_79_o> created at line 134
    Found 10-bit comparator greater for signal <CounterY[9]_GND_1_o_LessThan_80_o> created at line 134
    Found 10-bit comparator greater for signal <GND_1_o_CounterY[9]_LessThan_81_o> created at line 134
    Found 10-bit comparator greater for signal <CounterY[9]_GND_1_o_LessThan_82_o> created at line 134
    Found 32-bit comparator lessequal for signal <n0117> created at line 135
    Found 11-bit comparator lessequal for signal <n0120> created at line 135
    Found 10-bit comparator greater for signal <CounterY[9]_GND_1_o_LessThan_92_o> created at line 135
    Found 10-bit comparator greater for signal <GND_1_o_CounterY[9]_LessThan_93_o> created at line 135
    Found 10-bit comparator greater for signal <GND_1_o_CounterY[9]_LessThan_94_o> created at line 135
    Found 10-bit comparator greater for signal <CounterY[9]_GND_1_o_LessThan_95_o> created at line 135
    Found 10-bit comparator greater for signal <GND_1_o_CounterY[9]_LessThan_96_o> created at line 135
    Found 10-bit comparator greater for signal <CounterY[9]_GND_1_o_LessThan_97_o> created at line 135
    Summary:
	inferred   1 RAM(s).
	inferred  14 Adder/Subtractor(s).
	inferred 122 D-type flip-flop(s).
	inferred  35 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga_demo> synthesized.

Synthesizing Unit <hvsync_generator>.
    Related source file is "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\hvsync_generator.v".
    Found 10-bit register for signal <CounterY>.
    Found 1-bit register for signal <vga_HS>.
    Found 1-bit register for signal <vga_VS>.
    Found 1-bit register for signal <inDisplayArea>.
    Found 10-bit register for signal <CounterX>.
    Found 10-bit adder for signal <CounterX[9]_GND_3_o_add_2_OUT> created at line 34.
    Found 10-bit adder for signal <CounterY[9]_GND_3_o_add_9_OUT> created at line 44.
    Found 10-bit comparator greater for signal <PWR_3_o_CounterX[9]_LessThan_16_o> created at line 49
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_3_o_LessThan_17_o> created at line 49
    Found 10-bit comparator greater for signal <CounterX[9]_PWR_3_o_LessThan_21_o> created at line 58
    Found 10-bit comparator greater for signal <CounterY[9]_GND_3_o_LessThan_22_o> created at line 58
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <hvsync_generator> synthesized.

Synthesizing Unit <LFSR>.
    Related source file is "C:\Users\Archana\Documents\USC_Spring18\EE354\VGA_demo\LFSR.v".
    Found 8-bit register for signal <out>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LFSR> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 7
 10-bit addsub                                         : 1
 11-bit adder                                          : 3
 11-bit subtractor                                     : 3
 28-bit adder                                          : 1
 9-bit adder                                           : 1
# Registers                                            : 20
 1-bit register                                        : 7
 10-bit register                                       : 11
 28-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 39
 10-bit comparator greater                             : 33
 11-bit comparator lessequal                           : 3
 32-bit comparator lessequal                           : 3
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <endgameblock2_9> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock2_8> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock2_7> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock2_6> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock2_5> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock2_4> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock2_3> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock2_2> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock2_1> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock_9> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock_8> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock_7> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock_6> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock_5> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock_4> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock_3> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock_2> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <endgameblock_1> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <endgame_1> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_2> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_3> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_4> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_5> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_6> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_7> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_8> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_9> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_1> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_2> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_3> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_4> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_5> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_6> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_7> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_8> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_9> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2404 -  FFs/Latches <endgameblock<9:1>> (without init value) have a constant value of 0 in block <vga_demo>.
WARNING:Xst:2404 -  FFs/Latches <endgameblock2<9:1>> (without init value) have a constant value of 0 in block <vga_demo>.

Synthesizing (advanced) Unit <hvsync_generator>.
The following registers are absorbed into counter <CounterX>: 1 register on signal <CounterX>.
The following registers are absorbed into counter <CounterY>: 1 register on signal <CounterY>.
Unit <hvsync_generator> synthesized (advanced).

Synthesizing (advanced) Unit <vga_demo>.
The following registers are absorbed into counter <DIV_CLK>: 1 register on signal <DIV_CLK>.
The following registers are absorbed into accumulator <position>: 1 register on signal <position>.
The following registers are absorbed into counter <bulposx>: 1 register on signal <bulposx>.
The following registers are absorbed into counter <bulposx2>: 1 register on signal <bulposx2>.
The following registers are absorbed into counter <score>: 1 register on signal <score>.
The following registers are absorbed into counter <score2>: 1 register on signal <score2>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSD_CATHODES> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SSD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Cg>            |          |
    -----------------------------------------------------------------------
Unit <vga_demo> synthesized (advanced).
WARNING:Xst:2677 - Node <endgame_1> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_2> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_3> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_4> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_5> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_6> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_7> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_8> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame_9> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_1> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_2> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_3> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_4> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_5> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_6> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_7> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_8> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <endgame2_9> of sequential type is unconnected in block <vga_demo>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 8
 11-bit adder                                          : 3
 11-bit subtractor                                     : 3
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 7
 10-bit up counter                                     : 6
 28-bit up counter                                     : 1
# Accumulators                                         : 1
 10-bit updown accumulator                             : 1
# Registers                                            : 19
 Flip-Flops                                            : 19
# Comparators                                          : 39
 10-bit comparator greater                             : 33
 11-bit comparator lessequal                           : 3
 32-bit comparator lessequal                           : 3
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <DIV_CLK_21> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_22> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_23> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_24> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_25> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_26> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <DIV_CLK_27> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <score2_4> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <score2_5> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <score2_6> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <score2_7> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <score2_8> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <score2_9> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <score_4> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <score_5> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <score_6> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <score_7> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <score_8> of sequential type is unconnected in block <vga_demo>.
WARNING:Xst:2677 - Node <score_9> of sequential type is unconnected in block <vga_demo>.

Optimizing unit <vga_demo> ...
WARNING:Xst:1710 - FF/Latch <position_0> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <hvsync_generator> ...

Optimizing unit <LFSR> ...
WARNING:Xst:1710 - FF/Latch <bulposx2_9> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <position_0> (without init value) has a constant value of 0 in block <vga_demo>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_demo, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : vga_demo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 523
#      BUF                         : 3
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 61
#      LUT2                        : 25
#      LUT3                        : 30
#      LUT4                        : 110
#      LUT5                        : 39
#      LUT6                        : 59
#      MUXCY                       : 110
#      VCC                         : 1
#      XORCY                       : 68
# FlipFlops/Latches                : 96
#      FD                          : 16
#      FDC                         : 21
#      FDE                         : 9
#      FDR                         : 23
#      FDRE                        : 25
#      FDSE                        : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 4
#      OBUF                        : 30

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              96  out of  54576     0%  
 Number of Slice LUTs:                  340  out of  27288     1%  
    Number used as Logic:               340  out of  27288     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    346
   Number with an unused Flip Flop:     250  out of    346    72%  
   Number with an unused LUT:             6  out of    346     1%  
   Number of fully used LUT-FF pairs:    90  out of    346    26%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    218    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
endgame_0                          | NONE(endgameblock)     | 1     |
endgame2_0                         | NONE(endgameblock2)    | 1     |
DIV_CLK_18                         | NONE(enablerand)       | 16    |
ClkPort                            | BUFGP                  | 21    |
DIV_CLK_20                         | NONE(position_2)       | 9     |
DIV_CLK_19                         | NONE(score2_0)         | 14    |
DIV_CLK_1                          | BUFG                   | 26    |
DIV_CLK_16                         | NONE(rand/out_7)       | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.557ns (Maximum Frequency: 219.423MHz)
   Minimum input arrival time before clock: 5.836ns
   Maximum output required time after clock: 7.520ns
   Maximum combinational path delay: 6.553ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_18'
  Clock period: 3.971ns (frequency: 251.823MHz)
  Total number of paths / destination ports: 236 / 30
-------------------------------------------------------------------------
Delay:               3.971ns (Levels of Logic = 2)
  Source:            bulposx_4 (FF)
  Destination:       bulposx_1 (FF)
  Source Clock:      DIV_CLK_18 rising
  Destination Clock: DIV_CLK_18 rising

  Data Path: bulposx_4 to bulposx_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   1.147  bulposx_4 (bulposx_4)
     LUT6:I1->O            4   0.203   0.684  bulposx[9]_INV_18_o2 (bulposx[9]_INV_18_o1)
     LUT6:I5->O           10   0.205   0.856  Mcount_bulposx_val1 (Mcount_bulposx_val)
     FDR:R                     0.430          bulposx_0
    ----------------------------------------
    Total                      3.971ns (1.285ns logic, 2.686ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ClkPort'
  Clock period: 2.346ns (frequency: 426.235MHz)
  Total number of paths / destination ports: 231 / 21
-------------------------------------------------------------------------
Delay:               2.346ns (Levels of Logic = 4)
  Source:            DIV_CLK_18 (FF)
  Destination:       DIV_CLK_20 (FF)
  Source Clock:      ClkPort rising
  Destination Clock: ClkPort rising

  Data Path: DIV_CLK_18 to DIV_CLK_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.447   1.221  DIV_CLK_18 (DIV_CLK_18)
     LUT1:I0->O            1   0.205   0.000  Mcount_DIV_CLK_cy<18>_rt (Mcount_DIV_CLK_cy<18>_rt)
     MUXCY:S->O            1   0.172   0.000  Mcount_DIV_CLK_cy<18> (Mcount_DIV_CLK_cy<18>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_DIV_CLK_cy<19> (Mcount_DIV_CLK_cy<19>)
     XORCY:CI->O           1   0.180   0.000  Mcount_DIV_CLK_xor<20> (Result<20>)
     FDC:D                     0.102          DIV_CLK_20
    ----------------------------------------
    Total                      2.346ns (1.125ns logic, 1.221ns route)
                                       (48.0% logic, 52.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_20'
  Clock period: 3.834ns (frequency: 260.848MHz)
  Total number of paths / destination ports: 45 / 9
-------------------------------------------------------------------------
Delay:               3.834ns (Levels of Logic = 3)
  Source:            position_3 (FF)
  Destination:       position_8 (FF)
  Source Clock:      DIV_CLK_20 rising
  Destination Clock: DIV_CLK_20 rising

  Data Path: position_3 to position_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            24   0.447   1.401  position_3 (position_3)
     LUT5:I2->O            2   0.205   0.617  Maccum_position_cy<5>12_SW0 (N28)
     LUT5:I4->O            3   0.205   0.651  Maccum_position_cy<5>12 (Maccum_position_cy<5>)
     LUT6:I5->O            1   0.205   0.000  Maccum_position_xor<8>11 (Result<8>1)
     FDRE:D                    0.102          position_8
    ----------------------------------------
    Total                      3.834ns (1.164ns logic, 2.670ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_19'
  Clock period: 3.944ns (frequency: 253.559MHz)
  Total number of paths / destination ports: 191 / 27
-------------------------------------------------------------------------
Delay:               3.944ns (Levels of Logic = 2)
  Source:            bulposx2_4 (FF)
  Destination:       bulposx2_3 (FF)
  Source Clock:      DIV_CLK_19 rising
  Destination Clock: DIV_CLK_19 rising

  Data Path: bulposx2_4 to bulposx2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   1.147  bulposx2_4 (bulposx2_4)
     LUT5:I0->O            4   0.203   0.684  n004421 (n00442)
     LUT6:I5->O            9   0.205   0.829  Mcount_bulposx2_val1 (Mcount_bulposx2_val)
     FDR:R                     0.430          bulposx2_0
    ----------------------------------------
    Total                      3.944ns (1.285ns logic, 2.659ns route)
                                       (32.6% logic, 67.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_1'
  Clock period: 4.557ns (frequency: 219.423MHz)
  Total number of paths / destination ports: 708 / 48
-------------------------------------------------------------------------
Delay:               4.557ns (Levels of Logic = 4)
  Source:            syncgen/CounterY_8 (FF)
  Destination:       vga_g (FF)
  Source Clock:      DIV_CLK_1 rising
  Destination Clock: DIV_CLK_1 rising

  Data Path: syncgen/CounterY_8 to vga_g
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            16   0.447   1.349  syncgen/CounterY_8 (syncgen/CounterY_8)
     LUT6:I1->O            1   0.203   0.684  G_inv6_SW0 (N32)
     LUT6:I4->O            1   0.203   0.580  G_inv6 (G_inv6)
     LUT5:I4->O            1   0.205   0.580  G_inv1_SW0 (N30)
     LUT6:I5->O            1   0.205   0.000  vga_g_rstpot (vga_g_rstpot)
     FD:D                      0.102          vga_g
    ----------------------------------------
    Total                      4.557ns (1.365ns logic, 3.192ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DIV_CLK_16'
  Clock period: 1.739ns (frequency: 574.944MHz)
  Total number of paths / destination ports: 9 / 8
-------------------------------------------------------------------------
Delay:               1.739ns (Levels of Logic = 1)
  Source:            rand/out_3 (FF)
  Destination:       rand/out_0 (FF)
  Source Clock:      DIV_CLK_16 rising
  Destination Clock: DIV_CLK_16 rising

  Data Path: rand/out_3 to rand/out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.447   0.987  rand/out_3 (rand/out_3)
     LUT2:I0->O            1   0.203   0.000  rand/linear_feedback1 (rand/linear_feedback)
     FDRE:D                    0.102          rand/out_0
    ----------------------------------------
    Total                      1.739ns (0.752ns logic, 0.987ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'endgame_0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.412ns (Levels of Logic = 2)
  Source:            Sw0 (PAD)
  Destination:       endgameblock (FF)
  Destination Clock: endgame_0 rising

  Data Path: Sw0 to endgameblock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             60   0.568   1.613  BUF2 (LD4_OBUF)
     FDR:R                     0.430          endgameblock
    ----------------------------------------
    Total                      4.412ns (2.220ns logic, 2.192ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'endgame2_0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.412ns (Levels of Logic = 2)
  Source:            Sw0 (PAD)
  Destination:       endgameblock2 (FF)
  Destination Clock: endgame2_0 rising

  Data Path: Sw0 to endgameblock2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             60   0.568   1.613  BUF2 (LD4_OBUF)
     FDR:R                     0.430          endgameblock2
    ----------------------------------------
    Total                      4.412ns (2.220ns logic, 2.192ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_18'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              5.836ns (Levels of Logic = 3)
  Source:            Sw0 (PAD)
  Destination:       bulposx_1 (FF)
  Destination Clock: DIV_CLK_18 rising

  Data Path: Sw0 to bulposx_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             60   0.568   1.978  BUF2 (LD4_OBUF)
     LUT6:I0->O           10   0.203   0.856  Mcount_bulposx_val1 (Mcount_bulposx_val)
     FDR:R                     0.430          bulposx_0
    ----------------------------------------
    Total                      5.836ns (2.423ns logic, 3.413ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ClkPort'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.412ns (Levels of Logic = 2)
  Source:            Sw0 (PAD)
  Destination:       DIV_CLK_0 (FF)
  Destination Clock: ClkPort rising

  Data Path: Sw0 to DIV_CLK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             60   0.568   1.613  BUF2 (LD4_OBUF)
     FDC:CLR                   0.430          DIV_CLK_0
    ----------------------------------------
    Total                      4.412ns (2.220ns logic, 2.192ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_20'
  Total number of paths / destination ports: 59 / 26
-------------------------------------------------------------------------
Offset:              4.458ns (Levels of Logic = 4)
  Source:            btnU (PAD)
  Destination:       position_8 (FF)
  Destination Clock: DIV_CLK_20 rising

  Data Path: btnU to position_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.253  btnU_IBUF (btnU_IBUF)
     LUT5:I0->O            2   0.203   0.617  Maccum_position_cy<5>12_SW0 (N28)
     LUT5:I4->O            3   0.205   0.651  Maccum_position_cy<5>12 (Maccum_position_cy<5>)
     LUT6:I5->O            1   0.205   0.000  Maccum_position_xor<8>11 (Result<8>1)
     FDRE:D                    0.102          position_8
    ----------------------------------------
    Total                      4.458ns (1.937ns logic, 2.521ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_19'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              5.809ns (Levels of Logic = 3)
  Source:            Sw0 (PAD)
  Destination:       bulposx2_3 (FF)
  Destination Clock: DIV_CLK_19 rising

  Data Path: Sw0 to bulposx2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             60   0.568   1.978  BUF2 (LD4_OBUF)
     LUT6:I0->O            9   0.203   0.829  Mcount_bulposx2_val1 (Mcount_bulposx2_val)
     FDR:R                     0.430          bulposx2_0
    ----------------------------------------
    Total                      5.809ns (2.423ns logic, 3.386ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_1'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              5.836ns (Levels of Logic = 3)
  Source:            Sw0 (PAD)
  Destination:       syncgen/CounterY_0 (FF)
  Destination Clock: DIV_CLK_1 rising

  Data Path: Sw0 to syncgen/CounterY_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             60   0.568   1.978  BUF2 (LD4_OBUF)
     LUT6:I0->O           10   0.203   0.856  syncgen/Mcount_CounterY_val (syncgen/Mcount_CounterY_val)
     FDRE:R                    0.430          syncgen/CounterY_0
    ----------------------------------------
    Total                      5.836ns (2.423ns logic, 3.413ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DIV_CLK_16'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.412ns (Levels of Logic = 2)
  Source:            Sw0 (PAD)
  Destination:       rand/out_7 (FF)
  Destination Clock: DIV_CLK_16 rising

  Data Path: Sw0 to rand/out_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             60   0.568   1.613  BUF2 (LD4_OBUF)
     FDRE:R                    0.430          rand/out_0
    ----------------------------------------
    Total                      4.412ns (2.220ns logic, 2.192ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.382ns (Levels of Logic = 2)
  Source:            syncgen/vga_HS (FF)
  Destination:       vga_h_sync (PAD)
  Source Clock:      DIV_CLK_1 rising

  Data Path: syncgen/vga_HS to vga_h_sync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  syncgen/vga_HS (syncgen/vga_HS)
     INV:I->O              1   0.206   0.579  syncgen/vga_h_sync1_INV_0 (vga_h_sync_OBUF)
     OBUF:I->O                 2.571          vga_h_sync_OBUF (vga_h_sync)
    ----------------------------------------
    Total                      4.382ns (3.224ns logic, 1.158ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ClkPort'
  Total number of paths / destination ports: 78 / 11
-------------------------------------------------------------------------
Offset:              7.259ns (Levels of Logic = 4)
  Source:            DIV_CLK_18 (FF)
  Destination:       Cf (PAD)
  Source Clock:      ClkPort rising

  Data Path: DIV_CLK_18 to Cf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.447   1.449  DIV_CLK_18 (DIV_CLK_18)
     LUT3:I0->O            1   0.205   0.580  Mmux_SSD<3>1_SW0 (N16)
     LUT6:I5->O            7   0.205   1.021  Mmux_SSD<3>1 (SSD<3>)
     LUT4:I0->O            1   0.203   0.579  Mram_SSD_CATHODES111 (Cf_OBUF)
     OBUF:I->O                 2.571          Cf_OBUF (Cf)
    ----------------------------------------
    Total                      7.259ns (3.631ns logic, 3.628ns route)
                                       (50.0% logic, 50.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_16'
  Total number of paths / destination ports: 56 / 7
-------------------------------------------------------------------------
Offset:              6.796ns (Levels of Logic = 4)
  Source:            rand/out_3 (FF)
  Destination:       Cf (PAD)
  Source Clock:      DIV_CLK_16 rising

  Data Path: rand/out_3 to Cf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.447   0.987  rand/out_3 (rand/out_3)
     LUT3:I1->O            1   0.203   0.580  Mmux_SSD<3>1_SW0 (N16)
     LUT6:I5->O            7   0.205   1.021  Mmux_SSD<3>1 (SSD<3>)
     LUT4:I0->O            1   0.203   0.579  Mram_SSD_CATHODES111 (Cf_OBUF)
     OBUF:I->O                 2.571          Cf_OBUF (Cf)
    ----------------------------------------
    Total                      6.796ns (3.629ns logic, 3.167ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_18'
  Total number of paths / destination ports: 70 / 7
-------------------------------------------------------------------------
Offset:              7.520ns (Levels of Logic = 5)
  Source:            score_0 (FF)
  Destination:       Ca (PAD)
  Source Clock:      DIV_CLK_18 rising

  Data Path: score_0 to Ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   0.788  score_0 (score_0)
     LUT2:I0->O            2   0.203   0.721  Madd_totscore_Madd_cy<0>11 (Madd_totscore_Madd_cy<0>)
     LUT6:I4->O            1   0.203   0.580  Mmux_SSD<2>11 (Mmux_SSD<2>1)
     LUT5:I4->O            7   0.205   1.021  Mmux_SSD<2>12 (SSD<2>)
     LUT4:I0->O            1   0.203   0.579  Mram_SSD_CATHODES51 (Cb_OBUF)
     OBUF:I->O                 2.571          Cb_OBUF (Cb)
    ----------------------------------------
    Total                      7.520ns (3.832ns logic, 3.688ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DIV_CLK_19'
  Total number of paths / destination ports: 70 / 7
-------------------------------------------------------------------------
Offset:              7.418ns (Levels of Logic = 5)
  Source:            score2_0 (FF)
  Destination:       Ca (PAD)
  Source Clock:      DIV_CLK_19 rising

  Data Path: score2_0 to Ca
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.447   0.684  score2_0 (score2_0)
     LUT2:I1->O            2   0.205   0.721  Madd_totscore_Madd_cy<0>11 (Madd_totscore_Madd_cy<0>)
     LUT6:I4->O            1   0.203   0.580  Mmux_SSD<2>11 (Mmux_SSD<2>1)
     LUT5:I4->O            7   0.205   1.021  Mmux_SSD<2>12 (SSD<2>)
     LUT4:I0->O            1   0.203   0.579  Mram_SSD_CATHODES51 (Cb_OBUF)
     OBUF:I->O                 2.571          Cb_OBUF (Cb)
    ----------------------------------------
    Total                      7.418ns (3.834ns logic, 3.584ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               6.553ns (Levels of Logic = 3)
  Source:            Sw0 (PAD)
  Destination:       LD4 (PAD)

  Data Path: Sw0 to LD4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Sw0_IBUF (Sw0_IBUF)
     BUF:I->O             60   0.568   1.613  BUF2 (LD4_OBUF)
     OBUF:I->O                 2.571          LD4_OBUF (LD4)
    ----------------------------------------
    Total                      6.553ns (4.361ns logic, 2.192ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ClkPort
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ClkPort        |    2.346|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_1      |    4.557|         |         |         |
DIV_CLK_16     |    5.480|         |         |         |
DIV_CLK_18     |    6.629|         |         |         |
DIV_CLK_19     |    5.623|         |         |         |
DIV_CLK_20     |    5.883|         |         |         |
endgame2_0     |    3.541|         |         |         |
endgame_0      |    3.521|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_16
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_16     |    1.739|         |         |         |
DIV_CLK_18     |    1.571|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_18
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_16     |    8.279|         |         |         |
DIV_CLK_18     |    3.971|         |         |         |
DIV_CLK_20     |    6.562|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_19
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_19     |    3.944|         |         |         |
DIV_CLK_20     |    6.041|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DIV_CLK_20
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DIV_CLK_20     |    3.834|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.83 secs
 
--> 

Total memory usage is 348336 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   93 (   0 filtered)
Number of infos    :    2 (   0 filtered)

