// Seed: 2987199740
module module_0 (
    input uwire id_0,
    input wire id_1,
    input supply1 id_2,
    input wire id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri id_6,
    output supply1 id_7,
    output uwire id_8
);
  parameter id_10 = -1;
  assign module_1.id_28 = 0;
endmodule
module module_0 (
    input supply0 id_0,
    output wand id_1,
    input supply0 id_2,
    input wire id_3,
    input wor id_4,
    input supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input tri id_8,
    input tri id_9,
    input wor id_10,
    input wand id_11,
    input supply1 id_12,
    output tri1 id_13,
    output supply1 id_14,
    input tri id_15,
    output uwire id_16,
    input supply1 id_17,
    input uwire id_18,
    output tri1 id_19,
    output wire id_20,
    input tri0 sample,
    output tri id_22,
    input uwire id_23,
    input wor id_24,
    input tri0 module_1,
    input tri id_26,
    input tri0 id_27,
    output wand id_28,
    output uwire id_29,
    input wand id_30,
    input supply0 id_31,
    input wire id_32,
    input tri1 id_33,
    input wand id_34,
    input supply1 id_35,
    output wire id_36,
    output tri1 id_37,
    input supply0 id_38
);
  final $unsigned(54);
  ;
  logic [-1 : 1 'b0] id_40, id_41, id_42;
  module_0 modCall_1 (
      id_8,
      id_35,
      id_32,
      id_2,
      id_2,
      id_10,
      id_3,
      id_22,
      id_37
  );
  assign id_41[-1] = -1 ? id_9 : "";
  always @(-1'b0 or negedge -1) begin : LABEL_0
    id_28 += -1'b0;
  end
endmodule
