ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"ADC_intSarClock.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ADC_intSarClock_StartEx,"ax",%progbits
  18              		.align	2
  19              		.global	ADC_intSarClock_StartEx
  20              		.code	16
  21              		.thumb_func
  22              		.type	ADC_intSarClock_StartEx, %function
  23              	ADC_intSarClock_StartEx:
  24              	.LFB0:
  25              		.file 1 "Generated_Source\\PSoC4\\ADC_intSarClock.c"
   1:Generated_Source\PSoC4/ADC_intSarClock.c **** /*******************************************************************************
   2:Generated_Source\PSoC4/ADC_intSarClock.c **** * File Name: ADC_intSarClock.c
   3:Generated_Source\PSoC4/ADC_intSarClock.c **** * Version 2.20
   4:Generated_Source\PSoC4/ADC_intSarClock.c **** *
   5:Generated_Source\PSoC4/ADC_intSarClock.c **** *  Description:
   6:Generated_Source\PSoC4/ADC_intSarClock.c **** *   Provides system API for the clocking, interrupts and watchdog timer.
   7:Generated_Source\PSoC4/ADC_intSarClock.c **** *
   8:Generated_Source\PSoC4/ADC_intSarClock.c **** *  Note:
   9:Generated_Source\PSoC4/ADC_intSarClock.c **** *   Documentation of the API's in this file is located in the
  10:Generated_Source\PSoC4/ADC_intSarClock.c **** *   System Reference Guide provided with PSoC Creator.
  11:Generated_Source\PSoC4/ADC_intSarClock.c **** *
  12:Generated_Source\PSoC4/ADC_intSarClock.c **** ********************************************************************************
  13:Generated_Source\PSoC4/ADC_intSarClock.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  14:Generated_Source\PSoC4/ADC_intSarClock.c **** * You may use this file only in accordance with the license, terms, conditions,
  15:Generated_Source\PSoC4/ADC_intSarClock.c **** * disclaimers, and limitations in the end user license agreement accompanying
  16:Generated_Source\PSoC4/ADC_intSarClock.c **** * the software package with which this file was provided.
  17:Generated_Source\PSoC4/ADC_intSarClock.c **** *******************************************************************************/
  18:Generated_Source\PSoC4/ADC_intSarClock.c **** 
  19:Generated_Source\PSoC4/ADC_intSarClock.c **** #include <cydevice_trm.h>
  20:Generated_Source\PSoC4/ADC_intSarClock.c **** #include "ADC_intSarClock.h"
  21:Generated_Source\PSoC4/ADC_intSarClock.c **** 
  22:Generated_Source\PSoC4/ADC_intSarClock.c **** #if defined CYREG_PERI_DIV_CMD
  23:Generated_Source\PSoC4/ADC_intSarClock.c **** 
  24:Generated_Source\PSoC4/ADC_intSarClock.c **** /*******************************************************************************
  25:Generated_Source\PSoC4/ADC_intSarClock.c **** * Function Name: ADC_intSarClock_StartEx
  26:Generated_Source\PSoC4/ADC_intSarClock.c **** ********************************************************************************
  27:Generated_Source\PSoC4/ADC_intSarClock.c **** *
  28:Generated_Source\PSoC4/ADC_intSarClock.c **** * Summary:
  29:Generated_Source\PSoC4/ADC_intSarClock.c **** *  Starts the clock, aligned to the specified running clock.
  30:Generated_Source\PSoC4/ADC_intSarClock.c **** *
  31:Generated_Source\PSoC4/ADC_intSarClock.c **** * Parameters:
  32:Generated_Source\PSoC4/ADC_intSarClock.c **** *  alignClkDiv:  The divider to which phase alignment is performed when the
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 2


  33:Generated_Source\PSoC4/ADC_intSarClock.c **** *    clock is started.
  34:Generated_Source\PSoC4/ADC_intSarClock.c **** *
  35:Generated_Source\PSoC4/ADC_intSarClock.c **** * Returns:
  36:Generated_Source\PSoC4/ADC_intSarClock.c **** *  None
  37:Generated_Source\PSoC4/ADC_intSarClock.c **** *
  38:Generated_Source\PSoC4/ADC_intSarClock.c **** *******************************************************************************/
  39:Generated_Source\PSoC4/ADC_intSarClock.c **** void ADC_intSarClock_StartEx(uint32 alignClkDiv)
  40:Generated_Source\PSoC4/ADC_intSarClock.c **** {
  26              		.loc 1 40 0
  27              		.cfi_startproc
  28              	.LVL0:
  29              	.L2:
  41:Generated_Source\PSoC4/ADC_intSarClock.c ****     /* Make sure any previous start command has finished. */
  42:Generated_Source\PSoC4/ADC_intSarClock.c ****     while((ADC_intSarClock_CMD_REG & ADC_intSarClock_CMD_ENABLE_MASK) != 0u)
  30              		.loc 1 42 0 discriminator 1
  31 0000 8023     		mov	r3, #128
  32 0002 DB05     		lsl	r3, r3, #23
  33 0004 1B68     		ldr	r3, [r3]
  34 0006 002B     		cmp	r3, #0
  35 0008 FADB     		blt	.L2
  43:Generated_Source\PSoC4/ADC_intSarClock.c ****     {
  44:Generated_Source\PSoC4/ADC_intSarClock.c ****     }
  45:Generated_Source\PSoC4/ADC_intSarClock.c ****     
  46:Generated_Source\PSoC4/ADC_intSarClock.c ****     /* Specify the target divider and it's alignment divider, and enable. */
  47:Generated_Source\PSoC4/ADC_intSarClock.c ****     ADC_intSarClock_CMD_REG =
  48:Generated_Source\PSoC4/ADC_intSarClock.c ****         ((uint32)ADC_intSarClock__DIV_ID << ADC_intSarClock_CMD_DIV_SHIFT)|
  49:Generated_Source\PSoC4/ADC_intSarClock.c ****         (alignClkDiv << ADC_intSarClock_CMD_PA_DIV_SHIFT) |
  36              		.loc 1 49 0
  37 000a 0002     		lsl	r0, r0, #8
  38              	.LVL1:
  39 000c 024B     		ldr	r3, .L3
  40 000e 1843     		orr	r0, r3
  47:Generated_Source\PSoC4/ADC_intSarClock.c ****         ((uint32)ADC_intSarClock__DIV_ID << ADC_intSarClock_CMD_DIV_SHIFT)|
  41              		.loc 1 47 0
  42 0010 8023     		mov	r3, #128
  43 0012 DB05     		lsl	r3, r3, #23
  44 0014 1860     		str	r0, [r3]
  50:Generated_Source\PSoC4/ADC_intSarClock.c ****         (uint32)ADC_intSarClock_CMD_ENABLE_MASK;
  51:Generated_Source\PSoC4/ADC_intSarClock.c **** }
  45              		.loc 1 51 0
  46              		@ sp needed
  47 0016 7047     		bx	lr
  48              	.L4:
  49              		.align	2
  50              	.L3:
  51 0018 42000080 		.word	-2147483582
  52              		.cfi_endproc
  53              	.LFE0:
  54              		.size	ADC_intSarClock_StartEx, .-ADC_intSarClock_StartEx
  55              		.section	.text.ADC_intSarClock_Stop,"ax",%progbits
  56              		.align	2
  57              		.global	ADC_intSarClock_Stop
  58              		.code	16
  59              		.thumb_func
  60              		.type	ADC_intSarClock_Stop, %function
  61              	ADC_intSarClock_Stop:
  62              	.LFB1:
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 3


  52:Generated_Source\PSoC4/ADC_intSarClock.c **** 
  53:Generated_Source\PSoC4/ADC_intSarClock.c **** #else
  54:Generated_Source\PSoC4/ADC_intSarClock.c **** 
  55:Generated_Source\PSoC4/ADC_intSarClock.c **** /*******************************************************************************
  56:Generated_Source\PSoC4/ADC_intSarClock.c **** * Function Name: ADC_intSarClock_Start
  57:Generated_Source\PSoC4/ADC_intSarClock.c **** ********************************************************************************
  58:Generated_Source\PSoC4/ADC_intSarClock.c **** *
  59:Generated_Source\PSoC4/ADC_intSarClock.c **** * Summary:
  60:Generated_Source\PSoC4/ADC_intSarClock.c **** *  Starts the clock.
  61:Generated_Source\PSoC4/ADC_intSarClock.c **** *
  62:Generated_Source\PSoC4/ADC_intSarClock.c **** * Parameters:
  63:Generated_Source\PSoC4/ADC_intSarClock.c **** *  None
  64:Generated_Source\PSoC4/ADC_intSarClock.c **** *
  65:Generated_Source\PSoC4/ADC_intSarClock.c **** * Returns:
  66:Generated_Source\PSoC4/ADC_intSarClock.c **** *  None
  67:Generated_Source\PSoC4/ADC_intSarClock.c **** *
  68:Generated_Source\PSoC4/ADC_intSarClock.c **** *******************************************************************************/
  69:Generated_Source\PSoC4/ADC_intSarClock.c **** 
  70:Generated_Source\PSoC4/ADC_intSarClock.c **** void ADC_intSarClock_Start(void)
  71:Generated_Source\PSoC4/ADC_intSarClock.c **** {
  72:Generated_Source\PSoC4/ADC_intSarClock.c ****     /* Set the bit to enable the clock. */
  73:Generated_Source\PSoC4/ADC_intSarClock.c ****     ADC_intSarClock_ENABLE_REG |= ADC_intSarClock__ENABLE_MASK;
  74:Generated_Source\PSoC4/ADC_intSarClock.c **** }
  75:Generated_Source\PSoC4/ADC_intSarClock.c **** 
  76:Generated_Source\PSoC4/ADC_intSarClock.c **** #endif /* CYREG_PERI_DIV_CMD */
  77:Generated_Source\PSoC4/ADC_intSarClock.c **** 
  78:Generated_Source\PSoC4/ADC_intSarClock.c **** 
  79:Generated_Source\PSoC4/ADC_intSarClock.c **** /*******************************************************************************
  80:Generated_Source\PSoC4/ADC_intSarClock.c **** * Function Name: ADC_intSarClock_Stop
  81:Generated_Source\PSoC4/ADC_intSarClock.c **** ********************************************************************************
  82:Generated_Source\PSoC4/ADC_intSarClock.c **** *
  83:Generated_Source\PSoC4/ADC_intSarClock.c **** * Summary:
  84:Generated_Source\PSoC4/ADC_intSarClock.c **** *  Stops the clock and returns immediately. This API does not require the
  85:Generated_Source\PSoC4/ADC_intSarClock.c **** *  source clock to be running but may return before the hardware is actually
  86:Generated_Source\PSoC4/ADC_intSarClock.c **** *  disabled.
  87:Generated_Source\PSoC4/ADC_intSarClock.c **** *
  88:Generated_Source\PSoC4/ADC_intSarClock.c **** * Parameters:
  89:Generated_Source\PSoC4/ADC_intSarClock.c **** *  None
  90:Generated_Source\PSoC4/ADC_intSarClock.c **** *
  91:Generated_Source\PSoC4/ADC_intSarClock.c **** * Returns:
  92:Generated_Source\PSoC4/ADC_intSarClock.c **** *  None
  93:Generated_Source\PSoC4/ADC_intSarClock.c **** *
  94:Generated_Source\PSoC4/ADC_intSarClock.c **** *******************************************************************************/
  95:Generated_Source\PSoC4/ADC_intSarClock.c **** void ADC_intSarClock_Stop(void)
  96:Generated_Source\PSoC4/ADC_intSarClock.c **** {
  63              		.loc 1 96 0
  64              		.cfi_startproc
  65              	.L6:
  97:Generated_Source\PSoC4/ADC_intSarClock.c **** #if defined CYREG_PERI_DIV_CMD
  98:Generated_Source\PSoC4/ADC_intSarClock.c **** 
  99:Generated_Source\PSoC4/ADC_intSarClock.c ****     /* Make sure any previous start command has finished. */
 100:Generated_Source\PSoC4/ADC_intSarClock.c ****     while((ADC_intSarClock_CMD_REG & ADC_intSarClock_CMD_ENABLE_MASK) != 0u)
  66              		.loc 1 100 0 discriminator 1
  67 0000 8023     		mov	r3, #128
  68 0002 DB05     		lsl	r3, r3, #23
  69 0004 1B68     		ldr	r3, [r3]
  70 0006 002B     		cmp	r3, #0
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 4


  71 0008 FADB     		blt	.L6
 101:Generated_Source\PSoC4/ADC_intSarClock.c ****     {
 102:Generated_Source\PSoC4/ADC_intSarClock.c ****     }
 103:Generated_Source\PSoC4/ADC_intSarClock.c ****     
 104:Generated_Source\PSoC4/ADC_intSarClock.c ****     /* Specify the target divider and it's alignment divider, and disable. */
 105:Generated_Source\PSoC4/ADC_intSarClock.c ****     ADC_intSarClock_CMD_REG =
  72              		.loc 1 105 0
  73 000a 024A     		ldr	r2, .L7
  74 000c 8023     		mov	r3, #128
  75 000e DB05     		lsl	r3, r3, #23
  76 0010 1A60     		str	r2, [r3]
 106:Generated_Source\PSoC4/ADC_intSarClock.c ****         ((uint32)ADC_intSarClock__DIV_ID << ADC_intSarClock_CMD_DIV_SHIFT)|
 107:Generated_Source\PSoC4/ADC_intSarClock.c ****         ((uint32)ADC_intSarClock_CMD_DISABLE_MASK);
 108:Generated_Source\PSoC4/ADC_intSarClock.c **** 
 109:Generated_Source\PSoC4/ADC_intSarClock.c **** #else
 110:Generated_Source\PSoC4/ADC_intSarClock.c **** 
 111:Generated_Source\PSoC4/ADC_intSarClock.c ****     /* Clear the bit to disable the clock. */
 112:Generated_Source\PSoC4/ADC_intSarClock.c ****     ADC_intSarClock_ENABLE_REG &= (uint32)(~ADC_intSarClock__ENABLE_MASK);
 113:Generated_Source\PSoC4/ADC_intSarClock.c ****     
 114:Generated_Source\PSoC4/ADC_intSarClock.c **** #endif /* CYREG_PERI_DIV_CMD */
 115:Generated_Source\PSoC4/ADC_intSarClock.c **** }
  77              		.loc 1 115 0
  78              		@ sp needed
  79 0012 7047     		bx	lr
  80              	.L8:
  81              		.align	2
  82              	.L7:
  83 0014 42000040 		.word	1073741890
  84              		.cfi_endproc
  85              	.LFE1:
  86              		.size	ADC_intSarClock_Stop, .-ADC_intSarClock_Stop
  87              		.section	.text.ADC_intSarClock_SetFractionalDividerRegister,"ax",%progbits
  88              		.align	2
  89              		.global	ADC_intSarClock_SetFractionalDividerRegister
  90              		.code	16
  91              		.thumb_func
  92              		.type	ADC_intSarClock_SetFractionalDividerRegister, %function
  93              	ADC_intSarClock_SetFractionalDividerRegister:
  94              	.LFB2:
 116:Generated_Source\PSoC4/ADC_intSarClock.c **** 
 117:Generated_Source\PSoC4/ADC_intSarClock.c **** 
 118:Generated_Source\PSoC4/ADC_intSarClock.c **** /*******************************************************************************
 119:Generated_Source\PSoC4/ADC_intSarClock.c **** * Function Name: ADC_intSarClock_SetFractionalDividerRegister
 120:Generated_Source\PSoC4/ADC_intSarClock.c **** ********************************************************************************
 121:Generated_Source\PSoC4/ADC_intSarClock.c **** *
 122:Generated_Source\PSoC4/ADC_intSarClock.c **** * Summary:
 123:Generated_Source\PSoC4/ADC_intSarClock.c **** *  Modifies the clock divider and the fractional divider.
 124:Generated_Source\PSoC4/ADC_intSarClock.c **** *
 125:Generated_Source\PSoC4/ADC_intSarClock.c **** * Parameters:
 126:Generated_Source\PSoC4/ADC_intSarClock.c **** *  clkDivider:  Divider register value (0-65535). This value is NOT the
 127:Generated_Source\PSoC4/ADC_intSarClock.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 128:Generated_Source\PSoC4/ADC_intSarClock.c **** *    to divide the clock by 2, this parameter should be set to 1.
 129:Generated_Source\PSoC4/ADC_intSarClock.c **** *  fracDivider:  Fractional Divider register value (0-31).
 130:Generated_Source\PSoC4/ADC_intSarClock.c **** * Returns:
 131:Generated_Source\PSoC4/ADC_intSarClock.c **** *  None
 132:Generated_Source\PSoC4/ADC_intSarClock.c **** *
 133:Generated_Source\PSoC4/ADC_intSarClock.c **** *******************************************************************************/
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 5


 134:Generated_Source\PSoC4/ADC_intSarClock.c **** void ADC_intSarClock_SetFractionalDividerRegister(uint16 clkDivider, uint8 clkFractional)
 135:Generated_Source\PSoC4/ADC_intSarClock.c **** {
  95              		.loc 1 135 0
  96              		.cfi_startproc
  97              	.LVL2:
  98 0000 10B5     		push	{r4, lr}
  99              		.cfi_def_cfa_offset 8
 100              		.cfi_offset 4, -8
 101              		.cfi_offset 14, -4
 136:Generated_Source\PSoC4/ADC_intSarClock.c ****     uint32 maskVal;
 137:Generated_Source\PSoC4/ADC_intSarClock.c ****     uint32 regVal;
 138:Generated_Source\PSoC4/ADC_intSarClock.c ****     
 139:Generated_Source\PSoC4/ADC_intSarClock.c **** #if defined (ADC_intSarClock__FRAC_MASK) || defined (CYREG_PERI_DIV_CMD)
 140:Generated_Source\PSoC4/ADC_intSarClock.c ****     
 141:Generated_Source\PSoC4/ADC_intSarClock.c **** 	/* get all but divider bits */
 142:Generated_Source\PSoC4/ADC_intSarClock.c ****     maskVal = ADC_intSarClock_DIV_REG & 
 102              		.loc 1 142 0
 103 0002 064A     		ldr	r2, .L10
 104 0004 1368     		ldr	r3, [r2]
 105 0006 0724     		mov	r4, #7
 106 0008 2340     		and	r3, r4
 107              	.LVL3:
 143:Generated_Source\PSoC4/ADC_intSarClock.c ****                     (uint32)(~(uint32)(ADC_intSarClock_DIV_INT_MASK | ADC_intSarClock_DIV_FRAC_MASK
 144:Generated_Source\PSoC4/ADC_intSarClock.c **** 	/* combine mask and new divider vals into 32-bit value */
 145:Generated_Source\PSoC4/ADC_intSarClock.c ****     regVal = maskVal |
 146:Generated_Source\PSoC4/ADC_intSarClock.c ****         ((uint32)((uint32)clkDivider <<  ADC_intSarClock_DIV_INT_SHIFT) & ADC_intSarClock_DIV_INT_M
 108              		.loc 1 146 0
 109 000a 0002     		lsl	r0, r0, #8
 110              	.LVL4:
 145:Generated_Source\PSoC4/ADC_intSarClock.c ****         ((uint32)((uint32)clkDivider <<  ADC_intSarClock_DIV_INT_SHIFT) & ADC_intSarClock_DIV_INT_M
 111              		.loc 1 145 0
 112 000c 1843     		orr	r0, r3
 147:Generated_Source\PSoC4/ADC_intSarClock.c ****         ((uint32)((uint32)clkFractional << ADC_intSarClock_DIV_FRAC_SHIFT) & ADC_intSarClock_DIV_FR
 113              		.loc 1 147 0
 114 000e CB00     		lsl	r3, r1, #3
 115              	.LVL5:
 116 0010 FF21     		mov	r1, #255
 117              	.LVL6:
 118 0012 1940     		and	r1, r3
 145:Generated_Source\PSoC4/ADC_intSarClock.c ****         ((uint32)((uint32)clkDivider <<  ADC_intSarClock_DIV_INT_SHIFT) & ADC_intSarClock_DIV_INT_M
 119              		.loc 1 145 0
 120 0014 0143     		orr	r1, r0
 121              	.LVL7:
 148:Generated_Source\PSoC4/ADC_intSarClock.c ****     
 149:Generated_Source\PSoC4/ADC_intSarClock.c **** #else
 150:Generated_Source\PSoC4/ADC_intSarClock.c ****     /* get all but integer divider bits */
 151:Generated_Source\PSoC4/ADC_intSarClock.c ****     maskVal = ADC_intSarClock_DIV_REG & (uint32)(~(uint32)ADC_intSarClock__DIVIDER_MASK);
 152:Generated_Source\PSoC4/ADC_intSarClock.c ****     /* combine mask and new divider val into 32-bit value */
 153:Generated_Source\PSoC4/ADC_intSarClock.c ****     regVal = clkDivider | maskVal;
 154:Generated_Source\PSoC4/ADC_intSarClock.c ****     
 155:Generated_Source\PSoC4/ADC_intSarClock.c **** #endif /* ADC_intSarClock__FRAC_MASK || CYREG_PERI_DIV_CMD */
 156:Generated_Source\PSoC4/ADC_intSarClock.c **** 
 157:Generated_Source\PSoC4/ADC_intSarClock.c ****     ADC_intSarClock_DIV_REG = regVal;
 122              		.loc 1 157 0
 123 0016 1160     		str	r1, [r2]
 158:Generated_Source\PSoC4/ADC_intSarClock.c **** }
 124              		.loc 1 158 0
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 6


 125              		@ sp needed
 126 0018 10BD     		pop	{r4, pc}
 127              	.L11:
 128 001a C046     		.align	2
 129              	.L10:
 130 001c 08030040 		.word	1073742600
 131              		.cfi_endproc
 132              	.LFE2:
 133              		.size	ADC_intSarClock_SetFractionalDividerRegister, .-ADC_intSarClock_SetFractionalDividerRegister
 134              		.section	.text.ADC_intSarClock_GetDividerRegister,"ax",%progbits
 135              		.align	2
 136              		.global	ADC_intSarClock_GetDividerRegister
 137              		.code	16
 138              		.thumb_func
 139              		.type	ADC_intSarClock_GetDividerRegister, %function
 140              	ADC_intSarClock_GetDividerRegister:
 141              	.LFB3:
 159:Generated_Source\PSoC4/ADC_intSarClock.c **** 
 160:Generated_Source\PSoC4/ADC_intSarClock.c **** 
 161:Generated_Source\PSoC4/ADC_intSarClock.c **** /*******************************************************************************
 162:Generated_Source\PSoC4/ADC_intSarClock.c **** * Function Name: ADC_intSarClock_GetDividerRegister
 163:Generated_Source\PSoC4/ADC_intSarClock.c **** ********************************************************************************
 164:Generated_Source\PSoC4/ADC_intSarClock.c **** *
 165:Generated_Source\PSoC4/ADC_intSarClock.c **** * Summary:
 166:Generated_Source\PSoC4/ADC_intSarClock.c **** *  Gets the clock divider register value.
 167:Generated_Source\PSoC4/ADC_intSarClock.c **** *
 168:Generated_Source\PSoC4/ADC_intSarClock.c **** * Parameters:
 169:Generated_Source\PSoC4/ADC_intSarClock.c **** *  None
 170:Generated_Source\PSoC4/ADC_intSarClock.c **** *
 171:Generated_Source\PSoC4/ADC_intSarClock.c **** * Returns:
 172:Generated_Source\PSoC4/ADC_intSarClock.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 173:Generated_Source\PSoC4/ADC_intSarClock.c **** *  divide by 2, the return value will be 1.
 174:Generated_Source\PSoC4/ADC_intSarClock.c **** *
 175:Generated_Source\PSoC4/ADC_intSarClock.c **** *******************************************************************************/
 176:Generated_Source\PSoC4/ADC_intSarClock.c **** uint16 ADC_intSarClock_GetDividerRegister(void)
 177:Generated_Source\PSoC4/ADC_intSarClock.c **** {
 142              		.loc 1 177 0
 143              		.cfi_startproc
 178:Generated_Source\PSoC4/ADC_intSarClock.c ****     return (uint16)((ADC_intSarClock_DIV_REG & ADC_intSarClock_DIV_INT_MASK)
 144              		.loc 1 178 0
 145 0000 024B     		ldr	r3, .L13
 146 0002 1868     		ldr	r0, [r3]
 179:Generated_Source\PSoC4/ADC_intSarClock.c ****         >> ADC_intSarClock_DIV_INT_SHIFT);
 147              		.loc 1 179 0
 148 0004 000A     		lsr	r0, r0, #8
 178:Generated_Source\PSoC4/ADC_intSarClock.c ****     return (uint16)((ADC_intSarClock_DIV_REG & ADC_intSarClock_DIV_INT_MASK)
 149              		.loc 1 178 0
 150 0006 80B2     		uxth	r0, r0
 180:Generated_Source\PSoC4/ADC_intSarClock.c **** }
 151              		.loc 1 180 0
 152              		@ sp needed
 153 0008 7047     		bx	lr
 154              	.L14:
 155 000a C046     		.align	2
 156              	.L13:
 157 000c 08030040 		.word	1073742600
 158              		.cfi_endproc
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 7


 159              	.LFE3:
 160              		.size	ADC_intSarClock_GetDividerRegister, .-ADC_intSarClock_GetDividerRegister
 161              		.section	.text.ADC_intSarClock_GetFractionalDividerRegister,"ax",%progbits
 162              		.align	2
 163              		.global	ADC_intSarClock_GetFractionalDividerRegister
 164              		.code	16
 165              		.thumb_func
 166              		.type	ADC_intSarClock_GetFractionalDividerRegister, %function
 167              	ADC_intSarClock_GetFractionalDividerRegister:
 168              	.LFB4:
 181:Generated_Source\PSoC4/ADC_intSarClock.c **** 
 182:Generated_Source\PSoC4/ADC_intSarClock.c **** 
 183:Generated_Source\PSoC4/ADC_intSarClock.c **** /*******************************************************************************
 184:Generated_Source\PSoC4/ADC_intSarClock.c **** * Function Name: ADC_intSarClock_GetFractionalDividerRegister
 185:Generated_Source\PSoC4/ADC_intSarClock.c **** ********************************************************************************
 186:Generated_Source\PSoC4/ADC_intSarClock.c **** *
 187:Generated_Source\PSoC4/ADC_intSarClock.c **** * Summary:
 188:Generated_Source\PSoC4/ADC_intSarClock.c **** *  Gets the clock fractional divider register value.
 189:Generated_Source\PSoC4/ADC_intSarClock.c **** *
 190:Generated_Source\PSoC4/ADC_intSarClock.c **** * Parameters:
 191:Generated_Source\PSoC4/ADC_intSarClock.c **** *  None
 192:Generated_Source\PSoC4/ADC_intSarClock.c **** *
 193:Generated_Source\PSoC4/ADC_intSarClock.c **** * Returns:
 194:Generated_Source\PSoC4/ADC_intSarClock.c **** *  Fractional Divide value of the clock
 195:Generated_Source\PSoC4/ADC_intSarClock.c **** *  0 if the fractional divider is not in use.
 196:Generated_Source\PSoC4/ADC_intSarClock.c **** *
 197:Generated_Source\PSoC4/ADC_intSarClock.c **** *******************************************************************************/
 198:Generated_Source\PSoC4/ADC_intSarClock.c **** uint8 ADC_intSarClock_GetFractionalDividerRegister(void)
 199:Generated_Source\PSoC4/ADC_intSarClock.c **** {
 169              		.loc 1 199 0
 170              		.cfi_startproc
 200:Generated_Source\PSoC4/ADC_intSarClock.c **** #if defined (ADC_intSarClock__FRAC_MASK)
 201:Generated_Source\PSoC4/ADC_intSarClock.c ****     /* return fractional divider bits */
 202:Generated_Source\PSoC4/ADC_intSarClock.c ****     return (uint8)((ADC_intSarClock_DIV_REG & ADC_intSarClock_DIV_FRAC_MASK)
 203:Generated_Source\PSoC4/ADC_intSarClock.c ****         >> ADC_intSarClock_DIV_FRAC_SHIFT);
 204:Generated_Source\PSoC4/ADC_intSarClock.c **** #else
 205:Generated_Source\PSoC4/ADC_intSarClock.c ****     return 0u;
 206:Generated_Source\PSoC4/ADC_intSarClock.c **** #endif /* ADC_intSarClock__FRAC_MASK */
 207:Generated_Source\PSoC4/ADC_intSarClock.c **** }
 171              		.loc 1 207 0
 172 0000 0020     		mov	r0, #0
 173              		@ sp needed
 174 0002 7047     		bx	lr
 175              		.cfi_endproc
 176              	.LFE4:
 177              		.size	ADC_intSarClock_GetFractionalDividerRegister, .-ADC_intSarClock_GetFractionalDividerRegister
 178              		.text
 179              	.Letext0:
 180              		.file 2 "Generated_Source\\PSoC4/cytypes.h"
 181              		.section	.debug_info,"",%progbits
 182              	.Ldebug_info0:
 183 0000 62010000 		.4byte	0x162
 184 0004 0400     		.2byte	0x4
 185 0006 00000000 		.4byte	.Ldebug_abbrev0
 186 000a 04       		.byte	0x4
 187 000b 01       		.uleb128 0x1
 188 000c FC010000 		.4byte	.LASF25
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 8


 189 0010 01       		.byte	0x1
 190 0011 D3010000 		.4byte	.LASF26
 191 0015 44000000 		.4byte	.LASF27
 192 0019 00000000 		.4byte	.Ldebug_ranges0+0
 193 001d 00000000 		.4byte	0
 194 0021 00000000 		.4byte	.Ldebug_line0
 195 0025 02       		.uleb128 0x2
 196 0026 01       		.byte	0x1
 197 0027 06       		.byte	0x6
 198 0028 8E020000 		.4byte	.LASF0
 199 002c 02       		.uleb128 0x2
 200 002d 01       		.byte	0x1
 201 002e 08       		.byte	0x8
 202 002f B3000000 		.4byte	.LASF1
 203 0033 02       		.uleb128 0x2
 204 0034 02       		.byte	0x2
 205 0035 05       		.byte	0x5
 206 0036 C3010000 		.4byte	.LASF2
 207 003a 02       		.uleb128 0x2
 208 003b 02       		.byte	0x2
 209 003c 07       		.byte	0x7
 210 003d E8000000 		.4byte	.LASF3
 211 0041 02       		.uleb128 0x2
 212 0042 04       		.byte	0x4
 213 0043 05       		.byte	0x5
 214 0044 3B000000 		.4byte	.LASF4
 215 0048 02       		.uleb128 0x2
 216 0049 04       		.byte	0x4
 217 004a 07       		.byte	0x7
 218 004b D6000000 		.4byte	.LASF5
 219 004f 02       		.uleb128 0x2
 220 0050 08       		.byte	0x8
 221 0051 05       		.byte	0x5
 222 0052 83010000 		.4byte	.LASF6
 223 0056 02       		.uleb128 0x2
 224 0057 08       		.byte	0x8
 225 0058 07       		.byte	0x7
 226 0059 6C010000 		.4byte	.LASF7
 227 005d 03       		.uleb128 0x3
 228 005e 04       		.byte	0x4
 229 005f 05       		.byte	0x5
 230 0060 696E7400 		.ascii	"int\000"
 231 0064 02       		.uleb128 0x2
 232 0065 04       		.byte	0x4
 233 0066 07       		.byte	0x7
 234 0067 5F010000 		.4byte	.LASF8
 235 006b 04       		.uleb128 0x4
 236 006c CD010000 		.4byte	.LASF9
 237 0070 02       		.byte	0x2
 238 0071 B901     		.2byte	0x1b9
 239 0073 2C000000 		.4byte	0x2c
 240 0077 04       		.uleb128 0x4
 241 0078 51010000 		.4byte	.LASF10
 242 007c 02       		.byte	0x2
 243 007d BA01     		.2byte	0x1ba
 244 007f 3A000000 		.4byte	0x3a
 245 0083 04       		.uleb128 0x4
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 9


 246 0084 58010000 		.4byte	.LASF11
 247 0088 02       		.byte	0x2
 248 0089 BB01     		.2byte	0x1bb
 249 008b 48000000 		.4byte	0x48
 250 008f 02       		.uleb128 0x2
 251 0090 04       		.byte	0x4
 252 0091 04       		.byte	0x4
 253 0092 95000000 		.4byte	.LASF12
 254 0096 02       		.uleb128 0x2
 255 0097 08       		.byte	0x8
 256 0098 04       		.byte	0x4
 257 0099 29010000 		.4byte	.LASF13
 258 009d 02       		.uleb128 0x2
 259 009e 01       		.byte	0x1
 260 009f 08       		.byte	0x8
 261 00a0 BE010000 		.4byte	.LASF14
 262 00a4 04       		.uleb128 0x4
 263 00a5 00000000 		.4byte	.LASF15
 264 00a9 02       		.byte	0x2
 265 00aa 6502     		.2byte	0x265
 266 00ac B0000000 		.4byte	0xb0
 267 00b0 05       		.uleb128 0x5
 268 00b1 83000000 		.4byte	0x83
 269 00b5 06       		.uleb128 0x6
 270 00b6 9B000000 		.4byte	.LASF16
 271 00ba 01       		.byte	0x1
 272 00bb 27       		.byte	0x27
 273 00bc 00000000 		.4byte	.LFB0
 274 00c0 1C000000 		.4byte	.LFE0-.LFB0
 275 00c4 01       		.uleb128 0x1
 276 00c5 9C       		.byte	0x9c
 277 00c6 DA000000 		.4byte	0xda
 278 00ca 07       		.uleb128 0x7
 279 00cb 37010000 		.4byte	.LASF18
 280 00cf 01       		.byte	0x1
 281 00d0 27       		.byte	0x27
 282 00d1 83000000 		.4byte	0x83
 283 00d5 00000000 		.4byte	.LLST0
 284 00d9 00       		.byte	0
 285 00da 08       		.uleb128 0x8
 286 00db C1000000 		.4byte	.LASF28
 287 00df 01       		.byte	0x1
 288 00e0 5F       		.byte	0x5f
 289 00e1 00000000 		.4byte	.LFB1
 290 00e5 18000000 		.4byte	.LFE1-.LFB1
 291 00e9 01       		.uleb128 0x1
 292 00ea 9C       		.byte	0x9c
 293 00eb 06       		.uleb128 0x6
 294 00ec 91010000 		.4byte	.LASF17
 295 00f0 01       		.byte	0x1
 296 00f1 86       		.byte	0x86
 297 00f2 00000000 		.4byte	.LFB2
 298 00f6 20000000 		.4byte	.LFE2-.LFB2
 299 00fa 01       		.uleb128 0x1
 300 00fb 9C       		.byte	0x9c
 301 00fc 3B010000 		.4byte	0x13b
 302 0100 07       		.uleb128 0x7
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 10


 303 0101 1E010000 		.4byte	.LASF19
 304 0105 01       		.byte	0x1
 305 0106 86       		.byte	0x86
 306 0107 77000000 		.4byte	0x77
 307 010b 21000000 		.4byte	.LLST1
 308 010f 07       		.uleb128 0x7
 309 0110 43010000 		.4byte	.LASF20
 310 0114 01       		.byte	0x1
 311 0115 86       		.byte	0x86
 312 0116 6B000000 		.4byte	0x6b
 313 011a 42000000 		.4byte	.LLST2
 314 011e 09       		.uleb128 0x9
 315 011f 06000000 		.4byte	.LASF21
 316 0123 01       		.byte	0x1
 317 0124 88       		.byte	0x88
 318 0125 83000000 		.4byte	0x83
 319 0129 63000000 		.4byte	.LLST3
 320 012d 0A       		.uleb128 0xa
 321 012e 30010000 		.4byte	.LASF22
 322 0132 01       		.byte	0x1
 323 0133 89       		.byte	0x89
 324 0134 83000000 		.4byte	0x83
 325 0138 01       		.uleb128 0x1
 326 0139 51       		.byte	0x51
 327 013a 00       		.byte	0
 328 013b 0B       		.uleb128 0xb
 329 013c FB000000 		.4byte	.LASF23
 330 0140 01       		.byte	0x1
 331 0141 B0       		.byte	0xb0
 332 0142 77000000 		.4byte	0x77
 333 0146 00000000 		.4byte	.LFB3
 334 014a 10000000 		.4byte	.LFE3-.LFB3
 335 014e 01       		.uleb128 0x1
 336 014f 9C       		.byte	0x9c
 337 0150 0B       		.uleb128 0xb
 338 0151 0E000000 		.4byte	.LASF24
 339 0155 01       		.byte	0x1
 340 0156 C6       		.byte	0xc6
 341 0157 6B000000 		.4byte	0x6b
 342 015b 00000000 		.4byte	.LFB4
 343 015f 04000000 		.4byte	.LFE4-.LFB4
 344 0163 01       		.uleb128 0x1
 345 0164 9C       		.byte	0x9c
 346 0165 00       		.byte	0
 347              		.section	.debug_abbrev,"",%progbits
 348              	.Ldebug_abbrev0:
 349 0000 01       		.uleb128 0x1
 350 0001 11       		.uleb128 0x11
 351 0002 01       		.byte	0x1
 352 0003 25       		.uleb128 0x25
 353 0004 0E       		.uleb128 0xe
 354 0005 13       		.uleb128 0x13
 355 0006 0B       		.uleb128 0xb
 356 0007 03       		.uleb128 0x3
 357 0008 0E       		.uleb128 0xe
 358 0009 1B       		.uleb128 0x1b
 359 000a 0E       		.uleb128 0xe
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 11


 360 000b 55       		.uleb128 0x55
 361 000c 17       		.uleb128 0x17
 362 000d 11       		.uleb128 0x11
 363 000e 01       		.uleb128 0x1
 364 000f 10       		.uleb128 0x10
 365 0010 17       		.uleb128 0x17
 366 0011 00       		.byte	0
 367 0012 00       		.byte	0
 368 0013 02       		.uleb128 0x2
 369 0014 24       		.uleb128 0x24
 370 0015 00       		.byte	0
 371 0016 0B       		.uleb128 0xb
 372 0017 0B       		.uleb128 0xb
 373 0018 3E       		.uleb128 0x3e
 374 0019 0B       		.uleb128 0xb
 375 001a 03       		.uleb128 0x3
 376 001b 0E       		.uleb128 0xe
 377 001c 00       		.byte	0
 378 001d 00       		.byte	0
 379 001e 03       		.uleb128 0x3
 380 001f 24       		.uleb128 0x24
 381 0020 00       		.byte	0
 382 0021 0B       		.uleb128 0xb
 383 0022 0B       		.uleb128 0xb
 384 0023 3E       		.uleb128 0x3e
 385 0024 0B       		.uleb128 0xb
 386 0025 03       		.uleb128 0x3
 387 0026 08       		.uleb128 0x8
 388 0027 00       		.byte	0
 389 0028 00       		.byte	0
 390 0029 04       		.uleb128 0x4
 391 002a 16       		.uleb128 0x16
 392 002b 00       		.byte	0
 393 002c 03       		.uleb128 0x3
 394 002d 0E       		.uleb128 0xe
 395 002e 3A       		.uleb128 0x3a
 396 002f 0B       		.uleb128 0xb
 397 0030 3B       		.uleb128 0x3b
 398 0031 05       		.uleb128 0x5
 399 0032 49       		.uleb128 0x49
 400 0033 13       		.uleb128 0x13
 401 0034 00       		.byte	0
 402 0035 00       		.byte	0
 403 0036 05       		.uleb128 0x5
 404 0037 35       		.uleb128 0x35
 405 0038 00       		.byte	0
 406 0039 49       		.uleb128 0x49
 407 003a 13       		.uleb128 0x13
 408 003b 00       		.byte	0
 409 003c 00       		.byte	0
 410 003d 06       		.uleb128 0x6
 411 003e 2E       		.uleb128 0x2e
 412 003f 01       		.byte	0x1
 413 0040 3F       		.uleb128 0x3f
 414 0041 19       		.uleb128 0x19
 415 0042 03       		.uleb128 0x3
 416 0043 0E       		.uleb128 0xe
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 12


 417 0044 3A       		.uleb128 0x3a
 418 0045 0B       		.uleb128 0xb
 419 0046 3B       		.uleb128 0x3b
 420 0047 0B       		.uleb128 0xb
 421 0048 27       		.uleb128 0x27
 422 0049 19       		.uleb128 0x19
 423 004a 11       		.uleb128 0x11
 424 004b 01       		.uleb128 0x1
 425 004c 12       		.uleb128 0x12
 426 004d 06       		.uleb128 0x6
 427 004e 40       		.uleb128 0x40
 428 004f 18       		.uleb128 0x18
 429 0050 9742     		.uleb128 0x2117
 430 0052 19       		.uleb128 0x19
 431 0053 01       		.uleb128 0x1
 432 0054 13       		.uleb128 0x13
 433 0055 00       		.byte	0
 434 0056 00       		.byte	0
 435 0057 07       		.uleb128 0x7
 436 0058 05       		.uleb128 0x5
 437 0059 00       		.byte	0
 438 005a 03       		.uleb128 0x3
 439 005b 0E       		.uleb128 0xe
 440 005c 3A       		.uleb128 0x3a
 441 005d 0B       		.uleb128 0xb
 442 005e 3B       		.uleb128 0x3b
 443 005f 0B       		.uleb128 0xb
 444 0060 49       		.uleb128 0x49
 445 0061 13       		.uleb128 0x13
 446 0062 02       		.uleb128 0x2
 447 0063 17       		.uleb128 0x17
 448 0064 00       		.byte	0
 449 0065 00       		.byte	0
 450 0066 08       		.uleb128 0x8
 451 0067 2E       		.uleb128 0x2e
 452 0068 00       		.byte	0
 453 0069 3F       		.uleb128 0x3f
 454 006a 19       		.uleb128 0x19
 455 006b 03       		.uleb128 0x3
 456 006c 0E       		.uleb128 0xe
 457 006d 3A       		.uleb128 0x3a
 458 006e 0B       		.uleb128 0xb
 459 006f 3B       		.uleb128 0x3b
 460 0070 0B       		.uleb128 0xb
 461 0071 27       		.uleb128 0x27
 462 0072 19       		.uleb128 0x19
 463 0073 11       		.uleb128 0x11
 464 0074 01       		.uleb128 0x1
 465 0075 12       		.uleb128 0x12
 466 0076 06       		.uleb128 0x6
 467 0077 40       		.uleb128 0x40
 468 0078 18       		.uleb128 0x18
 469 0079 9742     		.uleb128 0x2117
 470 007b 19       		.uleb128 0x19
 471 007c 00       		.byte	0
 472 007d 00       		.byte	0
 473 007e 09       		.uleb128 0x9
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 13


 474 007f 34       		.uleb128 0x34
 475 0080 00       		.byte	0
 476 0081 03       		.uleb128 0x3
 477 0082 0E       		.uleb128 0xe
 478 0083 3A       		.uleb128 0x3a
 479 0084 0B       		.uleb128 0xb
 480 0085 3B       		.uleb128 0x3b
 481 0086 0B       		.uleb128 0xb
 482 0087 49       		.uleb128 0x49
 483 0088 13       		.uleb128 0x13
 484 0089 02       		.uleb128 0x2
 485 008a 17       		.uleb128 0x17
 486 008b 00       		.byte	0
 487 008c 00       		.byte	0
 488 008d 0A       		.uleb128 0xa
 489 008e 34       		.uleb128 0x34
 490 008f 00       		.byte	0
 491 0090 03       		.uleb128 0x3
 492 0091 0E       		.uleb128 0xe
 493 0092 3A       		.uleb128 0x3a
 494 0093 0B       		.uleb128 0xb
 495 0094 3B       		.uleb128 0x3b
 496 0095 0B       		.uleb128 0xb
 497 0096 49       		.uleb128 0x49
 498 0097 13       		.uleb128 0x13
 499 0098 02       		.uleb128 0x2
 500 0099 18       		.uleb128 0x18
 501 009a 00       		.byte	0
 502 009b 00       		.byte	0
 503 009c 0B       		.uleb128 0xb
 504 009d 2E       		.uleb128 0x2e
 505 009e 00       		.byte	0
 506 009f 3F       		.uleb128 0x3f
 507 00a0 19       		.uleb128 0x19
 508 00a1 03       		.uleb128 0x3
 509 00a2 0E       		.uleb128 0xe
 510 00a3 3A       		.uleb128 0x3a
 511 00a4 0B       		.uleb128 0xb
 512 00a5 3B       		.uleb128 0x3b
 513 00a6 0B       		.uleb128 0xb
 514 00a7 27       		.uleb128 0x27
 515 00a8 19       		.uleb128 0x19
 516 00a9 49       		.uleb128 0x49
 517 00aa 13       		.uleb128 0x13
 518 00ab 11       		.uleb128 0x11
 519 00ac 01       		.uleb128 0x1
 520 00ad 12       		.uleb128 0x12
 521 00ae 06       		.uleb128 0x6
 522 00af 40       		.uleb128 0x40
 523 00b0 18       		.uleb128 0x18
 524 00b1 9742     		.uleb128 0x2117
 525 00b3 19       		.uleb128 0x19
 526 00b4 00       		.byte	0
 527 00b5 00       		.byte	0
 528 00b6 00       		.byte	0
 529              		.section	.debug_loc,"",%progbits
 530              	.Ldebug_loc0:
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 14


 531              	.LLST0:
 532 0000 00000000 		.4byte	.LVL0
 533 0004 0C000000 		.4byte	.LVL1
 534 0008 0100     		.2byte	0x1
 535 000a 50       		.byte	0x50
 536 000b 0C000000 		.4byte	.LVL1
 537 000f 1C000000 		.4byte	.LFE0
 538 0013 0400     		.2byte	0x4
 539 0015 F3       		.byte	0xf3
 540 0016 01       		.uleb128 0x1
 541 0017 50       		.byte	0x50
 542 0018 9F       		.byte	0x9f
 543 0019 00000000 		.4byte	0
 544 001d 00000000 		.4byte	0
 545              	.LLST1:
 546 0021 00000000 		.4byte	.LVL2
 547 0025 0C000000 		.4byte	.LVL4
 548 0029 0100     		.2byte	0x1
 549 002b 50       		.byte	0x50
 550 002c 0C000000 		.4byte	.LVL4
 551 0030 20000000 		.4byte	.LFE2
 552 0034 0400     		.2byte	0x4
 553 0036 F3       		.byte	0xf3
 554 0037 01       		.uleb128 0x1
 555 0038 50       		.byte	0x50
 556 0039 9F       		.byte	0x9f
 557 003a 00000000 		.4byte	0
 558 003e 00000000 		.4byte	0
 559              	.LLST2:
 560 0042 00000000 		.4byte	.LVL2
 561 0046 12000000 		.4byte	.LVL6
 562 004a 0100     		.2byte	0x1
 563 004c 51       		.byte	0x51
 564 004d 12000000 		.4byte	.LVL6
 565 0051 20000000 		.4byte	.LFE2
 566 0055 0400     		.2byte	0x4
 567 0057 F3       		.byte	0xf3
 568 0058 01       		.uleb128 0x1
 569 0059 51       		.byte	0x51
 570 005a 9F       		.byte	0x9f
 571 005b 00000000 		.4byte	0
 572 005f 00000000 		.4byte	0
 573              	.LLST3:
 574 0063 0A000000 		.4byte	.LVL3
 575 0067 10000000 		.4byte	.LVL5
 576 006b 0100     		.2byte	0x1
 577 006d 53       		.byte	0x53
 578 006e 00000000 		.4byte	0
 579 0072 00000000 		.4byte	0
 580              		.section	.debug_aranges,"",%progbits
 581 0000 3C000000 		.4byte	0x3c
 582 0004 0200     		.2byte	0x2
 583 0006 00000000 		.4byte	.Ldebug_info0
 584 000a 04       		.byte	0x4
 585 000b 00       		.byte	0
 586 000c 0000     		.2byte	0
 587 000e 0000     		.2byte	0
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 15


 588 0010 00000000 		.4byte	.LFB0
 589 0014 1C000000 		.4byte	.LFE0-.LFB0
 590 0018 00000000 		.4byte	.LFB1
 591 001c 18000000 		.4byte	.LFE1-.LFB1
 592 0020 00000000 		.4byte	.LFB2
 593 0024 20000000 		.4byte	.LFE2-.LFB2
 594 0028 00000000 		.4byte	.LFB3
 595 002c 10000000 		.4byte	.LFE3-.LFB3
 596 0030 00000000 		.4byte	.LFB4
 597 0034 04000000 		.4byte	.LFE4-.LFB4
 598 0038 00000000 		.4byte	0
 599 003c 00000000 		.4byte	0
 600              		.section	.debug_ranges,"",%progbits
 601              	.Ldebug_ranges0:
 602 0000 00000000 		.4byte	.LFB0
 603 0004 1C000000 		.4byte	.LFE0
 604 0008 00000000 		.4byte	.LFB1
 605 000c 18000000 		.4byte	.LFE1
 606 0010 00000000 		.4byte	.LFB2
 607 0014 20000000 		.4byte	.LFE2
 608 0018 00000000 		.4byte	.LFB3
 609 001c 10000000 		.4byte	.LFE3
 610 0020 00000000 		.4byte	.LFB4
 611 0024 04000000 		.4byte	.LFE4
 612 0028 00000000 		.4byte	0
 613 002c 00000000 		.4byte	0
 614              		.section	.debug_line,"",%progbits
 615              	.Ldebug_line0:
 616 0000 C0000000 		.section	.debug_str,"MS",%progbits,1
 616      02004C00 
 616      00000201 
 616      FB0E0D00 
 616      01010101 
 617              	.LASF15:
 618 0000 72656733 		.ascii	"reg32\000"
 618      3200
 619              	.LASF21:
 620 0006 6D61736B 		.ascii	"maskVal\000"
 620      56616C00 
 621              	.LASF24:
 622 000e 4144435F 		.ascii	"ADC_intSarClock_GetFractionalDividerRegister\000"
 622      696E7453 
 622      6172436C 
 622      6F636B5F 
 622      47657446 
 623              	.LASF4:
 624 003b 6C6F6E67 		.ascii	"long int\000"
 624      20696E74 
 624      00
 625              	.LASF27:
 626 0044 433A5C47 		.ascii	"C:\\Git\\WA101\\projects\\PSoC\\WW101_AnalogCoProce"
 626      69745C57 
 626      41313031 
 626      5C70726F 
 626      6A656374 
 627 0072 73736F72 		.ascii	"ssor\\WW101_AnalogCoProcessor.cydsn\000"
 627      5C575731 
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 16


 627      30315F41 
 627      6E616C6F 
 627      67436F50 
 628              	.LASF12:
 629 0095 666C6F61 		.ascii	"float\000"
 629      7400
 630              	.LASF16:
 631 009b 4144435F 		.ascii	"ADC_intSarClock_StartEx\000"
 631      696E7453 
 631      6172436C 
 631      6F636B5F 
 631      53746172 
 632              	.LASF1:
 633 00b3 756E7369 		.ascii	"unsigned char\000"
 633      676E6564 
 633      20636861 
 633      7200
 634              	.LASF28:
 635 00c1 4144435F 		.ascii	"ADC_intSarClock_Stop\000"
 635      696E7453 
 635      6172436C 
 635      6F636B5F 
 635      53746F70 
 636              	.LASF5:
 637 00d6 6C6F6E67 		.ascii	"long unsigned int\000"
 637      20756E73 
 637      69676E65 
 637      6420696E 
 637      7400
 638              	.LASF3:
 639 00e8 73686F72 		.ascii	"short unsigned int\000"
 639      7420756E 
 639      7369676E 
 639      65642069 
 639      6E7400
 640              	.LASF23:
 641 00fb 4144435F 		.ascii	"ADC_intSarClock_GetDividerRegister\000"
 641      696E7453 
 641      6172436C 
 641      6F636B5F 
 641      47657444 
 642              	.LASF19:
 643 011e 636C6B44 		.ascii	"clkDivider\000"
 643      69766964 
 643      657200
 644              	.LASF13:
 645 0129 646F7562 		.ascii	"double\000"
 645      6C6500
 646              	.LASF22:
 647 0130 72656756 		.ascii	"regVal\000"
 647      616C00
 648              	.LASF18:
 649 0137 616C6967 		.ascii	"alignClkDiv\000"
 649      6E436C6B 
 649      44697600 
 650              	.LASF20:
 651 0143 636C6B46 		.ascii	"clkFractional\000"
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 17


 651      72616374 
 651      696F6E61 
 651      6C00
 652              	.LASF10:
 653 0151 75696E74 		.ascii	"uint16\000"
 653      313600
 654              	.LASF11:
 655 0158 75696E74 		.ascii	"uint32\000"
 655      333200
 656              	.LASF8:
 657 015f 756E7369 		.ascii	"unsigned int\000"
 657      676E6564 
 657      20696E74 
 657      00
 658              	.LASF7:
 659 016c 6C6F6E67 		.ascii	"long long unsigned int\000"
 659      206C6F6E 
 659      6720756E 
 659      7369676E 
 659      65642069 
 660              	.LASF6:
 661 0183 6C6F6E67 		.ascii	"long long int\000"
 661      206C6F6E 
 661      6720696E 
 661      7400
 662              	.LASF17:
 663 0191 4144435F 		.ascii	"ADC_intSarClock_SetFractionalDividerRegister\000"
 663      696E7453 
 663      6172436C 
 663      6F636B5F 
 663      53657446 
 664              	.LASF14:
 665 01be 63686172 		.ascii	"char\000"
 665      00
 666              	.LASF2:
 667 01c3 73686F72 		.ascii	"short int\000"
 667      7420696E 
 667      7400
 668              	.LASF9:
 669 01cd 75696E74 		.ascii	"uint8\000"
 669      3800
 670              	.LASF26:
 671 01d3 47656E65 		.ascii	"Generated_Source\\PSoC4\\ADC_intSarClock.c\000"
 671      72617465 
 671      645F536F 
 671      75726365 
 671      5C50536F 
 672              	.LASF25:
 673 01fc 474E5520 		.ascii	"GNU C 4.9.3 20150303 (release) [ARM/embedded-4_9-br"
 673      4320342E 
 673      392E3320 
 673      32303135 
 673      30333033 
 674 022f 616E6368 		.ascii	"anch revision 221220] -mcpu=cortex-m0plus -mthumb -"
 674      20726576 
 674      6973696F 
 674      6E203232 
ARM GAS  C:\Users\Greg\AppData\Local\Temp\ccfSUWcu.s 			page 18


 674      31323230 
 675 0262 67202D4F 		.ascii	"g -Og -ffunction-sections -ffat-lto-objects\000"
 675      67202D66 
 675      66756E63 
 675      74696F6E 
 675      2D736563 
 676              	.LASF0:
 677 028e 7369676E 		.ascii	"signed char\000"
 677      65642063 
 677      68617200 
 678              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20150303 (release) [ARM/embedded-4_9-br
