Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Oct 20 02:53:26 2017
| Host         : EMA-VAIO running 64-bit major release  (build 9200)
| Command      : report_methodology -file DemoSDRAM_wrapper_methodology_drc_routed.rpt -rpx DemoSDRAM_wrapper_methodology_drc_routed.rpx
| Design       : DemoSDRAM_wrapper
| Device       : xc7a200tfbg676-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 57
+-----------+----------+---------------------------------------------------+------------+
| Rule      | Severity | Description                                       | Violations |
+-----------+----------+---------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain   | 16         |
| TIMING-9  | Warning  | Unknown CDC Logic                                 | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                  | 1          |
| TIMING-18 | Warning  | Missing input or output delay                     | 37         |
| TIMING-20 | Warning  | Non-clocked latch                                 | 1          |
| XDCH-1    | Warning  | Hold option missing in multicycle path constraint | 1          |
+-----------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell DemoSDRAM_i/axi_traffic_gen_0/inst/ext_st_sync_flop_1/q_reg in site SLICE_X141Y173 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DemoSDRAM_i/axi_traffic_gen_0/inst/cdc_stop_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDPE cell DemoSDRAM_i/axi_traffic_gen_0/inst/ext_sync_flop_1/q_reg in site SLICE_X141Y143 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell DemoSDRAM_i/axi_traffic_gen_0/inst/cdc_start_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X105Y114 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X104Y113 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X105Y112 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X107Y113 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X106Y112 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X105Y110 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X104Y111 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12] in site SLICE_X98Y108 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20] in site SLICE_X98Y107 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[19] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4] in site SLICE_X98Y109 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10] in site SLICE_X109Y104 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2] in site SLICE_X109Y105 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[0] in site SLICE_X102Y112 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X102Y113 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[0] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[10] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[11] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[12] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[13] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[14] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[15] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[1] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[2] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[3] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[4] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[5] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[6] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[7] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[8] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on dataQ_io[9] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on addr_o[0] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on addr_o[10] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on addr_o[11] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on addr_o[12] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on addr_o[1] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on addr_o[2] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on addr_o[3] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on addr_o[4] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on addr_o[5] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on addr_o[6] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on addr_o[7] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on addr_o[8] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on addr_o[9] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on bank_o[0] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on bank_o[1] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on cas_o relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on cke_o relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on dqm_o[0] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on dqm_o[1] relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on ras_o relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on we_o relative to clock(s) VIRTUAL_clk_blaze_DemoSDRAM_clk_wiz_1_0 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_waitrequest_reg cannot be properly analyzed as its control pin DemoSDRAM_i/sdram_ctrl_tmr_avs_0/U0/avs_waitrequest_reg/G is not reached by a timing clock
Related violations: <none>

XDCH-1#1 Warning
Hold option missing in multicycle path constraint  
A multicycle constraint has been set to override the setup relationship, but no multicycle constraint has been defined to change the hold relationship. As a result, the default hold for those paths is derived from the setup and may not be evaluated as expected.
set_multicycle_path -setup -end -from [get_ports *dataQ*] 2
C:/Users/egk69/Documents/Development/EDAC_SDRAM_Controller/Xilinx/artix_sdram_demo/artix_sdram_demo.srcs/constrs_1/imports/4_SDRTMRController/SEUD_timing_constrs.xdc (Line: 60)
Related violations: <none>


