Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 4BE83E8BA5
	for <lists+qemu-devel@lfdr.de>; Tue, 29 Oct 2019 16:16:52 +0100 (CET)
Received: from localhost ([::1]:58322 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1iPTEo-0005td-OM
	for lists+qemu-devel@lfdr.de; Tue, 29 Oct 2019 11:16:50 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:40044)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <palmer@sifive.com>) id 1iPTCF-0003xb-CT
 for qemu-devel@nongnu.org; Tue, 29 Oct 2019 11:14:12 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <palmer@sifive.com>) id 1iPTCD-0006bE-OM
 for qemu-devel@nongnu.org; Tue, 29 Oct 2019 11:14:11 -0400
Received: from mail-pl1-x643.google.com ([2607:f8b0:4864:20::643]:45035)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <palmer@sifive.com>) id 1iPTCB-0006aI-HX
 for qemu-devel@nongnu.org; Tue, 29 Oct 2019 11:14:09 -0400
Received: by mail-pl1-x643.google.com with SMTP id q16so7529122pll.11
 for <qemu-devel@nongnu.org>; Tue, 29 Oct 2019 08:14:07 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google;
 h=date:subject:in-reply-to:cc:from:to:message-id:mime-version
 :content-transfer-encoding;
 bh=lw+ntgh8Ig9aaSdWEL+6BAWJ+qJXQHiDIOZYAmBORJU=;
 b=nHoQ66IasKxkd7wsZ0PH73jSqL4yIIk55LFigGdJSql04GJcoCd4X+0PEM8aXHdxkR
 hDn9LMxenWLav5g/nyve1I7am3bcBchF0ZjrZ1Ui9yWTHFfvDLiy06kqFZkdrNLtSjWU
 uqRCM5dUprV7NL6V85TYht6B5a4olk3StXD0H75yx1KIMALW7/hXfDdrMwcpHLmErZz6
 KYVoxWu0lM6KwhXiRdFJbyivmfswBZaH4iMimNVYs2jdxwsS6oQxwMzBobrESe5ZxdPT
 kngPpliO9zGbtOg7oF4oitiW2BQKWH0IqMvkkJ8m5AvJhK86aBg4QCLsVEh55kmh0Pkp
 mU5Q==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:date:subject:in-reply-to:cc:from:to:message-id
 :mime-version:content-transfer-encoding;
 bh=lw+ntgh8Ig9aaSdWEL+6BAWJ+qJXQHiDIOZYAmBORJU=;
 b=GFCjiCFCK4QLSZn/pUCJU5nITVmJKFsfHjHg+wfWza/GX4UCEvJm5qYoHvHZyKXNgz
 A+OT/ZC64K2mW73V9SVE6j9cmTcWGhFvqGT+WCe/gOCOxExi0QWuBjEeWBs9ghQiLfWH
 jwlKVZM3taxRsd/Oz7TvSWIGMRfrKWpOD/RIgNuO3wJeFazzIutj0z9d16Y7jBGM/vPv
 FN8HsBUUsdWmhnHBBTrgYWWF/irneveCuob1PsYEX79VhTfhQouP7nvbFlBNAjYQ+FOF
 y7qacDl1O2x63bo4B1Bqcp600GhDPp4bXLA1zd2ujTJAaRH2HDnel4ghJRRaq+8SWZc5
 ZX2w==
X-Gm-Message-State: APjAAAVQhqErOSlzkkeFGC1CAxWJDcdYEQvaRT+Cl4ggk6TK4ZPz9WvD
 tCloHikS4sbFKSo1pHritN9tLA==
X-Google-Smtp-Source: APXvYqz+BNlGIkkjkNQCeuBojt9YByqFvSmBLNGCNRvzffzeuCFDVPRXSL0Z7kSdXZsqohYzbIXTMA==
X-Received: by 2002:a17:902:d689:: with SMTP id
 v9mr4783592ply.198.1572362046019; 
 Tue, 29 Oct 2019 08:14:06 -0700 (PDT)
Received: from localhost ([12.206.222.5])
 by smtp.gmail.com with ESMTPSA id v3sm6052262pfn.171.2019.10.29.08.14.04
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 29 Oct 2019 08:14:05 -0700 (PDT)
Date: Tue, 29 Oct 2019 08:14:05 -0700 (PDT)
X-Google-Original-Date: Tue, 29 Oct 2019 08:13:32 PDT (-0700)
Subject: Re: [PATCH v1 1/1] target/riscv: Remove atomic accesses to MIP CSR
In-Reply-To: <CAKmqyKM9kKQxc7ZcSOMciqxBLUf=sWYzGJc98WkiOp3sozgq9g@mail.gmail.com>
From: Palmer Dabbelt <palmer@sifive.com>
To: alistair23@gmail.com
Message-ID: <mhng-7255cd2c-3899-4142-b41e-0a1c83f9cb78@palmer-si-x1c4>
Mime-Version: 1.0 (MHng)
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2607:f8b0:4864:20::643
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Alistair Francis <Alistair.Francis@wdc.com>, qemu-riscv@nongnu.org,
 qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Tue, 29 Oct 2019 03:49:23 PDT (-0700), alistair23@gmail.com wrote:
> On Fri, Oct 18, 2019 at 7:44 PM Alistair Francis <alistair23@gmail.com> wrote:
>>
>> On Fri, Oct 18, 2019 at 9:51 AM Palmer Dabbelt <palmer@sifive.com> wrote:
>> >
>> > On Tue, 08 Oct 2019 15:04:18 PDT (-0700), Alistair Francis wrote:
>> > > Instead of relying on atomics to access the MIP register let's update
>> > > our helper function to instead just lock the IO mutex thread before
>> > > writing. This follows the same concept as used in PPC for handling
>> > > interrupts
>> > >
>> > > Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
>> > > ---
>> > >  target/riscv/cpu.c        |  5 ++--
>> > >  target/riscv/cpu.h        |  9 --------
>> > >  target/riscv/cpu_helper.c | 48 +++++++++++++++------------------------
>> > >  target/riscv/csr.c        |  2 +-
>> > >  4 files changed, 21 insertions(+), 43 deletions(-)
>> > >
>> > > diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
>> > > index f13e298a36..e09dd7aa23 100644
>> > > --- a/target/riscv/cpu.c
>> > > +++ b/target/riscv/cpu.c
>> > > @@ -224,8 +224,7 @@ static void riscv_cpu_dump_state(CPUState *cs, FILE *f, int flags)
>> > >  #ifndef CONFIG_USER_ONLY
>> > >      qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "mhartid ", env->mhartid);
>> > >      qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "mstatus ", env->mstatus);
>> > > -    qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "mip     ",
>> > > -                 (target_ulong)atomic_read(&env->mip));
>> > > +    qemu_fprintf(f, " %s 0x%x\n", "mip     ", env->mip);
>> > >      qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "mie     ", env->mie);
>> > >      qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "mideleg ", env->mideleg);
>> > >      qemu_fprintf(f, " %s " TARGET_FMT_lx "\n", "medeleg ", env->medeleg);
>> > > @@ -275,7 +274,7 @@ static bool riscv_cpu_has_work(CPUState *cs)
>> > >       * Definition of the WFI instruction requires it to ignore the privilege
>> > >       * mode and delegation registers, but respect individual enables
>> > >       */
>> > > -    return (atomic_read(&env->mip) & env->mie) != 0;
>> > > +    return (env->mip & env->mie) != 0;
>> > >  #else
>> > >      return true;
>> > >  #endif
>> > > diff --git a/target/riscv/cpu.h b/target/riscv/cpu.h
>> > > index 124ed33ee4..a71473b243 100644
>> > > --- a/target/riscv/cpu.h
>> > > +++ b/target/riscv/cpu.h
>> > > @@ -121,15 +121,6 @@ struct CPURISCVState {
>> > >      target_ulong mhartid;
>> > >      target_ulong mstatus;
>> > >
>> > > -    /*
>> > > -     * CAUTION! Unlike the rest of this struct, mip is accessed asynchonously
>> > > -     * by I/O threads. It should be read with atomic_read. It should be updated
>> > > -     * using riscv_cpu_update_mip with the iothread mutex held. The iothread
>> > > -     * mutex must be held because mip must be consistent with the CPU inturrept
>> > > -     * state. riscv_cpu_update_mip calls cpu_interrupt or cpu_reset_interrupt
>> > > -     * wuth the invariant that CPU_INTERRUPT_HARD is set iff mip is non-zero.
>> > > -     * mip is 32-bits to allow atomic_read on 32-bit hosts.
>> > > -     */
>> > >      uint32_t mip;
>> > >      uint32_t miclaim;
>> > >
>> > > diff --git a/target/riscv/cpu_helper.c b/target/riscv/cpu_helper.c
>> > > index 87dd6a6ece..4334978c2e 100644
>> > > --- a/target/riscv/cpu_helper.c
>> > > +++ b/target/riscv/cpu_helper.c
>> > > @@ -19,6 +19,7 @@
>> > >
>> > >  #include "qemu/osdep.h"
>> > >  #include "qemu/log.h"
>> > > +#include "qemu/main-loop.h"
>> > >  #include "cpu.h"
>> > >  #include "exec/exec-all.h"
>> > >  #include "tcg-op.h"
>> > > @@ -38,7 +39,7 @@ static int riscv_cpu_local_irq_pending(CPURISCVState *env)
>> > >  {
>> > >      target_ulong mstatus_mie = get_field(env->mstatus, MSTATUS_MIE);
>> > >      target_ulong mstatus_sie = get_field(env->mstatus, MSTATUS_SIE);
>> > > -    target_ulong pending = atomic_read(&env->mip) & env->mie;
>> > > +    target_ulong pending = env->mip & env->mie;
>> > >      target_ulong mie = env->priv < PRV_M || (env->priv == PRV_M && mstatus_mie);
>> > >      target_ulong sie = env->priv < PRV_S || (env->priv == PRV_S && mstatus_sie);
>> > >      target_ulong irqs = (pending & ~env->mideleg & -mie) |
>> > > @@ -92,42 +93,29 @@ int riscv_cpu_claim_interrupts(RISCVCPU *cpu, uint32_t interrupts)
>> > >      }
>> > >  }
>> > >
>> > > -struct CpuAsyncInfo {
>> > > -    uint32_t new_mip;
>> > > -};
>> > > -
>> > > -static void riscv_cpu_update_mip_irqs_async(CPUState *target_cpu_state,
>> > > -                                            run_on_cpu_data data)
>> > > -{
>> > > -    struct CpuAsyncInfo *info = (struct CpuAsyncInfo *) data.host_ptr;
>> > > -
>> > > -    if (info->new_mip) {
>> > > -        cpu_interrupt(target_cpu_state, CPU_INTERRUPT_HARD);
>> > > -    } else {
>> > > -        cpu_reset_interrupt(target_cpu_state, CPU_INTERRUPT_HARD);
>> > > -    }
>> > > -
>> > > -    g_free(info);
>> > > -}
>> > > -
>> > >  uint32_t riscv_cpu_update_mip(RISCVCPU *cpu, uint32_t mask, uint32_t value)
>> > >  {
>> > >      CPURISCVState *env = &cpu->env;
>> > >      CPUState *cs = CPU(cpu);
>> > > -    struct CpuAsyncInfo *info;
>> > > -    uint32_t old, new, cmp = atomic_read(&env->mip);
>> > > +    uint32_t old = env->mip;
>> > > +    bool locked = false;
>> > > +
>> > > +    if (!qemu_mutex_iothread_locked()) {
>> > > +        locked = true;
>> > > +        qemu_mutex_lock_iothread();
>> > > +    }
>> >
>> > I must be lost here, because I have no idea what this is trying to do.
>>
>> We lock the QEMU IO Thread before we trigger an interrupt. This way we
>> can call it from the PLIC.
>
> Ping! This missed the latest PR.

Sorry, I missed your reply.

I really don't think this does that.  For example: if two threads enter this 
function at the same time, both will see that the lock is not taken and try to 
take it.  One will succeed and the other will fail, but both will have 
'locked=true' so both will try to unlock.  The first will win, causing the 
second function to execute for some period without the lock.  Then the second 
will unlock, possibly defeating another lock somewhere else.

It smells kind of like this is trying to be a recursive lock, but those are a 
whole lot more complicated than this.

>
> Alistair
>
>>
>> Alistair
>>
>> >
>> > > -    do {
>> > > -        old = cmp;
>> > > -        new = (old & ~mask) | (value & mask);
>> > > -        cmp = atomic_cmpxchg(&env->mip, old, new);
>> > > -    } while (old != cmp);
>> > > +    env->mip = (env->mip & ~mask) | (value & mask);
>> > >
>> > > -    info = g_new(struct CpuAsyncInfo, 1);
>> > > -    info->new_mip = new;
>> > > +    if (env->mip) {
>> > > +        cpu_interrupt(cs, CPU_INTERRUPT_HARD);
>> > > +    } else {
>> > > +        cpu_reset_interrupt(cs, CPU_INTERRUPT_HARD);
>> > > +    }
>> > >
>> > > -    async_run_on_cpu(cs, riscv_cpu_update_mip_irqs_async,
>> > > -                     RUN_ON_CPU_HOST_PTR(info));
>> > > +    if (locked) {
>> > > +        qemu_mutex_unlock_iothread();
>> > > +    }
>> > >
>> > >      return old;
>> > >  }
>> > > diff --git a/target/riscv/csr.c b/target/riscv/csr.c
>> > > index f767ad24be..db0cc6ef55 100644
>> > > --- a/target/riscv/csr.c
>> > > +++ b/target/riscv/csr.c
>> > > @@ -579,7 +579,7 @@ static int rmw_mip(CPURISCVState *env, int csrno, target_ulong *ret_value,
>> > >      if (mask) {
>> > >          old_mip = riscv_cpu_update_mip(cpu, mask, (new_value & mask));
>> > >      } else {
>> > > -        old_mip = atomic_read(&env->mip);
>> > > +        old_mip = env->mip;
>> > >      }
>> > >
>> > >      if (ret_value) {

