`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    14:18:46 07/11/2016 
// Design Name: 
// Module Name:    cp0_reg 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
`include "defines.v"
module CP0(
	input wire			clk,
	input wire			rst,
	input wire			we_i,//æ˜¯å¦è¦å†™cp0ä¸­çš„å¯„å­˜å™
	input wire[4:0]		waddr_i,//è¦å†™çš„cp0ä¸­çš„å¯„å­˜å™¨çš„åœ°å€
	input wire[4:0]		raddr_i,//è¦è¯»çš„cp0ä¸­çš„å¯„å­˜å™¨çš„åœ°å€
	input wire[31:0]	wdata_i,//è¦å†™å…¥cp0å¯„å­˜å™¨ä¸­çš„æ•°æ
	input wire[5:0]		int_i,//6ä¸ªå¤–éƒ¨ç¡¬ä»¶ä¸­æ–­è¾“å…

	output reg[31:0]	data_o,//ä»cp0å¯„å­˜å™¨ä¸­è¯»å‡ºçš„æ•°æ
	output reg[31:0]	count_o,//countå¯„å­˜å™¨çš„å€
	output reg[31:0]	compare_o,//compareå¯„å­˜å™¨çš„å€
	output reg[31:0]	status_o,//statuså¯„å­˜å™¨çš„å€
	output reg[31:0]	cause_o,//causeå¯„å­˜å™¨çš„å€
	output reg[31:0]	epc_o,//ecpå¯„å­˜å™¨çš„å€
	output reg[31:0]	config_o,//configå¯„å­˜å™¨çš„å€
	output reg[31:0]	prid_o,//PRIDå¯„å­˜å™¨çš„å€
	output reg 			timer_int_o//æ˜¯å¦æœ‰å®šæ—¶ä¸­æ–­å‘ç”
    );

//******************************ç¬¬ä¸€æ®µï¼Œå¯¹CP0å¯„å­˜å™¨çš„å†™æ“ä½******************************//
always @(posedge clk) begin
	if (rst == 1'b1) begin
		// reset
		count_o <= 32'b0;
		compare_o <= 32'b0;
		status_o <= 32'b00010000000000000000000000000000;
		cause_o <= 32'b0;
		epc_o <= 32'b0;
		config_o <= 32'b00000000000000001000000000000000;// ä¸beå­—æ®µä¸ï¼Œè¡¨ç¤ºå·¥ä½œåœ¨å¤§ç«¯æ¨¡å¼
		prid_o <= 	32'b00000000010011000000000100000010;//
		timer_int_o <= 1'b0;
	end 
	else begin
		count_o <= count_o+1;
		cause_o[15:10] <= int_i;
		if(compare_o != 32'b0 && count_o == compare_o) begin
			timer_int_o <= 1'b1;
		end
		if(we_i == 1'b1)
		begin
			case(waddr_i)
			`COUNT_CP0:begin
				count_o <= wdata_i;
			end
			`COMPARE_CP0:begin
				compare_o <= wdata_i;
				timer_int_o <= 1'b0;
			end
			`STATUS_CP0:begin
				status_o <= wdata_i;
			end
			`EPC_CP0:begin
				epc_o <= wdata_i;
			end
			`CAUSE_CP0:begin
				//causeå¯„å­˜å™¨åªæœ‰IP,IV,WPå­—æ®µå¯å†™
				cause_o [9:8] <= wdata_i[9:8];
				cause_o [23]  <= wdata_i[23];
				cause_o [22]  <= wdata_i[22];
			end
			endcase
		end	//if	
	end//else
end//always

//*******************************ç¬¬äºŒæ®µï¼Œå¯¹CP0çš„è¯»æ“ä½œ**********************//

always @(*) begin
	if (rst == 1'b1) begin
		// reset
		data_o <= 32'b0;
	end
	else begin
		case(raddr_i)
			`COUNT_CP0:begin
				data_o <= count_o;
			end
			`COMPARE_CP0:begin
				data_o <= compare_o;
			end
			`STATUS_CP0:begin
				data_o <= status_o;
			end
			`CAUSE_CP0:begin
				data_o <= cause_o;
			end
			`EPC_CP0:begin
				data_o <= epc_o;
			end
			`PRID_CP0:begin
				data_o <= prid_o;
			end
			`COUNT_CP0:begin
				data_o <= count_o;
			end
		endcase
	end//else
end

endmodule
