INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Labs/Lab04/project_1/project_1.srcs/sources_1/new/Dlatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dlatch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Labs/Lab04/project_1/project_1.srcs/sources_1/new/filpflop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipflop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Labs/Lab04/project_1/project_1.srcs/sources_1/new/reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rege
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/eda_training/Digital_System_Design/Labs/Lab04/project_1/project_1.srcs/sim_1/new/tb_rege.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rege
