
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.469 ; gain = 2.020 ; free physical = 307674 ; free virtual = 390977
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top" "*.svh"]] 
# }
# synth_design -top usbf_top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top usbf_top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14833
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 303801 ; free virtual = 387117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'usbf_top' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_top.v:112]
INFO: [Synth 8-6157] synthesizing module 'usbf_utmi_if' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_utmi_if.v:103]
INFO: [Synth 8-6157] synthesizing module 'usbf_utmi_ls' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_utmi_ls.v:101]
WARNING: [Synth 8-6014] Unused sequential element T1_gt_3_125_mS_reg was removed.  [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_utmi_ls.v:347]
INFO: [Synth 8-6155] done synthesizing module 'usbf_utmi_ls' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_utmi_ls.v:101]
INFO: [Synth 8-6155] done synthesizing module 'usbf_utmi_if' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_utmi_if.v:103]
INFO: [Synth 8-6157] synthesizing module 'usbf_pl' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_pl.v:102]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'usbf_pd' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_pd.v:103]
INFO: [Synth 8-6157] synthesizing module 'usbf_crc5' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_crc5.v:84]
INFO: [Synth 8-6155] done synthesizing module 'usbf_crc5' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_crc5.v:84]
INFO: [Synth 8-6157] synthesizing module 'usbf_crc16' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_crc16.v:84]
INFO: [Synth 8-6155] done synthesizing module 'usbf_crc16' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_crc16.v:84]
INFO: [Synth 8-6155] done synthesizing module 'usbf_pd' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_pd.v:103]
INFO: [Synth 8-6157] synthesizing module 'usbf_pa' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_pa.v:96]
INFO: [Synth 8-6155] done synthesizing module 'usbf_pa' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_pa.v:96]
INFO: [Synth 8-6157] synthesizing module 'usbf_idma' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_idma.v:112]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'usbf_idma' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_idma.v:112]
INFO: [Synth 8-6157] synthesizing module 'usbf_pe' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_pe.v:118]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'usbf_pe' (8#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_pe.v:118]
INFO: [Synth 8-6155] done synthesizing module 'usbf_pl' (9#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_pl.v:102]
INFO: [Synth 8-6157] synthesizing module 'usbf_mem_arb' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_mem_arb.v:92]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'usbf_mem_arb' (10#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_mem_arb.v:92]
INFO: [Synth 8-6157] synthesizing module 'usbf_rf' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_rf.v:111]
INFO: [Synth 8-6157] synthesizing module 'usbf_ep_rf' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_ep_rf.v:96]
INFO: [Synth 8-6155] done synthesizing module 'usbf_ep_rf' (11#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_ep_rf.v:96]
INFO: [Synth 8-6157] synthesizing module 'usbf_ep_rf_dummy' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_ep_rf_dummy.v:79]
INFO: [Synth 8-6155] done synthesizing module 'usbf_ep_rf_dummy' (12#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_ep_rf_dummy.v:79]
INFO: [Synth 8-6155] done synthesizing module 'usbf_rf' (13#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_rf.v:111]
INFO: [Synth 8-6157] synthesizing module 'usbf_wb' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_wb.v:97]
INFO: [Synth 8-6155] done synthesizing module 'usbf_wb' (14#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_wb.v:97]
INFO: [Synth 8-6155] done synthesizing module 'usbf_top' (15#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/usbf_top.v:112]
WARNING: [Synth 8-7129] Port clk in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port wclk in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port adr[1] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port adr[0] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port re in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port we in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[31] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[30] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[29] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[28] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[27] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[26] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[25] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[24] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[23] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[22] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[21] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[20] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[19] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[18] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[17] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[16] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[15] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[14] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[13] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[12] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[11] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[10] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[9] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[8] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[7] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[6] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[5] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[4] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[3] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[2] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[1] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_ack in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[31] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[30] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[29] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[28] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[27] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[26] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[25] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[24] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[23] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[22] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[21] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[20] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[19] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[18] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[17] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[16] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[15] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[14] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[13] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[12] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[11] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[10] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[9] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[8] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[7] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[6] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[5] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[4] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[3] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[2] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[1] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port idin[0] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port ep_sel[3] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port ep_sel[2] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port ep_sel[1] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port ep_sel[0] in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf0_rl in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf0_set in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf1_set in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port uc_bsel_set in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port uc_dpd_set in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port int_buf1_set in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port int_buf0_set in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port int_upid_set in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port int_crc16_set in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port int_to_set in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port int_seqerr_set in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_to_small in module usbf_ep_rf_dummy is either unconnected or has no load
WARNING: [Synth 8-7129] Port attached in module usbf_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port wclk in module usbf_mem_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port pid_NACK in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port pid_STALL in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port pid_NYET in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port pid_PRE in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port pid_ERR in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port pid_SPLIT in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc5_err in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port fsel in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port ep_sel[3] in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port ep_sel[2] in module usbf_pe is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 304648 ; free virtual = 387969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2845.617 ; gain = 0.000 ; free physical = 305761 ; free virtual = 389083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 305733 ; free virtual = 389054
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_utmi_ls'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_pd'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_pa'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_idma'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_pe'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                     POR |                  000000000000001 |                  000000000000001
                  ATTACH |                  000000100000000 |                  000000100000000
                  NORMAL |                  000000000000010 |                  000000000000010
                RES_SUSP |                  000000000000100 |                  000000000000100
                 SUSPEND |                  000000000001000 |                  000000000001000
                   RESET |                  000001000000000 |                  000001000000000
               SPEED_NEG |                  000010000000000 |                  000010000000000
             SPEED_NEG_K |                  000100000000000 |                  000100000000000
             SPEED_NEG_J |                  001000000000000 |                  001000000000000
            SPEED_NEG_HS |                  010000000000000 |                  010000000000000
            SPEED_NEG_FS |                  100000000000000 |                  100000000000000
          RESUME_REQUEST |                  000000000100000 |                  000000000100000
              RESUME_SIG |                  000000010000000 |                  000000010000000
                  RESUME |                  000000000010000 |                  000000000010000
             RESUME_WAIT |                  000000001000000 |                  000000001000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_utmi_ls'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                  ACTIVE |                             0010 |                             0010
                   TOKEN |                             0100 |                             0100
                    DATA |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_pd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                    WAIT |                            10000 |                            10000
                    DATA |                            00010 |                            00010
                    CRC1 |                            00100 |                            00100
                    CRC2 |                            01000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_pa'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                 MEM_RD1 |                         00100000 |                         00100000
                 MEM_RD2 |                         01000000 |                         01000000
                 MEM_RD3 |                         10000000 |                         10000000
                WAIT_MRD |                         00000010 |                         00000010
                  MEM_WR |                         00000100 |                         00000100
                 MEM_WR1 |                         00001000 |                         00001000
                 MEM_WR2 |                         00010000 |                         00010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_idma'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                       0000000001 |                       0000000001
                   TOKEN |                       0000000010 |                       0000000010
                      IN |                       0000000100 |                       0000000100
                     IN2 |                       0000001000 |                       0000001000
                     OUT |                       0000010000 |                       0000010000
                 UPDATEW |                       0010000000 |                       0010000000
                   OUT2A |                       0000100000 |                       0000100000
                   OUT2B |                       0001000000 |                       0001000000
                  UPDATE |                       0100000000 |                       0100000000
                 UPDATE2 |                       1000000000 |                       1000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_pe'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                      W0 |                           001000 |                           001000
                   MA_RD |                           000100 |                           000100
                   MA_WR |                           000010 |                           000010
                      W1 |                           010000 |                           010000
                      W2 |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_wb'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2853.477 ; gain = 7.859 ; free physical = 305407 ; free virtual = 388730
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 13    
	   3 Input   12 Bit       Adders := 8     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
	   4 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 4     
	   7 Input      1 Bit         XORs := 3     
	   8 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 21    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 9     
	               12 Bit    Registers := 17    
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 216   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 17    
	   4 Input   32 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 1     
	  16 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 8     
	   2 Input   14 Bit        Muxes := 7     
	   2 Input   13 Bit        Muxes := 9     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 7     
	  11 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 12    
	   4 Input    8 Bit        Muxes := 2     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 7     
	   2 Input    6 Bit        Muxes := 3     
	   7 Input    6 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 9     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 8     
	   5 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 2     
	  19 Input    2 Bit        Muxes := 1     
	  11 Input    2 Bit        Muxes := 1     
	  17 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 97    
	  16 Input    1 Bit        Muxes := 18    
	   5 Input    1 Bit        Muxes := 9     
	   6 Input    1 Bit        Muxes := 7     
	   9 Input    1 Bit        Muxes := 6     
	  11 Input    1 Bit        Muxes := 9     
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 2853.480 ; gain = 7.863 ; free physical = 311381 ; free virtual = 394728
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 2853.480 ; gain = 7.863 ; free physical = 308887 ; free virtual = 392258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 2853.480 ; gain = 7.863 ; free physical = 308171 ; free virtual = 391549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 2853.480 ; gain = 7.863 ; free physical = 307033 ; free virtual = 390458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 2853.480 ; gain = 7.863 ; free physical = 307003 ; free virtual = 390428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2853.480 ; gain = 7.863 ; free physical = 306347 ; free virtual = 389752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2853.480 ; gain = 7.863 ; free physical = 306259 ; free virtual = 389662
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2853.480 ; gain = 7.863 ; free physical = 306178 ; free virtual = 389582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2853.480 ; gain = 7.863 ; free physical = 306113 ; free virtual = 389514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   134|
|3     |LUT1   |    92|
|4     |LUT2   |   280|
|5     |LUT3   |   379|
|6     |LUT4   |   442|
|7     |LUT5   |   451|
|8     |LUT6   |   573|
|9     |MUXF7  |     8|
|10    |FDRE   |  1303|
|11    |FDSE   |   442|
|12    |IBUF   |   114|
|13    |OBUF   |   121|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |  4341|
|2     |  u0     |usbf_utmi_if |   267|
|3     |    u0   |usbf_utmi_ls |   237|
|4     |  u1     |usbf_pl      |  1372|
|5     |    u0   |usbf_pd      |   353|
|6     |    u1   |usbf_pa      |    74|
|7     |    u2   |usbf_idma    |   453|
|8     |    u3   |usbf_pe      |   442|
|9     |  u2     |usbf_mem_arb |    20|
|10    |  u4     |usbf_rf      |  2214|
|11    |    u0   |usbf_ep_rf   |   414|
|12    |    u1   |usbf_ep_rf_0 |   410|
|13    |    u2   |usbf_ep_rf_1 |   500|
|14    |    u3   |usbf_ep_rf_2 |   623|
|15    |  u5     |usbf_wb      |   217|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2853.480 ; gain = 7.863 ; free physical = 306065 ; free virtual = 389466
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 138 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2853.480 ; gain = 7.863 ; free physical = 305948 ; free virtual = 389350
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 2853.480 ; gain = 7.863 ; free physical = 305940 ; free virtual = 389341
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 305925 ; free virtual = 389333
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.578 ; gain = 0.000 ; free physical = 304818 ; free virtual = 388230
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: eaf06f21
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:16 . Memory (MB): peak = 2874.578 ; gain = 29.109 ; free physical = 304817 ; free virtual = 388232
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/util_temp_usbf_top_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/timing_temp_usbf_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2983.246 ; gain = 108.668 ; free physical = 301197 ; free virtual = 384687
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/power_temp_usbf_top_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/usbf_top/power_temp_usbf_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:53:03 2022...
real 122.34
user 131.90
sys 8.12
