# ğŸŸ¦ RISC-V SoC Tapeout Program â€” Week 7ï¸âƒ£


---

<div align="center">

# ğŸš€ Week 7 â€” End-to-End RTL-to-GDS Flow with OpenROAD

ğŸŒŸ This is **Week 7** of the **VSD RISC-V SoC Tapeout Program** â€”

I transitioned from **manual stage-wise physical design** to **full automation** using **OpenROAD-Flow-Scripts (ORFS)**.

I successfully set up the **ORFS environment**, integrated the **VSDBabySoC design**, and executed the **complete RTL-to-GDS flow** including synthesis, floorplanning, placement, CTS, routing, and final GDSII generation.

</div>

---

## ğŸ¯ Objectives â€” Week 7

- âœ… Install and configure **OpenROAD-Flow-Scripts** on local system
- âœ… Integrate **VSDBabySoC RTL + analog macros** into the flow
- âœ… Write complete **`config.mk`** configuration for ORFS
- âœ… Execute **full RTL-to-GDS physical design flow**
- âœ… Verify outputs with **GUI screenshots, logs, and reports**

---

## ğŸ› ï¸ Complete Installation & Setup Commands

```bash
# Clone OpenROAD-Flow-Scripts repository
git clone --recursive https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts
cd OpenROAD-flow-scripts

# Install all dependencies and tools
sudo ./setup.sh

# Build OpenROAD locally
./build_openroad.sh --local

# Set up environment
source ./env.sh

# Verify installation
yosys -help
openroad -help

# Test the flow with default design
cd flow
make
```
<img src="./images/1.png" width="550">
<img src="./images/2.png" width="550">
<img src="./images/3.png" width="550">
<img src="./images/4.png" width="550">
<img src="./images/5.png" width="550">
---

## ğŸ“ Directory Structure Setup for VSDBabySoC

```bash
# Create design directories
mkdir -p flow/designs/sky130hd/vsdbabysoc
mkdir -p flow/designs/src/vsdbabysoc

# Copy design files (example structure)
# flow/designs/sky130hd/vsdbabysoc/ should contain:
#   - gds/ (avsddac.gds, avsdpll.gds)
#   - lef/ (avsddac.lef, avsdpll.lef)  
#   - lib/ (avsddac.lib, avsdpll.lib)
#   - include/ (all .vh files)
#   - config.mk, vsdbabysoc_synthesis.sdc, macro.cfg, pin_order.cfg

# flow/designs/src/vsdbabysoc/ should contain:
#   - vsdbabysoc.v, rvmyth.v, clk_gate.v
```

---

## âš™ï¸ Complete `config.mk` Configuration

```makefile
# Design Configuration
export DESIGN_NICKNAME = vsdbabysoc
export DESIGN_NAME = vsdbabysoc
export PLATFORM    = sky130hd

# RTL Source Files
export VERILOG_FILES = $(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/vsdbabysoc.v \
                       $(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/rvmyth.v \
                       $(DESIGN_HOME)/src/$(DESIGN_NICKNAME)/clk_gate.v

export SDC_FILE      = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)/vsdbabysoc_synthesis.sdc

# Design Directory Paths
export vsdbabysoc_DIR = $(DESIGN_HOME)/$(PLATFORM)/$(DESIGN_NICKNAME)
export VERILOG_INCLUDE_DIRS = $(wildcard $(vsdbabysoc_DIR)/include/)

# Macro Integration (Analog IPs)
export ADDITIONAL_GDS  = $(wildcard $(vsdbabysoc_DIR)/gds/*.gds.gz)
export ADDITIONAL_LEFS  = $(wildcard $(vsdbabysoc_DIR)/lef/*.lef)
export ADDITIONAL_LIBS = $(wildcard $(vsdbabysoc_DIR)/lib/*.lib)

# Clock Configuration
export CLOCK_PORT = CLK
export CLOCK_NET = $(CLOCK_PORT)

# Floorplanning Configuration
export FP_PIN_ORDER_CFG = $(wildcard $(DESIGN_DIR)/pin_order.cfg)
export DIE_AREA   = 0 0 1600 1600
export CORE_AREA  = 20 20 1590 1590

# Placement Configuration
export MACRO_PLACEMENT_CFG = $(wildcard $(DESIGN_DIR)/macro.cfg)
export PLACE_PINS_ARGS = -exclude left:0-600 -exclude left:1000-1600: -exclude right:* -exclude top:* -exclude bottom:*

# Optimization Settings
export TNS_END_PERCENT = 100
export REMOVE_ABC_BUFFERS = 1

# Magic Tool Configuration
export MAGIC_ZEROIZE_ORIGIN = 0
export MAGIC_EXT_USE_GDS = 1

# CTS Tuning
export CTS_BUF_DISTANCE = 600
export SKIP_GATE_CLONING = 1
```

---

## ğŸƒâ€â™‚ï¸ Complete RTL-to-GDS Flow Execution

| Stage | Command | Output |
|-------|---------|--------|
| **1. Synthesis** | `make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk synth` | Gate-level netlist, timing reports |
| **2. Floorplan** | `make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk floorplan` | Die/core areas, macro placement |
| **3. Placement** | `make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk place` | Cell placement, congestion analysis |
| **4. CTS** | `make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk cts` | Balanced clock tree |
| **5. Routing** | `make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk route` | Final routed design |
| **GUI View** | `make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk gui_final` | Interactive layout visualization |

---

## ğŸ“Š Flow Execution & Results

### ğŸŸª 1. Environment Setup & Verification

**Commands:**
```bash
cd OpenROAD-flow-scripts
source env.sh
cd flow
make
```
<img src="./images/6.png" width="550">
**Verification:**
- âœ… Yosys installed and working
- âœ… OpenROAD binaries compiled successfully  
- âœ… All dependencies resolved
- âœ… Default flow execution successful

---

### ğŸŸª 2. Building OpenROAD

**Command:**
```bash
./build_openroad.sh --local
```
<img src="./images/7.png" width="550">
<img src="./images/8.png" width="550">
<img src="./images/9.png" width="550">
<img src="./images/10.png" width="550">
<img src="./images/11.png" width="550">
**Output:**
- âœ… OpenROAD compiled from source
- âœ… All tools integrated into flow
- âœ… Local build successful


---

### ğŸŸª 3. Tool Verification

**Commands:**
```bash
source ./env.sh
yosys -help
openroad -help
```

**Verification:**
- âœ… Yosys help accessible
- âœ… OpenROAD help accessible
- âœ… Environment properly set up

<img src="./images/12.png" width="550">
<img src="./images/13.png" width="550">
<img src="./images/14.png" width="550">
<img src="./images/15.png" width="550">

---

### ğŸŸª 4. Flow Testing

**Command:**
```bash
make
```
**Results:**
- âœ… Default design synthesis successful
- âœ… Floorplanning completed
- âœ… Placement optimized
- âœ… Full flow execution verified


---

### ğŸŸª 5. GUI Launch

**Command:**
```bash
make gui_final
```

**Results:**
- âœ… OpenROAD GUI launched successfully
- âœ… All tools properly mapped
- âœ… Layout visualization working

---

### ğŸŸª 6. Directory Structure Overview

**ORFS Environment:**
```
OpenROAD-flow-scripts/
â”œâ”€â”€ docker/           # Docker build support
â”œâ”€â”€ docs/             # Documentation
â”œâ”€â”€ flow/             # Complete RTL2GDS automation
â”œâ”€â”€ tools/            # All required PD tools  
â”œâ”€â”€ etc/              # Installers, dependency scripts
â””â”€â”€ setup_env.sh      # Environment setup
```
<img src="./images/16.png" width="550">
<img src="./images/17.png" width="550">
**Flow Directory:**
```
flow/
â”œâ”€â”€ designs/          # All example designs
â”œâ”€â”€ platform/         # Tech files (lef/lib/gds)
â”œâ”€â”€ scripts/          # OR scripts for each stage
â”œâ”€â”€ tutorials/        # Training references
â””â”€â”€ util/             # Helper scripts
```
<img src="./images/18.png" width="550">
<img src="./images/19.png" width="550">
<img src="./images/20.png" width="550">
<img src="./images/21.png" width="550">
<img src="./images/22.png" width="550">
<img src="./images/23.png" width="550">


---

### ğŸŸª 7. VSDBabySoC Integration

**Design Files Added:**
- âœ… RTL: `vsdbabysoc.v`, `rvmyth.v`, `clk_gate.v`
- âœ… Analog Macros: `avsddac`, `avsdpll` (LEF/GDS/LIB)
- âœ… Configuration: `config.mk`, `macro.cfg`, `pin_order.cfg`
- âœ… Constraints: `vsdbabysoc_synthesis.sdc`
<img src="./images/24.png" width="550">
<img src="./images/25.png" width="550">
<img src="./images/26.png" width="550">

---

### ğŸŸª 8. Complete Flow Execution

#### **Step 1: Synthesis**
**Command:**
```bash
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk synth
```

**Outputs Generated:**
- âœ… Gate-level netlist (`1_synth.v`)
- âœ… Synthesis log and reports
- âœ… Timing estimation
- âœ… Cell usage statistics
- 
<img src="./images/27.png" width="550">
<img src="./images/28.png" width="550">
<img src="./images/29.png" width="550">
<img src="./images/30.png" width="550">
<img src="./images/31.png" width="550">
<img src="./images/32.png" width="550">

---

#### **Step 2: Floorplanning**
**Command:**
```bash
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk floorplan
```

**GUI Visualization:**
```bash
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk gui_floorplan
```

**Achievements:**
- âœ… Die and core area definition
- âœ… IO pin ordering and placement
- âœ… Macro placement configuration
- âœ… Power grid generation

<img src="./images/33.png" width="550">
<img src="./images/34.png" width="550">

---

#### **Step 3: Placement**
**Command:**
```bash
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk place
```

**GUI Visualization:**
```bash
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk gui_place
```

**Analysis Views:**
- ğŸ“Œ Routing Congestion Heatmap
- ğŸ“Œ Estimated Congestion (RUDY)
- ğŸ“Œ IR Drop Analysis
- ğŸ“Œ Pin Density Map
- ğŸ“Œ Placement Density
- ğŸ“Œ Power Density Analysis

<img src="./images/35.png" width="550">
<img src="./images/36.png" width="550">

<img src="./images/37.png" width="550">
<img src="./images/38.png" width="550">


---

#### **Step 4: Clock Tree Synthesis (CTS)**
**Command:**
```bash
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk cts
```

**GUI Visualization:**
```bash
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk gui_cts
```

**Deliverables:**
- âœ… Balanced clock tree distribution
- âœ… Buffer insertion for signal integrity
- âœ… Skew optimization across clock domains
- âœ… CTS timing reports and analysis
<img src="./images/39.png" width="550">
<img src="./images/40.png" width="550">

<img src="./images/41.png" width="550">


---

#### **Step 5: Routing**
**Command:**
```bash
make DESIGN_CONFIG=./designs/sky130hd/vsdbabysoc/config.mk route
```

**Results:**
- âœ… Global routing completion
- âœ… Detailed routing implementation
- âœ… DRC-clean wiring connections
- âœ… Final routed DEF output

---

## ğŸ¯ Week 7 Achievements Summary

### âœ… **Completed Tasks**
1. **Environment Setup**
   - Installed OpenROAD-Flow-Scripts with all dependencies
   - Built OpenROAD locally and verified installation
   - Tested complete flow with default design

2. **Design Integration**  
   - Created VSDBabySoC directory structure in ORFS
   - Integrated RTL files and analog macros (avsddac, avsdpll)
   - Configured design constraints and timing files

3. **Configuration Development**
   - Wrote comprehensive `config.mk` for automated flow
   - Defined floorplan dimensions and pin ordering
   - Configured macro placement and CTS settings

4. **Full RTL-to-GDS Execution**
   - Successfully ran synthesis â†’ floorplan â†’ placement â†’ CTS â†’ routing
   - Generated all intermediate results and final outputs
   - Verified each stage with GUI visualization and reports

### ğŸ“Š **Key Outputs Generated**
- Gate-level netlist from synthesis
- Floorplan with proper die/core dimensions
- Optimized cell placement with congestion analysis
- Balanced clock tree with CTS
- DRC-clean routed design
- Complete set of logs and reports for each stage

---

## ğŸ“š Key Learnings â€” Week 7

### ğŸ› ï¸ **Tools & Frameworks Mastered**
- **OpenROAD-Flow-Scripts** - Complete automation framework for physical design
- **Yosys** - RTL synthesis and technology mapping
- **OpenROAD** - Floorplanning, placement, CTS, and routing
- **TritonTools** - Backend implementation tools
- **Sky130 PDK** - Process design kit for 130nm technology

### ğŸ”§ **Technical Skills Developed**
- End-to-end RTL-to-GDS flow automation
- Design configuration and constraint management
- Macro integration and placement planning
- Clock tree synthesis and optimization
- Physical verification and DRC cleanup
- Performance analysis and reporting

### ğŸ’¡ **Workflow Insights**
- Automated flows significantly reduce manual effort and errors
- Proper configuration is crucial for successful tapeout
- GUI visualization helps in debugging and optimization
- Comprehensive logging enables thorough analysis
- Open-source tools provide professional-grade results

---

## ğŸ‰ Conclusion

**Week 7** represents a major milestone in the RISC-V SoC Tapeout Program â€” the successful automation of the complete physical design flow for VSDBabySoC using open-source ASIC tools. 

From RTL synthesis to final GDSII generation, every stage was executed systematically with OpenROAD-Flow-Scripts, demonstrating that professional-grade chip design is accessible through open-source ecosystems. The integration of analog macros, proper constraint management, and comprehensive verification ensures a tapeout-ready design.

This achievement validates the viability of open-source EDA tools for complex SoC development and sets the stage for final tapeout preparations.

---
