Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto c68159d58dfa4dd7adba2647743c2717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Clock_Divider_t_behav xil_defaultlib.Clock_Divider_t xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net CLK_2 is not permitted [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Clock Divider/Clock Divider.srcs/sources_1/imports/drive-download-20181011T060241Z-001/Clock_Divider.v:13]
ERROR: [VRFC 10-529] concurrent assignment to a non-net CLK_4 is not permitted [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Clock Divider/Clock Divider.srcs/sources_1/imports/drive-download-20181011T060241Z-001/Clock_Divider.v:16]
ERROR: [VRFC 10-529] concurrent assignment to a non-net CLK_8 is not permitted [C:/Users/elven/Desktop/Hardware Design Lab/NTHU_HDL_TEAM2/verilog/LAB2/Clock Divider/Clock Divider.srcs/sources_1/imports/drive-download-20181011T060241Z-001/Clock_Divider.v:19]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
