{
  "main": {
    "_0_1": {
      "out": 0
    },
    "_1_1": {
      "out": 1
    },
    "_42_32": {
      "out": 42
    },
    "add0": {
      "left": 9,
      "out": 409,
      "right": 400
    },
    "const0": {
      "out": 9
    },
    "const1": {
      "out": 400
    },
    "mem": {
      "addr0": 0,
      "clk": 0,
      "done": 1,
      "read_data": 42,
      "write_data": 42,
      "write_en": 1
    },
    "reg0": {
      "clk": 0,
      "done": 1,
      "in": 409,
      "out": 409,
      "write_en": 1
    }
  }
}
