$comment
	File created using the following command:
		vcd file CSA_16bit.msim.vcd -direction
$end
$date
	Fri Sep 16 19:10:33 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module CSA_16bit_vlg_vec_tst $end
$var reg 16 ! A [15:0] $end
$var reg 16 " B [15:0] $end
$var reg 1 # Ci $end
$var wire 1 $ Co $end
$var wire 1 % S [15] $end
$var wire 1 & S [14] $end
$var wire 1 ' S [13] $end
$var wire 1 ( S [12] $end
$var wire 1 ) S [11] $end
$var wire 1 * S [10] $end
$var wire 1 + S [9] $end
$var wire 1 , S [8] $end
$var wire 1 - S [7] $end
$var wire 1 . S [6] $end
$var wire 1 / S [5] $end
$var wire 1 0 S [4] $end
$var wire 1 1 S [3] $end
$var wire 1 2 S [2] $end
$var wire 1 3 S [1] $end
$var wire 1 4 S [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var tri1 1 8 devclrn $end
$var tri1 1 9 devpor $end
$var tri1 1 : devoe $end
$var wire 1 ; S[0]~output_o $end
$var wire 1 < S[1]~output_o $end
$var wire 1 = S[2]~output_o $end
$var wire 1 > S[3]~output_o $end
$var wire 1 ? S[4]~output_o $end
$var wire 1 @ S[5]~output_o $end
$var wire 1 A S[6]~output_o $end
$var wire 1 B S[7]~output_o $end
$var wire 1 C S[8]~output_o $end
$var wire 1 D S[9]~output_o $end
$var wire 1 E S[10]~output_o $end
$var wire 1 F S[11]~output_o $end
$var wire 1 G S[12]~output_o $end
$var wire 1 H S[13]~output_o $end
$var wire 1 I S[14]~output_o $end
$var wire 1 J S[15]~output_o $end
$var wire 1 K Co~output_o $end
$var wire 1 L A[0]~input_o $end
$var wire 1 M B[0]~input_o $end
$var wire 1 N Ci~input_o $end
$var wire 1 O rca7_0|a0|Sum~0_combout $end
$var wire 1 P B[1]~input_o $end
$var wire 1 Q A[1]~input_o $end
$var wire 1 R rca7_0|a0|Cout~0_combout $end
$var wire 1 S rca7_0|a1|Sum~combout $end
$var wire 1 T A[2]~input_o $end
$var wire 1 U B[2]~input_o $end
$var wire 1 V rca7_0|a2|Sum~0_combout $end
$var wire 1 W rca7_0|a2|Sum~combout $end
$var wire 1 X A[3]~input_o $end
$var wire 1 Y B[3]~input_o $end
$var wire 1 Z rca7_0|a2|Cout~0_combout $end
$var wire 1 [ rca7_0|a2|Cout~1_combout $end
$var wire 1 \ rca7_0|a2|Cout~2_combout $end
$var wire 1 ] rca7_0|a3|Sum~combout $end
$var wire 1 ^ rca7_0|a3|Cout~0_combout $end
$var wire 1 _ A[4]~input_o $end
$var wire 1 ` B[4]~input_o $end
$var wire 1 a rca7_0|a4|Sum~combout $end
$var wire 1 b rca7_0|a4|Cout~0_combout $end
$var wire 1 c A[5]~input_o $end
$var wire 1 d B[5]~input_o $end
$var wire 1 e rca7_0|a5|Sum~combout $end
$var wire 1 f rca7_0|a5|Cout~0_combout $end
$var wire 1 g A[6]~input_o $end
$var wire 1 h B[6]~input_o $end
$var wire 1 i rca7_0|a6|Sum~combout $end
$var wire 1 j rca7_0|a6|Cout~0_combout $end
$var wire 1 k A[7]~input_o $end
$var wire 1 l B[7]~input_o $end
$var wire 1 m rca7_0|a7|Sum~combout $end
$var wire 1 n rca7_0|a7|Cout~0_combout $end
$var wire 1 o A[8]~input_o $end
$var wire 1 p B[8]~input_o $end
$var wire 1 q mux1|out[0]~0_combout $end
$var wire 1 r A[9]~input_o $end
$var wire 1 s B[9]~input_o $end
$var wire 1 t rca15_8_1|a1|Sum~0_combout $end
$var wire 1 u mux1|out[1]~1_combout $end
$var wire 1 v rca15_8_0|a1|Cout~0_combout $end
$var wire 1 w rca15_8_1|a1|Cout~0_combout $end
$var wire 1 x A[10]~input_o $end
$var wire 1 y B[10]~input_o $end
$var wire 1 z rca15_8_1|a2|Sum~0_combout $end
$var wire 1 { mux1|out[2]~2_combout $end
$var wire 1 | rca15_8_0|a2|Cout~0_combout $end
$var wire 1 } rca15_8_1|a2|Cout~0_combout $end
$var wire 1 ~ A[11]~input_o $end
$var wire 1 !! B[11]~input_o $end
$var wire 1 "! rca15_8_1|a3|Sum~0_combout $end
$var wire 1 #! mux1|out[3]~3_combout $end
$var wire 1 $! rca15_8_0|a3|Cout~0_combout $end
$var wire 1 %! rca15_8_1|a3|Cout~0_combout $end
$var wire 1 &! A[12]~input_o $end
$var wire 1 '! B[12]~input_o $end
$var wire 1 (! rca15_8_1|a4|Sum~0_combout $end
$var wire 1 )! mux1|out[4]~4_combout $end
$var wire 1 *! rca15_8_0|a4|Cout~0_combout $end
$var wire 1 +! rca15_8_1|a4|Cout~0_combout $end
$var wire 1 ,! A[13]~input_o $end
$var wire 1 -! B[13]~input_o $end
$var wire 1 .! rca15_8_1|a5|Sum~0_combout $end
$var wire 1 /! mux1|out[5]~5_combout $end
$var wire 1 0! rca15_8_0|a5|Cout~0_combout $end
$var wire 1 1! rca15_8_1|a5|Cout~0_combout $end
$var wire 1 2! A[14]~input_o $end
$var wire 1 3! B[14]~input_o $end
$var wire 1 4! rca15_8_1|a6|Sum~0_combout $end
$var wire 1 5! mux1|out[6]~6_combout $end
$var wire 1 6! A[15]~input_o $end
$var wire 1 7! B[15]~input_o $end
$var wire 1 8! mux1|out[7]~7_combout $end
$var wire 1 9! mux1|out[7]~8_combout $end
$var wire 1 :! mux1|out[7]~9_combout $end
$var wire 1 ;! mux2|out~0_combout $end
$var wire 1 <! mux2|out~1_combout $end
$var wire 1 =! mux2|out~2_combout $end
$var wire 1 >! mux2|out~3_combout $end
$var wire 1 ?! mux2|out~4_combout $end
$var wire 1 @! mux2|out~5_combout $end
$var wire 1 A! mux2|out~6_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110000000000001 !
b0 "
1#
0$
04
13
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
1'
1&
1%
05
16
x7
18
19
1:
0;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
1H
1I
1J
0K
1L
0M
1N
0O
0P
0Q
1R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
1.!
1/!
00!
01!
12!
03!
14!
15!
16!
07!
08!
09!
1:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
$end
#130000
b110000000000001 !
b10000000000001 !
b1 !
b0 !
0#
0L
0,!
02!
06!
0N
0R
0.!
04!
0:!
0J
0%
0S
0/!
05!
0I
0H
0<
03
0'
0&
#1000000
