{"vcs1":{"timestamp_begin":1682338802.900664065, "rt":0.96, "ut":0.24, "st":0.14}}
{"vcselab":{"timestamp_begin":1682338803.899436053, "rt":0.99, "ut":0.20, "st":0.29}}
{"link":{"timestamp_begin":1682338804.912934237, "rt":2.03, "ut":0.06, "st":1.72}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682338802.598662321}
{"VCS_COMP_START_TIME": 1682338802.598662321}
{"VCS_COMP_END_TIME": 1682338807.541980327}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340688}}
{"stitch_vcselab": {"peak_mem": 238988}}
