{"Source Block": ["hdl/library/util_sigma_delta_spi/util_sigma_delta_spi.v@72:82@HdlStmAssign", " * the bus needs to be idle before the data ready signal is detected.\n */\n\nassign m_sclk = s_sclk;\nassign m_sdo = s_sdo;\nassign m_sdo_t = s_sdo_t;\nassign s_sdi = m_sdi;\nassign m_cs = s_cs;\n\nreg [$clog2(IDLE_TIMEOUT)-1:0] counter = IDLE_TIMEOUT;\nreg [2:0] sdi_d = 'h00;\n"], "Clone Blocks": [["hdl/library/util_sigma_delta_spi/util_sigma_delta_spi.v@71:81", " * data ready signal. IDLE_TIMEOUT allows to specify the amount of clock cycles\n * the bus needs to be idle before the data ready signal is detected.\n */\n\nassign m_sclk = s_sclk;\nassign m_sdo = s_sdo;\nassign m_sdo_t = s_sdo_t;\nassign s_sdi = m_sdi;\nassign m_cs = s_cs;\n\nreg [$clog2(IDLE_TIMEOUT)-1:0] counter = IDLE_TIMEOUT;\n"]], "Diff Content": {"Delete": [[77, "assign m_sdo_t = s_sdo_t;\n"]], "Add": []}}