# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../Lab11/DataMemory.vhd" \
"../../../../../../../Lab11/RAM.vhd" \
"../../../../../../../Lab11/Data_memory_sim.vhd" \

# Do not sort compile order
nosort
