Analysis & Synthesis report for dcqcn_scheduler
Fri Aug 01 18:05:09 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated
 17. Source assignments for scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component|altsyncram_1l54:auto_generated
 18. Source assignments for Rate_RAM_2_PORT:Rate_ram_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated
 19. Source assignments for scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|altsyncram:fifo_mem_rtl_0|altsyncram_fh02:auto_generated
 20. Parameter Settings for User Entity Instance: scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst
 23. Parameter Settings for User Entity Instance: Rate_RAM_2_PORT:Rate_ram_inst|altsyncram:altsyncram_component
 24. Parameter Settings for Inferred Entity Instance: scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|altsyncram:fifo_mem_rtl_0
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "Rate_RAM_2_PORT:Rate_ram_inst"
 27. Port Connectivity Checks: "scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst"
 28. Port Connectivity Checks: "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Aug 01 18:05:09 2025           ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Revision Name                   ; dcqcn_scheduler                                 ;
; Top-level Entity Name           ; Scheduler_pipeline_top                          ;
; Family                          ; Stratix V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 992                                             ;
; Total pins                      ; 51                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 23,462,032                                      ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI STD RX PCSs          ; 0                                               ;
; Total HSSI 10G RX PCSs          ; 0                                               ;
; Total HSSI GEN3 RX PCSs         ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI STD TX PCSs          ; 0                                               ;
; Total HSSI 10G TX PCSs          ; 0                                               ;
; Total HSSI GEN3 TX PCSs         ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total HSSI PIPE GEN1_2s         ; 0                                               ;
; Total HSSI GEN3s                ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Option                                                                          ; Setting                ; Default Value      ;
+---------------------------------------------------------------------------------+------------------------+--------------------+
; Device                                                                          ; 5SEEBF45I3YY           ;                    ;
; Top-level entity name                                                           ; Scheduler_pipeline_top ; dcqcn_scheduler    ;
; Family name                                                                     ; Stratix V              ; Cyclone V          ;
; Use smart compilation                                                           ; Off                    ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                     ; On                 ;
; Enable compact report table                                                     ; Off                    ; Off                ;
; Restructure Multiplexers                                                        ; Auto                   ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                    ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                    ; Off                ;
; Preserve fewer node names                                                       ; On                     ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                 ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001           ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993              ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                   ; Auto               ;
; Safe State Machine                                                              ; Off                    ; Off                ;
; Extract Verilog State Machines                                                  ; On                     ; On                 ;
; Extract VHDL State Machines                                                     ; On                     ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                    ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                   ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                    ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                     ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                     ; On                 ;
; Parallel Synthesis                                                              ; On                     ; On                 ;
; DSP Block Balancing                                                             ; Auto                   ; Auto               ;
; NOT Gate Push-Back                                                              ; On                     ; On                 ;
; Power-Up Don't Care                                                             ; On                     ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                    ; Off                ;
; Remove Duplicate Registers                                                      ; On                     ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                    ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                    ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                    ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                    ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                    ; Off                ;
; Ignore SOFT Buffers                                                             ; On                     ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                    ; Off                ;
; Optimization Technique                                                          ; Balanced               ; Balanced           ;
; Carry Chain Length                                                              ; 70                     ; 70                 ;
; Auto Carry Chains                                                               ; On                     ; On                 ;
; Auto Open-Drain Pins                                                            ; On                     ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                    ; Off                ;
; Auto ROM Replacement                                                            ; On                     ; On                 ;
; Auto RAM Replacement                                                            ; On                     ; On                 ;
; Auto DSP Block Replacement                                                      ; On                     ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                   ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                   ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                     ; On                 ;
; Strict RAM Replacement                                                          ; Off                    ; Off                ;
; Allow Synchronous Control Signals                                               ; On                     ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                    ; Off                ;
; Auto Resource Sharing                                                           ; Off                    ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                    ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                    ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                     ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                    ; Off                ;
; Timing-Driven Synthesis                                                         ; On                     ; On                 ;
; Report Parameter Settings                                                       ; On                     ; On                 ;
; Report Source Assignments                                                       ; On                     ; On                 ;
; Report Connectivity Checks                                                      ; On                     ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                    ; Off                ;
; Synchronization Register Chain Length                                           ; 3                      ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation     ; Normal compilation ;
; HDL message level                                                               ; Level2                 ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                    ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                   ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                   ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                    ; 100                ;
; Clock MUX Protection                                                            ; On                     ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                    ; Off                ;
; Block Design Naming                                                             ; Auto                   ; Auto               ;
; SDC constraint protection                                                       ; Off                    ; Off                ;
; Synthesis Effort                                                                ; Auto                   ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                     ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                    ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                 ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                   ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                     ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                     ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                    ; Off                ;
+---------------------------------------------------------------------------------+------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                                                                                      ; Library ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../../../Rate_RAM_2_PORT.vhd                                                                                                  ; yes             ; User Wizard-Generated File                            ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Rate_RAM_2_PORT.vhd                                                                                                                              ;         ;
; ../../../../Flow_RAM_2_PORT.vhd                                                                                                  ; yes             ; User Wizard-Generated File                            ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd                                                                                                                              ;         ;
; ../../../../Calendar_RAM_2_PORT.vhd                                                                                              ; yes             ; User Wizard-Generated File                            ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Calendar_RAM_2_PORT.vhd                                                                                                                          ;         ;
; ../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd ; yes             ; User VHDL File                                        ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd ;         ;
; ../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd     ; yes             ; User VHDL File                                        ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd     ;         ;
; ../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Fifo_generic.vhd           ; yes             ; User VHDL File                                        ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Fifo_generic.vhd           ;         ;
; ../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Constants_pkg.vhd          ; yes             ; User VHDL File                                        ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Constants_pkg.vhd          ;         ;
; ../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar_cnt.vhd           ; yes             ; User VHDL File                                        ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar_cnt.vhd           ;         ;
; ../../../Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar.vhd               ; yes             ; User VHDL File                                        ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar.vhd               ;         ;
; altsyncram.tdf                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                                              ;         ;
; stratix_ram_block.inc                                                                                                            ; yes             ; Megafunction                                          ; c:/intelfpga_standard/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                                                       ;         ;
; lpm_mux.inc                                                                                                                      ; yes             ; Megafunction                                          ; c:/intelfpga_standard/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                                                 ;         ;
; lpm_decode.inc                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_standard/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                                              ;         ;
; aglobal201.inc                                                                                                                   ; yes             ; Megafunction                                          ; c:/intelfpga_standard/quartus/libraries/megafunctions/aglobal201.inc                                                                                                                                                              ;         ;
; a_rdenreg.inc                                                                                                                    ; yes             ; Megafunction                                          ; c:/intelfpga_standard/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                                               ;         ;
; altrom.inc                                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_standard/quartus/libraries/megafunctions/altrom.inc                                                                                                                                                                  ;         ;
; altram.inc                                                                                                                       ; yes             ; Megafunction                                          ; c:/intelfpga_standard/quartus/libraries/megafunctions/altram.inc                                                                                                                                                                  ;         ;
; altdpram.inc                                                                                                                     ; yes             ; Megafunction                                          ; c:/intelfpga_standard/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                                                ;         ;
; db/altsyncram_ll54.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf                                                      ;         ;
; db/decode_vna.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/decode_vna.tdf                                                           ;         ;
; db/mux_5kb.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/mux_5kb.tdf                                                              ;         ;
; db/altsyncram_1l54.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_1l54.tdf                                                      ;         ;
; db/decode_fma.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/decode_fma.tdf                                                           ;         ;
; db/mux_hib.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/mux_hib.tdf                                                              ;         ;
; db/altsyncram_9l54.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_9l54.tdf                                                      ;         ;
; db/mux_vjb.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/mux_vjb.tdf                                                              ;         ;
; db/altsyncram_fh02.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_fh02.tdf                                                      ;         ;
; db/dcqcn_scheduler.ram0_fifo_8a91e8e4.hdl.mif                                                                                    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/dcqcn_scheduler.ram0_fifo_8a91e8e4.hdl.mif                               ;         ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 804       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 919       ;
;     -- 7 input functions                    ; 19        ;
;     -- 6 input functions                    ; 507       ;
;     -- 5 input functions                    ; 29        ;
;     -- 4 input functions                    ; 56        ;
;     -- <=3 input functions                  ; 308       ;
;                                             ;           ;
; Dedicated logic registers                   ; 992       ;
;                                             ;           ;
; I/O pins                                    ; 51        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 23462032  ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2460      ;
; Total fan-out                               ; 51092     ;
; Average fan-out                             ; 14.68     ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                           ; Entity Name             ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |Scheduler_pipeline_top                          ; 919 (1)             ; 992 (0)                   ; 23462032          ; 0          ; 51   ; 0            ; |Scheduler_pipeline_top                                                                                                                                                                                       ; Scheduler_pipeline_top  ; work         ;
;    |Rate_RAM_2_PORT:Rate_ram_inst|               ; 0 (0)               ; 8 (0)                     ; 4456448           ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|Rate_RAM_2_PORT:Rate_ram_inst                                                                                                                                                         ; Rate_RAM_2_PORT         ; work         ;
;       |altsyncram:altsyncram_component|          ; 0 (0)               ; 8 (0)                     ; 4456448           ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|Rate_RAM_2_PORT:Rate_ram_inst|altsyncram:altsyncram_component                                                                                                                         ; altsyncram              ; work         ;
;          |altsyncram_9l54:auto_generated|        ; 0 (0)               ; 8 (8)                     ; 4456448           ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|Rate_RAM_2_PORT:Rate_ram_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated                                                                                          ; altsyncram_9l54         ; work         ;
;    |scheduler_pipeline_main:scheduler_inst|      ; 918 (547)           ; 984 (710)                 ; 19005584          ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst                                                                                                                                                ; scheduler_pipeline_main ; work         ;
;       |Calendar:calendar_inst|                   ; 146 (42)            ; 146 (109)                 ; 2490368           ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst                                                                                                                         ; Calendar                ; work         ;
;          |Calendar_RAM_2_PORT:Calendar_ram_inst| ; 73 (0)              ; 12 (0)                    ; 2490368           ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst                                                                                   ; Calendar_RAM_2_PORT     ; work         ;
;             |altsyncram:altsyncram_component|    ; 73 (0)              ; 12 (0)                    ; 2490368           ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component                                                   ; altsyncram              ; work         ;
;                |altsyncram_1l54:auto_generated|  ; 73 (0)              ; 12 (12)                   ; 2490368           ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component|altsyncram_1l54:auto_generated                    ; altsyncram_1l54         ; work         ;
;                   |decode_fma:decode2|           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component|altsyncram_1l54:auto_generated|decode_fma:decode2 ; decode_fma              ; work         ;
;                   |decode_fma:decode3|           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component|altsyncram_1l54:auto_generated|decode_fma:decode3 ; decode_fma              ; work         ;
;                   |mux_hib:mux5|                 ; 57 (57)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component|altsyncram_1l54:auto_generated|mux_hib:mux5       ; mux_hib                 ; work         ;
;          |Calendar_cnt:Calendar_cnt_inst|        ; 31 (31)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_cnt:Calendar_cnt_inst                                                                                          ; Calendar_cnt            ; work         ;
;       |Flow_RAM_2_PORT:Flow_ram_inst|            ; 141 (0)             ; 8 (0)                     ; 16515072          ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst                                                                                                                  ; Flow_RAM_2_PORT         ; work         ;
;          |altsyncram:altsyncram_component|       ; 141 (0)             ; 8 (0)                     ; 16515072          ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component                                                                                  ; altsyncram              ; work         ;
;             |altsyncram_ll54:auto_generated|     ; 141 (0)             ; 8 (8)                     ; 16515072          ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated                                                   ; altsyncram_ll54         ; work         ;
;                |decode_vna:decode3|              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|decode_vna:decode3                                ; decode_vna              ; work         ;
;                |mux_5kb:mux4|                    ; 125 (125)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|mux_5kb:mux4                                      ; mux_5kb                 ; work         ;
;       |fifo:fifo_inst|                           ; 84 (84)             ; 120 (120)                 ; 144               ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst                                                                                                                                 ; fifo                    ; work         ;
;          |altsyncram:fifo_mem_rtl_0|             ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|altsyncram:fifo_mem_rtl_0                                                                                                       ; altsyncram              ; work         ;
;             |altsyncram_fh02:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|altsyncram:fifo_mem_rtl_0|altsyncram_fh02:auto_generated                                                                        ; altsyncram_fh02         ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+----------+-----------------------------------------------+
; Name                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size     ; MIF                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+----------+-----------------------------------------------+
; Rate_RAM_2_PORT:Rate_ram_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; True Dual Port   ; 262144       ; 17           ; 262144       ; 17           ; 4456448  ; None                                          ;
; scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component|altsyncram_1l54:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 131072       ; 19           ; 131072       ; 19           ; 2490368  ; None                                          ;
; scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ALTSYNCRAM                                ; AUTO ; True Dual Port   ; 262144       ; 68           ; 262144       ; 68           ; 17825792 ; None                                          ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|altsyncram:fifo_mem_rtl_0|altsyncram_fh02:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 4            ; 36           ; 4            ; 36           ; 144      ; db/dcqcn_scheduler.ram0_fifo_8a91e8e4.hdl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                             ; IP Include File                     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |Scheduler_pipeline_top|Rate_RAM_2_PORT:Rate_ram_inst                                                                       ; ../../../../Rate_RAM_2_PORT.vhd     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst ; ../../../../Calendar_RAM_2_PORT.vhd ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst                                ; ../../../../Flow_RAM_2_PORT.vhd     ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                           ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Register name                                                                    ; Reason for Removal                                                                        ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; scheduler_pipeline_main:scheduler_inst|flow_mem_dia[0..67]                       ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_dia[0..16]                       ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].active_flag                   ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[0..23]                 ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[0..16]               ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[0..18]              ; Stuck at VCC due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].active_flag                   ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[0..23]                 ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[0..16]               ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[0..18]              ; Stuck at VCC due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].active_flag                   ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[0..23]                 ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[0..16]               ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[0..18]              ; Stuck at VCC due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].active_flag                   ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[0..23]                 ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[0..16]               ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[0..18]              ; Stuck at VCC due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[19..23]                      ; Lost fanout                                                                               ;
; scheduler_pipeline_main:scheduler_inst|fifo_pop_en                               ; Merged with scheduler_pipeline_main:scheduler_inst|popped_flag                            ;
; scheduler_pipeline_main:scheduler_inst|fifo_access[0]                            ; Merged with scheduler_pipeline_main:scheduler_inst|popped_flag                            ;
; scheduler_pipeline_main:scheduler_inst|qp_reg[20..23]                            ; Merged with scheduler_pipeline_main:scheduler_inst|qp_reg[19]                             ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[16]                        ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[16]                     ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[15]                        ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[15]                     ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[14]                        ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[14]                     ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[17]                        ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[17]                     ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_wea                              ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_wea                           ;
; scheduler_pipeline_main:scheduler_inst|pipeline_valid[1]                         ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_ena                           ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_ena                              ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_ena                           ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[16]                          ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[16]                     ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_web                              ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_enb                           ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[0]                         ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[0]                      ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[1]                         ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[1]                      ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[2]                         ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[2]                      ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[3]                         ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[3]                      ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[4]                         ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[4]                      ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[5]                         ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[5]                      ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[6]                         ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[6]                      ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[7]                         ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[7]                      ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[8]                         ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[8]                      ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[9]                         ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[9]                      ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[10]                        ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[10]                     ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[11]                        ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[11]                     ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[12]                        ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[12]                     ;
; scheduler_pipeline_main:scheduler_inst|rate_mem_addra[13]                        ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addra[13]                     ;
; scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|cal_mem_wea        ; Merged with scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|cal_mem_ena     ;
; scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|cal_mem_enb        ; Merged with scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|advance_pipe[0] ;
; scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|cal_mem_web        ; Merged with scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|advance_pipe[0] ;
; scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|cal_mem_dib[1..18] ; Merged with scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|cal_mem_dib[0]  ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[15]                          ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[15]                     ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[14]                          ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[14]                     ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[17]                          ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[17]                     ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[0]                           ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[0]                      ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[1]                           ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[1]                      ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[2]                           ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[2]                      ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[3]                           ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[3]                      ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[4]                           ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[4]                      ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[5]                           ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[5]                      ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[6]                           ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[6]                      ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[7]                           ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[7]                      ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[8]                           ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[8]                      ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[9]                           ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[9]                      ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[10]                          ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[10]                     ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[11]                          ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[11]                     ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[12]                          ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[12]                     ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_dib[13]                          ; Merged with scheduler_pipeline_main:scheduler_inst|flow_mem_addrb[13]                     ;
; scheduler_pipeline_main:scheduler_inst|qp_reg[19]                                ; Stuck at GND due to stuck port data_in                                                    ;
; scheduler_pipeline_main:scheduler_inst|flow_mem_wea                              ; Stuck at GND due to stuck port data_in                                                    ;
; Total Number of Removed Registers = 403                                          ;                                                                                           ;
+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                      ;
+------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal        ; Registers Removed due to This Register                            ;
+------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+
; scheduler_pipeline_main:scheduler_inst|pipeline[1].active_flag   ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].active_flag,   ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].active_flag,   ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].active_flag    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[0]     ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[0],     ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[0],     ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[0]      ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[1]     ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[1],     ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[1],     ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[1]      ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[2]     ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[2],     ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[2],     ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[2]      ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[3]     ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[3],     ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[3],     ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[3]      ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[4]     ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[4],     ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[4],     ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[4]      ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[5]     ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[5],     ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[5],     ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[5]      ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[6]     ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[6],     ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[6],     ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[6]      ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[7]     ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[7],     ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[7],     ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[7]      ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[8]     ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[8],     ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[8],     ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[8]      ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[9]     ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[9],     ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[9],     ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[9]      ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[10]    ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[10],    ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[10],    ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[10]     ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[11]    ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[11],    ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[11],    ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[11]     ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[12]    ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[12],    ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[12],    ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[12]     ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[13]    ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[13],    ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[13],    ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[13]     ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[14]    ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[14],    ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[14],    ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[14]     ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[15]    ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[15],    ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[15],    ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[15]     ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[16]    ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[16],    ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[16],    ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[16]     ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[17]    ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[17],    ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[17],    ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[17]     ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[18]    ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[18],    ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[18],    ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[18]     ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[19]    ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[19],    ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[19],    ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[19]     ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[20]    ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[20],    ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[20],    ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[20]     ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[21]    ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[21],    ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[21],    ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[21]     ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[22]    ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[22],    ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[22],    ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[22]     ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].seq_nr[23]    ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].seq_nr[23],    ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].seq_nr[23],    ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].seq_nr[23]     ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[0]   ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[0],   ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[0],   ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[0]    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[1]   ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[1],   ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[1],   ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[1]    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[2]   ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[2],   ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[2],   ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[2]    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[3]   ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[3],   ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[3],   ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[3]    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[4]   ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[4],   ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[4],   ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[4]    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[5]   ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[5],   ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[5],   ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[5]    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[6]   ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[6],   ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[6],   ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[6]    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[7]   ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[7],   ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[7],   ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[7]    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[8]   ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[8],   ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[8],   ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[8]    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[9]   ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[9],   ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[9],   ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[9]    ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[10]  ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[10],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[10],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[10]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[11]  ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[11],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[11],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[11]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[12]  ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[12],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[12],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[12]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[13]  ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[13],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[13],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[13]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[14]  ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[14],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[14],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[14]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[15]  ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[15],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[15],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[15]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].cur_rate[16]  ; Stuck at GND              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_rate[16],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_rate[16],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_rate[16]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[0]  ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[0],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[0],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[0]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[1]  ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[1],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[1],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[1]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[2]  ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[2],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[2],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[2]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[3]  ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[3],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[3],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[3]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[4]  ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[4],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[4],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[4]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[5]  ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[5],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[5],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[5]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[6]  ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[6],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[6],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[6]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[7]  ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[7],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[7],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[7]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[8]  ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[8],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[8],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[8]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[9]  ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[9],  ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[9],  ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[9]   ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[10] ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[10], ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[10], ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[10]  ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[11] ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[11], ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[11], ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[11]  ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[12] ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[12], ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[12], ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[12]  ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[13] ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[13], ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[13], ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[13]  ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[14] ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[14], ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[14], ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[14]  ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[15] ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[15], ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[15], ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[15]  ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[16] ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[16], ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[16], ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[16]  ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[17] ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[17], ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[17], ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[17]  ;
; scheduler_pipeline_main:scheduler_inst|pipeline[1].next_addr[18] ; Stuck at VCC              ; scheduler_pipeline_main:scheduler_inst|pipeline[2].next_addr[18], ;
;                                                                  ; due to stuck port data_in ; scheduler_pipeline_main:scheduler_inst|pipeline[3].next_addr[18], ;
;                                                                  ;                           ; scheduler_pipeline_main:scheduler_inst|pipeline[4].next_addr[18]  ;
+------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 992   ;
; Number of registers using Synchronous Clear  ; 331   ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 317   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------+
; Inverted Register Statistics                                               ;
+------------------------------------------------------------------+---------+
; Inverted Register                                                ; Fan out ;
+------------------------------------------------------------------+---------+
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[0]   ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[1]   ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[2]   ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[3]   ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[4]   ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[5]   ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[6]   ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[7]   ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[8]   ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[9]   ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[10]  ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[11]  ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[12]  ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[13]  ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[14]  ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[15]  ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[16]  ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[17]  ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[18]  ; 3       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[0]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[1]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[2]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[3]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[4]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[5]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[6]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[7]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[8]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[9]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[10]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[11]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[12]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[13]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[14]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[15]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[16]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[17]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[4].cur_addr[18]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[0]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[1]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[2]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[3]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[4]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[5]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[6]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[7]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[8]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[9]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[10]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[11]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[12]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[13]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[14]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[15]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[16]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[17]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[3].cur_addr[18]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_addr[0]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[16] ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[17] ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[15] ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[14] ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[0]   ; 2       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[1]   ; 2       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[2]   ; 2       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[3]   ; 2       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[4]   ; 2       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[5]   ; 2       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[6]   ; 2       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[7]   ; 2       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[8]   ; 2       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[9]   ; 2       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[10]  ; 2       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[11]  ; 2       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[12]  ; 2       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[13]  ; 2       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[0]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[1]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[2]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[3]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[4]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[5]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[6]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[7]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[8]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[9]  ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[10] ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[11] ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[12] ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[10].cur_addr[13] ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_addr[1]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_addr[2]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_addr[3]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_addr[4]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_addr[5]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_addr[6]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_addr[7]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_addr[8]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_addr[9]   ; 1       ;
; scheduler_pipeline_main:scheduler_inst|pipeline[2].cur_addr[10]  ; 1       ;
; Total number of inverted registers = 284*                        ;         ;
+------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                             ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register Name                                                                   ; RAM Name                                                             ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------+
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[0]  ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[1]  ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[2]  ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[3]  ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[4]  ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[5]  ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[6]  ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[7]  ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[8]  ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[9]  ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[10] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[11] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[12] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[13] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[14] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[15] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[16] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[17] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[18] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[19] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[20] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[21] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[22] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[23] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[24] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[25] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[26] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[27] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[28] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[29] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[30] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[31] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[32] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[33] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[34] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[35] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[36] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[37] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[38] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[39] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[40] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[41] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[42] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[43] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[44] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[45] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[46] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[47] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[48] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[49] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[50] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[51] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[52] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[53] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[54] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[55] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[56] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[57] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[58] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[59] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[60] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[61] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[62] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[63] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[64] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[65] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[66] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[67] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[68] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[69] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[70] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[71] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[72] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[73] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[74] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[75] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0_bypass[76] ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0 ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|wr_ptr[0]                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|flow_mem_addra[0]                                                                                                                                             ;
; 3:1                ; 44 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|flow_mem_dib[48]                                                                                                                                              ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|cal_mem_addra[9]                                                                                                                       ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|cal_mem_addrb[0]                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_cnt:Calendar_cnt_inst|interval_counter[5]                                                                                     ;
; 4:1                ; 43 bits   ; 86 LEs        ; 43 LEs               ; 43 LEs                 ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|qp_reg[6]                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_count[1]                                                                                                                                  ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_cnt:Calendar_cnt_inst|slot_counter[8]                                                                                         ;
; 10:1               ; 19 bits   ; 114 LEs       ; 95 LEs               ; 19 LEs                 ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|flow_mem_dib[41]                                                                                                                                              ;
; 17:1               ; 17 bits   ; 187 LEs       ; 170 LEs              ; 17 LEs                 ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_rate[16]                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|pipeline[0].cur_addr[15]                                                                                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|cal_mem_dia[15]                                                                                                                        ;
; 17:1               ; 19 bits   ; 209 LEs       ; 209 LEs              ; 0 LEs                  ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|pipeline[5].next_addr[15]                                                                                                                                     ;
; 17:1               ; 19 bits   ; 209 LEs       ; 209 LEs              ; 0 LEs                  ; Yes        ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|pipeline[5].cur_addr[17]                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|rd_ptr                                                                                                                                         ;
; 8:1                ; 19 bits   ; 95 LEs        ; 95 LEs               ; 0 LEs                  ; No         ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component|altsyncram_1l54:auto_generated|mux_hib:mux5|l3_w7_n0_mux_dataout ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |Scheduler_pipeline_top|scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|mux_5kb:mux4|l4_w66_n0_mux_dataout                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component|altsyncram_1l54:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for Rate_RAM_2_PORT:Rate_ram_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|altsyncram:fifo_mem_rtl_0|altsyncram_fh02:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                  ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                               ;
; WIDTH_A                            ; 68                   ; Signed Integer                                                                        ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                                                                        ;
; NUMWORDS_A                         ; 262144               ; Signed Integer                                                                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_B                            ; 68                   ; Signed Integer                                                                        ;
; WIDTHAD_B                          ; 18                   ; Signed Integer                                                                        ;
; NUMWORDS_B                         ; 262144               ; Signed Integer                                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                        ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_ll54      ; Untyped                                                                               ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                              ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                              ;
; WIDTH_A                            ; 19                   ; Signed Integer                                                                                                       ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                                                                                                       ;
; NUMWORDS_A                         ; 131072               ; Signed Integer                                                                                                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                              ;
; WIDTH_B                            ; 19                   ; Signed Integer                                                                                                       ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                                                                                                       ;
; NUMWORDS_B                         ; 131072               ; Signed Integer                                                                                                       ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                       ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_1l54      ; Untyped                                                                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; data_width     ; 36    ; Signed Integer                                                            ;
; addr_width     ; 2     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Rate_RAM_2_PORT:Rate_ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                           ;
+------------------------------------+----------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                        ;
; WIDTH_A                            ; 17                   ; Signed Integer                                 ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                                 ;
; NUMWORDS_A                         ; 262144               ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                        ;
; WIDTH_B                            ; 17                   ; Signed Integer                                 ;
; WIDTHAD_B                          ; 18                   ; Signed Integer                                 ;
; NUMWORDS_B                         ; 262144               ; Signed Integer                                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                 ;
; DEVICE_FAMILY                      ; Stratix V            ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_9l54      ; Untyped                                        ;
+------------------------------------+----------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|altsyncram:fifo_mem_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                        ;
+------------------------------------+-----------------------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                     ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                     ;
; WIDTH_A                            ; 36                                            ; Untyped                                     ;
; WIDTHAD_A                          ; 2                                             ; Untyped                                     ;
; NUMWORDS_A                         ; 4                                             ; Untyped                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                     ;
; WIDTH_B                            ; 36                                            ; Untyped                                     ;
; WIDTHAD_B                          ; 2                                             ; Untyped                                     ;
; NUMWORDS_B                         ; 4                                             ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                     ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                     ;
; INIT_FILE                          ; db/dcqcn_scheduler.ram0_fifo_8a91e8e4.hdl.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                     ;
; DEVICE_FAMILY                      ; Stratix V                                     ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_fh02                               ; Untyped                                     ;
+------------------------------------+-----------------------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                   ;
; Entity Instance                           ; scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component                                ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 68                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 262144                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                              ;
;     -- WIDTH_B                            ; 68                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 262144                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                            ;
; Entity Instance                           ; scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 19                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 131072                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                              ;
;     -- WIDTH_B                            ; 19                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 131072                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                            ;
; Entity Instance                           ; Rate_RAM_2_PORT:Rate_ram_inst|altsyncram:altsyncram_component                                                                       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                     ;
;     -- WIDTH_A                            ; 17                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 262144                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                              ;
;     -- WIDTH_B                            ; 17                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 262144                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                            ;
; Entity Instance                           ; scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|altsyncram:fifo_mem_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 36                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                        ;
;     -- WIDTH_B                            ; 36                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Rate_RAM_2_PORT:Rate_ram_inst"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; address_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; data_b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; rden_b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst"                      ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; q_a[23..19] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_b         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 51                          ;
; stratixv_ff           ; 992                         ;
;     ENA               ; 141                         ;
;     ENA SCLR          ; 176                         ;
;     SCLR              ; 154                         ;
;     SCLR SLD          ; 1                           ;
;     plain             ; 520                         ;
; stratixv_lcell_comb   ; 919                         ;
;     arith             ; 65                          ;
;         1 data inputs ; 48                          ;
;         2 data inputs ; 17                          ;
;     extend            ; 19                          ;
;         7 data inputs ; 19                          ;
;     normal            ; 835                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 95                          ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 79                          ;
;         4 data inputs ; 56                          ;
;         5 data inputs ; 29                          ;
;         6 data inputs ; 507                         ;
; stratixv_ram_block    ; 1468                        ;
;                       ;                             ;
; Max LUT depth         ; 5.30                        ;
; Average LUT depth     ; 2.22                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Fri Aug 01 18:04:43 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dcqcn_scheduler -c dcqcn_scheduler
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/rate_ram_2_port.vhd
    Info (12022): Found design unit 1: rate_ram_2_port-SYN File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Rate_RAM_2_PORT.vhd Line: 61
    Info (12023): Found entity 1: Rate_RAM_2_PORT File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Rate_RAM_2_PORT.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/flow_ram_2_port.vhd
    Info (12022): Found design unit 1: flow_ram_2_port-SYN File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd Line: 61
    Info (12023): Found entity 1: Flow_RAM_2_PORT File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/calendar_ram_2_port.vhd
    Info (12022): Found design unit 1: calendar_ram_2_port-SYN File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Calendar_RAM_2_PORT.vhd Line: 61
    Info (12023): Found entity 1: Calendar_RAM_2_PORT File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Calendar_RAM_2_PORT.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/scheduler_pipeline_top.vhd
    Info (12022): Found design unit 1: Scheduler_pipeline_top-rtl File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd Line: 17
    Info (12023): Found entity 1: Scheduler_pipeline_top File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/scheduler_pipeline.vhd
    Info (12022): Found design unit 1: scheduler_pipeline_main-rtl File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd Line: 45
    Info (12023): Found entity 1: scheduler_pipeline_main File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/fifo_generic.vhd
    Info (12022): Found design unit 1: fifo-rtl File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Fifo_generic.vhd Line: 25
    Info (12023): Found entity 1: fifo File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Fifo_generic.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/constants_pkg.vhd
    Info (12022): Found design unit 1: constants_pkg File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Constants_pkg.vhd Line: 6
    Info (12022): Found design unit 2: constants_pkg-body File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Constants_pkg.vhd Line: 143
Info (12021): Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/calendar_cnt.vhd
    Info (12022): Found design unit 1: Calendar_cnt-rtl File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar_cnt.vhd Line: 23
    Info (12023): Found entity 1: Calendar_cnt File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar_cnt.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /users/jaro/desktop/git-projects/dcqcn_model/hardware_models/quartus/scheduler/dcqcn_scheduler_restored/users/jaro/desktop/git-projects/dcqcn_model/hardware_scheduler/rtl/scheduler/quartus_version/calendar.vhd
    Info (12022): Found design unit 1: Calendar-rtl File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar.vhd Line: 28
    Info (12023): Found entity 1: Calendar File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar.vhd Line: 14
Info (12127): Elaborating entity "Scheduler_pipeline_top" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at Scheduler_pipeline_top.vhd(27): used explicit default value for signal "rate_mem_enb" because signal was never assigned a value File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd Line: 27
Warning (10540): VHDL Signal Declaration warning at Scheduler_pipeline_top.vhd(28): used explicit default value for signal "rate_mem_web" because signal was never assigned a value File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd Line: 28
Warning (10540): VHDL Signal Declaration warning at Scheduler_pipeline_top.vhd(29): used explicit default value for signal "rate_mem_addrb" because signal was never assigned a value File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd Line: 29
Warning (10540): VHDL Signal Declaration warning at Scheduler_pipeline_top.vhd(30): used explicit default value for signal "rate_mem_dib" because signal was never assigned a value File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at Scheduler_pipeline_top.vhd(31): object "rate_mem_dob" assigned a value but never read File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd Line: 31
Info (12128): Elaborating entity "scheduler_pipeline_main" for hierarchy "scheduler_pipeline_main:scheduler_inst" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd Line: 67
Warning (10036): Verilog HDL or VHDL warning at Scheduler_pipeline.vhd(140): object "flow_mem_dob" assigned a value but never read File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd Line: 140
Warning (10036): Verilog HDL or VHDL warning at Scheduler_pipeline.vhd(157): object "fifo_full" assigned a value but never read File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd Line: 157
Info (12128): Elaborating entity "Flow_RAM_2_PORT" for hierarchy "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd Line: 188
Info (12128): Elaborating entity "altsyncram" for hierarchy "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd Line: 70
Info (12130): Elaborated megafunction instantiation "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd Line: 70
Info (12133): Instantiated megafunction "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Flow_RAM_2_PORT.vhd Line: 70
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "262144"
    Info (12134): Parameter "numwords_b" = "262144"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "68"
    Info (12134): Parameter "width_b" = "68"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "widthad_b" = "18"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ll54.tdf
    Info (12023): Found entity 1: altsyncram_ll54 File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ll54" for hierarchy "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated" File: c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vna.tdf
    Info (12023): Found entity 1: decode_vna File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/decode_vna.tdf Line: 23
Info (12128): Elaborating entity "decode_vna" for hierarchy "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|decode_vna:decode2" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5kb.tdf
    Info (12023): Found entity 1: mux_5kb File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/mux_5kb.tdf Line: 23
Info (12128): Elaborating entity "mux_5kb" for hierarchy "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|mux_5kb:mux4" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 53
Info (12128): Elaborating entity "Calendar" for hierarchy "scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd Line: 203
Info (12128): Elaborating entity "Calendar_cnt" for hierarchy "scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_cnt:Calendar_cnt_inst" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar.vhd Line: 77
Info (12128): Elaborating entity "Calendar_RAM_2_PORT" for hierarchy "scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Calendar.vhd Line: 86
Info (12128): Elaborating entity "altsyncram" for hierarchy "scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Calendar_RAM_2_PORT.vhd Line: 70
Info (12130): Elaborated megafunction instantiation "scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Calendar_RAM_2_PORT.vhd Line: 70
Info (12133): Instantiated megafunction "scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Calendar_RAM_2_PORT.vhd Line: 70
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "131072"
    Info (12134): Parameter "numwords_b" = "131072"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "19"
    Info (12134): Parameter "width_b" = "19"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "17"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1l54.tdf
    Info (12023): Found entity 1: altsyncram_1l54 File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_1l54.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_1l54" for hierarchy "scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component|altsyncram_1l54:auto_generated" File: c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_fma.tdf
    Info (12023): Found entity 1: decode_fma File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/decode_fma.tdf Line: 23
Info (12128): Elaborating entity "decode_fma" for hierarchy "scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component|altsyncram_1l54:auto_generated|decode_fma:decode2" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_1l54.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/mux_hib.tdf Line: 23
Info (12128): Elaborating entity "mux_hib" for hierarchy "scheduler_pipeline_main:scheduler_inst|Calendar:calendar_inst|Calendar_RAM_2_PORT:Calendar_ram_inst|altsyncram:altsyncram_component|altsyncram_1l54:auto_generated|mux_hib:mux4" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_1l54.tdf Line: 53
Info (12128): Elaborating entity "fifo" for hierarchy "scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline.vhd Line: 216
Info (12128): Elaborating entity "Rate_RAM_2_PORT" for hierarchy "Rate_RAM_2_PORT:Rate_ram_inst" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd Line: 82
Info (12128): Elaborating entity "altsyncram" for hierarchy "Rate_RAM_2_PORT:Rate_ram_inst|altsyncram:altsyncram_component" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Rate_RAM_2_PORT.vhd Line: 70
Info (12130): Elaborated megafunction instantiation "Rate_RAM_2_PORT:Rate_ram_inst|altsyncram:altsyncram_component" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Rate_RAM_2_PORT.vhd Line: 70
Info (12133): Instantiated megafunction "Rate_RAM_2_PORT:Rate_ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/Rate_RAM_2_PORT.vhd Line: 70
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "262144"
    Info (12134): Parameter "numwords_b" = "262144"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "17"
    Info (12134): Parameter "width_b" = "17"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "widthad_b" = "18"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9l54.tdf
    Info (12023): Found entity 1: altsyncram_9l54 File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_9l54.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_9l54" for hierarchy "Rate_RAM_2_PORT:Rate_ram_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated" File: c:/intelfpga_standard/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vjb.tdf
    Info (12023): Found entity 1: mux_vjb File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/mux_vjb.tdf Line: 23
Info (12128): Elaborating entity "mux_vjb" for hierarchy "Rate_RAM_2_PORT:Rate_ram_inst|altsyncram:altsyncram_component|altsyncram_9l54:auto_generated|mux_vjb:mux4" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_9l54.tdf Line: 53
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a19" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 739
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a20" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 775
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a21" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 811
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a22" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 847
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a23" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 883
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a87" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 3187
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a88" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 3223
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a89" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 3259
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a90" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 3295
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a91" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 3331
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a155" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 5635
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a156" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 5671
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a157" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 5707
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a158" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 5743
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a159" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 5779
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a223" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 8083
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a224" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 8119
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a225" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 8155
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a226" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 8191
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a227" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 8227
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a291" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 10531
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a292" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 10567
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a293" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 10603
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a294" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 10639
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a295" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 10675
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a359" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 12979
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a360" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 13015
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a361" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 13051
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a362" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 13087
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a363" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 13123
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a427" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 15427
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a428" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 15463
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a429" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 15499
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a430" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 15535
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a431" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 15571
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a495" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 17875
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a496" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 17911
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a497" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 17947
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a498" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 17983
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a499" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 18019
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a563" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 20323
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a564" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 20359
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a565" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 20395
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a566" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 20431
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a567" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 20467
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a631" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 22771
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a632" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 22807
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a633" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 22843
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a634" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 22879
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a635" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 22915
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a699" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 25219
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a700" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 25255
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a701" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 25291
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a702" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 25327
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a703" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 25363
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a767" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 27667
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a768" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 27703
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a769" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 27739
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a770" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 27775
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a771" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 27811
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a835" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 30115
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a836" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 30151
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a837" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 30187
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a838" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 30223
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a839" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 30259
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a903" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 32563
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a904" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 32599
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a905" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 32635
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a906" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 32671
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a907" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 32707
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a971" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 35011
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a972" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 35047
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a973" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 35083
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a974" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 35119
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a975" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 35155
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a1039" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 37459
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a1040" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 37495
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a1041" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 37531
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a1042" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 37567
        Warning (14320): Synthesized away node "scheduler_pipeline_main:scheduler_inst|Flow_RAM_2_PORT:Flow_ram_inst|altsyncram:altsyncram_component|altsyncram_ll54:auto_generated|ram_block1a1043" File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_ll54.tdf Line: 37603
Info (286030): Timing-Driven Synthesis is running
Warning (276020): Inferred RAM node "scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|fifo_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 36
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 36
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/dcqcn_scheduler.ram0_fifo_8a91e8e4.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|altsyncram:fifo_mem_rtl_0"
Info (12133): Instantiated megafunction "scheduler_pipeline_main:scheduler_inst|fifo:fifo_inst|altsyncram:fifo_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "36"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "36"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/dcqcn_scheduler.ram0_fifo_8a91e8e4.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fh02.tdf
    Info (12023): Found entity 1: altsyncram_fh02 File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/intelFPGA_standard/projects/dcqcn_scheduler/db/altsyncram_fh02.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "qp_out[19]" is stuck at GND File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd Line: 10
    Warning (13410): Pin "qp_out[20]" is stuck at GND File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd Line: 10
    Warning (13410): Pin "qp_out[21]" is stuck at GND File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd Line: 10
    Warning (13410): Pin "qp_out[22]" is stuck at GND File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd Line: 10
    Warning (13410): Pin "qp_out[23]" is stuck at GND File: C:/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_models/Quartus/Scheduler/DCQCN_Scheduler_restored/Users/jaro/Desktop/git-projects/DCQCN_model/hardware_scheduler/rtl/Scheduler/Quartus_version/Scheduler_pipeline_top.vhd Line: 10
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3100 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 1581 logic cells
    Info (21064): Implemented 1468 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings
    Info: Peak virtual memory: 5016 megabytes
    Info: Processing ended: Fri Aug 01 18:05:09 2025
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:33


