From 25cd79c7fb4cbe74e003972c0ebba2ce42a49244 Mon Sep 17 00:00:00 2001
From: Mikhail Anikin <mikhail.anikin@solid-run.com>
Date: Thu, 3 Aug 2023 11:01:09 +0300
Subject: [PATCH] Move M.2 PCIe reset from M.2 rfkill to PCIe node

---
 .../boot/dts/freescale/imx8mp-hummingboard-pulse.dts     | 9 ++++-----
 1 file changed, 4 insertions(+), 5 deletions(-)

diff --git a/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-pulse.dts b/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-pulse.dts
index eb46031b3965..b8dbc35d9bc7 100644
--- a/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-pulse.dts
+++ b/arch/arm64/boot/dts/freescale/imx8mp-hummingboard-pulse.dts
@@ -104,14 +104,14 @@ reg_vdd_1v8: regulator-vdd-1v8 {
 		regulator-always-on;
 	};
 
+// Enable this node for M.2 LTE modem rfkill support
 	rfkill_m2_wdis {
 		compatible = "rfkill-gpio";
 		pinctrl-names = "default";
 		pinctrl-0 = <&pinctrl_m2_rfkill>;
 		rfkill-name = "m2_wdis";
 		rfkill-type = <5>;
-		reset-gpio = <&gpio1 6 GPIO_ACTIVE_HIGH>;
-		shutdown-gpio = <&gpio1 13 GPIO_ACTIVE_HIGH>;
+		shutdown-gpio = <&gpio1 6 GPIO_ACTIVE_HIGH>;
 		status = "okay";
 	};
 
@@ -383,7 +383,7 @@ dsim_to_adv7535: endpoint {
 &pcie{
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_pcie>;
-	reset-gpio = <&gpio4 28 GPIO_ACTIVE_LOW>;
+	reset-gpio = <&gpio1 13 GPIO_ACTIVE_LOW>;
 	ext_osc = <0>;
 	clocks = <&clk IMX8MP_CLK_HSIO_ROOT>,
 		 <&clk IMX8MP_CLK_PCIE_AUX>,
@@ -552,7 +552,6 @@ MX8MP_IOMUXC_NAND_DATA03__FLEXSPI_A_DATA03	0x82
 	pinctrl_m2_rfkill: m2_rfkill_grp {
 		fsl,pins = <
 			MX8MP_IOMUXC_GPIO1_IO06__GPIO1_IO06		0x19
-			MX8MP_IOMUXC_GPIO1_IO13__GPIO1_IO13		0x19
 		>;
 	};
 
@@ -583,7 +582,7 @@ MX8MP_IOMUXC_GPIO1_IO08__GPIO1_IO08		0x16
 
         pinctrl_pcie: pciegrp {
                 fsl,pins = <
-                        MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28		0x41/*pcie reset*/
+						MX8MP_IOMUXC_GPIO1_IO13__GPIO1_IO13		0x19
                 >;
         };
 
-- 
2.41.0

