INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_3/lab1_3.srcs/sources_1/new/bit3_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit3_add_sub
INFO: [VRFC 10-2458] undeclared symbol C_OUT_2, assumed default net type wire [D:/data/logic_design_lab/labs/lab1/lab1_3/lab1_3.srcs/sources_1/new/bit3_add_sub.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_3/lab1_3.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_3/lab1_3.srcs/sources_1/new/lab1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_3
INFO: [VRFC 10-2458] undeclared symbol minus, assumed default net type wire [D:/data/logic_design_lab/labs/lab1/lab1_3/lab1_3.srcs/sources_1/new/lab1_3.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_3/lab1_3.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_3/lab1_3.srcs/sim_1/new/lab1_3_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_3_test
