// Seed: 249013556
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input wand id_2,
    input wand id_3,
    input wire id_4
);
  bit  id_6;
  wire id_7;
  parameter id_8 = -1 || id_3;
  always id_6 <= -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    id_5,
    output tri1 id_1,
    input supply0 id_2,
    input supply0 id_3
);
  wire id_6;
  assign id_0 = id_2;
  assign id_1 = id_5[1];
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_3,
      id_2
  );
  logic [7:0] id_7, id_8 = id_5;
endmodule
