// Seed: 2078805044
module module_0;
  logic [7:0] id_1 = id_1[1];
endmodule
module module_1;
  parameter id_1 = -1, id_2 = id_1 < "" & -1, id_3 = 1'b0, id_4 = id_4;
  module_0 modCall_1 ();
  integer id_5;
  assign {(-1)} = -1;
  assign id_5   = 1;
  wire id_7, id_8;
endmodule
module module_2 (
    input  wire  id_0,
    input  uwire id_1,
    output tri0  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    output uwire id_5,
    input  uwire id_6,
    output uwire id_7
);
  assign id_5 = 1;
  parameter id_9 = ~1;
  wire id_10, id_11;
  id_12(
      (id_2), id_5
  );
  assign id_5 = id_3;
  assign id_7 = -1;
  module_0 modCall_1 ();
  wire id_13;
endmodule
