I 000046 55 1246          1611157311220 behav
(_unit VHDL (tff 0 4 (behav 0 9 ))
	(_version v147)
	(_time 1611157311221 2021.01.20 07:41:51)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7b7c7c7a2f2c296c7e796d212c)
	(_entity
		(_time 1611157232091)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event)(_lastevent))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(4)(0)))))
			(line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((q)(temp)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000046 55 1246          1611157313094 behav
(_unit VHDL (tff 0 4 (behav 0 9 ))
	(_version v147)
	(_time 1611157313095 2021.01.20 07:41:53)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cec99b9b9d999cd9cbccd89499)
	(_entity
		(_time 1611157232091)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in )(_event)(_lastevent))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(4)(0)))))
			(line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((q)(temp)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000049 55 1024          1611160728713 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611160728714 2021.01.20 08:38:48)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 07035a0005515b115352125c5e)
	(_entity
		(_time 1611160716492)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal sel ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 1029          1611160981093 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611160981094 2021.01.20 08:43:01)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ded8888d8e8882c88a8acb8587)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 1029          1611161118533 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611161118534 2021.01.20 08:45:18)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cccbca989a9a90da989fd99795)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000051 55 1351          1611161429097 structural
(_unit VHDL (r_cnt 0 5 (structural 0 12 ))
	(_version v147)
	(_time 1611161429098 2021.01.20 08:50:29)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code eebde4beedb9b9f8baeefab5bd)
	(_entity
		(_time 1611161131503)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 3109          1611162395298 structural
(_unit VHDL (r_cnt 0 5 (structural 0 12 ))
	(_version v147)
	(_time 1611162395299 2021.01.20 09:06:35)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 29272c2e767e7e3f7d7d3d727a)
	(_entity
		(_time 1611161131503)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation s0 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 28 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 3109          1611162397602 structural
(_unit VHDL (r_cnt 0 5 (structural 0 12 ))
	(_version v147)
	(_time 1611162397603 2021.01.20 09:06:37)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 22742025767575347676367971)
	(_entity
		(_time 1611161131503)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation s0 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 28 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 4142          1611162907808 structural
(_unit VHDL (r_cnt 0 5 (structural 0 12 ))
	(_version v147)
	(_time 1611162907809 2021.01.20 09:15:07)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 1d1c16191f4a4a0b4a1a09464e)
	(_entity
		(_time 1611161131503)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation s0 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 28 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 29 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 30 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 31 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 32 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000051 55 4142          1611162910892 structural
(_unit VHDL (r_cnt 0 5 (structural 0 12 ))
	(_version v147)
	(_time 1611162910893 2021.01.20 09:15:10)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 33333435666464256434276860)
	(_entity
		(_time 1611161131503)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation s0 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 28 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 29 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 30 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 31 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 32 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611162922084 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611162922085 2021.01.20 09:15:22)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e6b1b2b4e5b0baf0b2b5f3bdbf)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000056 55 2383          1611163290764 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611163290765 2021.01.20 09:21:30)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 06050503565151105004125f01)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 403 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 56 (r_cnt_tb))
	(_version v147)
	(_time 1611163290769 2021.01.20 09:21:30)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 16151311154041011217044c42)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000051 55 4142          1611163586466 structural
(_unit VHDL (r_cnt 0 5 (structural 0 12 ))
	(_version v147)
	(_time 1611163586467 2021.01.20 09:26:26)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 1d491b191f4a4a0b4a1a09464e)
	(_entity
		(_time 1611161131503)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation s0 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 28 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 29 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 30 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 31 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 32 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000046 55 1226          1611164148941 behav
(_unit VHDL (tff 0 4 (behav 0 9 ))
	(_version v147)
	(_time 1611164148942 2021.01.20 09:35:48)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 52505f51560500455750440805)
	(_entity
		(_time 1611157232091)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(4)(0)))))
			(line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((q)(temp)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000046 55 1226          1611164155535 behav
(_unit VHDL (tff 0 4 (behav 0 9 ))
	(_version v147)
	(_time 1611164155536 2021.01.20 09:35:55)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 14141313164346031116024e43)
	(_entity
		(_time 1611157232091)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(4)(0)))))
			(line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((q)(temp)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000046 55 1226          1611164286626 behav
(_unit VHDL (tff 0 4 (behav 0 9 ))
	(_version v147)
	(_time 1611164286627 2021.01.20 09:38:06)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 29292e2d267e7b3e2c2b3f737e)
	(_entity
		(_time 1611157232091)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(4)(0)))))
			(line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((q)(temp)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000056 55 2398          1611166267417 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611166267418 2021.01.20 10:11:07)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 97c1c69bc6c0c081c5c283ce90)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 126 (r_cnt_tb))
	(_version v147)
	(_time 1611166267421 2021.01.20 10:11:07)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 97c1c09895c1c080939685cdc3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1227          1611166347907 behav
(_unit VHDL (tff 0 4 (behav 0 10 ))
	(_version v147)
	(_time 1611166347908 2021.01.20 10:12:27)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0b59080d5f5c591c0e091d515c)
	(_entity
		(_time 1611157232091)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(4)(0)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((q)(temp)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000051 55 4142          1611166347988 structural
(_unit VHDL (r_cnt 0 5 (structural 0 12 ))
	(_version v147)
	(_time 1611166347989 2021.01.20 10:12:27)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 590b5c59060e0e4f0e5e4d020a)
	(_entity
		(_time 1611161131503)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation s0 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 28 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 29 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 30 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 31 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 32 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611166347995 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611166347996 2021.01.20 10:12:27)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 590a0a5b550f054f0d0a4c0200)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000056 55 2398          1611166348138 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611166348139 2021.01.20 10:12:28)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e5b7e0b5b6b2b2f3b7b0f1bce2)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 126 (r_cnt_tb))
	(_version v147)
	(_time 1611166348142 2021.01.20 10:12:28)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f5a7f6a5f5a3a2e2f1f4e7afa1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1227          1611166687861 behav
(_unit VHDL (tff 0 4 (behav 0 10 ))
	(_version v147)
	(_time 1611166687862 2021.01.20 10:18:07)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fcfafeaca9abaeebf9feeaa6ab)
	(_entity
		(_time 1611157232091)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(4)(0)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((q)(temp)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000051 55 4142          1611166687951 structural
(_unit VHDL (r_cnt 0 5 (structural 0 12 ))
	(_version v147)
	(_time 1611166687952 2021.01.20 10:18:07)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 4a4c4f4b4d1d1d5c1d4d5e1119)
	(_entity
		(_time 1611161131503)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation s0 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 28 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 29 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 30 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 31 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 32 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611166687957 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611166687958 2021.01.20 10:18:07)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 595e0a5b550f054f0d0a4c0200)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000056 55 2398          1611166688055 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611166688056 2021.01.20 10:18:08)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b7b1b2e0e6e0e0a1e5e2a3eeb0)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 126 (r_cnt_tb))
	(_version v147)
	(_time 1611166688059 2021.01.20 10:18:08)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b7b1b4e3b5e1e0a0b3b6a5ede3)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1227          1611167193604 behav
(_unit VHDL (tff 0 4 (behav 0 10 ))
	(_version v147)
	(_time 1611167193605 2021.01.20 10:26:33)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 82d6d38c86d5d095878094d8d5)
	(_entity
		(_time 1611157232091)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(4)(0)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((q)(temp)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000049 55 1029          1611167193692 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611167193693 2021.01.20 10:26:33)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e0b5e1b2e5b6bcf6b4b3f5bbb9)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000056 55 2398          1611167193771 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611167193772 2021.01.20 10:26:33)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2e7a7a292d7979387c7b3a7729)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 27 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 126 (r_cnt_tb))
	(_version v147)
	(_time 1611167193775 2021.01.20 10:26:33)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2e7a7c2a7e7879392a2f3c747a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000051 55 4156          1611167233054 structural
(_unit VHDL (r_cnt 0 5 (structural 0 12 ))
	(_version v147)
	(_time 1611167233055 2021.01.20 10:27:13)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9f9e95939fc8c889c8988bc4cc)
	(_entity
		(_time 1611167233052)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation s0 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 28 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 29 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 30 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 31 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 32 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000046 55 1227          1611167290253 behav
(_unit VHDL (tff 0 4 (behav 0 10 ))
	(_version v147)
	(_time 1611167290254 2021.01.20 10:28:10)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 12111e15164540051710044845)
	(_entity
		(_time 1611157232091)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(4)(0)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((q)(temp)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000051 55 4156          1611167290349 structural
(_unit VHDL (r_cnt 0 5 (structural 0 12 ))
	(_version v147)
	(_time 1611167290350 2021.01.20 10:28:10)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 70737a72262727662777642b23)
	(_entity
		(_time 1611167233051)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation s0 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 28 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 29 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 30 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 31 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 32 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611167290355 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611167290356 2021.01.20 10:28:10)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 70722c7075262c662423652b29)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000046 55 1227          1611167421635 behav
(_unit VHDL (tff 0 4 (behav 0 10 ))
	(_version v147)
	(_time 1611167421636 2021.01.20 10:30:21)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 41424c43461613564443571b16)
	(_entity
		(_time 1611157232091)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(4)(0)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((q)(temp)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000051 55 4156          1611167421730 structural
(_unit VHDL (r_cnt 0 5 (structural 0 12 ))
	(_version v147)
	(_time 1611167421731 2021.01.20 10:30:21)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9f9c94939fc8c889c8988bc4cc)
	(_entity
		(_time 1611167233051)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation s0 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 28 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 29 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 30 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 31 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 32 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611167421736 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611167421737 2021.01.20 10:30:21)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code afadf2f9fcf9f3b9fbfcbaf4f6)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000046 55 1227          1611167466147 behav
(_unit VHDL (tff 0 4 (behav 0 10 ))
	(_version v147)
	(_time 1611167466148 2021.01.20 10:31:06)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 25742621267277322027337f72)
	(_entity
		(_time 1611157232091)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(4)(0)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((q)(temp)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000051 55 4156          1611167466235 structural
(_unit VHDL (r_cnt 0 5 (structural 0 12 ))
	(_version v147)
	(_time 1611167466236 2021.01.20 10:31:06)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 83d2868ed6d4d495d48497d8d0)
	(_entity
		(_time 1611167233051)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
			)
		)
	)
	(_instantiation s0 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 28 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 29 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 30 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 31 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 32 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 9 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611167466242 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611167466243 2021.01.20 10:31:06)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 83d3d08c85d5df95d7d096d8da)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000056 55 2400          1611167466327 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611167466328 2021.01.20 10:31:06)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d180d480868686c78387c588d6)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 26 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 125 (r_cnt_tb))
	(_version v147)
	(_time 1611167466331 2021.01.20 10:31:06)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e0b1e3b3e5b6b7f7e4e1f2bab4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1227          1611167769136 behav
(_unit VHDL (tff 0 4 (behav 0 10 ))
	(_version v147)
	(_time 1611167769137 2021.01.20 10:36:09)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ada3affafffaffbaa8afbbf7fa)
	(_entity
		(_time 1611157232091)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(4)(3))(_sensitivity(1)(2))(_read(4)(0)))))
			(line__21(_architecture 1 0 21 (_assignment (_simple)(_alias((q)(temp)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 2 -1
	)
)
I 000051 55 4130          1611167769259 structural
(_unit VHDL (r_cnt 0 4 (structural 0 11 ))
	(_version v147)
	(_time 1611167769260 2021.01.20 10:36:09)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a242f2d2d7d7d3c7e7b3e7179)
	(_entity
		(_time 1611167769257)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation s0 0 24 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 28 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 29 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 30 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 31 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611167769265 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611167769266 2021.01.20 10:36:09)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2a25792f7e7c763c7e793f7173)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000056 55 2400          1611167769339 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611167769340 2021.01.20 10:36:09)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 78767d7a262f2f6e2a2e6c217f)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 26 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 125 (r_cnt_tb))
	(_version v147)
	(_time 1611167769343 2021.01.20 10:36:09)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 78767b79752e2f6f7c796a222c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1117          1611175517752 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1611175517753 2021.01.20 12:45:17)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f6a2a7a6f6a1a4e1f3f3e0aca1)
	(_entity
		(_time 1611175517750)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000051 55 4132          1611175518065 structural
(_unit VHDL (r_cnt 0 4 (structural 0 11 ))
	(_version v147)
	(_time 1611175518066 2021.01.20 12:45:18)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2e7d2c292d7979387a7f3a757d)
	(_entity
		(_time 1611167769256)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation s0 0 24 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 28 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 29 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 30 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 31 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611175518071 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611175518072 2021.01.20 12:45:18)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2e7c7a2b7e7872387a7d3b7577)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000056 55 2400          1611175518290 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611175518291 2021.01.20 12:45:18)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 095a0a0c565e5e1f5b5f1d500e)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 26 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 125 (r_cnt_tb))
	(_version v147)
	(_time 1611175518294 2021.01.20 12:45:18)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 095a0c0f055f5e1e0d081b535d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000051 55 4132          1611175529962 structural
(_unit VHDL (r_cnt 0 4 (structural 0 11 ))
	(_version v147)
	(_time 1611175529963 2021.01.20 12:45:29)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a1f0f6f5f6f6f6b7f5f0b5faf2)
	(_entity
		(_time 1611175529960)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation s0 0 24 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 28 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 29 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 30 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 31 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2400          1611175564084 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611175564085 2021.01.20 12:46:04)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code eee1efbeedb9b9f8bcb8fab7e9)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 26 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 125 (r_cnt_tb))
	(_version v147)
	(_time 1611175564088 2021.01.20 12:46:04)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code eee1e9bdbeb8b9f9eaeffcb4ba)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1117          1611175790204 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1611175790205 2021.01.20 12:49:50)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1b4a181c4f4c490c1e1e0d414c)
	(_entity
		(_time 1611175517749)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000051 55 4132          1611175790281 structural
(_unit VHDL (r_cnt 0 4 (structural 0 11 ))
	(_version v147)
	(_time 1611175790282 2021.01.20 12:49:50)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6a3b6f696d3d3d7c3e3b7e3139)
	(_entity
		(_time 1611175529959)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation s0 0 24 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 28 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 29 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 30 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 31 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611175790287 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611175790288 2021.01.20 12:49:50)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 79292a79752f256f2d2a6c2220)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000056 55 2400          1611175790362 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611175790363 2021.01.20 12:49:50)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b8e9bdefe6efefaeeae9ace1bf)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 26 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 130 (r_cnt_tb))
	(_version v147)
	(_time 1611175790366 2021.01.20 12:49:50)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c796c492c59190d0c3c6d59d93)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1117          1611175855709 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1611175855710 2021.01.20 12:50:55)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 07560401065055100202115d50)
	(_entity
		(_time 1611175517749)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000051 55 4132          1611175855781 structural
(_unit VHDL (r_cnt 0 4 (structural 0 11 ))
	(_version v147)
	(_time 1611175855782 2021.01.20 12:50:55)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 46174347161111501217521d15)
	(_entity
		(_time 1611175529959)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation s0 0 24 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 28 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 29 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 30 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 31 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611175855787 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611175855788 2021.01.20 12:50:55)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 55050657550309430106400e0c)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000056 55 2400          1611175855862 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611175855863 2021.01.20 12:50:55)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a3f2a6f7f6f4f4b5f1f2b7faa4)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 26 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 130 (r_cnt_tb))
	(_version v147)
	(_time 1611175855866 2021.01.20 12:50:55)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a3f2a0f4a5f5f4b4a7a2b1f9f7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1117          1611176022470 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1611176022471 2021.01.20 12:53:42)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 656a6365663237726060733f32)
	(_entity
		(_time 1611175517749)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000051 55 4132          1611176022543 structural
(_unit VHDL (r_cnt 0 4 (structural 0 11 ))
	(_version v147)
	(_time 1611176022544 2021.01.20 12:53:42)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b3bcb3e4e6e4e4a5e7e2a7e8e0)
	(_entity
		(_time 1611175529959)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation s0 0 24 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 28 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 29 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 30 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 31 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611176022549 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611176022550 2021.01.20 12:53:42)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b3bde5e6b5e5efa5e7e0a6e8ea)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000056 55 2400          1611176022619 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611176022620 2021.01.20 12:53:42)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 010e0004565656175350155806)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 26 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 130 (r_cnt_tb))
	(_version v147)
	(_time 1611176022623 2021.01.20 12:53:42)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 010e0607055756160500135b55)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1117          1611176142881 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1611176142882 2021.01.20 12:55:42)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cbc9c79e9f9c99dccecedd919c)
	(_entity
		(_time 1611175517749)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000051 55 4132          1611176142952 structural
(_unit VHDL (r_cnt 0 4 (structural 0 11 ))
	(_version v147)
	(_time 1611176142953 2021.01.20 12:55:42)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 090b020c565e5e1f5d581d525a)
	(_entity
		(_time 1611175529959)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation s0 0 24 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 28 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 29 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 30 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 31 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611176142958 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611176142959 2021.01.20 12:55:42)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 090a540e055f551f5d5a1c5250)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 136 (r_cnt_tb))
	(_version v147)
	(_time 1611176143033 2021.01.20 12:55:43)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 585a555b550e0f4f5c594a020c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1117          1611176148796 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1611176148797 2021.01.20 12:55:48)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dddc8f8f8f8a8fcad8d8cb878a)
	(_entity
		(_time 1611175517749)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000051 55 4132          1611176148867 structural
(_unit VHDL (r_cnt 0 4 (structural 0 11 ))
	(_version v147)
	(_time 1611176148868 2021.01.20 12:55:48)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2b2b292c2f7c7c3d7f7a3f7078)
	(_entity
		(_time 1611175529959)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation s0 0 24 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 28 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 29 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 30 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 31 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611176148873 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611176148874 2021.01.20 12:55:48)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2b2a7f2e7c7d773d7f783e7072)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000056 55 2400          1611176148944 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611176148945 2021.01.20 12:55:48)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 79797b7b262e2e6f247b6d207e)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 26 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 136 (r_cnt_tb))
	(_version v147)
	(_time 1611176148948 2021.01.20 12:55:48)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 79797d78752f2e6e7d786b232d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1117          1611176245284 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1611176245285 2021.01.20 12:57:25)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d183dd83d68683c6d4d4c78b86)
	(_entity
		(_time 1611175517749)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000051 55 4132          1611176245357 structural
(_unit VHDL (r_cnt 0 4 (structural 0 11 ))
	(_version v147)
	(_time 1611176245358 2021.01.20 12:57:25)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 10421b14464747064441044b43)
	(_entity
		(_time 1611175529959)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation s0 0 24 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 28 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 29 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 30 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 31 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611176245363 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611176245364 2021.01.20 12:57:25)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 10434d1615464c064443054b49)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000056 55 2400          1611176245433 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611176245434 2021.01.20 12:57:25)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 5e0c555e5d090948030c4a0759)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 26 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50528771 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 145 (r_cnt_tb))
	(_version v147)
	(_time 1611176245437 2021.01.20 12:57:25)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 5e0c535d0e0809495a5f4c040a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1117          1611176399521 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1611176399522 2021.01.20 12:59:59)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4c4f4b4e191b1e5b49495a161b)
	(_entity
		(_time 1611175517749)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000051 55 4132          1611176399593 structural
(_unit VHDL (r_cnt 0 4 (structural 0 11 ))
	(_version v147)
	(_time 1611176399594 2021.01.20 12:59:59)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8a898b878ddddd9cdedb9ed1d9)
	(_entity
		(_time 1611175529959)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation s0 0 24 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 28 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 29 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 30 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 31 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611176399599 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611176399600 2021.01.20 12:59:59)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9a98cd94ceccc68ccec98fc1c3)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000056 55 2400          1611176399676 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611176399677 2021.01.20 12:59:59)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e8ebe9b8b6bfbffeb5bafcb1ef)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 26 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50463235 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 145 (r_cnt_tb))
	(_version v147)
	(_time 1611176399680 2021.01.20 12:59:59)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e8ebefbbe5bebfffece9fab2bc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1117          1611176434174 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1611176434175 2021.01.20 13:00:34)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9cc8c993c9cbce8b99998ac6cb)
	(_entity
		(_time 1611175517749)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000051 55 4132          1611176434246 structural
(_unit VHDL (r_cnt 0 4 (structural 0 11 ))
	(_version v147)
	(_time 1611176434247 2021.01.20 13:00:34)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eabeb9baedbdbdfcbebbfeb1b9)
	(_entity
		(_time 1611175529959)
	)
	(_component
		(mux
			(_object
				(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 20 (_entity (_out ))))
			)
		)
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation s0 0 24 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(0)))
			((selector)(load))
			((output)(temp(0)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s1 0 25 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(1)))
			((selector)(load))
			((output)(temp(1)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s2 0 26 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(2)))
			((selector)(load))
			((output)(temp(2)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation s3 0 27 (_component mux )
		(_port
			((in0)((i 2)))
			((in1)(data(3)))
			((selector)(load))
			((output)(temp(3)))
		)
		(_use (_entity . mux)
			(_port
				((in0)(in0))
				((in1)(in1))
				((selector)(selector))
				((output)(output))
			)
		)
	)
	(_instantiation ff0 0 28 (_component tff )
		(_port
			((t)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff1 0 29 (_component tff )
		(_port
			((t)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff2 0 30 (_component tff )
		(_port
			((t)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
		)
	)
	(_instantiation ff3 0 31 (_component tff )
		(_port
			((t)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000049 55 1029          1611176434252 dataflow
(_unit VHDL (mux 0 4 (dataflow 0 9 ))
	(_version v147)
	(_time 1611176434253 2021.01.20 13:00:34)
	(_source (\./src/mux_2_1.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code eabfefb8bebcb6fcbeb9ffb1b3)
	(_entity
		(_time 1611160809175)
	)
	(_object
		(_port (_internal in0 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal in1 ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal selector ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal output ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_process
			(line__11(_architecture 0 0 11 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000056 55 2400          1611176434322 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611176434323 2021.01.20 13:00:34)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 386c683e666f6f2e656a2c613f)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 26 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50463235 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 404 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 145 (r_cnt_tb))
	(_version v147)
	(_time 1611176434326 2021.01.20 13:00:34)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 386c6e3d356e6f2f3c392a626c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000051 55 2844          1611261946551 structural
(_unit VHDL (r_cnt 0 4 (structural 0 11 ))
	(_version v147)
	(_time 1611261946552 2021.01.21 12:45:46)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 636d3360363434753763773830)
	(_entity
		(_time 1611261946547)
	)
	(_component
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ff0 0 20 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff1 0 21 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff2 0 22 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff3 0 23 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~122 0 8 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 18 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000046 55 1117          1611261974515 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1611261974516 2021.01.21 12:46:14)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 9493989b96c3c683919182cec3)
	(_entity
		(_time 1611175517749)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000051 55 2634          1611261974901 structural
(_unit VHDL (r_cnt 0 4 (structural 0 10 ))
	(_version v147)
	(_time 1611261974902 2021.01.21 12:46:14)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1b1c481f1f4c4c0d4f1a0f4048)
	(_entity
		(_time 1611261974899)
	)
	(_component
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ff0 0 19 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff1 0 20 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff2 0 21 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff3 0 22 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 2507          1611261974933 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 7 (tb_architecture 0 10 ))
	(_version v147)
	(_time 1611261974934 2021.01.21 12:46:14)
	(_source (\./src/TestBench/r_cnt_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 3a3d693c3d6d6d2c67682e633d)
	(_entity
		(_time 1611163119852)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 34 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((load)(load))
			((data)(data))
			((cout)(cout))
		)
		(_use (_implicit)
			(_port
				((clk)(clk))
				((clr)(clr))
				((load)(load))
				((data)(data))
				((cout)(cout))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal data ~STD_LOGIC_VECTOR{3~downto~0}~134 0 25 (_architecture (_uni ))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~134 0 26 (_architecture (_uni ))))
		(_process
			(line__44(_architecture 0 0 44 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(134744072 )
		(50463235 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000046 55 1117          1611262119543 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1611262119544 2021.01.21 12:48:39)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 1b1f491c4f4c490c1e1e0d414c)
	(_entity
		(_time 1611175517749)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000051 55 2634          1611262119616 structural
(_unit VHDL (r_cnt 0 4 (structural 0 10 ))
	(_version v147)
	(_time 1611262119617 2021.01.21 12:48:39)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 696d3d6a363e3e7f3d687d323a)
	(_entity
		(_time 1611261974898)
	)
	(_component
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ff0 0 19 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff1 0 20 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff2 0 21 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff3 0 22 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000046 55 1117          1611262227989 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1611262227990 2021.01.21 12:50:27)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c092c295c69792d7c5c5d69a97)
	(_entity
		(_time 1611175517749)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000051 55 2634          1611262228062 structural
(_unit VHDL (r_cnt 0 4 (structural 0 10 ))
	(_version v147)
	(_time 1611262228063 2021.01.21 12:50:28)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ffadfbacffa8a8e9abfeeba4ac)
	(_entity
		(_time 1611261974898)
	)
	(_component
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ff0 0 19 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff1 0 20 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff2 0 21 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff3 0 22 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 1797          1611262228068 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1611262228069 2021.01.21 12:50:28)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e5c0b0b0d5959185c5a1a5709)
	(_entity
		(_time 1611262119619)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 378 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 127 (r_cnt_tb))
	(_version v147)
	(_time 1611262228072 2021.01.21 12:50:28)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 0e5c0d085e5859190a0f1c545a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1117          1611263659917 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1611263659918 2021.01.21 13:14:19)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 32663637366560253737246865)
	(_entity
		(_time 1611175517749)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000051 55 2415          1611263660006 structural
(_unit VHDL (r_cnt 0 4 (structural 0 10 ))
	(_version v147)
	(_time 1611263660007 2021.01.21 13:14:20)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 90c4929cc6c7c786c49284cbc3)
	(_entity
		(_time 1611261974898)
	)
	(_component
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ff0 0 18 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff1 0 19 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff2 0 20 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff3 0 21 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_inout ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000056 55 1797          1611263660012 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1611263660013 2021.01.21 13:14:20)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 90c4929cc6c7c786c2c484c997)
	(_entity
		(_time 1611262119619)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 378 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 127 (r_cnt_tb))
	(_version v147)
	(_time 1611263660016 2021.01.21 13:14:20)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 90c4949f95c6c787949182cac4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000046 55 1117          1614084024077 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1614084024078 2021.02.23 04:40:24)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code acaca0fbf9fbfebba9a9baf6fb)
	(_entity
		(_time 1611175517749)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000056 55 1797          1614084024258 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1614084024259 2021.02.23 04:40:24)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6868636b363f3f7e3a3c7c316f)
	(_entity
		(_time 1611262119619)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000038 55 378 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 127 (r_cnt_tb))
	(_version v147)
	(_time 1614084024267 2021.02.23 04:40:24)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 68686568653e3f7f6c697a323c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
I 000051 55 2415          1614084473278 structural
(_unit VHDL (r_cnt 0 4 (structural 0 10 ))
	(_version v147)
	(_time 1614084473279 2021.02.23 04:47:53)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 60626163363737763462743b33)
	(_entity
		(_time 1611261974898)
	)
	(_component
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ff0 0 18 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff1 0 19 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff2 0 20 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff3 0 21 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_inout ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000046 55 940           1614084652822 behav
(_unit VHDL (inverter 0 4 (behav 0 9 ))
	(_version v147)
	(_time 1614084652823 2021.02.23 04:50:52)
	(_source (\./src/inverter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code babdb3eebeece8acbfeea8e1ef)
	(_entity
		(_time 1614084652820)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
V 000046 55 1117          1614084659874 behav
(_unit VHDL (tff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1614084659875 2021.02.23 04:50:59)
	(_source (\./src/t_flipflop.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 41441643461613564444571b16)
	(_entity
		(_time 1611175517749)
	)
	(_object
		(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_inout ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
I 000051 55 2415          1614084659944 structural
(_unit VHDL (r_cnt 0 4 (structural 0 10 ))
	(_version v147)
	(_time 1614084659945 2021.02.23 04:50:59)
	(_source (\./src/ripple_cnt.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8085d18dd6d7d796d48294dbd3)
	(_entity
		(_time 1611261974898)
	)
	(_component
		(tff
			(_object
				(_port (_internal t ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_inout ))))
			)
		)
	)
	(_instantiation ff0 0 18 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff1 0 19 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff2 0 20 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_instantiation ff3 0 21 (_component tff )
		(_port
			((t)((i 3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . tff)
			(_port
				((t)(t))
				((clk)(clk))
				((clr)(clr))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_inout ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000046 55 940           1614084659950 behav
(_unit VHDL (inverter 0 4 (behav 0 9 ))
	(_version v147)
	(_time 1614084659951 2021.02.23 04:50:59)
	(_source (\./src/inverter.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8f8bd5818cd9dd998adb9dd4da)
	(_entity
		(_time 1614084652819)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 10 (_architecture (_uni ))))
		(_process
			(line__12(_architecture 0 0 12 (_assignment (_simple)(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
V 000056 55 1797          1614084660021 TB_ARCHITECTURE
(_unit VHDL (r_cnt_tb 0 6 (tb_architecture 0 9 ))
	(_version v147)
	(_time 1614084660022 2021.02.23 04:51:00)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cecb9f98cd9999d89c9ada97c9)
	(_entity
		(_time 1611262119619)
	)
	(_component
		(r_cnt
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_entity (_inout ))))
			)
		)
	)
	(_instantiation UUT 0 29 (_component r_cnt )
		(_port
			((clk)(clk))
			((clr)(clr))
			((cout)(cout))
		)
		(_use (_entity . r_cnt)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 19 (_architecture (_uni ))))
		(_signal (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21 (_architecture (_uni ))))
		(_process
			(line__37(_architecture 0 0 37 (_process (_wait_for)(_target(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000038 55 378 0 testbench_for_r_cnt
(_configuration VHDL (testbench_for_r_cnt 0 127 (r_cnt_tb))
	(_version v147)
	(_time 1614084660025 2021.02.23 04:51:00)
	(_source (\./src/testbench/r_cnt_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code dedb898c8e8889c9dadfcc848a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . r_cnt structural
			)
		)
	)
)
V 000046 55 1105          1614084695023 behav
(_unit VHDL (dff 0 5 (behav 0 10 ))
	(_version v147)
	(_time 1614084695024 2021.02.23 04:51:35)
	(_source (\./src/dff.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 96c2979996c1c480939280ccc1)
	(_entity
		(_time 1614084695021)
	)
	(_object
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_out ))))
		(_signal (_internal temp ~extieee.std_logic_1164.STD_LOGIC 0 11 (_architecture (_uni ))))
		(_process
			(line__13(_architecture 0 0 13 (_process (_simple)(_target(3))(_sensitivity(1)(2))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . behav 1 -1
	)
)
V 000051 55 3120          1614084964240 structural
(_unit VHDL (r_cnt 0 4 (structural 1 10 ))
	(_version v147)
	(_time 1614084964241 2021.02.23 04:56:04)
	(_source (\./src/ripple_cnt.vhd\(\./src/ripple_cnt_dff.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 297a2a2e767e7e3f7d7a3d727a)
	(_entity
		(_time 1611261974898)
	)
	(_component
		(inverter
			(_object
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 1 17 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 1 18 (_entity (_out ))))
			)
		)
		(dff
			(_object
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 1 13 (_entity (_in ))))
				(_port (_internal q ~extieee.std_logic_1164.STD_LOGIC 1 14 (_entity (_out ))))
			)
		)
	)
	(_instantiation inv0 1 22 (_component inverter )
		(_port
			((a)(cout(0)))
			((b)(temp(0)))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation inv1 1 23 (_component inverter )
		(_port
			((a)(cout(1)))
			((b)(temp(1)))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation inv2 1 24 (_component inverter )
		(_port
			((a)(cout(2)))
			((b)(temp(2)))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation inv3 1 25 (_component inverter )
		(_port
			((a)(cout(3)))
			((b)(temp(3)))
		)
		(_use (_entity . inverter)
		)
	)
	(_instantiation ff0 1 26 (_component dff )
		(_port
			((d)(temp(0)))
			((clk)(clk))
			((clr)(clr))
			((q)(cout(0)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation ff1 1 27 (_component dff )
		(_port
			((d)(temp(1)))
			((clk)(cout(0)))
			((clr)(clr))
			((q)(cout(1)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation ff2 1 28 (_component dff )
		(_port
			((d)(temp(2)))
			((clk)(cout(1)))
			((clr)(clr))
			((q)(cout(2)))
		)
		(_use (_entity . dff)
		)
	)
	(_instantiation ff3 1 29 (_component dff )
		(_port
			((d)(temp(3)))
			((clk)(cout(2)))
			((clr)(clr))
			((q)(cout(3)))
		)
		(_use (_entity . dff)
		)
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal cout ~STD_LOGIC_VECTOR{3~downto~0}~12 0 7 (_entity (_inout ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{3~downto~0}~13 1 20 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
