###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        44522   # Number of WRITE/WRITEP commands
num_reads_done                 =       680749   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       536699   # Number of read row buffer hits
num_read_cmds                  =       680746   # Number of READ/READP commands
num_writes_done                =        44543   # Number of read requests issued
num_write_row_hits             =        25052   # Number of write row buffer hits
num_act_cmds                   =       164145   # Number of ACT commands
num_pre_cmds                   =       164116   # Number of PRE commands
num_ondemand_pres              =       140915   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9145071   # Cyles of rank active rank.0
rank_active_cycles.1           =      8772253   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       854929   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1227747   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       677480   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10693   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4525   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6297   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2046   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          997   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1274   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2069   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1467   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          471   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18038   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            9   # Write cmd latency (cycles)
write_latency[40-59]           =           10   # Write cmd latency (cycles)
write_latency[60-79]           =           57   # Write cmd latency (cycles)
write_latency[80-99]           =           92   # Write cmd latency (cycles)
write_latency[100-119]         =          169   # Write cmd latency (cycles)
write_latency[120-139]         =          248   # Write cmd latency (cycles)
write_latency[140-159]         =          389   # Write cmd latency (cycles)
write_latency[160-179]         =          575   # Write cmd latency (cycles)
write_latency[180-199]         =          822   # Write cmd latency (cycles)
write_latency[200-]            =        42151   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       251165   # Read request latency (cycles)
read_latency[40-59]            =        88469   # Read request latency (cycles)
read_latency[60-79]            =        89119   # Read request latency (cycles)
read_latency[80-99]            =        44492   # Read request latency (cycles)
read_latency[100-119]          =        34120   # Read request latency (cycles)
read_latency[120-139]          =        29287   # Read request latency (cycles)
read_latency[140-159]          =        20242   # Read request latency (cycles)
read_latency[160-179]          =        15723   # Read request latency (cycles)
read_latency[180-199]          =        12461   # Read request latency (cycles)
read_latency[200-]             =        95668   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.22254e+08   # Write energy
read_energy                    =  2.74477e+09   # Read energy
act_energy                     =  4.49101e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.10366e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.89319e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.70652e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.47389e+09   # Active standby energy rank.1
average_read_latency           =      117.612   # Average read request latency (cycles)
average_interarrival           =      13.7863   # Average request interarrival latency (cycles)
total_energy                   =  1.63009e+10   # Total energy (pJ)
average_power                  =      1630.09   # Average power (mW)
average_bandwidth              =      6.18916   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        44714   # Number of WRITE/WRITEP commands
num_reads_done                 =       737706   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       563292   # Number of read row buffer hits
num_read_cmds                  =       737710   # Number of READ/READP commands
num_writes_done                =        44744   # Number of read requests issued
num_write_row_hits             =        24633   # Number of write row buffer hits
num_act_cmds                   =       195371   # Number of ACT commands
num_pre_cmds                   =       195339   # Number of PRE commands
num_ondemand_pres              =       172493   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9011429   # Cyles of rank active rank.0
rank_active_cycles.1           =      8903018   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       988571   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1096982   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       736411   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9372   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4406   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6306   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1825   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1011   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1295   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1955   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1529   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          450   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17990   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            1   # Write cmd latency (cycles)
write_latency[60-79]           =           43   # Write cmd latency (cycles)
write_latency[80-99]           =           52   # Write cmd latency (cycles)
write_latency[100-119]         =           69   # Write cmd latency (cycles)
write_latency[120-139]         =          168   # Write cmd latency (cycles)
write_latency[140-159]         =          266   # Write cmd latency (cycles)
write_latency[160-179]         =          430   # Write cmd latency (cycles)
write_latency[180-199]         =          673   # Write cmd latency (cycles)
write_latency[200-]            =        43005   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       241920   # Read request latency (cycles)
read_latency[40-59]            =        86512   # Read request latency (cycles)
read_latency[60-79]            =        98773   # Read request latency (cycles)
read_latency[80-99]            =        50429   # Read request latency (cycles)
read_latency[100-119]          =        39783   # Read request latency (cycles)
read_latency[120-139]          =        34559   # Read request latency (cycles)
read_latency[140-159]          =        24695   # Read request latency (cycles)
read_latency[160-179]          =        19575   # Read request latency (cycles)
read_latency[180-199]          =        16196   # Read request latency (cycles)
read_latency[200-]             =       125262   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.23212e+08   # Write energy
read_energy                    =  2.97445e+09   # Read energy
act_energy                     =  5.34535e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.74514e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.26551e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.62313e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.55548e+09   # Active standby energy rank.1
average_read_latency           =      133.816   # Average read request latency (cycles)
average_interarrival           =      12.7787   # Average request interarrival latency (cycles)
total_energy                   =  1.66165e+10   # Total energy (pJ)
average_power                  =      1661.65   # Average power (mW)
average_bandwidth              =      6.67691   # Average bandwidth
