Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  4 11:53:28 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_outputBuffer/u_fifo_CU/empty_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/tx_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.321       -0.819                      4                 1744        0.084        0.000                      0                 1744        3.750        0.000                       0                   779  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.321       -0.819                      4                 1744        0.084        0.000                      0                 1744        3.750        0.000                       0                   779  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            4  Failing Endpoints,  Worst Slack       -0.321ns,  Total Violation       -0.819ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.321ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.276ns  (logic 5.138ns (50.001%)  route 5.138ns (49.999%))
  Logic Levels:           15  (CARRY4=8 LUT3=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.566     5.087    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X10Y11         FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=16, routed)          0.621     6.226    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X8Y11          LUT3 (Prop_lut3_I2_O)        0.153     6.379 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=2, routed)           0.822     7.202    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.331     7.533 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.533    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.909 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.909    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.128 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[0]
                         net (fo=2, routed)           0.449     8.577    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_7
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.295     8.872 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2/O
                         net (fo=2, routed)           0.676     9.548    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.124     9.672 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.672    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.070 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.070    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.404 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[1]
                         net (fo=13, routed)          1.122    11.526    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.303    11.829 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5/O
                         net (fo=1, routed)           0.000    11.829    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.227 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.561 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/O[1]
                         net (fo=3, routed)           0.611    13.172    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_6
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.303    13.475 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.475    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.988 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.988    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.217 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=11, routed)          0.836    15.053    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.310    15.363 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[3]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.363    u_GP_HCSR04/u_HCSR04_buffer/D[3]
    SLICE_X9Y15          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.444    14.785    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X9Y15          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X9Y15          FDCE (Setup_fdce_C_D)        0.032    15.042    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -15.363    
  -------------------------------------------------------------------
                         slack                                 -0.321    

Slack (VIOLATED) :        -0.170ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.137ns  (logic 5.138ns (50.683%)  route 4.999ns (49.317%))
  Logic Levels:           15  (CARRY4=8 LUT3=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.566     5.087    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X10Y11         FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=16, routed)          0.621     6.226    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X8Y11          LUT3 (Prop_lut3_I2_O)        0.153     6.379 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=2, routed)           0.822     7.202    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.331     7.533 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.533    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.909 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.909    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.128 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[0]
                         net (fo=2, routed)           0.449     8.577    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_7
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.295     8.872 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2/O
                         net (fo=2, routed)           0.676     9.548    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.124     9.672 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.672    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.070 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.070    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.404 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[1]
                         net (fo=13, routed)          1.122    11.526    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.303    11.829 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5/O
                         net (fo=1, routed)           0.000    11.829    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.227 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.561 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/O[1]
                         net (fo=3, routed)           0.611    13.172    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_6
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.303    13.475 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.475    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.988 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.988    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.217 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=11, routed)          0.697    14.915    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.310    15.225 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.225    u_GP_HCSR04/u_HCSR04_buffer/D[4]
    SLICE_X11Y15         FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.445    14.786    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X11Y15         FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.031    15.055    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -15.225    
  -------------------------------------------------------------------
                         slack                                 -0.170    

Slack (VIOLATED) :        -0.168ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.133ns  (logic 5.138ns (50.703%)  route 4.995ns (49.297%))
  Logic Levels:           15  (CARRY4=8 LUT3=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.566     5.087    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X10Y11         FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=16, routed)          0.621     6.226    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X8Y11          LUT3 (Prop_lut3_I2_O)        0.153     6.379 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=2, routed)           0.822     7.202    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.331     7.533 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.533    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.909 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.909    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.128 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[0]
                         net (fo=2, routed)           0.449     8.577    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_7
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.295     8.872 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2/O
                         net (fo=2, routed)           0.676     9.548    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.124     9.672 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.672    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.070 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.070    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.404 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[1]
                         net (fo=13, routed)          1.122    11.526    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.303    11.829 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5/O
                         net (fo=1, routed)           0.000    11.829    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.227 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.561 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/O[1]
                         net (fo=3, routed)           0.611    13.172    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_6
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.303    13.475 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.475    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.988 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.988    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.217 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=11, routed)          0.693    14.911    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.310    15.221 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[9]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.221    u_GP_HCSR04/u_HCSR04_buffer/D[9]
    SLICE_X11Y15         FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.445    14.786    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X11Y15         FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[9]/C
                         clock pessimism              0.273    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X11Y15         FDCE (Setup_fdce_C_D)        0.029    15.053    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -15.221    
  -------------------------------------------------------------------
                         slack                                 -0.168    

Slack (VIOLATED) :        -0.160ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.164ns  (logic 5.138ns (50.552%)  route 5.026ns (49.448%))
  Logic Levels:           15  (CARRY4=8 LUT3=2 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.566     5.087    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X10Y11         FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=16, routed)          0.621     6.226    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X8Y11          LUT3 (Prop_lut3_I2_O)        0.153     6.379 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=2, routed)           0.822     7.202    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.331     7.533 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.533    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.909 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.909    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.128 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[0]
                         net (fo=2, routed)           0.449     8.577    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_7
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.295     8.872 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2/O
                         net (fo=2, routed)           0.676     9.548    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.124     9.672 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.672    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.070 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.070    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.404 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[1]
                         net (fo=13, routed)          1.122    11.526    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.303    11.829 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5/O
                         net (fo=1, routed)           0.000    11.829    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.227 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.561 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/O[1]
                         net (fo=3, routed)           0.611    13.172    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_6
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.303    13.475 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.475    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.988 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.988    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.217 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=11, routed)          0.724    14.941    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X8Y15          LUT6 (Prop_lut6_I4_O)        0.310    15.251 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[8]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.251    u_GP_HCSR04/u_HCSR04_buffer/D[8]
    SLICE_X8Y15          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.444    14.785    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X8Y15          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y15          FDCE (Setup_fdce_C_D)        0.081    15.091    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[8]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -15.251    
  -------------------------------------------------------------------
                         slack                                 -0.160    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 5.138ns (51.676%)  route 4.805ns (48.324%))
  Logic Levels:           15  (CARRY4=8 LUT3=2 LUT4=4 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.566     5.087    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X10Y11         FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=16, routed)          0.621     6.226    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X8Y11          LUT3 (Prop_lut3_I2_O)        0.153     6.379 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=2, routed)           0.822     7.202    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.331     7.533 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.533    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.909 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.909    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.128 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[0]
                         net (fo=2, routed)           0.449     8.577    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_7
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.295     8.872 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2/O
                         net (fo=2, routed)           0.676     9.548    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.124     9.672 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.672    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.070 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.070    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.404 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[1]
                         net (fo=13, routed)          1.122    11.526    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.303    11.829 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5/O
                         net (fo=1, routed)           0.000    11.829    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.227 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.561 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/O[1]
                         net (fo=3, routed)           0.611    13.172    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_6
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.303    13.475 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.475    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.988 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.988    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.217 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=11, routed)          0.503    14.720    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.310    15.030 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[2]_i_1/O
                         net (fo=1, routed)           0.000    15.030    u_GP_HCSR04/u_HCSR04_buffer/D[2]
    SLICE_X5Y15          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.511    14.852    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X5Y15          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y15          FDCE (Setup_fdce_C_D)        0.032    15.109    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -15.030    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 5.138ns (51.702%)  route 4.800ns (48.298%))
  Logic Levels:           15  (CARRY4=8 LUT3=2 LUT4=4 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.566     5.087    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X10Y11         FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=16, routed)          0.621     6.226    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X8Y11          LUT3 (Prop_lut3_I2_O)        0.153     6.379 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=2, routed)           0.822     7.202    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.331     7.533 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.533    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.909 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.909    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.128 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[0]
                         net (fo=2, routed)           0.449     8.577    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_7
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.295     8.872 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2/O
                         net (fo=2, routed)           0.676     9.548    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.124     9.672 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.672    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.070 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.070    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.404 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[1]
                         net (fo=13, routed)          1.122    11.526    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.303    11.829 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5/O
                         net (fo=1, routed)           0.000    11.829    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.227 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.561 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/O[1]
                         net (fo=3, routed)           0.611    13.172    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_6
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.303    13.475 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.475    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.988 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.988    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.217 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=11, routed)          0.498    14.715    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.310    15.025 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[10]_i_1/O
                         net (fo=1, routed)           0.000    15.025    u_GP_HCSR04/u_HCSR04_buffer/D[10]
    SLICE_X5Y15          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.511    14.852    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X5Y15          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[10]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X5Y15          FDCE (Setup_fdce_C_D)        0.031    15.108    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -15.025    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.908ns  (logic 5.138ns (51.859%)  route 4.770ns (48.141%))
  Logic Levels:           15  (CARRY4=8 LUT3=2 LUT4=5)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.566     5.087    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X10Y11         FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=16, routed)          0.621     6.226    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X8Y11          LUT3 (Prop_lut3_I2_O)        0.153     6.379 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=2, routed)           0.822     7.202    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.331     7.533 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.533    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.909 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.909    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.128 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[0]
                         net (fo=2, routed)           0.449     8.577    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_7
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.295     8.872 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2/O
                         net (fo=2, routed)           0.676     9.548    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.124     9.672 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.672    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.070 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.070    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.404 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[1]
                         net (fo=13, routed)          1.122    11.526    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.303    11.829 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5/O
                         net (fo=1, routed)           0.000    11.829    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.227 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.561 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/O[1]
                         net (fo=3, routed)           0.611    13.172    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_6
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.303    13.475 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.475    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.988 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.988    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.217 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=11, routed)          0.468    14.685    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X7Y15          LUT4 (Prop_lut4_I2_O)        0.310    14.995 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[0]_i_1/O
                         net (fo=1, routed)           0.000    14.995    u_GP_HCSR04/u_HCSR04_buffer/D[0]
    SLICE_X7Y15          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.511    14.852    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X7Y15          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[0]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y15          FDCE (Setup_fdce_C_D)        0.029    15.106    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -14.995    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.892ns  (logic 5.138ns (51.941%)  route 4.754ns (48.059%))
  Logic Levels:           15  (CARRY4=8 LUT3=2 LUT4=4 LUT5=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.566     5.087    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X10Y11         FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=16, routed)          0.621     6.226    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X8Y11          LUT3 (Prop_lut3_I2_O)        0.153     6.379 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=2, routed)           0.822     7.202    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.331     7.533 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.533    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.909 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.909    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.128 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[0]
                         net (fo=2, routed)           0.449     8.577    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_7
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.295     8.872 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2/O
                         net (fo=2, routed)           0.676     9.548    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.124     9.672 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.672    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.070 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.070    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.404 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[1]
                         net (fo=13, routed)          1.122    11.526    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.303    11.829 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5/O
                         net (fo=1, routed)           0.000    11.829    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.227 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.561 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/O[1]
                         net (fo=3, routed)           0.611    13.172    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_6
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.303    13.475 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.475    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.988 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.988    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.217 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=11, routed)          0.452    14.669    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X5Y14          LUT5 (Prop_lut5_I0_O)        0.310    14.979 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[6]_i_1/O
                         net (fo=1, routed)           0.000    14.979    u_GP_HCSR04/u_HCSR04_buffer/D[6]
    SLICE_X5Y14          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.512    14.853    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X5Y14          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[6]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y14          FDCE (Setup_fdce_C_D)        0.031    15.109    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.902ns  (logic 5.132ns (51.830%)  route 4.770ns (48.170%))
  Logic Levels:           15  (CARRY4=8 LUT3=2 LUT4=4 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.566     5.087    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X10Y11         FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=16, routed)          0.621     6.226    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X8Y11          LUT3 (Prop_lut3_I2_O)        0.153     6.379 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=2, routed)           0.822     7.202    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.331     7.533 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.533    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.909 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.909    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.128 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[0]
                         net (fo=2, routed)           0.449     8.577    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_7
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.295     8.872 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2/O
                         net (fo=2, routed)           0.676     9.548    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.124     9.672 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.672    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.070 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.070    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.404 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[1]
                         net (fo=13, routed)          1.122    11.526    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.303    11.829 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5/O
                         net (fo=1, routed)           0.000    11.829    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.227 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.561 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/O[1]
                         net (fo=3, routed)           0.611    13.172    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_6
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.303    13.475 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.475    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.988 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.988    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.217 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=11, routed)          0.468    14.685    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X7Y15          LUT5 (Prop_lut5_I0_O)        0.304    14.989 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[1]_i_1/O
                         net (fo=1, routed)           0.000    14.989    u_GP_HCSR04/u_HCSR04_buffer/D[1]
    SLICE_X7Y15          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.511    14.852    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X7Y15          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X7Y15          FDCE (Setup_fdce_C_D)        0.075    15.152    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -14.989    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.781ns  (logic 5.138ns (52.530%)  route 4.643ns (47.470%))
  Logic Levels:           15  (CARRY4=8 LUT3=2 LUT4=4 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.566     5.087    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X10Y11         FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDCE (Prop_fdce_C_Q)         0.518     5.605 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=16, routed)          0.621     6.226    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X8Y11          LUT3 (Prop_lut3_I2_O)        0.153     6.379 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=2, routed)           0.822     7.202    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.331     7.533 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5/O
                         net (fo=1, routed)           0.000     7.533    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_5_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.909 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.909    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.128 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[0]
                         net (fo=2, routed)           0.449     8.577    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_7
    SLICE_X10Y11         LUT3 (Prop_lut3_I0_O)        0.295     8.872 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2/O
                         net (fo=2, routed)           0.676     9.548    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_2_n_0
    SLICE_X9Y11          LUT4 (Prop_lut4_I3_O)        0.124     9.672 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6/O
                         net (fo=1, routed)           0.000     9.672    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_6_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.070 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.070    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.404 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/O[1]
                         net (fo=13, routed)          1.122    11.526    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_6
    SLICE_X7Y11          LUT4 (Prop_lut4_I2_O)        0.303    11.829 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5/O
                         net (fo=1, routed)           0.000    11.829    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_i_5_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.227 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry/CO[3]
                         net (fo=1, routed)           0.000    12.227    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry_n_0
    SLICE_X7Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.561 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/O[1]
                         net (fo=3, routed)           0.611    13.172    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_6
    SLICE_X6Y13          LUT4 (Prop_lut4_I1_O)        0.303    13.475 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8/O
                         net (fo=1, routed)           0.000    13.475    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_8_n_0
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.988 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.988    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X6Y14          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.217 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=11, routed)          0.341    14.558    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.310    14.868 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data[7]_i_1/O
                         net (fo=1, routed)           0.000    14.868    u_GP_HCSR04/u_HCSR04_buffer/D[7]
    SLICE_X5Y14          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         1.512    14.853    u_GP_HCSR04/u_HCSR04_buffer/PCLK
    SLICE_X5Y14          FDCE                                         r  u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[7]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X5Y14          FDCE (Setup_fdce_C_D)        0.032    15.110    u_GP_HCSR04/u_HCSR04_buffer/o_data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -14.868    
  -------------------------------------------------------------------
                         slack                                  0.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_GP_UART/u_uart/U_Rx/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.587     1.470    u_GP_UART/u_uart/U_Rx/PCLK
    SLICE_X0Y19          FDCE                                         r  u_GP_UART/u_uart/U_Rx/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u_GP_UART/u_uart/U_Rx/data_reg[0]/Q
                         net (fo=1, routed)           0.103     1.714    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/DIA0
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.855     1.982    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.630    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.717%)  route 0.308ns (65.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.554     1.437    U_APB_Master/PCLK
    SLICE_X8Y26          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U_APB_Master/temp_wdata_reg_reg[24]/Q
                         net (fo=4, routed)           0.308     1.910    U_RAM/D[24]
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.863     1.991    U_RAM/PCLK
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.513    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296     1.809    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_GP_UART/u_uart/U_Rx/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.586     1.469    u_GP_UART/u_uart/U_Rx/PCLK
    SLICE_X1Y20          FDCE                                         r  u_GP_UART/u_uart/U_Rx/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u_GP_UART/u_uart/U_Rx/data_reg[3]/Q
                         net (fo=1, routed)           0.102     1.712    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/DIB1
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.855     1.982    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.607    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_fnd_pp/U_APB_Intf_GPIO/slv_reg1_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.582     1.465    u_fnd_pp/U_APB_Intf_GPIO/PCLK
    SLICE_X3Y24          FDCE                                         r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  u_fnd_pp/U_APB_Intf_GPIO/slv_reg1_reg[23]/Q
                         net (fo=1, routed)           0.054     1.660    u_fnd_pp/U_APB_Intf_GPIO/slv_reg1[23]
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.045     1.705 r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA[23]_i_1/O
                         net (fo=1, routed)           0.000     1.705    u_fnd_pp/U_APB_Intf_GPIO/p_0_in[23]
    SLICE_X2Y24          FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.850     1.977    u_fnd_pp/U_APB_Intf_GPIO/PCLK
    SLICE_X2Y24          FDRE                                         r  u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[23]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     1.599    u_fnd_pp/U_APB_Intf_GPIO/PRDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.554     1.437    U_APB_Master/PCLK
    SLICE_X9Y23          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_APB_Master/temp_addr_reg_reg[5]/Q
                         net (fo=1, routed)           0.210     1.788    U_RAM/Q[3]
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.863     1.991    U_RAM/PCLK
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.676    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.104%)  route 0.211ns (59.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.554     1.437    U_APB_Master/PCLK
    SLICE_X9Y23          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_APB_Master/temp_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.211     1.789    U_RAM/Q[8]
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.863     1.991    U_RAM/PCLK
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.676    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.958%)  route 0.330ns (70.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.553     1.436    U_APB_Master/PCLK
    SLICE_X9Y24          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_APB_Master/temp_wdata_reg_reg[6]/Q
                         net (fo=5, routed)           0.330     1.907    U_RAM/D[6]
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.863     1.991    U_RAM/PCLK
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.789    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.007%)  route 0.220ns (60.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.554     1.437    U_APB_Master/PCLK
    SLICE_X9Y23          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_APB_Master/temp_addr_reg_reg[11]/Q
                         net (fo=1, routed)           0.220     1.799    U_RAM/Q[9]
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.863     1.991    U_RAM/PCLK
    RAMB36_X0Y4          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.493    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.676    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.223%)  route 0.289ns (63.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.588     1.471    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X2Y18          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.289     1.924    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD0
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.855     1.982    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.793    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.223%)  route 0.289ns (63.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.588     1.471    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X2Y18          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.289     1.924    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/ADDRD0
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=778, routed)         0.855     1.982    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/WCLK
    SLICE_X2Y20          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y20          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.793    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X0Y23    U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y23    U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y23    U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y40    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y40    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y40    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y41    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[22]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y41    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[23]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y27    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y29    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y27    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y26    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y34    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK



