Expected [0] actual [0]
Expected [4] actual [4]
Expected [14] actual [14]
Expected [30] actual [30]
Expected [52] actual [52]
Expected [80] actual [80]
Expected [114] actual [114]
Expected [154] actual [154]
Expected [200] actual [200]
Expected [252] actual [252]
Expected [310] actual [310]
Expected [374] actual [374]
Expected [444] actual [444]
Expected [520] actual [520]
Expected [602] actual [602]
Expected [690] actual [690]
-----------Test passed--------------

C:\Users\boris\OneDrive\WorkingDirectory\2018-2019\VivadoHLSLabs\spring\lab11_z1\source\lab11_z1\solution2\sim\verilog>set PATH= 

C:\Users\boris\OneDrive\WorkingDirectory\2018-2019\VivadoHLSLabs\spring\lab11_z1\source\lab11_z1\solution2\sim\verilog>call C:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_foo_top glbl -prj foo.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s foo -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_foo_top glbl -prj foo.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s foo -debug wave 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boris/OneDrive/WorkingDirectory/2018-2019/VivadoHLSLabs/spring/lab11_z1/source/lab11_z1/solution2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boris/OneDrive/WorkingDirectory/2018-2019/VivadoHLSLabs/spring/lab11_z1/source/lab11_z1/solution2/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boris/OneDrive/WorkingDirectory/2018-2019/VivadoHLSLabs/spring/lab11_z1/source/lab11_z1/solution2/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boris/OneDrive/WorkingDirectory/2018-2019/VivadoHLSLabs/spring/lab11_z1/source/lab11_z1/solution2/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boris/OneDrive/WorkingDirectory/2018-2019/VivadoHLSLabs/spring/lab11_z1/source/lab11_z1/solution2/sim/verilog/foo.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_foo_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boris/OneDrive/WorkingDirectory/2018-2019/VivadoHLSLabs/spring/lab11_z1/source/lab11_z1/solution2/sim/verilog/foo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.foo
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.apatb_foo_top
Compiling module work.glbl
Built simulation snapshot foo

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/boris/OneDrive/WorkingDirectory/2018-2019/VivadoHLSLabs/spring/lab11_z1/source/lab11_z1/solution2/sim/verilog/xsim.dir/foo/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/boris/OneDrive/WorkingDirectory/2018-2019/VivadoHLSLabs/spring/lab11_z1/source/lab11_z1/solution2/sim/verilog/xsim.dir/foo/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May  5 13:12:56 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May  5 13:12:56 2019...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/foo/xsim_script.tcl
# xsim {foo} -autoloadwcfg -tclbatch {foo.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source foo.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set a_group [add_wave_group a(memory) -into $coutputgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/a_d1 -into $a_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/a_we1 -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/a_ce1 -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/a_address1 -into $a_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/a_d0 -into $a_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/a_we0 -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/a_ce0 -into $a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/a_address0 -into $a_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set c_group [add_wave_group c(memory) -into $cinputgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/c_q1 -into $c_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/c_ce1 -into $c_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/c_address1 -into $c_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/c_q0 -into $c_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/c_ce0 -into $c_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/c_address0 -into $c_group -radix hex
## set b_group [add_wave_group b(memory) -into $cinputgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/b_q1 -into $b_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/b_ce1 -into $b_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/b_address1 -into $b_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/b_q0 -into $b_group -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/b_ce0 -into $b_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/b_address0 -into $b_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/ap_start -into $blocksiggroup
## add_wave /apatb_foo_top/AESL_inst_foo/ap_done -into $blocksiggroup
## add_wave /apatb_foo_top/AESL_inst_foo/ap_idle -into $blocksiggroup
## add_wave /apatb_foo_top/AESL_inst_foo/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_foo_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_top/LENGTH_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_foo_top/LENGTH_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_foo_top/LENGTH_c -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_a_group [add_wave_group a(memory) -into $tbcoutputgroup]
## add_wave /apatb_foo_top/a_d1 -into $tb_a_group -radix hex
## add_wave /apatb_foo_top/a_we1 -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/a_ce1 -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/a_address1 -into $tb_a_group -radix hex
## add_wave /apatb_foo_top/a_d0 -into $tb_a_group -radix hex
## add_wave /apatb_foo_top/a_we0 -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/a_ce0 -into $tb_a_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/a_address0 -into $tb_a_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_c_group [add_wave_group c(memory) -into $tbcinputgroup]
## add_wave /apatb_foo_top/c_q1 -into $tb_c_group -radix hex
## add_wave /apatb_foo_top/c_ce1 -into $tb_c_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/c_address1 -into $tb_c_group -radix hex
## add_wave /apatb_foo_top/c_q0 -into $tb_c_group -radix hex
## add_wave /apatb_foo_top/c_ce0 -into $tb_c_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/c_address0 -into $tb_c_group -radix hex
## set tb_b_group [add_wave_group b(memory) -into $tbcinputgroup]
## add_wave /apatb_foo_top/b_q1 -into $tb_b_group -radix hex
## add_wave /apatb_foo_top/b_ce1 -into $tb_b_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/b_address1 -into $tb_b_group -radix hex
## add_wave /apatb_foo_top/b_q0 -into $tb_b_group -radix hex
## add_wave /apatb_foo_top/b_ce0 -into $tb_b_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/b_address0 -into $tb_b_group -radix hex
## save_wave_config foo.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "225000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 265 ns : File "C:/Users/boris/OneDrive/WorkingDirectory/2018-2019/VivadoHLSLabs/spring/lab11_z1/source/lab11_z1/solution2/sim/verilog/foo.autotb.v" Line 347
## quit
INFO: [Common 17-206] Exiting xsim at Sun May  5 13:13:05 2019...
Expected [0] actual [0]
Expected [4] actual [4]
Expected [14] actual [14]
Expected [30] actual [30]
Expected [52] actual [52]
Expected [80] actual [80]
Expected [114] actual [114]
Expected [154] actual [154]
Expected [200] actual [200]
Expected [252] actual [252]
Expected [310] actual [310]
Expected [374] actual [374]
Expected [444] actual [444]
Expected [520] actual [520]
Expected [602] actual [602]
Expected [690] actual [690]
-----------Test passed--------------
